TimeQuest Timing Analyzer report for DE2_test_uartTX
Sat Dec 08 17:29:36 2018
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clockDiv2:clockDivider|CK_div2_int'
 12. Slow Model Setup: 'CLOCK_50'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'clockDiv2:clockDivider|CK_div2_int'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'clockDiv2:clockDivider|CK_div2_int'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Propagation Delay
 22. Minimum Propagation Delay
 23. Fast Model Setup Summary
 24. Fast Model Hold Summary
 25. Fast Model Recovery Summary
 26. Fast Model Removal Summary
 27. Fast Model Minimum Pulse Width Summary
 28. Fast Model Setup: 'clockDiv2:clockDivider|CK_div2_int'
 29. Fast Model Setup: 'CLOCK_50'
 30. Fast Model Hold: 'CLOCK_50'
 31. Fast Model Hold: 'clockDiv2:clockDivider|CK_div2_int'
 32. Fast Model Minimum Pulse Width: 'CLOCK_50'
 33. Fast Model Minimum Pulse Width: 'clockDiv2:clockDivider|CK_div2_int'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Propagation Delay
 39. Minimum Propagation Delay
 40. Multicorner Timing Analysis Summary
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Progagation Delay
 46. Minimum Progagation Delay
 47. Setup Transfers
 48. Hold Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths
 52. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition ;
; Revision Name      ; DE2_test_uartTX                                                 ;
; Device Family      ; Cyclone II                                                      ;
; Device Name        ; EP2C35F672C6                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Unavailable                                                     ;
+--------------------+-----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; CLOCK_50                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                           ;
; clockDiv2:clockDivider|CK_div2_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clockDiv2:clockDivider|CK_div2_int } ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+--------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                  ;
+------------+-----------------+------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note ;
+------------+-----------------+------------------------------------+------+
; 426.99 MHz ; 426.99 MHz      ; clockDiv2:clockDivider|CK_div2_int ;      ;
+------------+-----------------+------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clockDiv2:clockDivider|CK_div2_int ; -1.342 ; -27.267       ;
; CLOCK_50                           ; 1.996  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.726 ; -1.726        ;
; clockDiv2:clockDivider|CK_div2_int ; 0.391  ; 0.000         ;
+------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.380 ; -2.380        ;
; clockDiv2:clockDivider|CK_div2_int ; -0.500 ; -35.000       ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clockDiv2:clockDivider|CK_div2_int'                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.342 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.378      ;
; -1.278 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.314      ;
; -1.241 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.277      ;
; -1.232 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.268      ;
; -1.194 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 2.231      ;
; -1.194 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 2.231      ;
; -1.194 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 2.231      ;
; -1.194 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 2.231      ;
; -1.194 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 2.231      ;
; -1.194 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 2.231      ;
; -1.194 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 2.231      ;
; -1.194 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 2.231      ;
; -1.160 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.196      ;
; -1.147 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 2.184      ;
; -1.135 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.170      ;
; -1.135 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.170      ;
; -1.135 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.170      ;
; -1.135 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.170      ;
; -1.135 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.170      ;
; -1.135 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.170      ;
; -1.133 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.168      ;
; -1.133 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.168      ;
; -1.116 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 2.153      ;
; -1.079 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.115      ;
; -1.065 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.101      ;
; -1.065 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.101      ;
; -1.065 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.101      ;
; -1.065 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.101      ;
; -1.065 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.101      ;
; -1.065 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.101      ;
; -1.065 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.101      ;
; -1.065 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.101      ;
; -1.039 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 2.076      ;
; -1.033 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.068      ;
; -1.033 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.068      ;
; -1.033 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.068      ;
; -1.033 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.068      ;
; -1.033 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.068      ;
; -1.033 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.068      ;
; -1.031 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.066      ;
; -1.031 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 2.066      ;
; -1.002 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 2.039      ;
; -0.996 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.032      ;
; -0.988 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 2.024      ;
; -0.959 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.995      ;
; -0.903 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.939      ;
; -0.898 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.935      ;
; -0.897 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.934      ;
; -0.888 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.924      ;
; -0.886 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.923      ;
; -0.880 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.917      ;
; -0.841 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.877      ;
; -0.838 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.874      ;
; -0.834 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.871      ;
; -0.829 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.866      ;
; -0.817 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.853      ;
; -0.809 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.845      ;
; -0.785 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.822      ;
; -0.782 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.818      ;
; -0.774 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.810      ;
; -0.767 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.804      ;
; -0.754 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.791      ;
; -0.746 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.782      ;
; -0.739 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.776      ;
; -0.738 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.774      ;
; -0.737 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.773      ;
; -0.735 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.771      ;
; -0.735 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.771      ;
; -0.730 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.766      ;
; -0.701 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.737      ;
; -0.699 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.735      ;
; -0.698 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.734      ;
; -0.675 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.711      ;
; -0.667 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.703      ;
; -0.667 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.703      ;
; -0.658 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.694      ;
; -0.640 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; presentState.idle                                                                                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; -0.001     ; 1.675      ;
; -0.633 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.669      ;
; -0.633 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.669      ;
; -0.627 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.663      ;
; -0.625 ; presentState.writeState                                                                                     ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.662      ;
; -0.607 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.644      ;
; -0.604 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.640      ;
; -0.597 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.634      ;
; -0.596 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.632      ;
; -0.596 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.632      ;
; -0.584 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.620      ;
; -0.577 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.613      ;
; -0.559 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.595      ;
; -0.557 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.593      ;
; -0.556 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.592      ;
; -0.536 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.573      ;
; -0.533 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.569      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                                                ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 1.996 ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; CLOCK_50    ; 0.500        ; 1.867      ; 0.657      ;
; 2.496 ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; CLOCK_50    ; 1.000        ; 1.867      ; 0.657      ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                  ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.726 ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; CLOCK_50    ; 0.000        ; 1.867      ; 0.657      ;
; -1.226 ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; CLOCK_50    ; -0.500       ; 1.867      ; 0.657      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clockDiv2:clockDivider|CK_div2_int'                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.391 ; presentState.startTxState                                                                                   ; presentState.startTxState                                                                                   ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; presentState.waitState                                                                                      ; presentState.waitState                                                                                      ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.657      ;
; 0.527 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; presentState.idle                                                                                           ; presentState.startTxState                                                                                   ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.795      ;
; 0.557 ; presentState.writeState                                                                                     ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.823      ;
; 0.561 ; presentState.writeState                                                                                     ; presentState.waitState                                                                                      ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.827      ;
; 0.579 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.845      ;
; 0.579 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.845      ;
; 0.581 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.847      ;
; 0.583 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.849      ;
; 0.653 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.919      ;
; 0.655 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.921      ;
; 0.655 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.921      ;
; 0.667 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.933      ;
; 0.717 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.983      ;
; 0.724 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; -0.001     ; 0.989      ;
; 0.732 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.999      ;
; 0.792 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.058      ;
; 0.796 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.062      ;
; 0.797 ; presentState.startTxState                                                                                   ; presentState.writeState                                                                                     ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.063      ;
; 0.797 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.063      ;
; 0.801 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.068      ;
; 0.803 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.069      ;
; 0.809 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.075      ;
; 0.816 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.082      ;
; 0.820 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.086      ;
; 0.828 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.094      ;
; 0.838 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.104      ;
; 0.838 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.104      ;
; 0.842 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.108      ;
; 0.854 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.120      ;
; 0.855 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.121      ;
; 0.864 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.130      ;
; 0.884 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.150      ;
; 0.889 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.155      ;
; 0.928 ; presentState.idle                                                                                           ; presentState.idle                                                                                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.194      ;
; 0.962 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.228      ;
; 0.981 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.247      ;
; 0.988 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; -0.001     ; 1.253      ;
; 0.997 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.263      ;
; 1.001 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.267      ;
; 1.012 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; presentState.startTxState                                                                                   ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; -0.001     ; 1.277      ;
; 1.016 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.282      ;
; 1.016 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.282      ;
; 1.029 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.295      ;
; 1.031 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.297      ;
; 1.055 ; presentState.waitState                                                                                      ; presentState.idle                                                                                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.321      ;
; 1.074 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 1.341      ;
; 1.081 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.347      ;
; 1.086 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 1.353      ;
; 1.171 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.437      ;
; 1.184 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.450      ;
; 1.185 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.451      ;
; 1.185 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.451      ;
; 1.224 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.490      ;
; 1.224 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.490      ;
; 1.237 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.503      ;
; 1.237 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 1.504      ;
; 1.238 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.504      ;
; 1.243 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.509      ;
; 1.244 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.510      ;
; 1.244 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 1.511      ;
; 1.244 ; presentState.resetState                                                                                     ; presentState.idle                                                                                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.510      ;
; 1.254 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.520      ;
; 1.255 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.521      ;
; 1.255 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.521      ;
; 1.255 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.521      ;
; 1.255 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.521      ;
; 1.255 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.521      ;
; 1.255 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.521      ;
; 1.255 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.521      ;
; 1.256 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.522      ;
; 1.295 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.561      ;
; 1.295 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.561      ;
; 1.303 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.569      ;
; 1.306 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 1.573      ;
; 1.326 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.592      ;
; 1.327 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.593      ;
; 1.329 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.595      ;
; 1.347 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.613      ;
; 1.354 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.620      ;
; 1.366 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.632      ;
; 1.366 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.632      ;
; 1.367 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 1.634      ;
; 1.374 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.640      ;
; 1.377 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 1.644      ;
; 1.395 ; presentState.writeState                                                                                     ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 1.662      ;
; 1.397 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.663      ;
; 1.403 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.669      ;
; 1.403 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.669      ;
; 1.410 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; presentState.idle                                                                                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; -0.001     ; 1.675      ;
; 1.428 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.694      ;
; 1.437 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.703      ;
; 1.437 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 1.703      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDivider|CK_div2_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDivider|CK_div2_int|clk       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clockDiv2:clockDivider|CK_div2_int'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.idle                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.idle                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.resetState                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.resetState                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.startTxState                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.startTxState                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.waitState                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.waitState                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.writeState                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.writeState                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[0]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[0]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[1]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[1]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[2]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[2]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[3]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[3]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[4]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[4]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[5]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[5]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[6]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[6]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[7]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[7]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[8]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[8]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[9]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[9]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[0]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[0]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[1]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[1]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[2]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[2]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[3]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[3]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[4]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[4]|clk                                                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; SW[*]     ; clockDiv2:clockDivider|CK_div2_int ; 2.147 ; 2.147 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[0]    ; clockDiv2:clockDivider|CK_div2_int ; 0.693 ; 0.693 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[1]    ; clockDiv2:clockDivider|CK_div2_int ; 0.902 ; 0.902 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[2]    ; clockDiv2:clockDivider|CK_div2_int ; 0.412 ; 0.412 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[3]    ; clockDiv2:clockDivider|CK_div2_int ; 0.782 ; 0.782 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[4]    ; clockDiv2:clockDivider|CK_div2_int ; 0.728 ; 0.728 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[5]    ; clockDiv2:clockDivider|CK_div2_int ; 0.715 ; 0.715 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[6]    ; clockDiv2:clockDivider|CK_div2_int ; 0.653 ; 0.653 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[7]    ; clockDiv2:clockDivider|CK_div2_int ; 1.667 ; 1.667 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[10]   ; clockDiv2:clockDivider|CK_div2_int ; 1.754 ; 1.754 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[11]   ; clockDiv2:clockDivider|CK_div2_int ; 2.147 ; 2.147 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW[*]     ; clockDiv2:clockDivider|CK_div2_int ; -0.182 ; -0.182 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[0]    ; clockDiv2:clockDivider|CK_div2_int ; -0.463 ; -0.463 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[1]    ; clockDiv2:clockDivider|CK_div2_int ; -0.672 ; -0.672 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[2]    ; clockDiv2:clockDivider|CK_div2_int ; -0.182 ; -0.182 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[3]    ; clockDiv2:clockDivider|CK_div2_int ; -0.552 ; -0.552 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[4]    ; clockDiv2:clockDivider|CK_div2_int ; -0.498 ; -0.498 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[5]    ; clockDiv2:clockDivider|CK_div2_int ; -0.485 ; -0.485 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[6]    ; clockDiv2:clockDivider|CK_div2_int ; -0.423 ; -0.423 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[7]    ; clockDiv2:clockDivider|CK_div2_int ; -1.437 ; -1.437 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[10]   ; clockDiv2:clockDivider|CK_div2_int ; -1.377 ; -1.377 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[11]   ; clockDiv2:clockDivider|CK_div2_int ; -1.494 ; -1.494 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; GPIO_1[*]  ; CLOCK_50                           ; 5.670 ; 5.670 ; Rise       ; CLOCK_50                           ;
;  GPIO_1[0] ; CLOCK_50                           ; 5.670 ; 5.670 ; Rise       ; CLOCK_50                           ;
; GPIO_1[*]  ; CLOCK_50                           ; 5.670 ; 5.670 ; Fall       ; CLOCK_50                           ;
;  GPIO_1[0] ; CLOCK_50                           ; 5.670 ; 5.670 ; Fall       ; CLOCK_50                           ;
; GPIO_1[*]  ; clockDiv2:clockDivider|CK_div2_int ; 8.305 ; 8.305 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDivider|CK_div2_int ; 5.230 ;       ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[2] ; clockDiv2:clockDivider|CK_div2_int ; 8.305 ; 8.305 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; LEDG[*]    ; clockDiv2:clockDivider|CK_div2_int ; 6.354 ; 6.354 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  LEDG[7]   ; clockDiv2:clockDivider|CK_div2_int ; 6.354 ; 6.354 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; UART_TXD   ; clockDiv2:clockDivider|CK_div2_int ; 9.035 ; 9.035 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; GPIO_1[*]  ; clockDiv2:clockDivider|CK_div2_int ;       ; 5.230 ; Fall       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDivider|CK_div2_int ;       ; 5.230 ; Fall       ; clockDiv2:clockDivider|CK_div2_int ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; GPIO_1[*]  ; CLOCK_50                           ; 5.670 ; 5.670 ; Rise       ; CLOCK_50                           ;
;  GPIO_1[0] ; CLOCK_50                           ; 5.670 ; 5.670 ; Rise       ; CLOCK_50                           ;
; GPIO_1[*]  ; CLOCK_50                           ; 5.670 ; 5.670 ; Fall       ; CLOCK_50                           ;
;  GPIO_1[0] ; CLOCK_50                           ; 5.670 ; 5.670 ; Fall       ; CLOCK_50                           ;
; GPIO_1[*]  ; clockDiv2:clockDivider|CK_div2_int ; 5.230 ; 8.027 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDivider|CK_div2_int ; 5.230 ;       ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[2] ; clockDiv2:clockDivider|CK_div2_int ; 8.027 ; 8.027 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; LEDG[*]    ; clockDiv2:clockDivider|CK_div2_int ; 6.354 ; 6.354 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  LEDG[7]   ; clockDiv2:clockDivider|CK_div2_int ; 6.354 ; 6.354 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; UART_TXD   ; clockDiv2:clockDivider|CK_div2_int ; 8.757 ; 8.757 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; GPIO_1[*]  ; clockDiv2:clockDivider|CK_div2_int ;       ; 5.230 ; Fall       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDivider|CK_div2_int ;       ; 5.230 ; Fall       ; clockDiv2:clockDivider|CK_div2_int ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.917 ;    ;    ; 5.917 ;
; SW[1]      ; LEDR[1]     ; 6.232 ;    ;    ; 6.232 ;
; SW[2]      ; LEDR[2]     ; 5.149 ;    ;    ; 5.149 ;
; SW[3]      ; LEDR[3]     ; 5.428 ;    ;    ; 5.428 ;
; SW[4]      ; LEDR[4]     ; 5.283 ;    ;    ; 5.283 ;
; SW[5]      ; LEDR[5]     ; 5.719 ;    ;    ; 5.719 ;
; SW[6]      ; LEDR[6]     ; 5.627 ;    ;    ; 5.627 ;
; SW[7]      ; LEDR[7]     ; 6.655 ;    ;    ; 6.655 ;
; SW[8]      ; LEDR[8]     ; 5.868 ;    ;    ; 5.868 ;
; SW[9]      ; LEDR[9]     ; 6.122 ;    ;    ; 6.122 ;
; SW[10]     ; LEDR[10]    ; 5.959 ;    ;    ; 5.959 ;
; SW[11]     ; LEDR[11]    ; 5.659 ;    ;    ; 5.659 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.917 ;    ;    ; 5.917 ;
; SW[1]      ; LEDR[1]     ; 6.232 ;    ;    ; 6.232 ;
; SW[2]      ; LEDR[2]     ; 5.149 ;    ;    ; 5.149 ;
; SW[3]      ; LEDR[3]     ; 5.428 ;    ;    ; 5.428 ;
; SW[4]      ; LEDR[4]     ; 5.283 ;    ;    ; 5.283 ;
; SW[5]      ; LEDR[5]     ; 5.719 ;    ;    ; 5.719 ;
; SW[6]      ; LEDR[6]     ; 5.627 ;    ;    ; 5.627 ;
; SW[7]      ; LEDR[7]     ; 6.655 ;    ;    ; 6.655 ;
; SW[8]      ; LEDR[8]     ; 5.868 ;    ;    ; 5.868 ;
; SW[9]      ; LEDR[9]     ; 6.122 ;    ;    ; 6.122 ;
; SW[10]     ; LEDR[10]    ; 5.959 ;    ;    ; 5.959 ;
; SW[11]     ; LEDR[11]    ; 5.659 ;    ;    ; 5.659 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------+
; Fast Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; clockDiv2:clockDivider|CK_div2_int ; -0.090 ; -1.108        ;
; CLOCK_50                           ; 1.353  ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -0.973 ; -0.973        ;
; clockDiv2:clockDivider|CK_div2_int ; 0.215  ; 0.000         ;
+------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLOCK_50                           ; -1.380 ; -2.380        ;
; clockDiv2:clockDivider|CK_div2_int ; -0.500 ; -35.000       ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clockDiv2:clockDivider|CK_div2_int'                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.090 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.123      ;
; -0.090 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.123      ;
; -0.090 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.123      ;
; -0.090 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.123      ;
; -0.090 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.123      ;
; -0.090 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.123      ;
; -0.090 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.123      ;
; -0.090 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 1.123      ;
; -0.060 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.092      ;
; -0.041 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.073      ;
; -0.041 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.073      ;
; -0.041 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.073      ;
; -0.041 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.073      ;
; -0.041 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.073      ;
; -0.041 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.073      ;
; -0.041 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.073      ;
; -0.041 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.073      ;
; -0.028 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.060      ;
; -0.024 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.056      ;
; -0.011 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.043      ;
; -0.011 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.043      ;
; -0.011 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.043      ;
; -0.011 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.043      ;
; -0.011 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.043      ;
; -0.011 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.043      ;
; -0.011 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.043      ;
; -0.011 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.043      ;
; -0.003 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.035      ;
; -0.003 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.035      ;
; -0.003 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.035      ;
; -0.003 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.035      ;
; -0.003 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.035      ;
; -0.003 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.035      ;
; -0.003 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.035      ;
; -0.003 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.035      ;
; -0.001 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.033      ;
; -0.001 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.033      ;
; 0.005  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.027      ;
; 0.012  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 1.020      ;
; 0.041  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.991      ;
; 0.047  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.985      ;
; 0.053  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.979      ;
; 0.098  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.934      ;
; 0.103  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.929      ;
; 0.107  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.925      ;
; 0.112  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.920      ;
; 0.132  ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.900      ;
; 0.132  ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.900      ;
; 0.132  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.900      ;
; 0.135  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.897      ;
; 0.137  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.895      ;
; 0.138  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.894      ;
; 0.140  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.892      ;
; 0.154  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.878      ;
; 0.154  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.878      ;
; 0.167  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.865      ;
; 0.170  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.862      ;
; 0.170  ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.862      ;
; 0.170  ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.862      ;
; 0.171  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.861      ;
; 0.173  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.859      ;
; 0.178  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.854      ;
; 0.179  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.853      ;
; 0.194  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.838      ;
; 0.194  ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.838      ;
; 0.202  ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.830      ;
; 0.207  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.825      ;
; 0.208  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.824      ;
; 0.213  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.819      ;
; 0.221  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.811      ;
; 0.222  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.810      ;
; 0.222  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.810      ;
; 0.229  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.803      ;
; 0.229  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.803      ;
; 0.240  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.792      ;
; 0.242  ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 0.791      ;
; 0.242  ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 0.791      ;
; 0.242  ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 0.791      ;
; 0.242  ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 0.791      ;
; 0.242  ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 0.791      ;
; 0.242  ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 0.791      ;
; 0.243  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.789      ;
; 0.243  ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.001      ; 0.790      ;
; 0.244  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.788      ;
; 0.257  ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; presentState.idle                                                                                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.775      ;
; 0.258  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.774      ;
; 0.263  ; presentState.writeState                                                                                     ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.769      ;
; 0.264  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.768      ;
; 0.264  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.768      ;
; 0.264  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.768      ;
; 0.272  ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.760      ;
; 0.278  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.754      ;
; 0.279  ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.753      ;
; 0.282  ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 1.000        ; 0.000      ; 0.750      ;
+--------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                                                ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 1.353 ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; CLOCK_50    ; 0.500        ; 1.047      ; 0.367      ;
; 1.853 ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; CLOCK_50    ; 1.000        ; 1.047      ; 0.367      ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                  ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -0.973 ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; CLOCK_50    ; 0.000        ; 1.047      ; 0.367      ;
; -0.473 ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; CLOCK_50    ; -0.500       ; 1.047      ; 0.367      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clockDiv2:clockDivider|CK_div2_int'                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                   ; To Node                                                                                                     ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.215 ; presentState.startTxState                                                                                   ; presentState.startTxState                                                                                   ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; presentState.waitState                                                                                      ; presentState.waitState                                                                                      ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.367      ;
; 0.241 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; presentState.idle                                                                                           ; presentState.startTxState                                                                                   ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.395      ;
; 0.260 ; presentState.writeState                                                                                     ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.412      ;
; 0.264 ; presentState.writeState                                                                                     ; presentState.waitState                                                                                      ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.416      ;
; 0.269 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.421      ;
; 0.270 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.422      ;
; 0.271 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.423      ;
; 0.273 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.425      ;
; 0.291 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.443      ;
; 0.296 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.448      ;
; 0.296 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.448      ;
; 0.298 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.450      ;
; 0.327 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.479      ;
; 0.330 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.482      ;
; 0.335 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.487      ;
; 0.356 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.511      ;
; 0.362 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.514      ;
; 0.364 ; presentState.startTxState                                                                                   ; presentState.writeState                                                                                     ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.517      ;
; 0.370 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.523      ;
; 0.372 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.526      ;
; 0.379 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.532      ;
; 0.383 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.535      ;
; 0.388 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.541      ;
; 0.397 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.549      ;
; 0.402 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.554      ;
; 0.415 ; presentState.idle                                                                                           ; presentState.idle                                                                                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.567      ;
; 0.442 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.594      ;
; 0.445 ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                           ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.597      ;
; 0.457 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; presentState.startTxState                                                                                   ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.609      ;
; 0.459 ; presentState.waitState                                                                                      ; presentState.idle                                                                                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.611      ;
; 0.463 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.615      ;
; 0.464 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.617      ;
; 0.470 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.623      ;
; 0.472 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.625      ;
; 0.474 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.627      ;
; 0.479 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.631      ;
; 0.496 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.648      ;
; 0.496 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.648      ;
; 0.509 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.661      ;
; 0.511 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.663      ;
; 0.511 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.664      ;
; 0.514 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.666      ;
; 0.526 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.678      ;
; 0.531 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.683      ;
; 0.531 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.685      ;
; 0.532 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.685      ;
; 0.542 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.694      ;
; 0.546 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.698      ;
; 0.546 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.698      ;
; 0.547 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.699      ;
; 0.565 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.718      ;
; 0.566 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.718      ;
; 0.566 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.718      ;
; 0.567 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.719      ;
; 0.573 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.725      ;
; 0.575 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.728      ;
; 0.576 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.729      ;
; 0.576 ; presentState.resetState                                                                                     ; presentState.idle                                                                                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.729      ;
; 0.579 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.732      ;
; 0.581 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.734      ;
; 0.581 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.733      ;
; 0.581 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.733      ;
; 0.588 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.740      ;
; 0.598 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.750      ;
; 0.601 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.753      ;
; 0.602 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.754      ;
; 0.608 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.760      ;
; 0.616 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.768      ;
; 0.616 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.768      ;
; 0.617 ; presentState.writeState                                                                                     ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.769      ;
; 0.622 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.774      ;
; 0.623 ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; presentState.idle                                                                                           ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.775      ;
; 0.636 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.788      ;
; 0.637 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.790      ;
; 0.637 ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.789      ;
; 0.638 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.791      ;
; 0.638 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.791      ;
; 0.638 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.791      ;
; 0.638 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.791      ;
; 0.638 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.791      ;
; 0.638 ; presentState.resetState                                                                                     ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.001      ; 0.791      ;
; 0.640 ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 0.000        ; 0.000      ; 0.792      ;
+-------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; clockDivider|CK_div2_int|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; clockDivider|CK_div2_int|clk       ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clockDiv2:clockDivider|CK_div2_int'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.idle                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.idle                                                                                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.resetState                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.resetState                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.startTxState                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.startTxState                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.waitState                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.waitState                                                                                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.writeState                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; presentState.writeState                                                                                     ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.IDLE                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.LOAD                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.NEXT_TX                                                             ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_CU:inst|PRESENT_STATE.START_TX                                                            ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[4] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[5] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[6] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|CNT_216:inst|lpm_counter:LPM_COUNTER_component|cntr_7oi:auto_generated|safe_q[7] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|D_FF:inst8|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[0]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[1]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[2]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[3]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[4]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[5]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[6]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[7]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[8]                         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; uartTX:DUT|uartTX_DP:inst1|TX_REG:inst1|lpm_shiftreg:LPM_SHIFTREG_component|dffs[9]                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[0]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[0]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[1]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[1]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[2]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[2]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[3]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[3]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[4]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[4]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[5]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[5]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[6]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[6]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[7]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[7]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[8]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[8]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[9]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst1|LPM_SHIFTREG_component|dffs[9]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[0]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[0]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[1]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[1]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[2]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[2]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[3]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[3]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[4]|clk                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clockDiv2:clockDivider|CK_div2_int ; Rise       ; DUT|inst1|inst8|LPM_SHIFTREG_component|dffs[4]|clk                                                          ;
+--------+--------------+----------------+------------------+------------------------------------+------------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW[*]     ; clockDiv2:clockDivider|CK_div2_int ; 0.816  ; 0.816  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[0]    ; clockDiv2:clockDivider|CK_div2_int ; 0.102  ; 0.102  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[1]    ; clockDiv2:clockDivider|CK_div2_int ; 0.212  ; 0.212  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[2]    ; clockDiv2:clockDivider|CK_div2_int ; -0.021 ; -0.021 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[3]    ; clockDiv2:clockDivider|CK_div2_int ; 0.131  ; 0.131  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[4]    ; clockDiv2:clockDivider|CK_div2_int ; 0.106  ; 0.106  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[5]    ; clockDiv2:clockDivider|CK_div2_int ; 0.094  ; 0.094  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[6]    ; clockDiv2:clockDivider|CK_div2_int ; 0.059  ; 0.059  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[7]    ; clockDiv2:clockDivider|CK_div2_int ; 0.641  ; 0.641  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[10]   ; clockDiv2:clockDivider|CK_div2_int ; 0.673  ; 0.673  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[11]   ; clockDiv2:clockDivider|CK_div2_int ; 0.816  ; 0.816  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW[*]     ; clockDiv2:clockDivider|CK_div2_int ; 0.141  ; 0.141  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[0]    ; clockDiv2:clockDivider|CK_div2_int ; 0.018  ; 0.018  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[1]    ; clockDiv2:clockDivider|CK_div2_int ; -0.092 ; -0.092 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[2]    ; clockDiv2:clockDivider|CK_div2_int ; 0.141  ; 0.141  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[3]    ; clockDiv2:clockDivider|CK_div2_int ; -0.011 ; -0.011 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[4]    ; clockDiv2:clockDivider|CK_div2_int ; 0.014  ; 0.014  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[5]    ; clockDiv2:clockDivider|CK_div2_int ; 0.026  ; 0.026  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[6]    ; clockDiv2:clockDivider|CK_div2_int ; 0.061  ; 0.061  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[7]    ; clockDiv2:clockDivider|CK_div2_int ; -0.521 ; -0.521 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[10]   ; clockDiv2:clockDivider|CK_div2_int ; -0.499 ; -0.499 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[11]   ; clockDiv2:clockDivider|CK_div2_int ; -0.528 ; -0.528 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; GPIO_1[*]  ; CLOCK_50                           ; 3.047 ; 3.047 ; Rise       ; CLOCK_50                           ;
;  GPIO_1[0] ; CLOCK_50                           ; 3.047 ; 3.047 ; Rise       ; CLOCK_50                           ;
; GPIO_1[*]  ; CLOCK_50                           ; 3.047 ; 3.047 ; Fall       ; CLOCK_50                           ;
;  GPIO_1[0] ; CLOCK_50                           ; 3.047 ; 3.047 ; Fall       ; CLOCK_50                           ;
; GPIO_1[*]  ; clockDiv2:clockDivider|CK_div2_int ; 4.433 ; 4.433 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDivider|CK_div2_int ; 2.726 ;       ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[2] ; clockDiv2:clockDivider|CK_div2_int ; 4.433 ; 4.433 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; LEDG[*]    ; clockDiv2:clockDivider|CK_div2_int ; 3.567 ; 3.567 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  LEDG[7]   ; clockDiv2:clockDivider|CK_div2_int ; 3.567 ; 3.567 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; UART_TXD   ; clockDiv2:clockDivider|CK_div2_int ; 4.815 ; 4.815 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; GPIO_1[*]  ; clockDiv2:clockDivider|CK_div2_int ;       ; 2.726 ; Fall       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDivider|CK_div2_int ;       ; 2.726 ; Fall       ; clockDiv2:clockDivider|CK_div2_int ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; GPIO_1[*]  ; CLOCK_50                           ; 3.047 ; 3.047 ; Rise       ; CLOCK_50                           ;
;  GPIO_1[0] ; CLOCK_50                           ; 3.047 ; 3.047 ; Rise       ; CLOCK_50                           ;
; GPIO_1[*]  ; CLOCK_50                           ; 3.047 ; 3.047 ; Fall       ; CLOCK_50                           ;
;  GPIO_1[0] ; CLOCK_50                           ; 3.047 ; 3.047 ; Fall       ; CLOCK_50                           ;
; GPIO_1[*]  ; clockDiv2:clockDivider|CK_div2_int ; 2.726 ; 4.311 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDivider|CK_div2_int ; 2.726 ;       ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[2] ; clockDiv2:clockDivider|CK_div2_int ; 4.311 ; 4.311 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; LEDG[*]    ; clockDiv2:clockDivider|CK_div2_int ; 3.567 ; 3.567 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  LEDG[7]   ; clockDiv2:clockDivider|CK_div2_int ; 3.567 ; 3.567 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; UART_TXD   ; clockDiv2:clockDivider|CK_div2_int ; 4.693 ; 4.693 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; GPIO_1[*]  ; clockDiv2:clockDivider|CK_div2_int ;       ; 2.726 ; Fall       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDivider|CK_div2_int ;       ; 2.726 ; Fall       ; clockDiv2:clockDivider|CK_div2_int ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 3.171 ;    ;    ; 3.171 ;
; SW[1]      ; LEDR[1]     ; 3.313 ;    ;    ; 3.313 ;
; SW[2]      ; LEDR[2]     ; 2.802 ;    ;    ; 2.802 ;
; SW[3]      ; LEDR[3]     ; 2.916 ;    ;    ; 2.916 ;
; SW[4]      ; LEDR[4]     ; 2.845 ;    ;    ; 2.845 ;
; SW[5]      ; LEDR[5]     ; 3.063 ;    ;    ; 3.063 ;
; SW[6]      ; LEDR[6]     ; 3.006 ;    ;    ; 3.006 ;
; SW[7]      ; LEDR[7]     ; 3.597 ;    ;    ; 3.597 ;
; SW[8]      ; LEDR[8]     ; 3.207 ;    ;    ; 3.207 ;
; SW[9]      ; LEDR[9]     ; 3.355 ;    ;    ; 3.355 ;
; SW[10]     ; LEDR[10]    ; 3.226 ;    ;    ; 3.226 ;
; SW[11]     ; LEDR[11]    ; 3.078 ;    ;    ; 3.078 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 3.171 ;    ;    ; 3.171 ;
; SW[1]      ; LEDR[1]     ; 3.313 ;    ;    ; 3.313 ;
; SW[2]      ; LEDR[2]     ; 2.802 ;    ;    ; 2.802 ;
; SW[3]      ; LEDR[3]     ; 2.916 ;    ;    ; 2.916 ;
; SW[4]      ; LEDR[4]     ; 2.845 ;    ;    ; 2.845 ;
; SW[5]      ; LEDR[5]     ; 3.063 ;    ;    ; 3.063 ;
; SW[6]      ; LEDR[6]     ; 3.006 ;    ;    ; 3.006 ;
; SW[7]      ; LEDR[7]     ; 3.597 ;    ;    ; 3.597 ;
; SW[8]      ; LEDR[8]     ; 3.207 ;    ;    ; 3.207 ;
; SW[9]      ; LEDR[9]     ; 3.355 ;    ;    ; 3.355 ;
; SW[10]     ; LEDR[10]    ; 3.226 ;    ;    ; 3.226 ;
; SW[11]     ; LEDR[11]    ; 3.078 ;    ;    ; 3.078 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+-------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                               ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                    ; -1.342  ; -1.726 ; N/A      ; N/A     ; -1.380              ;
;  CLOCK_50                           ; 1.353   ; -1.726 ; N/A      ; N/A     ; -1.380              ;
;  clockDiv2:clockDivider|CK_div2_int ; -1.342  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                     ; -27.267 ; -1.726 ; 0.0      ; 0.0     ; -37.38              ;
;  CLOCK_50                           ; 0.000   ; -1.726 ; N/A      ; N/A     ; -2.380              ;
;  clockDiv2:clockDivider|CK_div2_int ; -27.267 ; 0.000  ; N/A      ; N/A     ; -35.000             ;
+-------------------------------------+---------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+
; SW[*]     ; clockDiv2:clockDivider|CK_div2_int ; 2.147 ; 2.147 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[0]    ; clockDiv2:clockDivider|CK_div2_int ; 0.693 ; 0.693 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[1]    ; clockDiv2:clockDivider|CK_div2_int ; 0.902 ; 0.902 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[2]    ; clockDiv2:clockDivider|CK_div2_int ; 0.412 ; 0.412 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[3]    ; clockDiv2:clockDivider|CK_div2_int ; 0.782 ; 0.782 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[4]    ; clockDiv2:clockDivider|CK_div2_int ; 0.728 ; 0.728 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[5]    ; clockDiv2:clockDivider|CK_div2_int ; 0.715 ; 0.715 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[6]    ; clockDiv2:clockDivider|CK_div2_int ; 0.653 ; 0.653 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[7]    ; clockDiv2:clockDivider|CK_div2_int ; 1.667 ; 1.667 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[10]   ; clockDiv2:clockDivider|CK_div2_int ; 1.754 ; 1.754 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[11]   ; clockDiv2:clockDivider|CK_div2_int ; 2.147 ; 2.147 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
+-----------+------------------------------------+-------+-------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                         ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port                         ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+
; SW[*]     ; clockDiv2:clockDivider|CK_div2_int ; 0.141  ; 0.141  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[0]    ; clockDiv2:clockDivider|CK_div2_int ; 0.018  ; 0.018  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[1]    ; clockDiv2:clockDivider|CK_div2_int ; -0.092 ; -0.092 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[2]    ; clockDiv2:clockDivider|CK_div2_int ; 0.141  ; 0.141  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[3]    ; clockDiv2:clockDivider|CK_div2_int ; -0.011 ; -0.011 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[4]    ; clockDiv2:clockDivider|CK_div2_int ; 0.014  ; 0.014  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[5]    ; clockDiv2:clockDivider|CK_div2_int ; 0.026  ; 0.026  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[6]    ; clockDiv2:clockDivider|CK_div2_int ; 0.061  ; 0.061  ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[7]    ; clockDiv2:clockDivider|CK_div2_int ; -0.521 ; -0.521 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[10]   ; clockDiv2:clockDivider|CK_div2_int ; -0.499 ; -0.499 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  SW[11]   ; clockDiv2:clockDivider|CK_div2_int ; -0.528 ; -0.528 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
+-----------+------------------------------------+--------+--------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                             ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; GPIO_1[*]  ; CLOCK_50                           ; 5.670 ; 5.670 ; Rise       ; CLOCK_50                           ;
;  GPIO_1[0] ; CLOCK_50                           ; 5.670 ; 5.670 ; Rise       ; CLOCK_50                           ;
; GPIO_1[*]  ; CLOCK_50                           ; 5.670 ; 5.670 ; Fall       ; CLOCK_50                           ;
;  GPIO_1[0] ; CLOCK_50                           ; 5.670 ; 5.670 ; Fall       ; CLOCK_50                           ;
; GPIO_1[*]  ; clockDiv2:clockDivider|CK_div2_int ; 8.305 ; 8.305 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDivider|CK_div2_int ; 5.230 ;       ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[2] ; clockDiv2:clockDivider|CK_div2_int ; 8.305 ; 8.305 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; LEDG[*]    ; clockDiv2:clockDivider|CK_div2_int ; 6.354 ; 6.354 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  LEDG[7]   ; clockDiv2:clockDivider|CK_div2_int ; 6.354 ; 6.354 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; UART_TXD   ; clockDiv2:clockDivider|CK_div2_int ; 9.035 ; 9.035 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; GPIO_1[*]  ; clockDiv2:clockDivider|CK_div2_int ;       ; 5.230 ; Fall       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDivider|CK_div2_int ;       ; 5.230 ; Fall       ; clockDiv2:clockDivider|CK_div2_int ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                     ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port                         ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+
; GPIO_1[*]  ; CLOCK_50                           ; 3.047 ; 3.047 ; Rise       ; CLOCK_50                           ;
;  GPIO_1[0] ; CLOCK_50                           ; 3.047 ; 3.047 ; Rise       ; CLOCK_50                           ;
; GPIO_1[*]  ; CLOCK_50                           ; 3.047 ; 3.047 ; Fall       ; CLOCK_50                           ;
;  GPIO_1[0] ; CLOCK_50                           ; 3.047 ; 3.047 ; Fall       ; CLOCK_50                           ;
; GPIO_1[*]  ; clockDiv2:clockDivider|CK_div2_int ; 2.726 ; 4.311 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDivider|CK_div2_int ; 2.726 ;       ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[2] ; clockDiv2:clockDivider|CK_div2_int ; 4.311 ; 4.311 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; LEDG[*]    ; clockDiv2:clockDivider|CK_div2_int ; 3.567 ; 3.567 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
;  LEDG[7]   ; clockDiv2:clockDivider|CK_div2_int ; 3.567 ; 3.567 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; UART_TXD   ; clockDiv2:clockDivider|CK_div2_int ; 4.693 ; 4.693 ; Rise       ; clockDiv2:clockDivider|CK_div2_int ;
; GPIO_1[*]  ; clockDiv2:clockDivider|CK_div2_int ;       ; 2.726 ; Fall       ; clockDiv2:clockDivider|CK_div2_int ;
;  GPIO_1[1] ; clockDiv2:clockDivider|CK_div2_int ;       ; 2.726 ; Fall       ; clockDiv2:clockDivider|CK_div2_int ;
+------------+------------------------------------+-------+-------+------------+------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 5.917 ;    ;    ; 5.917 ;
; SW[1]      ; LEDR[1]     ; 6.232 ;    ;    ; 6.232 ;
; SW[2]      ; LEDR[2]     ; 5.149 ;    ;    ; 5.149 ;
; SW[3]      ; LEDR[3]     ; 5.428 ;    ;    ; 5.428 ;
; SW[4]      ; LEDR[4]     ; 5.283 ;    ;    ; 5.283 ;
; SW[5]      ; LEDR[5]     ; 5.719 ;    ;    ; 5.719 ;
; SW[6]      ; LEDR[6]     ; 5.627 ;    ;    ; 5.627 ;
; SW[7]      ; LEDR[7]     ; 6.655 ;    ;    ; 6.655 ;
; SW[8]      ; LEDR[8]     ; 5.868 ;    ;    ; 5.868 ;
; SW[9]      ; LEDR[9]     ; 6.122 ;    ;    ; 6.122 ;
; SW[10]     ; LEDR[10]    ; 5.959 ;    ;    ; 5.959 ;
; SW[11]     ; LEDR[11]    ; 5.659 ;    ;    ; 5.659 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[0]      ; LEDR[0]     ; 3.171 ;    ;    ; 3.171 ;
; SW[1]      ; LEDR[1]     ; 3.313 ;    ;    ; 3.313 ;
; SW[2]      ; LEDR[2]     ; 2.802 ;    ;    ; 2.802 ;
; SW[3]      ; LEDR[3]     ; 2.916 ;    ;    ; 2.916 ;
; SW[4]      ; LEDR[4]     ; 2.845 ;    ;    ; 2.845 ;
; SW[5]      ; LEDR[5]     ; 3.063 ;    ;    ; 3.063 ;
; SW[6]      ; LEDR[6]     ; 3.006 ;    ;    ; 3.006 ;
; SW[7]      ; LEDR[7]     ; 3.597 ;    ;    ; 3.597 ;
; SW[8]      ; LEDR[8]     ; 3.207 ;    ;    ; 3.207 ;
; SW[9]      ; LEDR[9]     ; 3.355 ;    ;    ; 3.355 ;
; SW[10]     ; LEDR[10]    ; 3.226 ;    ;    ; 3.226 ;
; SW[11]     ; LEDR[11]    ; 3.078 ;    ;    ; 3.078 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clockDiv2:clockDivider|CK_div2_int ; CLOCK_50                           ; 1        ; 1        ; 0        ; 0        ;
; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 196      ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; clockDiv2:clockDivider|CK_div2_int ; CLOCK_50                           ; 1        ; 1        ; 0        ; 0        ;
; clockDiv2:clockDivider|CK_div2_int ; clockDiv2:clockDivider|CK_div2_int ; 196      ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 21    ; 21   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat Dec 08 17:29:34 2018
Info: Command: quartus_sta DE2_test_uartTX -c DE2_test_uartTX
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_test_uartTX.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clockDiv2:clockDivider|CK_div2_int clockDiv2:clockDivider|CK_div2_int
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.342
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.342       -27.267 clockDiv2:clockDivider|CK_div2_int 
    Info (332119):     1.996         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -1.726
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.726        -1.726 CLOCK_50 
    Info (332119):     0.391         0.000 clockDiv2:clockDivider|CK_div2_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -2.380 CLOCK_50 
    Info (332119):    -0.500       -35.000 clockDiv2:clockDivider|CK_div2_int 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 18 output pins without output pin load capacitance assignment
    Info (306007): Pin "GPIO_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "GPIO_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.090
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.090        -1.108 clockDiv2:clockDivider|CK_div2_int 
    Info (332119):     1.353         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is -0.973
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.973        -0.973 CLOCK_50 
    Info (332119):     0.215         0.000 clockDiv2:clockDivider|CK_div2_int 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380        -2.380 CLOCK_50 
    Info (332119):    -0.500       -35.000 clockDiv2:clockDivider|CK_div2_int 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 320 megabytes
    Info: Processing ended: Sat Dec 08 17:29:36 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


