static void F_1 ( void * V_1 )\r\n{\r\nF_2 ( 0 ) ;\r\nF_3 ( 0 ) ;\r\nF_4 ( 0xc0000000 ) ;\r\nF_5 ( 0x40000000 ) ;\r\n}\r\nstatic void F_6 ( struct V_2 * V_3 )\r\n{\r\nunsigned int V_4 = 0 ;\r\nunsigned int V_5 = 0 ;\r\nV_6 . V_7 = 0 ;\r\nV_6 . V_8 = 0 ;\r\nif ( V_3 [ 0 ] . V_9 ) {\r\nV_4 |= F_7 ( 0 , V_3 [ 0 ] . V_10 ) |\r\nV_11 ;\r\nif ( V_3 [ 0 ] . V_12 )\r\nV_4 |= V_13 ;\r\nif ( V_3 [ 0 ] . V_14 )\r\nV_4 |= V_15 ;\r\nV_6 . V_7 = 0x8000000000000000ULL - V_3 [ 0 ] . V_16 ;\r\n}\r\nif ( V_3 [ 1 ] . V_9 ) {\r\nV_5 |= F_7 ( 1 , V_3 [ 1 ] . V_10 ) |\r\nV_11 ;\r\nif ( V_3 [ 1 ] . V_12 )\r\nV_5 |= V_13 ;\r\nif ( V_3 [ 1 ] . V_14 )\r\nV_5 |= V_15 ;\r\nV_6 . V_8 = 0x8000000000000000ULL - V_3 [ 1 ] . V_16 ;\r\n}\r\nif ( V_3 [ 0 ] . V_9 )\r\nV_4 |= V_17 ;\r\nif ( V_3 [ 1 ] . V_9 )\r\nV_5 |= V_17 ;\r\nV_6 . V_4 = V_4 ;\r\nV_6 . V_5 = V_5 ;\r\nV_6 . V_18 = V_3 [ 0 ] . V_9 ;\r\nV_6 . V_19 = V_3 [ 1 ] . V_9 ;\r\n}\r\nstatic void F_8 ( void * args )\r\n{\r\nT_1 V_20 , V_21 ;\r\nV_20 = V_6 . V_7 ;\r\nV_21 = V_6 . V_8 ;\r\nF_2 ( V_20 ) ;\r\nF_3 ( V_21 ) ;\r\n}\r\nstatic void F_9 ( void * args )\r\n{\r\nV_6 . V_4 |= ( V_22 | V_23 ) ;\r\nV_6 . V_5 |= ( V_22 | V_23 ) ;\r\nif ( V_6 . V_18 )\r\nF_4 ( V_6 . V_4 ) ;\r\nif ( V_6 . V_19 )\r\nF_5 ( V_6 . V_5 ) ;\r\n}\r\nstatic void F_10 ( void * args )\r\n{\r\nF_4 ( 0xc0000000 ) ;\r\nF_5 ( 0x40000000 ) ;\r\nmemset ( & V_6 , 0 , sizeof( V_6 ) ) ;\r\n}\r\nstatic int F_11 ( void )\r\n{\r\nunsigned long V_24 ;\r\nT_1 V_25 , V_26 ;\r\nT_2 V_27 , V_28 = V_29 ;\r\nstruct V_30 * V_31 = F_12 () ;\r\nV_27 = F_13 () ;\r\nif ( ! ( V_27 & V_32 ) )\r\nreturn V_28 ;\r\nV_25 = F_14 () ;\r\nV_26 = F_15 () ;\r\nF_16 ( V_24 ) ;\r\nif ( V_25 & V_33 ) {\r\nif ( V_6 . V_18 )\r\nF_17 ( V_31 , 0 ) ;\r\nV_25 = V_6 . V_7 ;\r\n}\r\nif ( V_26 & V_33 ) {\r\nif ( V_6 . V_19 )\r\nF_17 ( V_31 , 1 ) ;\r\nV_26 = V_6 . V_8 ;\r\n}\r\nF_18 ( V_24 ) ;\r\nF_2 ( V_25 ) ;\r\nF_3 ( V_26 ) ;\r\nif ( ! ( V_27 & V_34 ) )\r\nV_28 = V_35 ;\r\nreturn V_28 ;\r\n}\r\nstatic int F_19 ( struct V_36 * V_37 ,\r\nunsigned long V_38 , void * V_39 )\r\n{\r\nswitch ( V_38 ) {\r\ncase V_40 :\r\ncase V_41 :\r\nF_4 ( V_6 . V_4 ) ;\r\nF_5 ( V_6 . V_5 ) ;\r\nbreak;\r\ncase V_42 :\r\ncase V_43 :\r\nF_4 ( 0xc0000000 ) ;\r\nF_5 ( 0x40000000 ) ;\r\nbreak;\r\n}\r\nreturn V_44 ;\r\n}\r\nstatic int T_3 F_20 ( void )\r\n{\r\nF_21 ( F_1 , NULL , 1 ) ;\r\nF_22 ( & V_45 ) ;\r\nV_46 = V_47 ;\r\nV_47 = F_11 ;\r\nreturn 0 ;\r\n}\r\nstatic void F_23 ( void )\r\n{\r\nF_21 ( F_1 , NULL , 1 ) ;\r\nF_24 ( & V_45 ) ;\r\nV_47 = V_46 ;\r\n}
