2022-04-27 22:38:15,357 INFO main <module> **** VHDL Generation Started ****
2022-04-27 22:38:15,357 INFO main <module> **** VHDL Generation Complete ****
