
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU, prioritize clean lines

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................................
CYCLE =   50M [ INST:    56M    56M    56M    56M ]
	progress: ..................................................
CYCLE =  100M [ INST:    91M    91M    91M    91M ]
	progress: .................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	41.6741
SIM_TIME_IN_MEM         	190.708
SYS_CYCLES              	116428826

CORE_0_INST             	100087397
CORE_0_IPC              	0.859644
CORE_0_MISSES           	2913693
CORE_0_ACCESSES         	4659498
CORE_0_MPKI             	29.1115
CORE_0_APKI             	46.5543

CORE_1_INST             	100000002
CORE_1_IPC              	0.858894
CORE_1_MISSES           	2907776
CORE_1_ACCESSES         	4653196
CORE_1_MPKI             	29.0778
CORE_1_APKI             	46.532

CORE_2_INST             	100003653
CORE_2_IPC              	0.858925
CORE_2_MISSES           	2906830
CORE_2_ACCESSES         	4653483
CORE_2_MPKI             	29.0672
CORE_2_APKI             	46.5331

CORE_3_INST             	100007190
CORE_3_IPC              	0.858956
CORE_3_MISSES           	2907740
CORE_3_ACCESSES         	4653741
CORE_3_MPKI             	29.0753
CORE_3_APKI             	46.5341

LLC_MISSES              	11636039
LLC_ACCESSES            	18619918
LLC_MISS_RATE           	62.4924
LLC_LRU_WB_AVOIDED      	10985357

LLC_MISS_PENALTY        	352.681

OS_MAPPED_PAGES         	116200
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	0

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =        92169   # ACTs Counter
acts.0.7.1                     =        91086   # ACTs Counter
acts.0.7.0                     =        91623   # ACTs Counter
acts.0.6.2                     =        94397   # ACTs Counter
acts.0.6.1                     =        92493   # ACTs Counter
acts.0.5.2                     =        94296   # ACTs Counter
acts.0.5.1                     =        91529   # ACTs Counter
acts.0.4.3                     =        91548   # ACTs Counter
acts.0.4.2                     =        94544   # ACTs Counter
acts.0.4.1                     =        91829   # ACTs Counter
acts.0.4.0                     =        93051   # ACTs Counter
acts.0.3.3                     =        91387   # ACTs Counter
acts.0.3.1                     =        91728   # ACTs Counter
acts.0.3.0                     =        91063   # ACTs Counter
acts.0.2.3                     =        92620   # ACTs Counter
acts.0.2.2                     =        94262   # ACTs Counter
num_ondemand_pres              =      2745884   # Number of ondemend PRE commands
num_pre_cmds                   =      2959389   # Number of PRE commands
num_act_cmds                   =      2959419   # Number of ACT commands
num_write_row_hits             =         1497   # Number of write row buffer hits
num_writes_done                =       134449   # Number of read requests issued
acts.0.5.0                     =        92210   # ACTs Counter
num_read_cmds                  =      5786127   # Number of READ/READP commands
num_refab_cmds                 =         7439   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =        92097   # ACTs Counter
acts.0.1.2                     =        93379   # ACTs Counter
num_read_row_hits              =      2878824   # Number of read row buffer hits
num_reads_done                 =      5786121   # Number of read requests issued
acts.0.7.2                     =        93302   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =        93857   # ACTs Counter
acts.0.2.1                     =        92035   # ACTs Counter
num_write_cmds                 =        32652   # Number of WRITE/WRITEP commands
acts.0.0.0                     =        92354   # ACTs Counter
num_cycles                     =     69857296   # Number of DRAM cycles
acts.0.5.3                     =        92566   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =        94299   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            0   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =        91945   # ACTs Counter
acts.0.0.2                     =        91642   # ACTs Counter
acts.0.1.0                     =        92733   # ACTs Counter
acts.0.0.1                     =        90786   # ACTs Counter
acts.0.1.1                     =        91383   # ACTs Counter
acts.0.2.0                     =        92782   # ACTs Counter
acts.0.1.3                     =        92424   # ACTs Counter
rank_active_cycles.0           =     61344540   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =      8512756   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      3497041   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =        86980   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =        51519   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =        55162   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =        81270   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =        34786   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =         2002   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            8   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =            0   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      4491288   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =       601084   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       290554   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       177835   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       112168   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        71515   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        48785   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        33510   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        23438   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        15936   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        54477   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            2   # Write cmd latency (cycles)
write_latency[160-179]         =            2   # Write cmd latency (cycles)
write_latency[180-199]         =            4   # Write cmd latency (cycles)
write_latency[200-]            =        32644   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =       239873   # Read request latency (cycles)
read_latency[60-79]            =       199777   # Read request latency (cycles)
read_latency[80-99]            =       216825   # Read request latency (cycles)
read_latency[100-119]          =       180636   # Read request latency (cycles)
read_latency[120-139]          =      1040055   # Read request latency (cycles)
read_latency[140-159]          =      1027046   # Read request latency (cycles)
read_latency[160-179]          =       629320   # Read request latency (cycles)
read_latency[180-199]          =       439065   # Read request latency (cycles)
read_latency[200-]             =      1813524   # Read request latency (cycles)
refab_energy                   =  1.39138e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.45752e+08   # Write energy
read_energy                    =  5.15474e+10   # Read energy
act_energy                     =  3.36664e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.02373e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  3.06232e+10   # Active standby energy rank.0
average_read_latency           =       210.01   # Average read request latency (cycles)
average_interarrival           =       11.799   # Average request interarrival latency (cycles)
total_energy                   =  1.19106e+11   # Total energy (pJ)
average_power                  =         1705   # Average power (mW)
average_bandwidth              =      13.0388   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =        94490   # ACTs Counter
acts.0.7.1                     =        93058   # ACTs Counter
acts.0.7.0                     =        92891   # ACTs Counter
acts.0.6.2                     =        94582   # ACTs Counter
acts.0.6.1                     =        93266   # ACTs Counter
acts.0.5.2                     =        93835   # ACTs Counter
acts.0.5.1                     =        91518   # ACTs Counter
acts.0.4.3                     =        93249   # ACTs Counter
acts.0.4.2                     =        95064   # ACTs Counter
acts.0.4.1                     =        91879   # ACTs Counter
acts.0.4.0                     =        93009   # ACTs Counter
acts.0.3.3                     =        92330   # ACTs Counter
acts.0.3.1                     =        93189   # ACTs Counter
acts.0.3.0                     =        93097   # ACTs Counter
acts.0.2.3                     =        92358   # ACTs Counter
acts.0.2.2                     =        94965   # ACTs Counter
num_ondemand_pres              =      2766843   # Number of ondemend PRE commands
num_pre_cmds                   =      2980215   # Number of PRE commands
num_act_cmds                   =      2980244   # Number of ACT commands
num_write_row_hits             =         1666   # Number of write row buffer hits
num_writes_done                =       140335   # Number of read requests issued
acts.0.5.0                     =        92085   # ACTs Counter
num_read_cmds                  =      5815614   # Number of READ/READP commands
num_refab_cmds                 =         7439   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =        92841   # ACTs Counter
acts.0.1.2                     =        95180   # ACTs Counter
num_read_row_hits              =      2888755   # Number of read row buffer hits
num_reads_done                 =      5815608   # Number of read requests issued
acts.0.7.2                     =        94177   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =        92137   # ACTs Counter
acts.0.2.1                     =        92835   # ACTs Counter
num_write_cmds                 =        33561   # Number of WRITE/WRITEP commands
acts.0.0.0                     =        92936   # ACTs Counter
num_cycles                     =     69857296   # Number of DRAM cycles
acts.0.5.3                     =        92520   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =        93282   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            0   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =        93508   # ACTs Counter
acts.0.0.2                     =        93599   # ACTs Counter
acts.0.1.0                     =        93444   # ACTs Counter
acts.0.0.1                     =        91353   # ACTs Counter
acts.0.1.1                     =        92026   # ACTs Counter
acts.0.2.0                     =        92144   # ACTs Counter
acts.0.1.3                     =        93397   # ACTs Counter
rank_active_cycles.0           =     61326191   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =      8531105   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      3495700   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =        86569   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =        51898   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =        55673   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =        81909   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =        34947   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =         2063   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            9   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =            0   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      4525201   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =       602741   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =       291430   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =       177391   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =       112221   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        71134   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        48431   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =        33433   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =        23745   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =        15996   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        54248   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            2   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            1   # Write cmd latency (cycles)
write_latency[180-199]         =            1   # Write cmd latency (cycles)
write_latency[200-]            =        33557   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =       237488   # Read request latency (cycles)
read_latency[60-79]            =       197560   # Read request latency (cycles)
read_latency[80-99]            =       214545   # Read request latency (cycles)
read_latency[100-119]          =       178829   # Read request latency (cycles)
read_latency[120-139]          =      1028033   # Read request latency (cycles)
read_latency[140-159]          =      1026452   # Read request latency (cycles)
read_latency[160-179]          =       633977   # Read request latency (cycles)
read_latency[180-199]          =       442641   # Read request latency (cycles)
read_latency[200-]             =      1856083   # Read request latency (cycles)
refab_energy                   =  1.39138e+10   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.52594e+08   # Write energy
read_energy                    =  5.18101e+10   # Read energy
act_energy                     =  3.39033e+10   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  3.03025e+09   # Precharge standby energy rank.0
act_stb_energy.0               =   3.0614e+10   # Active standby energy rank.0
average_read_latency           =      211.612   # Average read request latency (cycles)
average_interarrival           =       11.729   # Average request interarrival latency (cycles)
total_energy                   =   1.1961e+11   # Total energy (pJ)
average_power                  =      1712.21   # Average power (mW)
average_bandwidth              =      13.1167   # Average bandwidth
