{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1540354747835 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uart_rx EP2C5T144C8 " "Selected device EP2C5T144C8 for design \"uart_rx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540354747917 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540354747941 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540354747941 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540354749438 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540354749708 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Device EP2C5T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540354753617 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Device EP2C8T144C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540354753617 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Device EP2C8T144I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1540354753617 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540354753617 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540354754084 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540354754084 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1540354754084 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1540354754084 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "13 13 " "No exact pin location assignment(s) for 13 pins of 13 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx_done_tick " "Pin rx_done_tick not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rx_done_tick } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx_done_tick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[0\] " "Pin dout\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[0] } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 4 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[1\] " "Pin dout\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[1] } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 5 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[2\] " "Pin dout\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[2] } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 6 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[3\] " "Pin dout\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[3] } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 7 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[4\] " "Pin dout\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[4] } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 8 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[5\] " "Pin dout\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[5] } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 9 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[6\] " "Pin dout\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[6] } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dout\[7\] " "Pin dout\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { dout[7] } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "s_tick " "Pin s_tick not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { s_tick } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_tick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rx " "Pin rx not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rx } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1540354755129 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1540354755129 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "TimeQuest Timing Analyzer is analyzing 19 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1540354756491 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uart_rx.sdc " "Synopsys Design Constraints File file not found: 'uart_rx.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1540354756638 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1540354756747 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_next\[0\]~0\|combout " "Node \"b_next\[0\]~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756861 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[0\]~2\|datad " "Node \"b_reg\[0\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756861 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[0\]~2\|combout " "Node \"b_reg\[0\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756861 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[0\]~0\|datab " "Node \"b_next\[0\]~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756861 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1540354756861 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[1\]~6\|combout " "Node \"b_reg\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756879 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[1\]~1\|datab " "Node \"b_next\[1\]~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756879 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[1\]~1\|combout " "Node \"b_next\[1\]~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756879 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[1\]~6\|datad " "Node \"b_reg\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756879 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1540354756879 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[2\]~10\|combout " "Node \"b_reg\[2\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756879 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[2\]~2\|datab " "Node \"b_next\[2\]~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756879 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[2\]~2\|combout " "Node \"b_next\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756879 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[2\]~10\|datad " "Node \"b_reg\[2\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756879 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1540354756879 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[3\]~14\|combout " "Node \"b_reg\[3\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[3\]~3\|datab " "Node \"b_next\[3\]~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[3\]~3\|combout " "Node \"b_next\[3\]~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[3\]~14\|datad " "Node \"b_reg\[3\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1540354756880 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[4\]~18\|combout " "Node \"b_reg\[4\]~18\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[4\]~4\|datab " "Node \"b_next\[4\]~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[4\]~4\|combout " "Node \"b_next\[4\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[4\]~18\|datad " "Node \"b_reg\[4\]~18\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1540354756880 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[5\]~22\|combout " "Node \"b_reg\[5\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[5\]~5\|datab " "Node \"b_next\[5\]~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[5\]~5\|combout " "Node \"b_next\[5\]~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[5\]~22\|datad " "Node \"b_reg\[5\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1540354756880 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[6\]~26\|combout " "Node \"b_reg\[6\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[6\]~6\|datab " "Node \"b_next\[6\]~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[6\]~6\|combout " "Node \"b_next\[6\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[6\]~26\|datad " "Node \"b_reg\[6\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756880 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1540354756880 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "b_reg\[7\]~30\|combout " "Node \"b_reg\[7\]~30\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756881 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[7\]~7\|datab " "Node \"b_next\[7\]~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756881 ""} { "Warning" "WSTA_SCC_NODE" "b_next\[7\]~7\|combout " "Node \"b_next\[7\]~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756881 ""} { "Warning" "WSTA_SCC_NODE" "b_reg\[7\]~30\|datad " "Node \"b_reg\[7\]~30\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756881 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 24 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1540354756881 ""}
{ "Warning" "WSTA_SCC_LOOP" "140 " "Found combinational loop of 140 nodes" { { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datac " "Node \"Equal0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|combout " "Node \"Equal0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|datab " "Node \"Selector2~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|combout " "Node \"Selector2~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~9\|datad " "Node \"Selector3~9\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~9\|combout " "Node \"Selector3~9\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|datac " "Node \"Selector1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|combout " "Node \"Selector1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.start~2\|datad " "Node \"state_reg.start~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.start~2\|combout " "Node \"state_reg.start~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|dataa " "Node \"Selector1~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|datac " "Node \"Selector2~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~4\|datac " "Node \"Selector4~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~4\|combout " "Node \"Selector4~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~8\|datad " "Node \"Selector4~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~8\|combout " "Node \"Selector4~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|dataa " "Node \"Selector7~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|combout " "Node \"Selector7~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[0\]~14\|datad " "Node \"s_reg\[0\]~14\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[0\]~14\|combout " "Node \"s_reg\[0\]~14\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|datac " "Node \"Selector7~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|datad " "Node \"Add0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|combout " "Node \"Add0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|datab " "Node \"Selector5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|combout " "Node \"Selector5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[2\]~6\|datad " "Node \"s_reg\[2\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[2\]~6\|combout " "Node \"s_reg\[2\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|dataa " "Node \"Equal0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|datab " "Node \"Add0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|datac " "Node \"Selector5~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|dataa " "Node \"Equal2~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|combout " "Node \"Equal2~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~6\|dataa " "Node \"Selector4~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~6\|combout " "Node \"Selector4~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|datad " "Node \"Selector5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|datad " "Node \"Selector6~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|combout " "Node \"Selector6~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[1\]~10\|datad " "Node \"s_reg\[1\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[1\]~10\|combout " "Node \"s_reg\[1\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Equal0~0\|datab " "Node \"Equal0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Add0~0\|datac " "Node \"Add0~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|datab " "Node \"Selector6~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|datab " "Node \"Equal2~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|datad " "Node \"Selector4~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|combout " "Node \"Selector4~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[3\]~2\|datad " "Node \"s_reg\[3\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "s_reg\[3\]~2\|combout " "Node \"s_reg\[3\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|datad " "Node \"Equal2~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|datab " "Node \"Selector4~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|combout " "Node \"Selector4~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~5\|dataa " "Node \"Selector4~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~5\|combout " "Node \"Selector4~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~6\|datad " "Node \"Selector4~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~8\|datac " "Node \"Selector4~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|datab " "Node \"Selector4~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~0\|datad " "Node \"Selector2~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector7~0\|datad " "Node \"Selector7~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~9\|datab " "Node \"Selector3~9\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "rx_done_tick~2\|datab " "Node \"rx_done_tick~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "rx_done_tick~2\|combout " "Node \"rx_done_tick~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|dataa " "Node \"Selector3~6\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|combout " "Node \"Selector3~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~0\|dataa " "Node \"Selector0~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~0\|combout " "Node \"Selector0~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.idle~2\|datad " "Node \"state_reg.idle~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.idle~2\|combout " "Node \"state_reg.idle~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~2\|datad " "Node \"Selector4~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~2\|combout " "Node \"Selector4~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|datac " "Node \"Selector3~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~0\|datab " "Node \"Selector0~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~8\|datab " "Node \"Selector4~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|datab " "Node \"Selector3~7\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|combout " "Node \"Selector3~7\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.stop~2\|datad " "Node \"state_reg.stop~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.stop~2\|combout " "Node \"state_reg.stop~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~6\|datac " "Node \"Selector4~6\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~9\|datac " "Node \"Selector3~9\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|dataa " "Node \"Selector3~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "rx_done_tick~2\|datac " "Node \"rx_done_tick~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~1\|datac " "Node \"Selector2~1\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~1\|combout " "Node \"Selector2~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.data~2\|datad " "Node \"state_reg.data~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "state_reg.data~2\|combout " "Node \"state_reg.data~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~5\|datab " "Node \"Selector4~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~8\|datac " "Node \"Selector3~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~8\|combout " "Node \"Selector3~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|datab " "Node \"Selector1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|datab " "Node \"Selector3~6\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|datad " "Node \"Selector3~7\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~3\|datac " "Node \"Selector8~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~3\|combout " "Node \"Selector8~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|datab " "Node \"Selector8~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|combout " "Node \"Selector8~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[2\]~2\|datad " "Node \"n_reg\[2\]~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[2\]~2\|combout " "Node \"n_reg\[2\]~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|datab " "Node \"Add1~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|combout " "Node \"Add1~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|dataa " "Node \"Selector8~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|datac " "Node \"Selector8~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~5\|dataa " "Node \"Selector3~5\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~5\|combout " "Node \"Selector3~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~3\|datad " "Node \"Selector8~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~8\|datad " "Node \"Selector3~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|dataa " "Node \"Selector9~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|combout " "Node \"Selector9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[1\]~6\|datad " "Node \"n_reg\[1\]~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[1\]~6\|combout " "Node \"n_reg\[1\]~6\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|datac " "Node \"Add1~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|datac " "Node \"Selector9~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~5\|datab " "Node \"Selector3~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector10~0\|datab " "Node \"Selector10~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector10~0\|combout " "Node \"Selector10~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[0\]~10\|datad " "Node \"n_reg\[0\]~10\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "n_reg\[0\]~10\|combout " "Node \"n_reg\[0\]~10\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Add1~0\|datad " "Node \"Add1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|datad " "Node \"Selector9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector10~0\|datad " "Node \"Selector10~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~5\|datac " "Node \"Selector3~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|datad " "Node \"Selector4~3\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~1\|datab " "Node \"Selector2~1\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~4\|datab " "Node \"Selector4~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector1~0\|datad " "Node \"Selector1~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~7\|datac " "Node \"Selector3~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector0~0\|datad " "Node \"Selector0~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~8\|datab " "Node \"Selector3~8\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~3\|datab " "Node \"Selector8~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|dataa " "Node \"Selector4~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|datac " "Node \"Selector6~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Equal2~2\|datac " "Node \"Equal2~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector5~0\|dataa " "Node \"Selector5~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector6~0\|dataa " "Node \"Selector6~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|dataa " "Node \"Selector4~7\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~5\|datac " "Node \"Selector4~5\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector8~2\|datad " "Node \"Selector8~2\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector9~0\|datab " "Node \"Selector9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector10~0\|datac " "Node \"Selector10~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector2~1\|dataa " "Node \"Selector2~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector3~6\|datad " "Node \"Selector3~6\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~3\|datac " "Node \"Selector4~3\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""} { "Warning" "WSTA_SCC_NODE" "Selector4~7\|datac " "Node \"Selector4~7\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1540354756882 ""}  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 66 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 57 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 21 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "ieee/numeric_std.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/numeric_std.vhd" 1244 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 94 -1 0 } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 15 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1540354756882 ""}
{ "Critical Warning" "WSTA_SCC_LOOP_TOO_BIG" "140 " "Design contains combinational loop of 140 nodes. Estimating the delays through the loop." {  } {  } 1 332081 "Design contains combinational loop of %1!d! nodes. Estimating the delays through the loop." 0 0 "Fitter" 0 -1 1540354756888 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1540354756897 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540354757096 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540354757096 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node reset (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1540354757096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "state_reg.stop~2 " "Destination node state_reg.stop~2" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 21 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_reg.stop~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540354757096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_reg\[3\]~2 " "Destination node s_reg\[3\]~2" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_reg[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540354757096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_reg\[2\]~6 " "Destination node s_reg\[2\]~6" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_reg[2]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540354757096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_reg\[1\]~10 " "Destination node s_reg\[1\]~10" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_reg[1]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540354757096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "s_reg\[0\]~14 " "Destination node s_reg\[0\]~14" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { s_reg[0]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540354757096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b_reg\[0\]~2 " "Destination node b_reg\[0\]~2" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_reg[0]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540354757096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b_reg\[1\]~6 " "Destination node b_reg\[1\]~6" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_reg[1]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540354757096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b_reg\[2\]~10 " "Destination node b_reg\[2\]~10" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_reg[2]~10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540354757096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b_reg\[3\]~14 " "Destination node b_reg\[3\]~14" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_reg[3]~14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540354757096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "b_reg\[4\]~18 " "Destination node b_reg\[4\]~18" {  } { { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 29 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b_reg[4]~18 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1540354757096 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1540354757096 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1540354757096 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "uart_rx.vhd" "" { Text "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/uart_rx.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1540354757096 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1540354758009 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540354758009 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540354758035 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540354758036 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1540354758037 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1540354758062 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1540354758062 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1540354758063 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1540354758063 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1540354758063 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540354758063 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 2 9 0 " "Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 2 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1540354758098 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1540354758098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540354758098 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540354758098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540354758098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540354758098 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1540354758098 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1540354758098 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540354758098 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540354758411 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540354760296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540354760540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540354760730 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540354761103 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540354761104 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540354761210 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1540354761912 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540354761912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540354762135 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1540354762137 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540354762137 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.48 " "Total time spent on timing analysis during the Fitter is 0.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1540354762335 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540354762377 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rx_done_tick 0 " "Pin \"rx_done_tick\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540354762401 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[0\] 0 " "Pin \"dout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540354762401 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[1\] 0 " "Pin \"dout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540354762401 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[2\] 0 " "Pin \"dout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540354762401 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[3\] 0 " "Pin \"dout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540354762401 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[4\] 0 " "Pin \"dout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540354762401 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[5\] 0 " "Pin \"dout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540354762401 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[6\] 0 " "Pin \"dout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540354762401 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[7\] 0 " "Pin \"dout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1540354762401 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1540354762401 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540354762636 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1540354762685 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1540354762746 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540354762955 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1540354763282 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Hugo_/Documents/GitHub/labdsd/UART/output_files/uart_rx.fit.smsg " "Generated suppressed messages file C:/Users/Hugo_/Documents/GitHub/labdsd/UART/output_files/uart_rx.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540354763978 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 189 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 189 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1540354764716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 23 23:19:24 2018 " "Processing ended: Tue Oct 23 23:19:24 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1540354764716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1540354764716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1540354764716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540354764716 ""}
