// Seed: 509263037
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5, id_6;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input wor id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    input supply1 id_6
);
  assign id_8 = 1;
  wire id_9;
  wand id_10 = id_0;
  module_0(
      id_8, id_8, id_8, id_9
  );
endmodule
module module_2 (
    output supply0 id_0,
    input wire id_1,
    input wire id_2,
    input tri id_3,
    input supply1 id_4
    , id_15,
    input wand id_5,
    input wor id_6,
    output tri1 id_7,
    input wire id_8,
    output supply0 id_9,
    input supply0 id_10,
    input wire id_11,
    input supply1 id_12,
    input uwire id_13
);
  task id_16;
    input id_17;
  endtask
  wire id_18;
  module_0(
      id_15, id_15, id_18, id_15
  ); id_19(
      1, 1, 1, 1, 1, 1, id_7, id_16, this
  );
  xnor (id_9, id_6, id_12, id_8, id_1, id_11, id_5, id_16, id_10, id_13);
endmodule
