<root><simulation><result_generated_time />2023-05-17 20:15:02<layer><layer_spec />{'B': 1, 'K': 1, 'C': 1, 'OY': 56, 'OX': 56, 'IY': 58, 'IX': 58, 'FY': 3, 'FX': 3, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 128}<im2col_enable />False<total_MAC_operation />3612672<total_data_size_element />{'W': 1152, 'I': 430592, 'O': 401408}<total_data_reuse />{'W': 3136, 'I': 8.39001189060642, 'O': 9}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />True<footer_info />{'B': 0, 'K': 1, 'C': 1, 'OY': 0, 'OX': 0, 'FY': 0, 'FX': 0}</spatial_unrolling><temporal_mapping><W />[[('OX', 4), ('OY', 2), ('FX', 3), ('OX', 7)], [('FY', 3), ('OY', 28), ('OX', 2)], []]<I />[[('OX', 4), ('OY', 2), ('FX', 3), ('OX', 7)], [('FY', 3), ('OY', 28), ('OX', 2)], []]<O />[[('OX', 4), ('OY', 2), ('FX', 3)], [('OX', 7), ('FY', 3), ('OY', 28), ('OX', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 56, 56, 1], 'I': [1.0, 8.11, 1.03, 1.0], 'O': [1.0, 3, 3, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, True, False, False]<used_mem_size_bit />{'W': [24, 72, 72], 'I': [480, 26912, 26912], 'O': [64, 25088, 25088], 'O_partial': [64, 25088, 0], 'O_final': [0, 0, 25088]}<actual_mem_utilization_individual />{'W': [0.05, 0.0, 0.0], 'I': [0.94, 0.03, 0.0], 'O': [0.12, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.05, 0.0], 'I': [0.94, 0.05, 0.0], 'O': [0.12, 0.05, 0.0]}<effective_mem_size_bit />{'W': [24, 72, 72], 'I': [480, 26912, 26912], 'O': [64, 896, 25088], 'O_partial': [64, 896, 0], 'O_final': [0, 0, 25088]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[451584, 64512], [4128768, 1152], [1152, 0]]<I />[[3612544, 445312], [3563392, 430592], [430592, 0]]<O />[[(3211264, 3612672), (1204224, 802816)], [(6422528, 9633792), (401408, 0)], [(0, 401408), (0, 0)]]<O_partial />[[(3211264, 3612672), (1204224, 802816)], [(6422528, 9633792), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (401408, 0)], [(0, 401408), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[56448, 8064], [258048, 72], [4, 0]]<I />[[451568, 55664], [222712, 26912], [1682, 0]]<O />[[(401408, 451584), (150528, 100352)], [(401408, 602112), (25088, 0)], [(0, 1568), (0, 0)]]<O_partial />[([401408, 451584], [150528, 100352]), ([401408, 602112], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [25088, 0]), ([0, 1568], [0, 0])]</mem_access_count_word><mac_count><active />3612672<idle />227598336</mac_count></basic_info><energy><total_energy />19320623.7<mem_energy_breakdown><W />[25.6, 6796.8, 0.0]<I />[166.4, 6489.6, 2240.0]<O />[384.0, 25216.0, 2086.4]</mem_energy_breakdown><MAC_energy><active_MAC />7897301.0<idle_MAC />11379916.8<total />19277217.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.0147<utilization_without_data_loading />0.0156<utilization_spatial />0.0156<utilization_temporal_with_data_loading />0.9422<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />3834112<latency_cycle_without_data_loading />3612672<ideal_computing_cycle />3612672<data_loading><load_cycle_total />221440<load_cycle_individual />{'W': [1536, 4608, 0], 'I': [3840, 215296, 0]}<load_cycle_combined />{'W': 4608, 'I': 215296}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-3612544], [-3591168, -3334656], [-3612672, -3612672]], 'I': [[-3612544], [-3420160, -2949888], [-3612672, -3612672]], 'O': [[-3612672], [-3462144, -3010560], [-3411968, -3600128]]}<mem_stall_cycle_shared />{'W': [[-3612544], [-3591168, 0], [0, 0]], 'I': [[-3612544], [-3420160, 0], [0, 0]], 'O': [[-3612672], [-3462144, -3010560], [-3411968, -3600128]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 72, 72], 'I': [480, 26912, 26912], 'O': [64, 25088, 25088], 'O_partial': [64, 25088, 0], 'O_final': [0, 0, 25088]}<data_size_each_level_total />{'W': [1536, 72, 72], 'I': [3840, 26912, 26912], 'O': [512, 25088, 25088]}<loop_cycles_each_level />{'W': [168, 28224, 28224], 'I': [168, 28224, 28224], 'O': [24, 28224, 28224]}<top_ir_loop_size />{'W': [7, 56, 1], 'I': [1, 1, 1], 'O': [3, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.1], [9.1, 0.2], [0.2, 0.2]], 'I': [[8.0, 2.9], [22.9, 7.6], [7.6, 7.6]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 7.1]]}<req_inst_mem_bw />{'W': [[8.0, 1.0], [64.0, 9.1], [9.1, 0.2]], 'I': [[8.0, 2.9], [22.9, 7.6], [7.6, 7.6]], 'O': [[8.0, 8.0], [64.0, 7.1], [7.1, 7.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.1], [9.1, 0.2], [0.2, 0]], 'I': [[8.0, 2.9], [22.9, 7.6], [7.6, 0]], 'O': [[8.0, 2.7], [21.3, 7.1], [7.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.1], [60.4, 29.1], [7.8, 7.1]], 'I': [[8.0, 2.9], [60.4, 29.1], [7.8, 7.1]], 'O': [[8.0, 2.7], [60.4, 29.1], [7.8, 7.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 28224], [168, 168, 168], [28224, 28224, 1]], 'I': [[1, 1, 28224], [168, 168, 168], [28224, 28224, 1]], 'O': [[1, 1, 28224], [24, 24, 1176], [28224, 28224, 1]]}<trans_time_real />{'W': [[0, 1, 28224], [[0, 168, 168], [12, 168, 168]], [[36, 28224, 1], [2, 28224, 1]]], 'I': [[0, 1, 28224], [[8, 168, 168], [30, 168, 168]], [[1682, 28224, 1], [105, 28224, 1]]], 'O': [[0, 1, 28224], [[1, 24, 1176], [4, 24, 1176]], [[1568, 28224, 1], [98, 28224, 1]]]}<single_stall_cycle />{'W': [[-1], [-168, -156], [-28188, -28222]], 'I': [[-1], [-160, -138], [-26542, -28119]], 'O': [[-1], [-23, -20], [-26656, -28126]]}<single_stall_count />{'W': [28223, 167, 0], 'I': [28223, 167, 0], 'O': [28224, 1176, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2004, 0], 'I': [5010, 0], 'O': [4704, 1568]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-16506, -28224], [-23520, -26656]], 1: [[-28224, -28224], [-26656, -28224]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />103.6<mem_area />100.1<mem_area_percentage />96.6 %</area></results><elapsed_time_second />5</simulation></root>