// Seed: 1658753519
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  module_0(
      id_2, id_1
  );
  assign id_2 = id_2;
  id_3(
      1'h0, 1
  );
endmodule
module module_2 (
    input wor id_0
);
  wire id_2;
  id_3(
      .id_0((id_0)), .id_1(id_0)
  ); module_0(
      id_2, id_2
  );
endmodule
module module_3 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_2[1][1] = 1'b0;
  module_0(
      id_1, id_1
  );
endmodule
