Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (1024), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (8) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. test_format_a.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 506
Warning: [XPM_MEMORY 30-17] MEMORY_SIZE (1024), READ_DATA_WIDTH_A (16), and ADDR_WIDTH_A (8) together imply that the addressable range exceeds the memory size for this configuration which uses port A read operations. test_format_a.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /test_format_a/u0/u_rom/xpm_memory_sprom_inst/xpm_memory_base_inst/Initial302_0  Scope: test_format_a.u0.u_rom.xpm_memory_sprom_inst.xpm_memory_base_inst.config_drc  File: C:/Xilinx/Vivado/2023.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 549
