module part2(clk, KEY0, HEX0, HEX1, HEX2);
input clk;
input KEY0;

output [0:6] HEX0, HEX1, HEX2;

wire reset;
wire [0:6] seg0, seg1, seg2;

assign reset = KEY0;
assign HEX0 = seg0;
assign HEX1 = seg1;
assign HEX2 = seg2;


 
endmodule