c_addsub_1.vhd,vhdl,xil_defaultlib,../../../../../ADC_Controller_DAC/ADC_Controller_DAC.srcs/sources_1/ip/c_addsub_1/sim/c_addsub_1.vhd,
glbl.v,Verilog,xil_defaultlib,glbl.v
