                                      // Instructions:    15
                                      // Expected cycles: 13
                                      // Expected IPC:    1.15
                                      //
                                      // Cycle bound:     13.0
                                      // IPC bound:       1.15
                                      //
                                      // Wall time:     0.03s
                                      // User time:     0.03s
                                      //
                                      // ----- cycle (expected) ------>
                                      // 0                        25
                                      // |------------------------|----
        ldr x6, [x0]                  // *.............................
        ldr x5, [x2]                  // *.............................
        ldr x4, [x1]                  // .*............................
        tst x5, #1                    // ....*.........................
        sub x29, x6, #1               // ....*.........................
        csel x23, x4, xzr, ne         // .....*........................
        tst x29, x5, ror #1           // .....*........................
        csneg x7, x29, x6, pl         // .......*......................
        csel x4, x5, x4, mi           // .......*......................
        csneg x6, x23, x23, pl        // .......*......................
        str x4, [x1]                  // ........*.....................
        str x7, [x0]                  // ........*.....................
        add x7, x5, x6                // ........*.....................
        asr x5, x7, #1                // ..........*...................
        str x5, [x2]                  // ............*.................

                                      // ------ cycle (expected) ------>
                                      // 0                        25
                                      // |------------------------|-----
        // ldr x3, [x0]               // *..............................
        // ldr x4, [x1]               // .*.............................
        // ldr x5, [x2]               // *..............................
        // sub x6,x3,#1               // ....*..........................
        // tst x5, #1                 // ....*..........................
        // csel x7, x4, xzr, ne       // .....*.........................
        // tst x6, x5, ror #1         // .....*.........................
        // csneg x3, x6, x3, pl       // .......*.......................
        // csel x4, x5, x4, mi        // .......*.......................
        // csneg x6, x7, x7, pl       // .......*.......................
        // add x5,x5,x6               // ........*......................
        // asr x5, x5, #1             // ..........*....................
        // str x3, [x0]               // ........*......................
        // str x4, [x1]               // ........*......................
        // str x5, [x2]               // ............*..................
