// Seed: 3786270988
module module_0 ();
  logic [1 'b0 : 1] id_1 = 1;
  assign id_1 = id_1;
  parameter id_2 = -1;
  module_2 modCall_1 ();
  tri0 id_3;
  assign id_3 = -1;
  assign module_1.id_3 = 0;
  wire id_4 = id_1;
  wire id_5;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    output wand id_4
);
  wire id_6;
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  wire id_2;
  integer [1 : 1] id_3;
endmodule
