SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Foundation_ISE
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim true
SET_PREFERENCE subworkingdirectory ./tmp/_cg
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE speedgrade -3
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE device xc6slx45
SET_PREFERENCE projectname coregen
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE foundationsym false
SET_PREFERENCE package csg324
SET_PREFERENCE createndf false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE formalverification false
SET_PREFERENCE removerpms false
SET_PARAMETER xml_input_file ./ddr2/user_design/mig.prj
SET_PARAMETER component_name ddr2
SET_CORE_CLASS com.xilinx.ip.mig_v3_61.bin.nt.mig
SET_CORE_PATH C:\Xilinx\12.4\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_v3_61\
SET_CORE_GUIPATH C:\Xilinx\12.4\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_v3_61\bin\%platform%\gui\mig_v3_61.tcl
SET_CORE_NAME MIG
SET_CORE_VERSION 3.61
SET_CORE_DATASHEET C:\Xilinx\12.4\ISE_DS\ISE\coregen\ip\xilinx\other\com\xilinx\ip\mig_v3_61\data\docs\user_guide_list.pdf
