// Seed: 3414264847
`timescale 1ps / 1 ps
module module_0 (
    output logic id_0,
    input logic id_1,
    input logic id_2,
    input id_3,
    output id_4,
    output logic id_5,
    input id_6,
    output id_7,
    output id_8,
    output id_9,
    output id_10
);
  type_15(
      1'd0, 1, 1
  );
  assign id_4[1] = id_1 && id_1;
endmodule
