
---------- Begin Simulation Statistics ----------
final_tick                               1809466049500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 257033                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692272                       # Number of bytes of host memory used
host_op_rate                                   418068                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 22083.83                       # Real time elapsed on the host
host_tick_rate                               81936245                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5676283317                       # Number of instructions simulated
sim_ops                                    9232531881                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.809466                       # Number of seconds simulated
sim_ticks                                1809466049500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                5070380569                       # number of cc regfile reads
system.cpu.cc_regfile_writes               3888247824                       # number of cc regfile writes
system.cpu.committedInsts                  5676283317                       # Number of Instructions Simulated
system.cpu.committedOps                    9232531881                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.637553                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.637553                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     37828                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    21710                       # number of floating regfile writes
system.cpu.idleCycles                          126385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             45011589                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches               1065079192                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.837813                       # Inst execution rate
system.cpu.iew.exec_refs                   1931164005                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  324031836                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles               346211484                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts            1768162981                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                351                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            356085925                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts         12317188220                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts            1607132169                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          68030853                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts           10269854049                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    900                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  5369                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles               43017363                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  8358                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           7238                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect     14009557                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect       31002032                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers               13993823830                       # num instructions consuming a value
system.cpu.iew.wb_count                   10219807355                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.607453                       # average fanout of values written-back
system.cpu.iew.wb_producers                8500594081                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.823984                       # insts written-back per cycle
system.cpu.iew.wb_sent                    10235820361                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads              14665114180                       # number of integer regfile reads
system.cpu.int_regfile_writes              8800682841                       # number of integer regfile writes
system.cpu.ipc                               1.568497                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.568497                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass          36013226      0.35%      0.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            8316674544     80.45%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   65      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3010      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2419      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 585      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1491      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4801      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4233      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2584      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                752      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              22      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             14      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead           1651132217     15.97%     96.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           334030750      3.23%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            8951      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           5232      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total            10337884902                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   41749                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               75076                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        28857                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              76220                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                  2501152955                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.241940                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu              2410090802     96.36%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     14      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     818      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2096      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   554      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     16      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1004      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    322      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    64      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   18      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 7      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                9      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     96.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               60018898      2.40%     98.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              31032934      1.24%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2088      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3311      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses            12802982882                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads        27449669869                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses  10219778498                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes       15401775564                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                12317187787                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued               10337884902                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 433                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined      3084656332                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued         654016471                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             58                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined   5950244087                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    3618805715                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.856712                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.632932                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           690476977     19.08%     19.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            61062845      1.69%     20.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           150056909      4.15%     24.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3          1443141275     39.88%     64.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           817063223     22.58%     87.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5           362995546     10.03%     97.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            94008799      2.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 130      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  11      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      3618805715                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.856612                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads          12992976                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          3996928                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads           1768162981                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           356085925                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads             16361376418                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    288                       # number of misc regfile writes
system.cpu.numCycles                       3618932100                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1383                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    91                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5230                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         11993                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups              1656195932                       # Number of BP lookups
system.cpu.branchPred.condPredicted        1404146485                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          44010903                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            974065891                       # Number of BTB lookups
system.cpu.branchPred.BTBHits               974062399                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.999642                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                10012239                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 13                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups        44006168                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits           35002060                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses          9004108                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted      4000795                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts      2912582882                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             375                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          43009891                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples   3229711901                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.858624                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.921497                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0      1130534428     35.00%     35.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1       287051835      8.89%     43.89% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2       203049004      6.29%     50.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3       509027057     15.76%     65.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4       348009561     10.78%     76.71% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5        49007179      1.52%     78.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6       113007873      3.50%     81.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7        23020222      0.71%     82.44% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8       567004742     17.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total   3229711901                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted           5676283317                       # Number of instructions committed
system.cpu.commit.opsCommitted             9232531881                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                  1696099139                       # Number of memory references committed
system.cpu.commit.loads                    1384071320                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          58                       # Number of memory barriers committed
system.cpu.commit.branches                 1010060375                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      19954                       # Number of committed floating point instructions.
system.cpu.commit.integer                  9194517791                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               9002033                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass     29005314      0.31%      0.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu   7507413852     81.31%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           29      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2830      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          908      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          512      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1258      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2369      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            6      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2764      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2256      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          644      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead   1384067099     14.99%     96.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite    312023367      3.38%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4221      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         4452      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total   9232531881                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples     567004742                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data   1908134046                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1908134046                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data   1908134046                       # number of overall hits
system.cpu.dcache.overall_hits::total      1908134046                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16297                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16297                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16297                       # number of overall misses
system.cpu.dcache.overall_misses::total         16297                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    976352451                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    976352451                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    976352451                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    976352451                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data   1908150343                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1908150343                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data   1908150343                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1908150343                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000009                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000009                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59909.949745                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59909.949745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59909.949745                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59909.949745                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       100843                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1125                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    89.638222                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3424                       # number of writebacks
system.cpu.dcache.writebacks::total              3424                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11847                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11847                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11847                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4450                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4450                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4450                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    296400451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    296400451                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    296400451                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    296400451                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66606.842921                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66606.842921                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66606.842921                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66606.842921                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3424                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data   1596107189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1596107189                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15328                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    915553500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    915553500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data   1596122517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1596122517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59730.786795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59730.786795                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11841                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11841                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3487                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3487                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    236816500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    236816500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67914.109550                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67914.109550                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    312026857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      312026857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          969                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     60798951                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     60798951                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    312027826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    312027826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62744.015480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62744.015480                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          963                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          963                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     59583951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     59583951                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61873.261682                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61873.261682                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.964376                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1908138496                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4448                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          428987.971223                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.964376                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          925                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        3816305134                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       3816305134                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                319115882                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             550349925                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                2445313065                       # Number of cycles decode is running
system.cpu.decode.unblockCycles             261009480                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles               43017363                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved            892043961                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred               1001605                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts            12851343109                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts             353167450                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                  1607119486                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   324031843                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1254                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           174                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           41090979                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                     8413973321                       # Number of instructions fetch has processed
system.cpu.fetch.branches                  1656195932                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches         1019076698                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                    3533689326                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                88037820                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  621                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5780                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                2652297942                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1859                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples         3618805715                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.847340                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.634884                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                609453023     16.84%     16.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                404019031     11.16%     28.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                206031395      5.69%     33.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                270048731      7.46%     41.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                430055399     11.88%     53.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                569045564     15.72%     68.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                623040525     17.22%     85.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                 64042189      1.77%     87.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                443069858     12.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total           3618805715                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.457648                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.324988                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst   2652294799                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2652294799                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2652294799                       # number of overall hits
system.cpu.icache.overall_hits::total      2652294799                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3142                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3142                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3142                       # number of overall misses
system.cpu.icache.overall_misses::total          3142                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    186706000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    186706000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    186706000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    186706000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   2652297941                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2652297941                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2652297941                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2652297941                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59422.660726                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59422.660726                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59422.660726                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59422.660726                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          492                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           82                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1804                       # number of writebacks
system.cpu.icache.writebacks::total              1804                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          827                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          827                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          827                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          827                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2315                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2315                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2315                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2315                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    147029000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147029000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    147029000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147029000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63511.447084                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63511.447084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63511.447084                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63511.447084                       # average overall mshr miss latency
system.cpu.icache.replacements                   1804                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2652294799                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2652294799                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3142                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3142                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    186706000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    186706000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   2652297941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2652297941                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59422.660726                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59422.660726                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          827                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          827                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    147029000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147029000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63511.447084                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63511.447084                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           510.989860                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2652297114                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2315                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1145700.697192                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.989860                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998027                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           55                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5304598197                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5304598197                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  2652298670                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1050                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                    10995705                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads               384091661                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   15                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                7238                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores               44058106                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    3                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1090                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON 1809466049500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles               43017363                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                543156035                       # Number of cycles rename is idle
system.cpu.rename.blockCycles               346298662                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6769                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                2481279746                       # Number of cycles rename is running
system.cpu.rename.unblockCycles             205047140                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts            12488246100                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts             177045527                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               3004300                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               52011580                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  39997                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents        43000747                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands         15607422426                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                 30126149817                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups              18065887113                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     75129                       # Number of floating rename lookups
system.cpu.rename.committedMaps           11516648177                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps               4090774240                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     350                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 310                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 692004493                       # count of insts added to the skid buffer
system.cpu.rob.reads                      14807818646                       # The number of ROB reads
system.cpu.rob.writes                     24680325052                       # The number of ROB writes
system.cpu.thread_0.numInsts               5676283317                       # Number of Instructions committed
system.cpu.thread_0.numOps                 9232531881                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5211.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4408.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      3.618102956750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          313                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          314                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              482265                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               4876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6760                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5227                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6760                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5227                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    170                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6760                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5227                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.987261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.181247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     31.687469                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            296     94.27%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            12      3.82%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             4      1.27%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            1      0.32%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.32%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           314                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.543131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.510467                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.082595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              241     77.00%     77.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      2.24%     79.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               40     12.78%     92.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               21      6.71%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.32%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.64%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.32%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           313                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   10880                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  432640                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               334528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      0.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1809466044500                       # Total gap between requests
system.mem_ctrls.avgGap                  150952368.77                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       139648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       282112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       331712                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 77176.358207211568                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 155908.976616585045                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 183320.377904664318                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2312                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4448                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5227                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     75592250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    153221500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 30763661301500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     32695.61                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34447.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 5885529233.12                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       147968                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       284672                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        432640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       147968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       147968                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        59328                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        59328                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2312                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4448                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6760                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          927                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           927                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        81774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       157324                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total           239098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        81774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        81774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks        32788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total           32788                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks        32788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        81774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       157324                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total          271886                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6590                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5183                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          498                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          312                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          279                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          557                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          236                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          321                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          471                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          499                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          278                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          393                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          356                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          368                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          246                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          211                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               105251250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              32950000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          228813750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15971.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34721.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4865                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3650                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.82                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.42                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3245                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   231.622804                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   151.349898                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   252.091534                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1250     38.52%     38.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1010     31.12%     69.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          406     12.51%     82.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          166      5.12%     87.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          108      3.33%     90.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           62      1.91%     92.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           46      1.42%     93.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           33      1.02%     94.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          164      5.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3245                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                421760                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             331712                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                0.233085                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.183320                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.00                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13308960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7058700                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       26953500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14767380                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 142837418880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  26280195990                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 672704271840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  841883975250                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   465.266522                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 1748637721500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  60421920000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    406408000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         9931740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         5248485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       20099100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      12267000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 142837418880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26276729250                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 672707191200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  841868885655                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   465.258183                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 1748645405500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  60421920000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    398724000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5801                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          927                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4301                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq               962                       # Transaction distribution
system.membus.trans_dist::ReadExResp              962                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3486                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         6431                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         6431                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12322                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12322                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  18753                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       263424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       263424                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       503808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       503808                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  767232                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6765                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000887                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.029770                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6759     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                6765                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1809466049500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            34954000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           12308750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23684000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
