,design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,suggested_clock_frequency,suggested_clock_period,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
0,/home/daniel-lx/caravel-mpw-6b/mpw-6b/openlane/leaf_chip,leaf_chip,leaf_chip,flow completed,2h34m26s0ms,1h42m23s0ms,22819.38775510204,1.96,11409.69387755102,11.91,7935.96,22363,0,0,0,0,0,0,0,76,0,0,-1,2809387,243976,0.0,-4.8,-1,0.0,0.0,0.0,-5485.75,-1,0.0,0.0,2253498233.0,0.0,42.27,41.6,19.85,21.31,-1,13571,22290,743,9462,0,0,0,16685,178,9,104,158,1062,203,35,6917,3559,3769,40,1012,27178,0,28190,50.0,20.0,20,AREA 0,5,50,1,153.6,153.18,0.15,0.3,sky130_fd_sc_hd,4,4
