-- VHDL for IBM SMS ALD page 35.10.04.1
-- Title: INH DVR GATING FEATURE-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/17/2020 3:16:51 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_35_10_04_1_INH_DVR_GATING_FEATURE_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MY_MEM_AR_THP8B:	 in STD_LOGIC;
		MY_MEM_AR_THP2B:	 in STD_LOGIC;
		MY_MEM_AR_THP4B:	 in STD_LOGIC;
		MY_MEM_AR_THP0B:	 in STD_LOGIC;
		MY_Z_PULSE:	 in STD_LOGIC;
		MY_MEM_AR_NOT_THP4B:	 in STD_LOGIC;
		MY_MEM_AR_NOT_THP8B:	 in STD_LOGIC;
		PY_Z_GATE_FOR_5_9TH_A:	 out STD_LOGIC;
		PY_Z_GATE_FOR_5_9TH_B:	 out STD_LOGIC;
		PY_Z_GATE_FOR_0_4TH_A:	 out STD_LOGIC;
		PY_Z_GATE_FOR_0_4TH_B:	 out STD_LOGIC);
end ALD_35_10_04_1_INH_DVR_GATING_FEATURE_ACC;

architecture behavioral of ALD_35_10_04_1_INH_DVR_GATING_FEATURE_ACC is 

	signal OUT_5C_F: STD_LOGIC;
	signal OUT_3C_G: STD_LOGIC;
	signal OUT_1C_L: STD_LOGIC;
	signal OUT_3D_R: STD_LOGIC;
	signal OUT_1D_A: STD_LOGIC;
	signal OUT_5E_P: STD_LOGIC;
	signal OUT_4E_F: STD_LOGIC;
	signal OUT_3E_R: STD_LOGIC;
	signal OUT_3F_F: STD_LOGIC;
	signal OUT_3G_C: STD_LOGIC;
	signal OUT_1G_Q: STD_LOGIC;
	signal OUT_5H_R: STD_LOGIC;
	signal OUT_4H_R: STD_LOGIC;
	signal OUT_3H_F: STD_LOGIC;
	signal OUT_1H_E: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;
	signal OUT_DOT_3G: STD_LOGIC;
	signal OUT_DOT_5C: STD_LOGIC;

begin

	OUT_5C_F <= NOT(MY_MEM_AR_THP8B OR MY_MEM_AR_THP2B );
	OUT_3C_G <= NOT(OUT_DOT_5C OR MY_Z_PULSE );
	OUT_1C_L <= OUT_DOT_3C;
	OUT_3D_R <= NOT(OUT_DOT_5C OR MY_Z_PULSE );
	OUT_1D_A <= OUT_3D_R;
	OUT_5E_P <= NOT(MY_MEM_AR_THP4B OR MY_MEM_AR_THP0B );
	OUT_4E_F <= NOT(OUT_DOT_5C OR OUT_4H_R );
	OUT_3E_R <= NOT(OUT_4E_F OR MY_Z_PULSE );
	OUT_3F_F <= NOT(OUT_4E_F OR MY_Z_PULSE );
	OUT_3G_C <= NOT(OUT_4H_R OR MY_Z_PULSE );
	OUT_1G_Q <= OUT_DOT_3G;
	OUT_5H_R <= NOT(MY_MEM_AR_NOT_THP4B OR MY_MEM_AR_NOT_THP8B );
	OUT_4H_R <= NOT(OUT_DOT_5C );
	OUT_3H_F <= NOT(OUT_4H_R OR MY_Z_PULSE );
	OUT_1H_E <= OUT_3H_F;
	OUT_DOT_3C <= OUT_3C_G OR OUT_3E_R;
	OUT_DOT_3G <= OUT_3F_F OR OUT_3G_C;
	OUT_DOT_5C <= OUT_5C_F OR OUT_5E_P OR OUT_5H_R;

	PY_Z_GATE_FOR_5_9TH_A <= OUT_1C_L;
	PY_Z_GATE_FOR_5_9TH_B <= OUT_1D_A;
	PY_Z_GATE_FOR_0_4TH_A <= OUT_1G_Q;
	PY_Z_GATE_FOR_0_4TH_B <= OUT_1H_E;


end;
