$date
	Sat May 27 14:36:02 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sar5_tb $end
$scope module my_sar5 $end
$var wire 1 ! clk $end
$var wire 1 " comp $end
$var wire 1 # resetn $end
$var wire 5 $ sar [4:0] $end
$var wire 1 % start_ready $end
$var reg 3 & counter [2:0] $end
$var reg 5 ' dac [4:0] $end
$var reg 5 ( dac_test [4:0] $end
$var reg 1 ) sar_serial $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
b10000 (
b0 '
b101 &
1%
b10000 $
0#
0"
0!
$end
#2
1#
#10
b1000 $
b1000 (
0)
0%
b100 &
1!
#20
0!
#30
b100 $
b100 (
b11 &
1!
#32
1"
#40
0!
#50
b110 $
b10 (
1)
b100 '
b10 &
1!
#60
0!
#70
b111 $
b1 (
b110 '
b1 &
1!
#80
0!
#90
b0 (
b111 '
b0 &
1!
#100
0!
#110
b10000 (
b10000 $
1%
b101 &
b0 '
1!
#112
0"
#120
0!
#130
b1000 $
b1000 (
0)
0%
b100 &
1!
#140
0!
#150
b100 $
b100 (
b11 &
1!
#160
0!
#170
b10 $
b10 (
b10 &
1!
#180
0!
#190
b1 $
b1 (
b1 &
1!
#200
0!
#210
b0 $
b0 (
b0 &
1!
#220
0!
#230
b10000 $
b10000 (
1%
b101 &
1!
#232
1"
#240
0!
#250
b11000 $
b1000 (
1)
b10000 '
0%
b100 &
1!
#260
0!
#270
b11100 $
b100 (
b11000 '
b11 &
1!
#280
0!
#290
b11110 $
b10 (
b11100 '
b10 &
1!
#300
0!
#310
b11111 $
b1 (
b11110 '
b1 &
1!
#320
0!
#330
b0 (
b11111 '
b0 &
1!
#340
0!
#350
b10000 (
b10000 $
1%
b101 &
b0 '
1!
#360
0!
#370
b11000 $
b1000 (
b10000 '
0%
b100 &
1!
#380
0!
#390
b11100 $
b100 (
b11000 '
b11 &
1!
#400
0!
#410
b11110 $
b10 (
b11100 '
b10 &
1!
#420
0!
#430
b11111 $
b1 (
b11110 '
b1 &
1!
#440
0!
#450
b0 (
b11111 '
b0 &
1!
#460
0!
#470
b10000 (
b10000 $
1%
b101 &
b0 '
1!
#480
0!
#490
b11000 $
b1000 (
b10000 '
0%
b100 &
1!
#500
0!
#510
b11100 $
b100 (
b11000 '
b11 &
1!
#520
0!
#530
b11110 $
b10 (
b11100 '
b10 &
1!
#540
0!
#550
b11111 $
b1 (
b11110 '
b1 &
1!
#560
0!
#570
b0 (
b11111 '
b0 &
1!
#580
0!
#590
b10000 (
b10000 $
1%
b101 &
b0 '
1!
#600
0!
#610
b11000 $
b1000 (
b10000 '
0%
b100 &
1!
#620
0!
#630
b11100 $
b100 (
b11000 '
b11 &
1!
#632
