

================================================================
== Vitis HLS Report for 'needwun'
================================================================
* Date:           Sat Apr  5 08:32:43 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.504 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                      |                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |               Instance               |           Module          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_needwun_Pipeline_init_row_fu_134  |needwun_Pipeline_init_row  |      131|      131|  0.655 us|  0.655 us|  131|  131|       no|
        |grp_needwun_Pipeline_init_col_fu_140  |needwun_Pipeline_init_col  |      131|      131|  0.655 us|  0.655 us|  131|  131|       no|
        |grp_needwun_Pipeline_trace_fu_146     |needwun_Pipeline_trace     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_needwun_Pipeline_fill_in_fu_161   |needwun_Pipeline_fill_in   |      259|      259|  1.295 us|  1.295 us|  259|  259|       no|
        |grp_needwun_Pipeline_pad_a_fu_178     |needwun_Pipeline_pad_a     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_needwun_Pipeline_pad_b_fu_185     |needwun_Pipeline_pad_b     |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +--------------------------------------+---------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- fill_out  |    33664|    33664|       263|          -|          -|   128|        no|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      169|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      668|     1234|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      425|    -|
|Register             |        -|     -|      158|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      826|     1828|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |               Instance               |           Module          | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |grp_needwun_Pipeline_fill_in_fu_161   |needwun_Pipeline_fill_in   |        0|   0|  357|  575|    0|
    |grp_needwun_Pipeline_init_col_fu_140  |needwun_Pipeline_init_col  |        0|   0|   10|   92|    0|
    |grp_needwun_Pipeline_init_row_fu_134  |needwun_Pipeline_init_row  |        0|   0|   10|   68|    0|
    |grp_needwun_Pipeline_pad_a_fu_178     |needwun_Pipeline_pad_a     |        0|   0|   34|   86|    0|
    |grp_needwun_Pipeline_pad_b_fu_185     |needwun_Pipeline_pad_b     |        0|   0|   34|   86|    0|
    |grp_needwun_Pipeline_trace_fu_146     |needwun_Pipeline_trace     |        0|   0|  223|  327|    0|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+
    |Total                                 |                           |        0|   0|  668| 1234|    0|
    +--------------------------------------+---------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln28_1_fu_214_p2              |         +|   0|  0|  15|           8|           1|
    |add_ln28_fu_279_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln39_1_fu_333_p2              |         +|   0|  0|  16|          14|          14|
    |add_ln39_2_fu_344_p2              |         +|   0|  0|  22|          15|           2|
    |add_ln39_fu_327_p2                |         +|   0|  0|  16|          14|           2|
    |empty_20_fu_258_p2                |         +|   0|  0|  24|          17|          17|
    |empty_21_fu_298_p2                |         +|   0|  0|  14|           7|           2|
    |tmp_fu_248_p2                     |         +|   0|  0|  18|          11|          10|
    |icmp_ln28_fu_208_p2               |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln83_fu_366_p2               |      icmp|   0|  0|  16|          24|           1|
    |ap_block_state11_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 169|         127|          59|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |M_address0         |  26|          5|   15|         75|
    |M_ce0              |  26|          5|    1|          5|
    |M_ce1              |   9|          2|    1|          2|
    |M_d0               |  20|          4|   32|        128|
    |M_we0              |  20|          4|    1|          4|
    |SEQA_address0      |  14|          3|    7|         21|
    |SEQA_ce0           |  14|          3|    1|          3|
    |SEQB_address0      |  14|          3|    7|         21|
    |SEQB_ce0           |  14|          3|    1|          3|
    |alignedA_address0  |  14|          3|    8|         24|
    |alignedA_ce0       |  14|          3|    1|          3|
    |alignedA_ce1       |   9|          2|    1|          2|
    |alignedA_d0        |  14|          3|    8|         24|
    |alignedA_we0       |  14|          3|    1|          3|
    |alignedA_we1       |   9|          2|    1|          2|
    |alignedB_address0  |  14|          3|    8|         24|
    |alignedB_ce0       |  14|          3|    1|          3|
    |alignedB_ce1       |   9|          2|    1|          2|
    |alignedB_d0        |  14|          3|    8|         24|
    |alignedB_we0       |  14|          3|    1|          3|
    |alignedB_we1       |   9|          2|    1|          2|
    |ap_NS_fsm          |  65|         12|    1|         12|
    |b_idx_1_fu_96      |   9|          2|    8|         16|
    |indvar_fu_100      |   9|          2|    8|         16|
    |ptr_address0       |  14|          3|   15|         45|
    |ptr_ce0            |  14|          3|    1|          3|
    |ptr_we0            |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 425|         88|  140|        472|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------+----+----+-----+-----------+
    |                        Name                       | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------+----+----+-----+-----------+
    |M_load_reg_418                                     |  32|   0|   32|          0|
    |SEQB_load_reg_428                                  |   8|   0|    8|          0|
    |add_ln39_1_reg_433                                 |  14|   0|   14|          0|
    |add_ln39_2_reg_438                                 |  15|   0|   15|          0|
    |ap_CS_fsm                                          |  11|   0|   11|          0|
    |b_idx_1_fu_96                                      |   8|   0|    8|          0|
    |b_idx_reg_392                                      |   8|   0|    8|          0|
    |b_str_idx_2_loc_fu_104                             |  32|   0|   32|          0|
    |empty_21_reg_408                                   |   7|   0|    7|          0|
    |grp_needwun_Pipeline_fill_in_fu_161_ap_start_reg   |   1|   0|    1|          0|
    |grp_needwun_Pipeline_init_col_fu_140_ap_start_reg  |   1|   0|    1|          0|
    |grp_needwun_Pipeline_init_row_fu_134_ap_start_reg  |   1|   0|    1|          0|
    |grp_needwun_Pipeline_pad_a_fu_178_ap_start_reg     |   1|   0|    1|          0|
    |grp_needwun_Pipeline_pad_b_fu_185_ap_start_reg     |   1|   0|    1|          0|
    |grp_needwun_Pipeline_trace_fu_146_ap_start_reg     |   1|   0|    1|          0|
    |icmp_ln83_reg_446                                  |   1|   0|    1|          0|
    |indvar_fu_100                                      |   8|   0|    8|          0|
    |p_shl2_reg_423                                     |   8|   0|   15|          7|
    +---------------------------------------------------+----+----+-----+-----------+
    |Total                                              | 158|   0|  165|          7|
    +---------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|       needwun|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|       needwun|  return value|
|SEQA_address0      |  out|    7|   ap_memory|          SEQA|         array|
|SEQA_ce0           |  out|    1|   ap_memory|          SEQA|         array|
|SEQA_q0            |   in|    8|   ap_memory|          SEQA|         array|
|SEQB_address0      |  out|    7|   ap_memory|          SEQB|         array|
|SEQB_ce0           |  out|    1|   ap_memory|          SEQB|         array|
|SEQB_q0            |   in|    8|   ap_memory|          SEQB|         array|
|alignedA_address0  |  out|    8|   ap_memory|      alignedA|         array|
|alignedA_ce0       |  out|    1|   ap_memory|      alignedA|         array|
|alignedA_we0       |  out|    1|   ap_memory|      alignedA|         array|
|alignedA_d0        |  out|    8|   ap_memory|      alignedA|         array|
|alignedA_address1  |  out|    8|   ap_memory|      alignedA|         array|
|alignedA_ce1       |  out|    1|   ap_memory|      alignedA|         array|
|alignedA_we1       |  out|    1|   ap_memory|      alignedA|         array|
|alignedA_d1        |  out|    8|   ap_memory|      alignedA|         array|
|alignedB_address0  |  out|    8|   ap_memory|      alignedB|         array|
|alignedB_ce0       |  out|    1|   ap_memory|      alignedB|         array|
|alignedB_we0       |  out|    1|   ap_memory|      alignedB|         array|
|alignedB_d0        |  out|    8|   ap_memory|      alignedB|         array|
|alignedB_address1  |  out|    8|   ap_memory|      alignedB|         array|
|alignedB_ce1       |  out|    1|   ap_memory|      alignedB|         array|
|alignedB_we1       |  out|    1|   ap_memory|      alignedB|         array|
|alignedB_d1        |  out|    8|   ap_memory|      alignedB|         array|
|M_address0         |  out|   15|   ap_memory|             M|         array|
|M_ce0              |  out|    1|   ap_memory|             M|         array|
|M_we0              |  out|    1|   ap_memory|             M|         array|
|M_d0               |  out|   32|   ap_memory|             M|         array|
|M_q0               |   in|   32|   ap_memory|             M|         array|
|M_address1         |  out|   15|   ap_memory|             M|         array|
|M_ce1              |  out|    1|   ap_memory|             M|         array|
|M_q1               |   in|   32|   ap_memory|             M|         array|
|ptr_address0       |  out|   15|   ap_memory|           ptr|         array|
|ptr_ce0            |  out|    1|   ap_memory|           ptr|         array|
|ptr_we0            |  out|    1|   ap_memory|           ptr|         array|
|ptr_d0             |  out|    8|   ap_memory|           ptr|         array|
|ptr_q0             |   in|    8|   ap_memory|           ptr|         array|
+-------------------+-----+-----+------------+--------------+--------------+

