<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<LogisimFPGASettings>
                                                                                                            
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   <WorkSpace Altera64Bit="true" AlteraToolsPath="/opt/altera/13.0sp1/quartus/bin" GenerateHDLOnly="false" HDLTypeToGenerate="VHDL" WorkPath="" XilinxToolsPath="Unknown"/>
                                                                                                            
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   
   <FPGABoards SelectedBoard="TERASIC_DE0"/>
                                                                                                            



































</LogisimFPGASettings>
