// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "06/07/2020 20:49:01"

// 
// Device: Altera EP2C70F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module sc_computer (
	resetn,
	clock,
	mem_clk,
	pc,
	inst,
	aluout,
	memout,
	imem_clk,
	dmem_clk,
	out_port0,
	out_port1,
	out_port2,
	in_port0,
	in_port1,
	mem_dataout,
	io_read_data);
input 	resetn;
input 	clock;
input 	mem_clk;
output 	[31:0] pc;
output 	[31:0] inst;
output 	[31:0] aluout;
output 	[31:0] memout;
output 	imem_clk;
output 	dmem_clk;
output 	[31:0] out_port0;
output 	[31:0] out_port1;
output 	[31:0] out_port2;
input 	[31:0] in_port0;
input 	[31:0] in_port1;
output 	[31:0] mem_dataout;
output 	[31:0] io_read_data;

// Design Ports Information
// pc[0]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[1]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[2]	=>  Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[3]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[4]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[5]	=>  Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[6]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[7]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[8]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[9]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[10]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[11]	=>  Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[12]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[13]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[14]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[15]	=>  Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[16]	=>  Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[17]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[18]	=>  Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[19]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[20]	=>  Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[21]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[22]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[23]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[24]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[25]	=>  Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[26]	=>  Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[27]	=>  Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[28]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[29]	=>  Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[30]	=>  Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// pc[31]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[0]	=>  Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[1]	=>  Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[2]	=>  Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[3]	=>  Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[4]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[5]	=>  Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[6]	=>  Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[7]	=>  Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[8]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[9]	=>  Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[10]	=>  Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[11]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[12]	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[13]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[14]	=>  Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[15]	=>  Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[16]	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[17]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[18]	=>  Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[19]	=>  Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[20]	=>  Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[21]	=>  Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[22]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[23]	=>  Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[24]	=>  Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[25]	=>  Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[26]	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[27]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[28]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[29]	=>  Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[30]	=>  Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// inst[31]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[0]	=>  Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[1]	=>  Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[3]	=>  Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[4]	=>  Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[5]	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[6]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[7]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[8]	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[9]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[10]	=>  Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[11]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[12]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[13]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[14]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[15]	=>  Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[16]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[17]	=>  Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[18]	=>  Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[19]	=>  Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[20]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[21]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[22]	=>  Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[23]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[24]	=>  Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[25]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[26]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[27]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[28]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[29]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[30]	=>  Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// aluout[31]	=>  Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[0]	=>  Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[1]	=>  Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[2]	=>  Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[3]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[4]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[5]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[6]	=>  Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[7]	=>  Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[8]	=>  Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[9]	=>  Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[10]	=>  Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[11]	=>  Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[12]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[13]	=>  Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[14]	=>  Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[15]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[16]	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[17]	=>  Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[18]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[19]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[20]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[21]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[22]	=>  Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[23]	=>  Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[24]	=>  Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[25]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[26]	=>  Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[27]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[28]	=>  Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[29]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[30]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// memout[31]	=>  Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// imem_clk	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// dmem_clk	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[0]	=>  Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[1]	=>  Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[2]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[3]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[4]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[5]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[7]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[8]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[9]	=>  Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[10]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[11]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[12]	=>  Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[13]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[14]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[15]	=>  Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[16]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[17]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[18]	=>  Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[19]	=>  Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[20]	=>  Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[21]	=>  Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[22]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[23]	=>  Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[24]	=>  Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[25]	=>  Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[26]	=>  Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[27]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[28]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[29]	=>  Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[30]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port0[31]	=>  Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[0]	=>  Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[2]	=>  Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[3]	=>  Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[4]	=>  Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[5]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[6]	=>  Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[7]	=>  Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[8]	=>  Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[9]	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[10]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[11]	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[12]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[13]	=>  Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[14]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[15]	=>  Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[16]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[17]	=>  Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[18]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[19]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[20]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[21]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[22]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[23]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[24]	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[25]	=>  Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[26]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[27]	=>  Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[28]	=>  Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[29]	=>  Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[30]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port1[31]	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[0]	=>  Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[2]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[3]	=>  Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[4]	=>  Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[5]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[6]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[7]	=>  Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[8]	=>  Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[9]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[10]	=>  Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[11]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[12]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[13]	=>  Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[14]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[15]	=>  Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[16]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[17]	=>  Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[18]	=>  Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[19]	=>  Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[20]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[21]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[22]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[23]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[24]	=>  Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[25]	=>  Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[26]	=>  Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[27]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[28]	=>  Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[29]	=>  Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[30]	=>  Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// out_port2[31]	=>  Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[0]	=>  Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[1]	=>  Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[2]	=>  Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[3]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[4]	=>  Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[5]	=>  Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[6]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[7]	=>  Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[8]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[9]	=>  Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[10]	=>  Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[11]	=>  Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[12]	=>  Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[13]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[14]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[15]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[16]	=>  Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[17]	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[18]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[19]	=>  Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[20]	=>  Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[21]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[22]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[23]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[24]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[25]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[26]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[27]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[28]	=>  Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[29]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[30]	=>  Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// mem_dataout[31]	=>  Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[0]	=>  Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[1]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[2]	=>  Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[3]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[4]	=>  Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[5]	=>  Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[6]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[7]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[8]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[9]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[10]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[11]	=>  Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[12]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[13]	=>  Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[14]	=>  Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[15]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[16]	=>  Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[17]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[18]	=>  Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[19]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[20]	=>  Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[21]	=>  Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[22]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[23]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[24]	=>  Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[25]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[26]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[27]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[28]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[29]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[30]	=>  Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// io_read_data[31]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clock	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// resetn	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[0]	=>  Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[0]	=>  Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[1]	=>  Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[1]	=>  Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[2]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[2]	=>  Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[3]	=>  Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[3]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[4]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[4]	=>  Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[5]	=>  Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[5]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[6]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[6]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[7]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[7]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[8]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[8]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[9]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[9]	=>  Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[10]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[10]	=>  Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[11]	=>  Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[11]	=>  Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[12]	=>  Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[12]	=>  Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[13]	=>  Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[13]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[14]	=>  Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[14]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[15]	=>  Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[15]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[16]	=>  Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[16]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[17]	=>  Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[17]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[18]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[18]	=>  Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[19]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[19]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[20]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[20]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[21]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[21]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[22]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[22]	=>  Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[23]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[23]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[24]	=>  Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[24]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[25]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[25]	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[26]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[26]	=>  Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[27]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[27]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[28]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[28]	=>  Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[29]	=>  Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[29]	=>  Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[30]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[30]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port1[31]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// in_port0[31]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// mem_clk	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \cpu|al_unit|Add0~55_combout ;
wire \cpu|al_unit|Add0~80_combout ;
wire \cpu|al_unit|Add0~82_combout ;
wire \cpu|al_unit|Add0~88_combout ;
wire \cpu|al_unit|Add0~95_combout ;
wire \cpu|al_unit|Add0~99_combout ;
wire \cpu|al_unit|Add0~110_combout ;
wire \cpu|al_unit|Add0~112_combout ;
wire \cpu|al_unit|Add0~129_combout ;
wire \cpu|al_unit|Add0~131_combout ;
wire \cpu|br_adr|p4[2]~0_combout ;
wire \cpu|pcplus4|p4[6]~8_combout ;
wire \cpu|br_adr|p4[6]~8_combout ;
wire \cpu|br_adr|p4[7]~10_combout ;
wire \cpu|br_adr|p4[8]~12_combout ;
wire \cpu|br_adr|p4[10]~16_combout ;
wire \cpu|br_adr|p4[12]~20_combout ;
wire \cpu|br_adr|p4[15]~26_combout ;
wire \cpu|br_adr|p4[18]~32_combout ;
wire \cpu|pcplus4|p4[19]~34_combout ;
wire \cpu|br_adr|p4[19]~34_combout ;
wire \cpu|pcplus4|p4[20]~36_combout ;
wire \cpu|pcplus4|p4[21]~38_combout ;
wire \cpu|br_adr|p4[21]~38_combout ;
wire \cpu|br_adr|p4[22]~40_combout ;
wire \cpu|br_adr|p4[23]~42_combout ;
wire \cpu|br_adr|p4[27]~50_combout ;
wire \cpu|br_adr|p4[29]~55 ;
wire \cpu|br_adr|p4[30]~56_combout ;
wire \cpu|br_adr|p4[30]~57 ;
wire \cpu|br_adr|p4[31]~58_combout ;
wire \cpu|rf|register[17][5]~regout ;
wire \cpu|rf|register[22][5]~regout ;
wire \cpu|rf|register[18][5]~regout ;
wire \cpu|rf|qa[5]~2_combout ;
wire \cpu|rf|qa[5]~3_combout ;
wire \cpu|rf|qa[5]~4_combout ;
wire \cpu|rf|qa[5]~5_combout ;
wire \cpu|rf|qa[5]~6_combout ;
wire \cpu|rf|register[19][5]~regout ;
wire \cpu|rf|qa[5]~7_combout ;
wire \cpu|rf|register[7][5]~regout ;
wire \cpu|rf|register[14][5]~regout ;
wire \cpu|rf|register[26][6]~regout ;
wire \cpu|rf|register[18][6]~regout ;
wire \cpu|rf|qa[6]~26_combout ;
wire \cpu|rf|register[21][6]~regout ;
wire \cpu|rf|register[29][6]~regout ;
wire \cpu|rf|register[16][6]~regout ;
wire \cpu|rf|qa[6]~30_combout ;
wire \cpu|rf|register[28][6]~regout ;
wire \cpu|rf|qa[6]~31_combout ;
wire \cpu|rf|qa[6]~33_combout ;
wire \cpu|rf|register[31][6]~regout ;
wire \cpu|rf|qa[6]~34_combout ;
wire \cpu|rf|register[7][6]~regout ;
wire \cpu|rf|register[17][7]~regout ;
wire \cpu|rf|register[18][7]~regout ;
wire \cpu|rf|qa[7]~46_combout ;
wire \cpu|rf|register[30][7]~regout ;
wire \cpu|rf|qa[7]~47_combout ;
wire \cpu|rf|register[16][7]~regout ;
wire \cpu|rf|qa[7]~48_combout ;
wire \cpu|rf|register[28][7]~regout ;
wire \cpu|rf|qa[7]~49_combout ;
wire \cpu|rf|qa[7]~50_combout ;
wire \cpu|rf|register[23][7]~regout ;
wire \cpu|rf|qa[7]~51_combout ;
wire \cpu|rf|register[11][7]~regout ;
wire \cpu|rf|register[15][7]~regout ;
wire \cpu|rf|register[9][8]~regout ;
wire \cpu|rf|qa[8]~66_combout ;
wire \cpu|rf|register[17][8]~regout ;
wire \cpu|rf|register[28][8]~regout ;
wire \cpu|rf|register[6][8]~regout ;
wire \cpu|rf|register[2][8]~regout ;
wire \cpu|rf|register[12][8]~regout ;
wire \cpu|rf|qa[8]~81_combout ;
wire \cpu|rf|register[15][8]~regout ;
wire \cpu|rf|qa[8]~82_combout ;
wire \cpu|rf|register[26][9]~regout ;
wire \cpu|rf|register[27][9]~regout ;
wire \cpu|rf|qa[9]~91_combout ;
wire \cpu|rf|qa[9]~92_combout ;
wire \cpu|rf|register[10][9]~regout ;
wire \cpu|rf|register[5][9]~regout ;
wire \cpu|rf|register[4][9]~regout ;
wire \cpu|rf|qa[9]~96_combout ;
wire \cpu|rf|qa[9]~97_combout ;
wire \cpu|rf|register[14][9]~regout ;
wire \cpu|rf|register[9][10]~regout ;
wire \cpu|rf|register[27][10]~regout ;
wire \cpu|rf|register[19][10]~regout ;
wire \cpu|rf|qa[10]~113_combout ;
wire \cpu|rf|qa[10]~114_combout ;
wire \cpu|rf|register[6][10]~regout ;
wire \cpu|rf|register[4][10]~regout ;
wire \cpu|rf|qa[10]~116_combout ;
wire \cpu|rf|qa[10]~117_combout ;
wire \cpu|rf|register[25][11]~regout ;
wire \cpu|rf|register[9][11]~regout ;
wire \cpu|rf|register[11][11]~regout ;
wire \cpu|rf|register[13][11]~regout ;
wire \cpu|rf|register[14][11]~regout ;
wire \cpu|rf|register[12][11]~regout ;
wire \cpu|rf|qa[11]~141_combout ;
wire \cpu|rf|register[15][11]~regout ;
wire \cpu|rf|qa[11]~142_combout ;
wire \cpu|rf|register[9][12]~regout ;
wire \cpu|rf|register[30][12]~regout ;
wire \cpu|rf|register[17][12]~regout ;
wire \cpu|rf|register[24][12]~regout ;
wire \cpu|rf|register[28][12]~regout ;
wire \cpu|rf|register[27][12]~regout ;
wire \cpu|rf|register[23][12]~regout ;
wire \cpu|rf|register[19][12]~regout ;
wire \cpu|rf|qa[12]~153_combout ;
wire \cpu|rf|register[31][12]~regout ;
wire \cpu|rf|qa[12]~154_combout ;
wire \cpu|rf|register[13][12]~regout ;
wire \cpu|rf|register[25][13]~regout ;
wire \cpu|rf|register[17][13]~regout ;
wire \cpu|rf|qa[13]~164_combout ;
wire \cpu|rf|qa[13]~165_combout ;
wire \cpu|rf|register[22][13]~regout ;
wire \cpu|rf|register[18][13]~regout ;
wire \cpu|rf|qa[13]~166_combout ;
wire \cpu|rf|qa[13]~167_combout ;
wire \cpu|rf|register[16][13]~regout ;
wire \cpu|rf|qa[13]~168_combout ;
wire \cpu|rf|register[28][13]~regout ;
wire \cpu|rf|qa[13]~169_combout ;
wire \cpu|rf|qa[13]~170_combout ;
wire \cpu|rf|register[27][13]~regout ;
wire \cpu|rf|register[23][13]~regout ;
wire \cpu|rf|register[19][13]~regout ;
wire \cpu|rf|qa[13]~171_combout ;
wire \cpu|rf|register[31][13]~regout ;
wire \cpu|rf|qa[13]~172_combout ;
wire \cpu|rf|qa[13]~173_combout ;
wire \cpu|rf|register[6][13]~regout ;
wire \cpu|rf|register[13][13]~regout ;
wire \cpu|rf|register[8][14]~regout ;
wire \cpu|rf|register[26][14]~regout ;
wire \cpu|rf|register[18][14]~regout ;
wire \cpu|rf|qa[14]~186_combout ;
wire \cpu|rf|qa[14]~187_combout ;
wire \cpu|rf|register[28][14]~regout ;
wire \cpu|rf|register[23][14]~regout ;
wire \cpu|rf|register[7][14]~regout ;
wire \cpu|rf|register[14][14]~regout ;
wire \cpu|rf|qa[15]~208_combout ;
wire \cpu|rf|register[28][15]~regout ;
wire \cpu|rf|qa[15]~209_combout ;
wire \cpu|rf|register[19][15]~regout ;
wire \cpu|rf|register[11][15]~regout ;
wire \cpu|rf|register[13][15]~regout ;
wire \cpu|rf|register[8][16]~regout ;
wire \cpu|rf|qa[16]~224_combout ;
wire \cpu|rf|register[11][16]~regout ;
wire \cpu|rf|qa[16]~225_combout ;
wire \cpu|rf|register[26][16]~regout ;
wire \cpu|rf|qa[16]~226_combout ;
wire \cpu|rf|register[21][16]~regout ;
wire \cpu|rf|qa[16]~228_combout ;
wire \cpu|rf|register[29][16]~regout ;
wire \cpu|rf|qa[16]~229_combout ;
wire \cpu|rf|register[24][16]~regout ;
wire \cpu|rf|qa[16]~230_combout ;
wire \cpu|rf|qa[16]~231_combout ;
wire \cpu|rf|qa[16]~232_combout ;
wire \cpu|rf|register[2][16]~regout ;
wire \cpu|rf|register[14][16]~regout ;
wire \cpu|rf|register[12][16]~regout ;
wire \cpu|rf|register[22][29]~regout ;
wire \cpu|rf|register[7][29]~regout ;
wire \cpu|rf|register[14][29]~regout ;
wire \cpu|rf|register[9][30]~regout ;
wire \cpu|rf|register[10][30]~regout ;
wire \cpu|rf|register[18][30]~regout ;
wire \cpu|rf|qa[30]~266_combout ;
wire \cpu|rf|register[30][30]~regout ;
wire \cpu|rf|qa[30]~267_combout ;
wire \cpu|rf|register[25][30]~regout ;
wire \cpu|rf|register[17][30]~regout ;
wire \cpu|rf|qa[30]~268_combout ;
wire \cpu|rf|qa[30]~269_combout ;
wire \cpu|rf|register[20][30]~regout ;
wire \cpu|rf|qa[30]~270_combout ;
wire \cpu|rf|qa[30]~271_combout ;
wire \cpu|rf|qa[30]~272_combout ;
wire \cpu|rf|register[27][30]~regout ;
wire \cpu|rf|qa[30]~273_combout ;
wire \cpu|rf|qa[30]~274_combout ;
wire \cpu|rf|qa[30]~275_combout ;
wire \cpu|rf|register[14][30]~regout ;
wire \cpu|rf|register[13][30]~regout ;
wire \cpu|rf|register[12][30]~regout ;
wire \cpu|rf|qa[30]~281_combout ;
wire \cpu|rf|register[15][30]~regout ;
wire \cpu|rf|qa[30]~282_combout ;
wire \cpu|rf|qa[31]~284_combout ;
wire \cpu|rf|register[29][31]~regout ;
wire \cpu|rf|qa[31]~285_combout ;
wire \cpu|rf|register[13][31]~regout ;
wire \cpu|rf|register[12][31]~regout ;
wire \cpu|rf|register[21][17]~regout ;
wire \cpu|rf|register[22][17]~regout ;
wire \cpu|rf|register[26][17]~regout ;
wire \cpu|rf|register[20][17]~regout ;
wire \cpu|rf|register[19][17]~regout ;
wire \cpu|rf|register[10][17]~regout ;
wire \cpu|rf|register[9][17]~regout ;
wire \cpu|rf|qa[17]~314_combout ;
wire \cpu|rf|qa[17]~315_combout ;
wire \cpu|rf|register[7][17]~regout ;
wire \cpu|rf|register[13][17]~regout ;
wire \cpu|rf|register[14][17]~regout ;
wire \cpu|rf|register[12][17]~regout ;
wire \cpu|rf|qa[17]~321_combout ;
wire \cpu|rf|register[15][17]~regout ;
wire \cpu|rf|qa[17]~322_combout ;
wire \cpu|rf|register[8][18]~regout ;
wire \cpu|rf|qa[18]~324_combout ;
wire \cpu|rf|register[11][18]~regout ;
wire \cpu|rf|qa[18]~325_combout ;
wire \cpu|rf|register[18][18]~regout ;
wire \cpu|rf|qa[18]~326_combout ;
wire \cpu|rf|register[20][18]~regout ;
wire \cpu|rf|register[4][18]~regout ;
wire \cpu|rf|register[2][18]~regout ;
wire \cpu|rf|register[26][19]~regout ;
wire \cpu|rf|qa[19]~354_combout ;
wire \cpu|rf|register[7][19]~regout ;
wire \cpu|rf|register[13][19]~regout ;
wire \cpu|rf|register[14][19]~regout ;
wire \cpu|rf|register[12][19]~regout ;
wire \cpu|rf|qa[19]~361_combout ;
wire \cpu|rf|register[15][19]~regout ;
wire \cpu|rf|qa[19]~362_combout ;
wire \cpu|al_unit|ShiftLeft0~13_combout ;
wire \cpu|rf|register[11][20]~regout ;
wire \cpu|rf|register[26][20]~regout ;
wire \cpu|rf|register[5][20]~regout ;
wire \cpu|rf|register[15][20]~regout ;
wire \cpu|rf|register[25][21]~regout ;
wire \cpu|rf|register[21][21]~regout ;
wire \cpu|rf|register[17][21]~regout ;
wire \cpu|rf|qa[21]~384_combout ;
wire \cpu|rf|register[29][21]~regout ;
wire \cpu|rf|qa[21]~385_combout ;
wire \cpu|rf|register[18][21]~regout ;
wire \cpu|rf|qa[21]~386_combout ;
wire \cpu|rf|register[30][21]~regout ;
wire \cpu|rf|qa[21]~387_combout ;
wire \cpu|rf|register[13][21]~regout ;
wire \cpu|rf|register[12][21]~regout ;
wire \cpu|rf|register[9][22]~regout ;
wire \cpu|rf|register[10][22]~regout ;
wire \cpu|rf|qa[22]~404_combout ;
wire \cpu|rf|qa[22]~405_combout ;
wire \cpu|rf|register[26][22]~regout ;
wire \cpu|rf|register[19][22]~regout ;
wire \cpu|rf|qa[22]~413_combout ;
wire \cpu|rf|qa[22]~414_combout ;
wire \cpu|rf|register[6][22]~regout ;
wire \cpu|rf|register[4][22]~regout ;
wire \cpu|rf|qa[22]~416_combout ;
wire \cpu|rf|qa[22]~417_combout ;
wire \cpu|rf|register[12][22]~regout ;
wire \cpu|rf|qa[22]~421_combout ;
wire \cpu|al_unit|ShiftLeft0~14_combout ;
wire \cpu|rf|register[24][23]~regout ;
wire \cpu|rf|register[26][24]~regout ;
wire \cpu|rf|register[25][24]~regout ;
wire \cpu|rf|register[21][24]~regout ;
wire \cpu|rf|register[17][24]~regout ;
wire \cpu|rf|qa[24]~448_combout ;
wire \cpu|rf|register[29][24]~regout ;
wire \cpu|rf|qa[24]~449_combout ;
wire \cpu|rf|register[28][24]~regout ;
wire \cpu|rf|register[27][24]~regout ;
wire \cpu|rf|register[2][24]~regout ;
wire \cpu|rf|register[3][24]~regout ;
wire \cpu|rf|register[28][25]~regout ;
wire \cpu|rf|register[27][25]~regout ;
wire \cpu|al_unit|ShiftLeft0~15_combout ;
wire \cpu|rf|register[3][26]~regout ;
wire \cpu|rf|register[13][26]~regout ;
wire \cpu|rf|register[26][27]~regout ;
wire \cpu|rf|register[30][27]~regout ;
wire \cpu|rf|register[24][27]~regout ;
wire \cpu|rf|register[23][27]~regout ;
wire \cpu|rf|qa[27]~511_combout ;
wire \cpu|rf|register[12][27]~regout ;
wire \cpu|rf|register[9][28]~regout ;
wire \cpu|rf|register[10][28]~regout ;
wire \cpu|rf|register[8][28]~regout ;
wire \cpu|rf|qa[28]~524_combout ;
wire \cpu|rf|register[11][28]~regout ;
wire \cpu|rf|qa[28]~525_combout ;
wire \cpu|rf|register[22][28]~regout ;
wire \cpu|rf|register[26][28]~regout ;
wire \cpu|rf|register[18][28]~regout ;
wire \cpu|rf|qa[28]~526_combout ;
wire \cpu|rf|register[30][28]~regout ;
wire \cpu|rf|qa[28]~527_combout ;
wire \cpu|rf|register[17][28]~regout ;
wire \cpu|rf|qa[28]~528_combout ;
wire \cpu|rf|register[29][28]~regout ;
wire \cpu|rf|qa[28]~529_combout ;
wire \cpu|rf|register[24][28]~regout ;
wire \cpu|rf|qa[28]~530_combout ;
wire \cpu|rf|register[28][28]~regout ;
wire \cpu|rf|qa[28]~531_combout ;
wire \cpu|rf|qa[28]~532_combout ;
wire \cpu|rf|qa[28]~533_combout ;
wire \cpu|rf|qa[28]~534_combout ;
wire \cpu|rf|qa[28]~535_combout ;
wire \cpu|rf|register[6][28]~regout ;
wire \cpu|rf|register[5][28]~regout ;
wire \cpu|rf|register[4][28]~regout ;
wire \cpu|rf|qa[28]~536_combout ;
wire \cpu|rf|register[7][28]~regout ;
wire \cpu|rf|qa[28]~537_combout ;
wire \cpu|rf|register[2][28]~regout ;
wire \cpu|rf|register[1][28]~regout ;
wire \cpu|rf|qa[28]~538_combout ;
wire \cpu|rf|register[3][28]~regout ;
wire \cpu|rf|qa[28]~539_combout ;
wire \cpu|rf|qa[28]~540_combout ;
wire \cpu|rf|register[14][28]~regout ;
wire \cpu|rf|qa[28]~541_combout ;
wire \cpu|rf|qa[28]~542_combout ;
wire \cpu|rf|qa[28]~543_combout ;
wire \cpu|al_unit|ShiftLeft0~16_combout ;
wire \cpu|al_unit|ShiftLeft0~17_combout ;
wire \cpu|rf|qb[31]~85_combout ;
wire \cpu|rf|qb[31]~86_combout ;
wire \cpu|rf|register[22][0]~regout ;
wire \cpu|rf|register[18][0]~regout ;
wire \cpu|rf|qa[0]~544_combout ;
wire \cpu|rf|qa[0]~545_combout ;
wire \cpu|rf|register[25][0]~regout ;
wire \cpu|rf|register[21][0]~regout ;
wire \cpu|rf|register[16][0]~regout ;
wire \cpu|rf|register[9][0]~regout ;
wire \cpu|rf|register[8][0]~regout ;
wire \cpu|rf|qa[0]~554_combout ;
wire \cpu|rf|qa[0]~555_combout ;
wire \cpu|al_unit|Mux31~0_combout ;
wire \cpu|al_unit|Mux31~1_combout ;
wire \cpu|rf|register[27][4]~regout ;
wire \cpu|rf|register[23][4]~regout ;
wire \cpu|rf|register[19][4]~regout ;
wire \cpu|rf|qa[4]~573_combout ;
wire \cpu|rf|register[31][4]~regout ;
wire \cpu|rf|qa[4]~574_combout ;
wire \cpu|rf|register[1][4]~regout ;
wire \cpu|rf|register[3][4]~regout ;
wire \cpu|rf|register[12][4]~regout ;
wire \cpu|rf|register[25][3]~regout ;
wire \cpu|rf|register[23][3]~regout ;
wire \cpu|rf|qa[3]~591_combout ;
wire \cpu|rf|register[10][3]~regout ;
wire \cpu|rf|register[9][3]~regout ;
wire \cpu|rf|register[8][3]~regout ;
wire \cpu|rf|qa[3]~594_combout ;
wire \cpu|rf|register[11][3]~regout ;
wire \cpu|rf|qa[3]~595_combout ;
wire \cpu|rf|register[2][3]~regout ;
wire \cpu|rf|register[14][3]~regout ;
wire \cpu|rf|register[15][3]~regout ;
wire \cpu|rf|register[16][2]~regout ;
wire \cpu|rf|register[31][2]~regout ;
wire \cpu|rf|register[3][2]~regout ;
wire \cpu|rf|register[14][2]~regout ;
wire \cpu|rf|register[24][1]~regout ;
wire \cpu|rf|register[27][1]~regout ;
wire \cpu|rf|register[23][1]~regout ;
wire \cpu|rf|qa[1]~633_combout ;
wire \cpu|rf|qa[1]~634_combout ;
wire \cpu|rf|register[7][1]~regout ;
wire \cpu|rf|register[12][1]~regout ;
wire \cpu|rf|qa[1]~641_combout ;
wire \cpu|rf|register[15][1]~regout ;
wire \cpu|rf|qa[1]~642_combout ;
wire \cpu|rf|qb[11]~125_combout ;
wire \cpu|rf|qb[11]~126_combout ;
wire \cpu|rf|qb[9]~130_combout ;
wire \cpu|rf|qb[9]~131_combout ;
wire \cpu|rf|qb[10]~148_combout ;
wire \cpu|rf|qb[10]~149_combout ;
wire \cpu|rf|qb[8]~172_combout ;
wire \cpu|rf|qb[8]~173_combout ;
wire \cpu|rf|qb[3]~188_combout ;
wire \cpu|rf|qb[3]~189_combout ;
wire \cpu|rf|qb[3]~190_combout ;
wire \cpu|rf|qb[3]~191_combout ;
wire \cpu|al_unit|ShiftRight1~20_combout ;
wire \cpu|al_unit|ShiftLeft0~21_combout ;
wire \cpu|al_unit|ShiftRight0~21_combout ;
wire \cpu|rf|qb[15]~248_combout ;
wire \cpu|rf|qb[15]~249_combout ;
wire \cpu|rf|qb[15]~257_combout ;
wire \cpu|rf|qb[13]~277_combout ;
wire \cpu|rf|qb[13]~278_combout ;
wire \cpu|rf|qb[13]~280_combout ;
wire \cpu|rf|qb[14]~288_combout ;
wire \cpu|rf|qb[14]~298_combout ;
wire \cpu|rf|qb[14]~299_combout ;
wire \cpu|rf|qb[14]~305_combout ;
wire \cpu|rf|qb[14]~306_combout ;
wire \cpu|rf|qb[12]~312_combout ;
wire \cpu|rf|qb[12]~313_combout ;
wire \cpu|rf|qb[12]~315_combout ;
wire \cpu|rf|qb[12]~316_combout ;
wire \cpu|rf|qb[7]~328_combout ;
wire \cpu|rf|qb[7]~329_combout ;
wire \cpu|rf|qb[6]~348_combout ;
wire \cpu|rf|qb[6]~349_combout ;
wire \cpu|rf|qb[5]~370_combout ;
wire \cpu|rf|qb[5]~371_combout ;
wire \cpu|rf|qb[4]~395_combout ;
wire \cpu|rf|qb[4]~396_combout ;
wire \cpu|rf|qb[30]~418_combout ;
wire \cpu|rf|qb[30]~419_combout ;
wire \cpu|rf|qb[30]~425_combout ;
wire \cpu|rf|qb[30]~426_combout ;
wire \cpu|rf|qb[29]~428_combout ;
wire \cpu|rf|qb[29]~429_combout ;
wire \cpu|rf|qb[29]~432_combout ;
wire \cpu|rf|qb[29]~433_combout ;
wire \cpu|rf|qb[28]~448_combout ;
wire \cpu|rf|qb[28]~449_combout ;
wire \cpu|rf|qb[28]~458_combout ;
wire \cpu|rf|qb[28]~459_combout ;
wire \cpu|rf|qb[28]~460_combout ;
wire \cpu|rf|qb[28]~461_combout ;
wire \cpu|rf|qb[28]~462_combout ;
wire \cpu|rf|qb[28]~463_combout ;
wire \cpu|rf|qb[28]~464_combout ;
wire \cpu|rf|qb[27]~470_combout ;
wire \cpu|rf|qb[26]~492_combout ;
wire \cpu|rf|qb[26]~505_combout ;
wire \cpu|rf|qb[26]~506_combout ;
wire \cpu|rf|qb[25]~508_combout ;
wire \cpu|rf|qb[25]~509_combout ;
wire \cpu|rf|qb[24]~528_combout ;
wire \cpu|rf|qb[24]~529_combout ;
wire \cpu|rf|qb[24]~530_combout ;
wire \cpu|rf|qb[24]~531_combout ;
wire \cpu|rf|qb[24]~532_combout ;
wire \cpu|rf|qb[24]~533_combout ;
wire \cpu|rf|qb[24]~534_combout ;
wire \cpu|rf|qb[24]~535_combout ;
wire \cpu|rf|qb[24]~536_combout ;
wire \cpu|rf|qb[24]~537_combout ;
wire \cpu|rf|qb[21]~590_combout ;
wire \cpu|rf|qb[21]~591_combout ;
wire \cpu|rf|qb[21]~605_combout ;
wire \cpu|rf|qb[21]~606_combout ;
wire \cpu|rf|qb[20]~608_combout ;
wire \cpu|rf|qb[20]~625_combout ;
wire \cpu|rf|qb[20]~626_combout ;
wire \cpu|rf|qb[19]~634_combout ;
wire \cpu|rf|qb[19]~635_combout ;
wire \cpu|rf|qb[19]~640_combout ;
wire \cpu|rf|qb[19]~641_combout ;
wire \cpu|rf|qb[19]~642_combout ;
wire \cpu|rf|qb[19]~645_combout ;
wire \cpu|rf|qb[19]~646_combout ;
wire \cpu|rf|qb[17]~670_combout ;
wire \cpu|rf|qb[17]~672_combout ;
wire \cpu|rf|qb[17]~673_combout ;
wire \cpu|rf|qb[17]~674_combout ;
wire \cpu|rf|qb[17]~675_combout ;
wire \cpu|rf|qb[17]~676_combout ;
wire \cpu|rf|qb[17]~685_combout ;
wire \cpu|rf|qb[17]~686_combout ;
wire \cpu|rf|qb[16]~705_combout ;
wire \cpu|rf|qb[16]~706_combout ;
wire \cpu|al_unit|Mux31~6_combout ;
wire \cpu|al_unit|ShiftRight0~48_combout ;
wire \cpu|al_unit|ShiftRight1~28_combout ;
wire \cpu|al_unit|ShiftRight0~49_combout ;
wire \cpu|al_unit|Add0~57_combout ;
wire \cpu|al_unit|Add0~58_combout ;
wire \cpu|al_unit|s~32_combout ;
wire \cpu|al_unit|Mux28~2_combout ;
wire \cpu|al_unit|ShiftRight1~55_combout ;
wire \cpu|al_unit|s~33_combout ;
wire \cpu|al_unit|ShiftRight0~72_combout ;
wire \cpu|al_unit|Add0~64_combout ;
wire \cpu|al_unit|Add0~67_combout ;
wire \cpu|al_unit|ShiftLeft0~37_combout ;
wire \cpu|al_unit|Add0~70_combout ;
wire \cpu|al_unit|ShiftRight0~88_combout ;
wire \cpu|al_unit|ShiftRight0~89_combout ;
wire \cpu|al_unit|s~34_combout ;
wire \cpu|al_unit|Add0~73_combout ;
wire \cpu|al_unit|ShiftRight0~94_combout ;
wire \cpu|al_unit|ShiftRight0~95_combout ;
wire \cpu|al_unit|ShiftRight0~96_combout ;
wire \cpu|al_unit|Add0~76_combout ;
wire \cpu|al_unit|ShiftLeft0~48_combout ;
wire \cpu|al_unit|ShiftLeft0~49_combout ;
wire \cpu|al_unit|ShiftLeft0~53_combout ;
wire \cpu|al_unit|s~35_combout ;
wire \cpu|al_unit|Mux23~7_combout ;
wire \cpu|al_unit|Mux23~8_combout ;
wire \cpu|al_unit|ShiftRight1~75_combout ;
wire \cpu|al_unit|Mux22~4_combout ;
wire \cpu|al_unit|Mux22~5_combout ;
wire \cpu|al_unit|ShiftRight1~77_combout ;
wire \cpu|al_unit|Mux20~1_combout ;
wire \cpu|al_unit|s~37_combout ;
wire \cpu|al_unit|Mux19~1_combout ;
wire \cpu|al_unit|Mux19~2_combout ;
wire \cpu|al_unit|Mux19~3_combout ;
wire \cpu|al_unit|ShiftRight1~81_combout ;
wire \cpu|al_unit|ShiftRight1~82_combout ;
wire \cpu|al_unit|Add0~94_combout ;
wire \cpu|al_unit|Mux16~3_combout ;
wire \cpu|al_unit|Mux16~5_combout ;
wire \cpu|al_unit|Mux16~6_combout ;
wire \cpu|al_unit|Add0~98_combout ;
wire \cpu|al_unit|Mux15~0_combout ;
wire \cpu|alu_a|y[18]~20_combout ;
wire \cpu|al_unit|s~39_combout ;
wire \cpu|al_unit|Mux13~2_combout ;
wire \cpu|al_unit|Mux12~1_combout ;
wire \cpu|alu_a|y[20]~22_combout ;
wire \cpu|alu_a|y[0]~23_combout ;
wire \cpu|alu_a|y[21]~24_combout ;
wire \cpu|al_unit|Mux10~1_combout ;
wire \cpu|al_unit|ShiftLeft0~109_combout ;
wire \cpu|al_unit|ShiftLeft0~110_combout ;
wire \cpu|al_unit|ShiftLeft0~111_combout ;
wire \cpu|al_unit|ShiftLeft0~112_combout ;
wire \cpu|al_unit|Mux9~4_combout ;
wire \cpu|al_unit|Mux9~5_combout ;
wire \cpu|al_unit|Mux9~6_combout ;
wire \cpu|al_unit|Mux8~1_combout ;
wire \cpu|al_unit|Mux8~2_combout ;
wire \cpu|al_unit|Mux8~3_combout ;
wire \cpu|al_unit|Mux7~3_combout ;
wire \cpu|al_unit|ShiftLeft0~122_combout ;
wire \cpu|al_unit|ShiftLeft0~123_combout ;
wire \cpu|al_unit|ShiftLeft0~124_combout ;
wire \cpu|al_unit|Mux5~0_combout ;
wire \cpu|alu_a|y[27]~30_combout ;
wire \cpu|al_unit|ShiftLeft0~125_combout ;
wire \cpu|al_unit|Mux4~8_combout ;
wire \cpu|alu_a|y[28]~31_combout ;
wire \cpu|al_unit|Mux3~0_combout ;
wire \cpu|al_unit|Mux3~1_combout ;
wire \cpu|al_unit|ShiftRight0~106_combout ;
wire \cpu|al_unit|s~42_combout ;
wire \cpu|al_unit|Mux2~5_combout ;
wire \cpu|al_unit|Mux2~6_combout ;
wire \cpu|al_unit|Mux3~4_combout ;
wire \cpu|al_unit|Mux2~8_combout ;
wire \cpu|al_unit|Mux2~9_combout ;
wire \cpu|al_unit|ShiftRight0~107_combout ;
wire \cpu|al_unit|s~43_combout ;
wire \cpu|al_unit|Mux2~12_combout ;
wire \cpu|al_unit|Add0~133_combout ;
wire \cpu|al_unit|Add0~137_combout ;
wire \cpu|al_unit|Add0~138_combout ;
wire \cpu|al_unit|Add0~139_combout ;
wire \cpu|al_unit|Add0~140_combout ;
wire \cpu|al_unit|Add0~141_combout ;
wire \cpu|al_unit|Add0~142_combout ;
wire \cpu|al_unit|Mux1~2_combout ;
wire \cpu|al_unit|Add0~147_combout ;
wire \cpu|al_unit|Add0~148_combout ;
wire \cpu|al_unit|Add0~149_combout ;
wire \cpu|al_unit|Equal0~1_combout ;
wire \cpu|al_unit|Equal0~4_combout ;
wire \cpu|cu|pcsource[1]~6_combout ;
wire \cpu|nextpc|Mux29~1_combout ;
wire \cpu|nextpc|Mux25~0_combout ;
wire \cpu|nextpc|Mux23~0_combout ;
wire \cpu|nextpc|Mux21~0_combout ;
wire \cpu|nextpc|Mux19~0_combout ;
wire \cpu|nextpc|Mux16~0_combout ;
wire \cpu|nextpc|Mux13~0_combout ;
wire \cpu|nextpc|Mux9~0_combout ;
wire \cpu|nextpc|Mux8~0_combout ;
wire \cpu|nextpc|Mux4~0_combout ;
wire \cpu|nextpc|Mux1~0_combout ;
wire \cpu|nextpc|Mux0~0_combout ;
wire \cpu|cu|wreg~5_combout ;
wire \cpu|link|y[9]~13_combout ;
wire \cpu|link|y[16]~28_combout ;
wire \cpu|al_unit|s~45_combout ;
wire \cpu|al_unit|ShiftRight0~108_combout ;
wire \cpu|al_unit|Mux23~13_combout ;
wire \cpu|al_unit|s~46_combout ;
wire \cpu|al_unit|Mux22~9_combout ;
wire \cpu|al_unit|Add0~154_combout ;
wire \cpu|al_unit|Add0~155_combout ;
wire \cpu|al_unit|Add0~156_combout ;
wire \cpu|al_unit|ShiftRight0~112_combout ;
wire \cpu|al_unit|ShiftRight1~92_combout ;
wire \cpu|al_unit|Add0~160_combout ;
wire \cpu|al_unit|Add0~161_combout ;
wire \cpu|al_unit|Add0~164_combout ;
wire \cpu|al_unit|Mux13~9_combout ;
wire \cpu|alu_b|y[19]~48_combout ;
wire \cpu|al_unit|Add0~166_combout ;
wire \cpu|al_unit|s~50_combout ;
wire \cpu|al_unit|s~51_combout ;
wire \cpu|al_unit|s~52_combout ;
wire \cpu|al_unit|ShiftLeft0~130_combout ;
wire \cpu|al_unit|s~53_combout ;
wire \cpu|al_unit|Add0~171_combout ;
wire \cpu|al_unit|s~55_combout ;
wire \cpu|al_unit|Add0~172_combout ;
wire \cpu|al_unit|ShiftLeft0~131_combout ;
wire \cpu|al_unit|s~58_combout ;
wire \cpu|al_unit|Add0~173_combout ;
wire \cpu|alu_b|y[29]~56_combout ;
wire \cpu|al_unit|Add0~177_combout ;
wire \cpu|cu|regrt~8_combout ;
wire \cpu|cu|wreg~7_combout ;
wire \cpu|rf|register[7][5]~feeder_combout ;
wire \cpu|rf|register[7][6]~feeder_combout ;
wire \cpu|rf|register[29][6]~feeder_combout ;
wire \cpu|rf|register[21][6]~feeder_combout ;
wire \cpu|rf|register[17][7]~feeder_combout ;
wire \cpu|rf|register[6][8]~feeder_combout ;
wire \cpu|rf|register[15][8]~feeder_combout ;
wire \cpu|rf|register[26][9]~feeder_combout ;
wire \cpu|rf|register[27][9]~feeder_combout ;
wire \cpu|rf|register[14][9]~feeder_combout ;
wire \cpu|rf|register[27][10]~feeder_combout ;
wire \cpu|rf|register[9][11]~feeder_combout ;
wire \cpu|rf|register[11][11]~feeder_combout ;
wire \cpu|rf|register[14][11]~feeder_combout ;
wire \cpu|rf|register[13][11]~feeder_combout ;
wire \cpu|rf|register[28][12]~feeder_combout ;
wire \cpu|rf|register[23][12]~feeder_combout ;
wire \cpu|rf|register[17][12]~feeder_combout ;
wire \cpu|rf|register[30][12]~feeder_combout ;
wire \cpu|rf|register[13][12]~feeder_combout ;
wire \cpu|rf|register[27][12]~feeder_combout ;
wire \cpu|rf|register[28][13]~feeder_combout ;
wire \cpu|rf|register[19][13]~feeder_combout ;
wire \cpu|rf|register[13][13]~feeder_combout ;
wire \cpu|rf|register[28][14]~feeder_combout ;
wire \cpu|rf|register[23][14]~feeder_combout ;
wire \cpu|rf|register[8][14]~feeder_combout ;
wire \cpu|rf|register[7][14]~feeder_combout ;
wire \cpu|rf|register[13][15]~feeder_combout ;
wire \cpu|rf|register[19][15]~feeder_combout ;
wire \cpu|rf|register[11][15]~feeder_combout ;
wire \cpu|rf|register[12][16]~feeder_combout ;
wire \cpu|rf|register[14][16]~feeder_combout ;
wire \cpu|rf|register[2][16]~feeder_combout ;
wire \cpu|rf|register[24][16]~feeder_combout ;
wire \cpu|rf|register[26][16]~feeder_combout ;
wire \cpu|rf|register[21][16]~feeder_combout ;
wire \cpu|rf|register[7][29]~feeder_combout ;
wire \cpu|rf|register[10][30]~feeder_combout ;
wire \cpu|rf|register[20][30]~feeder_combout ;
wire \cpu|rf|register[25][30]~feeder_combout ;
wire \cpu|rf|register[18][30]~feeder_combout ;
wire \cpu|rf|register[30][30]~feeder_combout ;
wire \cpu|rf|register[12][31]~feeder_combout ;
wire \cpu|rf|register[13][31]~feeder_combout ;
wire \cpu|rf|register[19][17]~feeder_combout ;
wire \cpu|rf|register[21][17]~feeder_combout ;
wire \cpu|rf|register[26][17]~feeder_combout ;
wire \cpu|rf|register[20][17]~feeder_combout ;
wire \cpu|rf|register[9][17]~feeder_combout ;
wire \cpu|rf|register[12][17]~feeder_combout ;
wire \cpu|rf|register[4][18]~feeder_combout ;
wire \cpu|rf|register[2][18]~feeder_combout ;
wire \cpu|rf|register[12][19]~feeder_combout ;
wire \cpu|rf|register[26][19]~feeder_combout ;
wire \cpu|rf|register[11][20]~feeder_combout ;
wire \cpu|rf|register[26][22]~feeder_combout ;
wire \cpu|rf|register[2][24]~feeder_combout ;
wire \cpu|rf|register[26][24]~feeder_combout ;
wire \cpu|rf|register[28][24]~feeder_combout ;
wire \cpu|rf|register[27][25]~feeder_combout ;
wire \cpu|rf|register[28][25]~feeder_combout ;
wire \cpu|rf|register[23][27]~feeder_combout ;
wire \cpu|rf|register[12][27]~feeder_combout ;
wire \cpu|rf|register[4][28]~feeder_combout ;
wire \cpu|rf|register[24][28]~feeder_combout ;
wire \cpu|rf|register[25][0]~feeder_combout ;
wire \cpu|rf|register[21][0]~feeder_combout ;
wire \cpu|rf|register[18][0]~feeder_combout ;
wire \cpu|rf|register[27][4]~feeder_combout ;
wire \cpu|rf|register[23][4]~feeder_combout ;
wire \cpu|rf|register[1][4]~feeder_combout ;
wire \cpu|rf|register[12][4]~feeder_combout ;
wire \cpu|rf|register[3][4]~feeder_combout ;
wire \cpu|rf|register[23][3]~feeder_combout ;
wire \cpu|rf|register[2][3]~feeder_combout ;
wire \cpu|rf|register[9][3]~feeder_combout ;
wire \cpu|rf|register[14][2]~feeder_combout ;
wire \cpu|rf|register[31][2]~feeder_combout ;
wire \cpu|rf|register[15][1]~feeder_combout ;
wire \cpu|rf|register[24][1]~feeder_combout ;
wire \cpu|rf|register[23][1]~feeder_combout ;
wire \dmem|io_input_reg|in_reg1[3]~feeder_combout ;
wire \dmem|io_input_reg|in_reg0[10]~feeder_combout ;
wire \dmem|io_input_reg|in_reg1[14]~feeder_combout ;
wire \clock~combout ;
wire \clock~clkctrl_outclk ;
wire \mem_clk~combout ;
wire \imem|imem_clk~combout ;
wire \imem|imem_clk~clkctrl_outclk ;
wire \cpu|pcplus4|p4[2]~1 ;
wire \cpu|pcplus4|p4[3]~2_combout ;
wire \cpu|nextpc|Mux24~0_combout ;
wire \cpu|cu|wreg~2_combout ;
wire \cpu|cu|jal~0_combout ;
wire \cpu|cu|i_jr~0_combout ;
wire \cpu|cu|comb~0_combout ;
wire \cpu|cu|comb~2_combout ;
wire \cpu|cu|aluc[3]~4_combout ;
wire \cpu|cu|comb~4_combout ;
wire \cpu|cu|aluc[2]~0_combout ;
wire \cpu|cu|aluc[1]~1_combout ;
wire \cpu|cu|i_srl~0_combout ;
wire \cpu|cu|aluc[0]~3_combout ;
wire \cpu|cu|i_andi~0_combout ;
wire \cpu|cu|aluc[0]~10_combout ;
wire \cpu|cu|aluc[0]~11_combout ;
wire \cpu|al_unit|Mux29~24_combout ;
wire \cpu|rf|Equal0~0_combout ;
wire \cpu|rf|Equal0~1_combout ;
wire \cpu|link|y[5]~70_combout ;
wire \cpu|pcplus4|p4[3]~3 ;
wire \cpu|pcplus4|p4[4]~4_combout ;
wire \cpu|rf|qa[4]~13_combout ;
wire \cpu|cu|shift~0_combout ;
wire \cpu|pcplus4|p4[2]~0_combout ;
wire \cpu|rf|Equal1~0_combout ;
wire \cpu|rf|Equal1~1_combout ;
wire \cpu|cu|aluimm~4_combout ;
wire \cpu|cu|m2reg~0_combout ;
wire \cpu|cu|aluimm~6_combout ;
wire \cpu|cu|regrt~4_combout ;
wire \cpu|cu|regrt~5_combout ;
wire \cpu|cu|aluimm~5_combout ;
wire \resetn~combout ;
wire \resetn~clkctrl_outclk ;
wire \cpu|cu|regrt~6_combout ;
wire \cpu|cu|regrt~7_combout ;
wire \cpu|rf|Decoder0~47_combout ;
wire \cpu|rf|Decoder0~58_combout ;
wire \cpu|rf|register[12][2]~regout ;
wire \cpu|rf|qb[2]~225_combout ;
wire \cpu|rf|qb[2]~226_combout ;
wire \cpu|rf|qb[2]~66_combout ;
wire \cpu|rf|qb[2]~81_combout ;
wire \cpu|rf|qb[2]~78_combout ;
wire \cpu|rf|Decoder0~20_combout ;
wire \cpu|rf|Decoder0~49_combout ;
wire \cpu|rf|register[1][2]~regout ;
wire \cpu|rf|qb[2]~222_combout ;
wire \cpu|rf|Decoder0~53_combout ;
wire \cpu|rf|register[6][2]~regout ;
wire \cpu|rf|Decoder0~22_combout ;
wire \cpu|rf|Decoder0~54_combout ;
wire \cpu|rf|register[7][2]~regout ;
wire \cpu|rf|Decoder0~48_combout ;
wire \cpu|rf|register[4][2]~regout ;
wire \cpu|rf|register[5][2]~feeder_combout ;
wire \cpu|rf|Decoder0~46_combout ;
wire \cpu|rf|register[5][2]~regout ;
wire \cpu|rf|qb[2]~220_combout ;
wire \cpu|rf|qb[2]~221_combout ;
wire \cpu|rf|qb[2]~223_combout ;
wire \cpu|rf|Decoder0~52_combout ;
wire \cpu|rf|register[11][2]~regout ;
wire \cpu|rf|register[9][2]~feeder_combout ;
wire \cpu|rf|Decoder0~50_combout ;
wire \cpu|rf|register[9][2]~regout ;
wire \cpu|cu|wreg~3_combout ;
wire \cpu|cu|wreg~4_combout ;
wire \cpu|cu|comb~3_combout ;
wire \cpu|cu|aluc[2]~5_combout ;
wire \cpu|cu|wreg~6_combout ;
wire \cpu|rf|Decoder0~33_combout ;
wire \cpu|rf|Decoder0~51_combout ;
wire \cpu|rf|register[8][2]~regout ;
wire \cpu|rf|qb[2]~218_combout ;
wire \cpu|rf|qb[2]~219_combout ;
wire \cpu|rf|qb[2]~224_combout ;
wire \cpu|rf|Decoder0~37_combout ;
wire \cpu|rf|register[27][2]~regout ;
wire \cpu|rf|Decoder0~39_combout ;
wire \cpu|rf|register[19][2]~regout ;
wire \cpu|rf|qb[2]~215_combout ;
wire \cpu|rf|qb[2]~216_combout ;
wire \cpu|rf|Decoder0~26_combout ;
wire \cpu|rf|Decoder0~31_combout ;
wire \cpu|rf|register[30][2]~regout ;
wire \cpu|rf|Decoder0~28_combout ;
wire \cpu|rf|Decoder0~29_combout ;
wire \cpu|rf|register[26][2]~regout ;
wire \cpu|rf|qb[2]~208_combout ;
wire \cpu|rf|qb[2]~209_combout ;
wire \cpu|rf|Decoder0~32_combout ;
wire \cpu|rf|register[20][2]~regout ;
wire \cpu|rf|Decoder0~34_combout ;
wire \cpu|rf|register[24][2]~regout ;
wire \cpu|rf|qb[2]~212_combout ;
wire \cpu|rf|qb[2]~213_combout ;
wire \cpu|rf|Decoder0~21_combout ;
wire \cpu|rf|register[25][2]~regout ;
wire \cpu|rf|Decoder0~23_combout ;
wire \cpu|rf|register[21][2]~regout ;
wire \cpu|rf|qb[2]~210_combout ;
wire \cpu|rf|qb[2]~211_combout ;
wire \cpu|rf|qb[2]~214_combout ;
wire \cpu|rf|qb[2]~217_combout ;
wire \cpu|rf|qb[2]~227_combout ;
wire \cpu|alu_b|y[2]~34_combout ;
wire \cpu|immediate[16]~0_combout ;
wire \cpu|link|y[3]~64_combout ;
wire \cpu|al_unit|Mux29~8_combout ;
wire \cpu|alu_a|y[0]~7_combout ;
wire \cpu|rf|register[11][12]~regout ;
wire \cpu|rf|Decoder0~41_combout ;
wire \cpu|rf|Decoder0~42_combout ;
wire \cpu|rf|Decoder0~43_combout ;
wire \cpu|rf|register[10][12]~regout ;
wire \cpu|rf|register[8][12]~regout ;
wire \cpu|rf|qa[12]~144_combout ;
wire \cpu|rf|qa[12]~145_combout ;
wire \cpu|rf|Decoder0~57_combout ;
wire \cpu|rf|register[14][12]~regout ;
wire \cpu|rf|register[12][12]~regout ;
wire \cpu|rf|qa[12]~161_combout ;
wire \cpu|rf|qa[12]~162_combout ;
wire \cpu|rf|qa[4]~10_combout ;
wire \cpu|rf|Decoder0~27_combout ;
wire \cpu|rf|register[22][12]~regout ;
wire \cpu|rf|register[26][12]~regout ;
wire \cpu|rf|Decoder0~30_combout ;
wire \cpu|rf|register[18][12]~regout ;
wire \cpu|rf|qa[12]~146_combout ;
wire \cpu|rf|qa[12]~147_combout ;
wire \cpu|rf|register[16][12]~feeder_combout ;
wire \cpu|rf|Decoder0~35_combout ;
wire \cpu|rf|register[16][12]~regout ;
wire \cpu|rf|qa[12]~150_combout ;
wire \cpu|rf|register[20][12]~feeder_combout ;
wire \cpu|rf|register[20][12]~regout ;
wire \cpu|rf|qa[12]~151_combout ;
wire \cpu|rf|register[25][12]~feeder_combout ;
wire \cpu|rf|register[25][12]~regout ;
wire \cpu|rf|register[29][12]~feeder_combout ;
wire \cpu|rf|Decoder0~25_combout ;
wire \cpu|rf|register[29][12]~regout ;
wire \cpu|rf|register[21][12]~regout ;
wire \cpu|rf|qa[12]~148_combout ;
wire \cpu|rf|qa[12]~149_combout ;
wire \cpu|rf|qa[12]~152_combout ;
wire \cpu|rf|qa[12]~155_combout ;
wire \cpu|rf|qa[4]~14_combout ;
wire \cpu|rf|Decoder0~44_combout ;
wire \cpu|rf|Decoder0~45_combout ;
wire \cpu|rf|register[2][12]~regout ;
wire \cpu|rf|qa[4]~17_combout ;
wire \cpu|rf|qa[12]~158_combout ;
wire \cpu|rf|Decoder0~55_combout ;
wire \cpu|rf|register[3][12]~regout ;
wire \cpu|rf|register[7][12]~regout ;
wire \cpu|rf|register[4][12]~regout ;
wire \cpu|rf|qa[12]~156_combout ;
wire \cpu|rf|qa[12]~157_combout ;
wire \cpu|rf|qa[12]~159_combout ;
wire \cpu|rf|qa[12]~160_combout ;
wire \cpu|rf|qa[12]~163_combout ;
wire \cpu|nextpc|Mux19~1_combout ;
wire \cpu|nextpc|Mux19~2_combout ;
wire \cpu|pcplus4|p4[4]~5 ;
wire \cpu|pcplus4|p4[5]~7 ;
wire \cpu|pcplus4|p4[6]~9 ;
wire \cpu|pcplus4|p4[7]~11 ;
wire \cpu|pcplus4|p4[8]~13 ;
wire \cpu|pcplus4|p4[9]~14_combout ;
wire \cpu|nextpc|Mux22~1_combout ;
wire \cpu|br_adr|p4[3]~3 ;
wire \cpu|br_adr|p4[4]~5 ;
wire \cpu|br_adr|p4[5]~7 ;
wire \cpu|br_adr|p4[6]~9 ;
wire \cpu|br_adr|p4[7]~11 ;
wire \cpu|br_adr|p4[8]~13 ;
wire \cpu|br_adr|p4[9]~14_combout ;
wire \cpu|nextpc|Mux22~0_combout ;
wire \cpu|nextpc|Mux22~2_combout ;
wire \cpu|pcplus4|p4[9]~15 ;
wire \cpu|pcplus4|p4[10]~17 ;
wire \cpu|pcplus4|p4[11]~19 ;
wire \cpu|pcplus4|p4[12]~20_combout ;
wire \cpu|al_unit|ShiftLeft0~23_combout ;
wire \cpu|alu_b|y[31]~44_combout ;
wire \cpu|alu_a|y[0]~0_combout ;
wire \cpu|rf|register[20][31]~regout ;
wire \cpu|rf|Decoder0~36_combout ;
wire \cpu|rf|register[28][31]~regout ;
wire \cpu|rf|register[24][31]~regout ;
wire \cpu|rf|register[16][31]~regout ;
wire \cpu|rf|qa[31]~288_combout ;
wire \cpu|rf|qa[31]~289_combout ;
wire \cpu|rf|register[22][31]~feeder_combout ;
wire \cpu|rf|register[22][31]~regout ;
wire \cpu|rf|register[18][31]~regout ;
wire \cpu|rf|qa[31]~286_combout ;
wire \cpu|rf|qa[31]~287_combout ;
wire \cpu|rf|qa[31]~290_combout ;
wire \cpu|rf|register[31][31]~feeder_combout ;
wire \cpu|rf|Decoder0~40_combout ;
wire \cpu|rf|register[31][31]~regout ;
wire \cpu|rf|register[27][31]~feeder_combout ;
wire \cpu|rf|register[27][31]~regout ;
wire \cpu|rf|register[19][31]~regout ;
wire \cpu|rf|Decoder0~38_combout ;
wire \cpu|rf|register[23][31]~regout ;
wire \cpu|rf|qa[31]~291_combout ;
wire \cpu|rf|qa[31]~292_combout ;
wire \cpu|rf|qa[31]~293_combout ;
wire \cpu|rf|Decoder0~59_combout ;
wire \cpu|rf|register[15][31]~regout ;
wire \cpu|rf|register[14][31]~regout ;
wire \cpu|rf|qa[31]~301_combout ;
wire \cpu|rf|qa[31]~302_combout ;
wire \cpu|rf|register[9][31]~feeder_combout ;
wire \cpu|rf|register[9][31]~regout ;
wire \cpu|rf|register[8][31]~regout ;
wire \cpu|rf|qa[31]~294_combout ;
wire \cpu|rf|register[11][31]~regout ;
wire \cpu|rf|qa[31]~295_combout ;
wire \cpu|rf|register[2][31]~regout ;
wire \cpu|rf|register[3][31]~regout ;
wire \cpu|rf|register[1][31]~regout ;
wire \cpu|rf|register[7][31]~feeder_combout ;
wire \cpu|rf|register[7][31]~regout ;
wire \cpu|rf|register[4][31]~regout ;
wire \cpu|rf|register[6][31]~regout ;
wire \cpu|rf|qa[31]~296_combout ;
wire \cpu|rf|qa[31]~297_combout ;
wire \cpu|rf|qa[31]~298_combout ;
wire \cpu|rf|qa[31]~299_combout ;
wire \cpu|rf|qa[31]~300_combout ;
wire \cpu|rf|qa[31]~303_combout ;
wire \cpu|alu_a|y[31]~34_combout ;
wire \cpu|cu|aluc[2]~6_combout ;
wire \cpu|cu|aluc[2]~7_combout ;
wire \cpu|cu|aluc[2]~8_combout ;
wire \cpu|cu|aluc[2]~9_combout ;
wire \cpu|al_unit|Add0~144_combout ;
wire \cpu|al_unit|Add0~178_combout ;
wire \cpu|al_unit|Add0~179_combout ;
wire \cpu|rf|register[3][7]~regout ;
wire \cpu|rf|register[2][7]~regout ;
wire \cpu|rf|register[1][7]~regout ;
wire \cpu|rf|register[5][7]~regout ;
wire \cpu|rf|register[6][7]~regout ;
wire \cpu|rf|register[4][7]~regout ;
wire \cpu|rf|qb[7]~340_combout ;
wire \cpu|rf|register[7][7]~feeder_combout ;
wire \cpu|rf|register[7][7]~regout ;
wire \cpu|rf|qb[7]~341_combout ;
wire \cpu|rf|qb[7]~342_combout ;
wire \cpu|rf|qb[7]~343_combout ;
wire \cpu|rf|qb[2]~77_combout ;
wire \cpu|rf|register[25][7]~regout ;
wire \cpu|rf|register[21][7]~feeder_combout ;
wire \cpu|rf|register[21][7]~regout ;
wire \cpu|rf|qb[7]~330_combout ;
wire \cpu|rf|qb[7]~331_combout ;
wire \cpu|rf|register[22][7]~regout ;
wire \cpu|rf|register[26][7]~regout ;
wire \cpu|rf|qb[7]~332_combout ;
wire \cpu|rf|qb[7]~333_combout ;
wire \cpu|rf|register[24][7]~regout ;
wire \cpu|rf|qb[7]~334_combout ;
wire \cpu|rf|register[20][7]~regout ;
wire \cpu|rf|qb[7]~335_combout ;
wire \cpu|rf|qb[7]~336_combout ;
wire \cpu|rf|register[31][7]~regout ;
wire \cpu|rf|register[27][7]~regout ;
wire \cpu|rf|register[19][7]~regout ;
wire \cpu|rf|qb[7]~337_combout ;
wire \cpu|rf|qb[7]~338_combout ;
wire \cpu|rf|qb[7]~339_combout ;
wire \cpu|rf|qb[7]~344_combout ;
wire \cpu|rf|Decoder0~56_combout ;
wire \cpu|rf|register[13][7]~regout ;
wire \cpu|rf|register[14][7]~feeder_combout ;
wire \cpu|rf|register[14][7]~regout ;
wire \cpu|rf|qb[7]~345_combout ;
wire \cpu|rf|qb[7]~346_combout ;
wire \cpu|rf|qb[7]~347_combout ;
wire \cpu|alu_b|y[7]~40_combout ;
wire \cpu|cu|aluc[1]~2_combout ;
wire \cpu|al_unit|Mux29~16_combout ;
wire \cpu|rf|register[8][8]~regout ;
wire \cpu|rf|register[10][8]~regout ;
wire \cpu|rf|qa[8]~64_combout ;
wire \cpu|rf|register[11][8]~regout ;
wire \cpu|rf|qa[8]~65_combout ;
wire \cpu|rf|register[30][8]~feeder_combout ;
wire \cpu|rf|register[30][8]~regout ;
wire \cpu|rf|register[22][8]~regout ;
wire \cpu|rf|qa[8]~67_combout ;
wire \cpu|rf|register[31][8]~regout ;
wire \cpu|rf|register[27][8]~regout ;
wire \cpu|rf|register[19][8]~regout ;
wire \cpu|rf|register[23][8]~feeder_combout ;
wire \cpu|rf|register[23][8]~regout ;
wire \cpu|rf|qa[8]~73_combout ;
wire \cpu|rf|qa[8]~74_combout ;
wire \cpu|rf|register[29][8]~feeder_combout ;
wire \cpu|rf|register[29][8]~regout ;
wire \cpu|rf|register[25][8]~regout ;
wire \cpu|rf|register[21][8]~feeder_combout ;
wire \cpu|rf|register[21][8]~regout ;
wire \cpu|rf|qa[8]~68_combout ;
wire \cpu|rf|qa[8]~69_combout ;
wire \cpu|rf|register[20][8]~feeder_combout ;
wire \cpu|rf|register[20][8]~regout ;
wire \cpu|rf|register[16][8]~regout ;
wire \cpu|rf|register[24][8]~regout ;
wire \cpu|rf|qa[8]~70_combout ;
wire \cpu|rf|qa[8]~71_combout ;
wire \cpu|rf|qa[8]~72_combout ;
wire \cpu|rf|qa[8]~75_combout ;
wire \cpu|rf|register[3][8]~regout ;
wire \cpu|rf|register[7][8]~feeder_combout ;
wire \cpu|rf|register[7][8]~regout ;
wire \cpu|rf|register[5][8]~regout ;
wire \cpu|rf|register[4][8]~regout ;
wire \cpu|rf|qa[8]~76_combout ;
wire \cpu|rf|qa[8]~77_combout ;
wire \cpu|rf|register[1][8]~regout ;
wire \cpu|rf|qa[8]~78_combout ;
wire \cpu|rf|qa[8]~79_combout ;
wire \cpu|rf|qa[8]~80_combout ;
wire \cpu|rf|qa[8]~83_combout ;
wire \cpu|alu_a|y[8]~13_combout ;
wire \cpu|al_unit|Mux29~17_combout ;
wire \cpu|al_unit|ShiftRight1~33_combout ;
wire \cpu|al_unit|ShiftRight1~35_combout ;
wire \cpu|alu_a|y[12]~5_combout ;
wire \cpu|nextpc|Mux17~1_combout ;
wire \cpu|pcplus4|p4[10]~16_combout ;
wire \cpu|br_adr|p4[9]~15 ;
wire \cpu|br_adr|p4[10]~17 ;
wire \cpu|br_adr|p4[11]~19 ;
wire \cpu|br_adr|p4[12]~21 ;
wire \cpu|br_adr|p4[13]~23 ;
wire \cpu|br_adr|p4[14]~24_combout ;
wire \cpu|nextpc|Mux17~0_combout ;
wire \cpu|nextpc|Mux17~2_combout ;
wire \cpu|br_adr|p4[13]~22_combout ;
wire \cpu|nextpc|Mux18~0_combout ;
wire \cpu|pcplus4|p4[12]~21 ;
wire \cpu|pcplus4|p4[13]~22_combout ;
wire \cpu|pcplus4|p4[28]~52_combout ;
wire \cpu|al_unit|Mux2~18_combout ;
wire \cpu|al_unit|Mux2~4_combout ;
wire \cpu|alu_b|y[28]~55_combout ;
wire \cpu|al_unit|Mux2~7_combout ;
wire \cpu|al_unit|Mux6~4_combout ;
wire \cpu|al_unit|Mux2~19_combout ;
wire \cpu|al_unit|ShiftLeft0~51_combout ;
wire \cpu|rf|register[15][5]~feeder_combout ;
wire \cpu|rf|register[15][5]~regout ;
wire \cpu|rf|register[12][5]~feeder_combout ;
wire \cpu|rf|register[12][5]~regout ;
wire \cpu|rf|qb[5]~385_combout ;
wire \cpu|rf|qb[5]~386_combout ;
wire \cpu|rf|register[10][5]~regout ;
wire \cpu|rf|register[9][5]~feeder_combout ;
wire \cpu|rf|register[9][5]~regout ;
wire \cpu|rf|qb[5]~368_combout ;
wire \cpu|rf|qb[5]~369_combout ;
wire \cpu|rf|register[3][5]~feeder_combout ;
wire \cpu|rf|register[3][5]~regout ;
wire \cpu|rf|register[2][5]~regout ;
wire \cpu|rf|register[1][5]~regout ;
wire \cpu|rf|register[5][5]~regout ;
wire \cpu|rf|register[4][5]~regout ;
wire \cpu|rf|qb[5]~380_combout ;
wire \cpu|rf|qb[5]~381_combout ;
wire \cpu|rf|qb[5]~382_combout ;
wire \cpu|rf|qb[5]~383_combout ;
wire \cpu|rf|register[31][5]~regout ;
wire \cpu|rf|register[27][5]~regout ;
wire \cpu|rf|register[23][5]~regout ;
wire \cpu|rf|qb[5]~377_combout ;
wire \cpu|rf|qb[5]~378_combout ;
wire \cpu|rf|register[20][5]~regout ;
wire \cpu|rf|register[28][5]~regout ;
wire \cpu|rf|register[16][5]~regout ;
wire \cpu|rf|register[24][5]~regout ;
wire \cpu|rf|qb[5]~374_combout ;
wire \cpu|rf|qb[5]~375_combout ;
wire \cpu|rf|register[30][5]~regout ;
wire \cpu|rf|register[26][5]~regout ;
wire \cpu|rf|qb[5]~372_combout ;
wire \cpu|rf|qb[5]~373_combout ;
wire \cpu|rf|qb[5]~376_combout ;
wire \cpu|rf|qb[5]~379_combout ;
wire \cpu|rf|qb[5]~384_combout ;
wire \cpu|rf|qb[5]~387_combout ;
wire \cpu|alu_b|y[5]~42_combout ;
wire \cpu|al_unit|ShiftLeft0~50_combout ;
wire \cpu|al_unit|ShiftLeft0~52_combout ;
wire \cpu|al_unit|ShiftLeft0~69_combout ;
wire \dmem|dmem_clk~combout ;
wire \dmem|dmem_clk~clkctrl_outclk ;
wire \cpu|al_unit|ShiftRight0~25_combout ;
wire \cpu|rf|register[15][4]~regout ;
wire \cpu|rf|register[14][4]~regout ;
wire \cpu|rf|register[13][4]~regout ;
wire \cpu|rf|qb[4]~405_combout ;
wire \cpu|rf|qb[4]~406_combout ;
wire \cpu|rf|register[30][4]~regout ;
wire \cpu|rf|register[18][4]~regout ;
wire \cpu|rf|qb[4]~388_combout ;
wire \cpu|rf|qb[4]~389_combout ;
wire \cpu|rf|register[20][4]~regout ;
wire \cpu|rf|register[16][4]~regout ;
wire \cpu|rf|qb[4]~392_combout ;
wire \cpu|rf|qb[4]~393_combout ;
wire \cpu|rf|Decoder0~24_combout ;
wire \cpu|rf|register[17][4]~regout ;
wire \cpu|rf|qb[4]~390_combout ;
wire \cpu|rf|register[25][4]~regout ;
wire \cpu|rf|register[29][4]~feeder_combout ;
wire \cpu|rf|register[29][4]~regout ;
wire \cpu|rf|qb[4]~391_combout ;
wire \cpu|rf|qb[4]~394_combout ;
wire \cpu|rf|qb[4]~397_combout ;
wire \cpu|rf|register[10][4]~regout ;
wire \cpu|rf|register[8][4]~feeder_combout ;
wire \cpu|rf|register[8][4]~regout ;
wire \cpu|rf|qb[4]~398_combout ;
wire \cpu|rf|register[9][4]~regout ;
wire \cpu|rf|qb[4]~399_combout ;
wire \cpu|rf|register[7][4]~regout ;
wire \cpu|rf|register[6][4]~regout ;
wire \cpu|rf|register[4][4]~regout ;
wire \cpu|rf|register[5][4]~feeder_combout ;
wire \cpu|rf|register[5][4]~regout ;
wire \cpu|rf|qb[4]~400_combout ;
wire \cpu|rf|qb[4]~401_combout ;
wire \cpu|rf|register[2][4]~feeder_combout ;
wire \cpu|rf|register[2][4]~regout ;
wire \cpu|rf|qb[4]~402_combout ;
wire \cpu|rf|qb[4]~403_combout ;
wire \cpu|rf|qb[4]~404_combout ;
wire \cpu|rf|qb[4]~407_combout ;
wire \cpu|alu_b|y[4]~43_combout ;
wire \cpu|al_unit|ShiftRight1~22_combout ;
wire \cpu|al_unit|ShiftRight0~26_combout ;
wire \cpu|nextpc|Mux16~1_combout ;
wire \cpu|nextpc|Mux16~2_combout ;
wire \cpu|pcplus4|p4[14]~25 ;
wire \cpu|pcplus4|p4[15]~26_combout ;
wire \cpu|link|y[15]~25_combout ;
wire \cpu|rf|register[22][14]~regout ;
wire \cpu|rf|register[30][14]~feeder_combout ;
wire \cpu|rf|register[30][14]~regout ;
wire \cpu|rf|qb[14]~289_combout ;
wire \cpu|rf|register[31][14]~regout ;
wire \cpu|rf|register[19][14]~regout ;
wire \cpu|rf|qb[14]~295_combout ;
wire \cpu|rf|qb[14]~296_combout ;
wire \cpu|rf|register[20][14]~regout ;
wire \cpu|rf|register[16][14]~regout ;
wire \cpu|rf|qb[14]~292_combout ;
wire \cpu|rf|qb[14]~293_combout ;
wire \cpu|rf|register[25][14]~feeder_combout ;
wire \cpu|rf|register[25][14]~regout ;
wire \cpu|rf|register[29][14]~regout ;
wire \cpu|rf|register[21][14]~regout ;
wire \cpu|rf|qb[14]~290_combout ;
wire \cpu|rf|qb[14]~291_combout ;
wire \cpu|rf|qb[14]~294_combout ;
wire \cpu|rf|qb[14]~297_combout ;
wire \cpu|rf|register[3][14]~regout ;
wire \cpu|rf|register[2][14]~regout ;
wire \cpu|rf|qb[14]~302_combout ;
wire \cpu|rf|register[6][14]~regout ;
wire \cpu|rf|register[5][14]~regout ;
wire \cpu|rf|qb[14]~300_combout ;
wire \cpu|rf|qb[14]~301_combout ;
wire \cpu|rf|qb[14]~303_combout ;
wire \cpu|rf|qb[14]~304_combout ;
wire \cpu|rf|qb[14]~307_combout ;
wire \cpu|rf|qb[14]~726_combout ;
wire \cpu|rf|qb[15]~727_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector15~0_combout ;
wire \cpu|nextpc|Mux14~1_combout ;
wire \cpu|br_adr|p4[14]~25 ;
wire \cpu|br_adr|p4[15]~27 ;
wire \cpu|br_adr|p4[16]~28_combout ;
wire \cpu|nextpc|Mux15~0_combout ;
wire \cpu|rf|register[15][16]~feeder_combout ;
wire \cpu|rf|register[15][16]~regout ;
wire \cpu|rf|register[13][16]~regout ;
wire \cpu|rf|qa[16]~241_combout ;
wire \cpu|rf|qa[16]~242_combout ;
wire \cpu|rf|register[22][16]~feeder_combout ;
wire \cpu|rf|register[22][16]~regout ;
wire \cpu|rf|register[30][16]~regout ;
wire \cpu|rf|qa[16]~227_combout ;
wire \cpu|rf|register[27][16]~feeder_combout ;
wire \cpu|rf|register[27][16]~regout ;
wire \cpu|rf|register[31][16]~regout ;
wire \cpu|rf|register[19][16]~regout ;
wire \cpu|rf|qa[16]~233_combout ;
wire \cpu|rf|qa[16]~234_combout ;
wire \cpu|rf|qa[16]~235_combout ;
wire \cpu|rf|register[1][16]~regout ;
wire \cpu|rf|qa[16]~238_combout ;
wire \cpu|rf|register[5][16]~regout ;
wire \cpu|rf|register[4][16]~regout ;
wire \cpu|rf|qa[16]~236_combout ;
wire \cpu|rf|register[7][16]~regout ;
wire \cpu|rf|qa[16]~237_combout ;
wire \cpu|rf|qa[16]~239_combout ;
wire \cpu|rf|qa[16]~240_combout ;
wire \cpu|rf|qa[16]~243_combout ;
wire \cpu|nextpc|Mux15~1_combout ;
wire \cpu|nextpc|Mux15~2_combout ;
wire \cpu|pcplus4|p4[15]~27 ;
wire \cpu|pcplus4|p4[16]~28_combout ;
wire \cpu|br_adr|p4[16]~29 ;
wire \cpu|br_adr|p4[17]~30_combout ;
wire \cpu|nextpc|Mux14~0_combout ;
wire \cpu|nextpc|Mux14~2_combout ;
wire \cpu|pcplus4|p4[16]~29 ;
wire \cpu|pcplus4|p4[17]~30_combout ;
wire \cpu|alu_b|y[17]~46_combout ;
wire \cpu|rf|register[15][18]~regout ;
wire \cpu|rf|register[12][18]~regout ;
wire \cpu|rf|qa[18]~341_combout ;
wire \cpu|rf|qa[18]~342_combout ;
wire \cpu|rf|register[22][18]~feeder_combout ;
wire \cpu|rf|register[22][18]~regout ;
wire \cpu|rf|register[30][18]~regout ;
wire \cpu|rf|qa[18]~327_combout ;
wire \cpu|rf|register[31][18]~feeder_combout ;
wire \cpu|rf|register[31][18]~regout ;
wire \cpu|rf|register[27][18]~regout ;
wire \cpu|rf|register[19][18]~regout ;
wire \cpu|rf|qa[18]~333_combout ;
wire \cpu|rf|qa[18]~334_combout ;
wire \cpu|rf|register[28][18]~regout ;
wire \cpu|rf|register[24][18]~regout ;
wire \cpu|rf|register[16][18]~regout ;
wire \cpu|rf|qa[18]~330_combout ;
wire \cpu|rf|qa[18]~331_combout ;
wire \cpu|rf|register[25][18]~feeder_combout ;
wire \cpu|rf|register[25][18]~regout ;
wire \cpu|rf|register[29][18]~regout ;
wire \cpu|rf|register[21][18]~regout ;
wire \cpu|rf|register[17][18]~regout ;
wire \cpu|rf|qa[18]~328_combout ;
wire \cpu|rf|qa[18]~329_combout ;
wire \cpu|rf|qa[18]~332_combout ;
wire \cpu|rf|qa[18]~335_combout ;
wire \cpu|rf|register[3][18]~regout ;
wire \cpu|rf|register[1][18]~regout ;
wire \cpu|rf|qa[18]~338_combout ;
wire \cpu|rf|register[7][18]~feeder_combout ;
wire \cpu|rf|register[7][18]~regout ;
wire \cpu|rf|register[5][18]~regout ;
wire \cpu|rf|qa[18]~336_combout ;
wire \cpu|rf|qa[18]~337_combout ;
wire \cpu|rf|qa[18]~339_combout ;
wire \cpu|rf|qa[18]~340_combout ;
wire \cpu|rf|qa[18]~343_combout ;
wire \cpu|nextpc|Mux13~1_combout ;
wire \cpu|nextpc|Mux13~2_combout ;
wire \cpu|pcplus4|p4[17]~31 ;
wire \cpu|pcplus4|p4[18]~32_combout ;
wire \cpu|link|y[18]~38_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector13~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector13~0_combout ;
wire \dmem|io_data_mux|y[18]~18_combout ;
wire \cpu|link|y[18]~39_combout ;
wire \cpu|rf|register[14][18]~regout ;
wire \cpu|rf|register[13][18]~regout ;
wire \cpu|rf|qb[18]~665_combout ;
wire \cpu|rf|qb[18]~666_combout ;
wire \cpu|rf|register[9][18]~regout ;
wire \cpu|rf|register[10][18]~feeder_combout ;
wire \cpu|rf|register[10][18]~regout ;
wire \cpu|rf|qb[18]~658_combout ;
wire \cpu|rf|qb[18]~659_combout ;
wire \cpu|rf|qb[18]~662_combout ;
wire \cpu|rf|register[6][18]~regout ;
wire \cpu|rf|qb[18]~660_combout ;
wire \cpu|rf|qb[18]~661_combout ;
wire \cpu|rf|qb[18]~663_combout ;
wire \cpu|rf|qb[18]~664_combout ;
wire \cpu|rf|register[26][18]~feeder_combout ;
wire \cpu|rf|register[26][18]~regout ;
wire \cpu|rf|qb[18]~648_combout ;
wire \cpu|rf|qb[18]~649_combout ;
wire \cpu|rf|qb[18]~650_combout ;
wire \cpu|rf|qb[18]~651_combout ;
wire \cpu|rf|qb[18]~652_combout ;
wire \cpu|rf|qb[18]~653_combout ;
wire \cpu|rf|qb[18]~654_combout ;
wire \cpu|rf|register[23][18]~feeder_combout ;
wire \cpu|rf|register[23][18]~regout ;
wire \cpu|rf|qb[18]~655_combout ;
wire \cpu|rf|qb[18]~656_combout ;
wire \cpu|rf|qb[18]~657_combout ;
wire \cpu|rf|qb[18]~667_combout ;
wire \cpu|rf|qb[18]~729_combout ;
wire \cpu|rf|register[10][19]~regout ;
wire \cpu|rf|qa[19]~355_combout ;
wire \cpu|rf|register[3][19]~feeder_combout ;
wire \cpu|rf|register[3][19]~regout ;
wire \cpu|rf|register[2][19]~feeder_combout ;
wire \cpu|rf|register[2][19]~regout ;
wire \cpu|rf|register[1][19]~regout ;
wire \cpu|rf|register[5][19]~regout ;
wire \cpu|rf|register[6][19]~regout ;
wire \cpu|rf|register[4][19]~regout ;
wire \cpu|rf|qa[19]~356_combout ;
wire \cpu|rf|qa[19]~357_combout ;
wire \cpu|rf|qa[19]~358_combout ;
wire \cpu|rf|qa[19]~359_combout ;
wire \cpu|rf|qa[19]~360_combout ;
wire \cpu|rf|register[22][19]~feeder_combout ;
wire \cpu|rf|register[22][19]~regout ;
wire \cpu|rf|register[18][19]~regout ;
wire \cpu|rf|qa[19]~346_combout ;
wire \cpu|rf|qa[19]~347_combout ;
wire \cpu|rf|register[20][19]~feeder_combout ;
wire \cpu|rf|register[20][19]~regout ;
wire \cpu|rf|register[28][19]~feeder_combout ;
wire \cpu|rf|register[28][19]~regout ;
wire \cpu|rf|register[16][19]~regout ;
wire \cpu|rf|register[24][19]~regout ;
wire \cpu|rf|qa[19]~348_combout ;
wire \cpu|rf|qa[19]~349_combout ;
wire \cpu|rf|qa[19]~350_combout ;
wire \cpu|rf|register[29][19]~regout ;
wire \cpu|rf|register[17][19]~regout ;
wire \cpu|rf|register[21][19]~feeder_combout ;
wire \cpu|rf|register[21][19]~regout ;
wire \cpu|rf|qa[19]~344_combout ;
wire \cpu|rf|qa[19]~345_combout ;
wire \cpu|rf|register[31][19]~regout ;
wire \cpu|rf|register[27][19]~regout ;
wire \cpu|rf|register[19][19]~regout ;
wire \cpu|rf|qa[19]~351_combout ;
wire \cpu|rf|qa[19]~352_combout ;
wire \cpu|rf|qa[19]~353_combout ;
wire \cpu|rf|qa[19]~363_combout ;
wire \cpu|alu_a|y[19]~21_combout ;
wire \cpu|al_unit|ShiftLeft0~28_combout ;
wire \cpu|rf|register[13][1]~regout ;
wire \cpu|rf|register[14][1]~regout ;
wire \cpu|rf|qb[1]~245_combout ;
wire \cpu|rf|qb[1]~246_combout ;
wire \cpu|rf|register[11][1]~regout ;
wire \cpu|rf|register[8][1]~feeder_combout ;
wire \cpu|rf|register[8][1]~regout ;
wire \cpu|rf|qb[1]~228_combout ;
wire \cpu|rf|qb[1]~229_combout ;
wire \cpu|rf|register[19][1]~regout ;
wire \cpu|rf|qb[1]~237_combout ;
wire \cpu|rf|register[31][1]~regout ;
wire \cpu|rf|qb[1]~238_combout ;
wire \cpu|rf|register[25][1]~regout ;
wire \cpu|rf|register[17][1]~regout ;
wire \cpu|rf|qb[1]~230_combout ;
wire \cpu|rf|qb[1]~231_combout ;
wire \cpu|rf|register[30][1]~regout ;
wire \cpu|rf|register[22][1]~regout ;
wire \cpu|rf|register[26][1]~regout ;
wire \cpu|rf|qb[1]~232_combout ;
wire \cpu|rf|qb[1]~233_combout ;
wire \cpu|rf|register[16][1]~regout ;
wire \cpu|rf|qb[1]~234_combout ;
wire \cpu|rf|register[20][1]~regout ;
wire \cpu|rf|qb[1]~235_combout ;
wire \cpu|rf|qb[1]~236_combout ;
wire \cpu|rf|qb[1]~239_combout ;
wire \cpu|rf|register[2][1]~feeder_combout ;
wire \cpu|rf|register[2][1]~regout ;
wire \cpu|rf|register[3][1]~regout ;
wire \cpu|rf|register[1][1]~regout ;
wire \cpu|rf|register[5][1]~feeder_combout ;
wire \cpu|rf|register[5][1]~regout ;
wire \cpu|rf|register[4][1]~regout ;
wire \cpu|rf|register[6][1]~regout ;
wire \cpu|rf|qb[1]~240_combout ;
wire \cpu|rf|qb[1]~241_combout ;
wire \cpu|rf|qb[1]~242_combout ;
wire \cpu|rf|qb[1]~243_combout ;
wire \cpu|rf|qb[1]~244_combout ;
wire \cpu|rf|qb[1]~247_combout ;
wire \cpu|alu_b|y[1]~35_combout ;
wire \cpu|al_unit|ShiftLeft0~25_combout ;
wire \cpu|al_unit|Mux12~0_combout ;
wire \cpu|al_unit|Mux12~2_combout ;
wire \cpu|al_unit|Mux9~2_combout ;
wire \cpu|alu_b|y[20]~49_combout ;
wire \cpu|al_unit|ShiftRight1~23_combout ;
wire \cpu|rf|register[3][30]~regout ;
wire \cpu|rf|register[1][30]~regout ;
wire \cpu|rf|qb[30]~422_combout ;
wire \cpu|rf|register[6][30]~feeder_combout ;
wire \cpu|rf|register[6][30]~regout ;
wire \cpu|rf|register[7][30]~regout ;
wire \cpu|rf|register[5][30]~regout ;
wire \cpu|rf|register[4][30]~regout ;
wire \cpu|rf|qb[30]~420_combout ;
wire \cpu|rf|qb[30]~421_combout ;
wire \cpu|rf|qb[30]~423_combout ;
wire \cpu|rf|qb[30]~424_combout ;
wire \cpu|rf|register[31][30]~regout ;
wire \cpu|rf|register[19][30]~regout ;
wire \cpu|rf|register[23][30]~regout ;
wire \cpu|rf|qb[30]~415_combout ;
wire \cpu|rf|qb[30]~416_combout ;
wire \cpu|rf|register[22][30]~feeder_combout ;
wire \cpu|rf|register[22][30]~regout ;
wire \cpu|rf|register[26][30]~regout ;
wire \cpu|rf|qb[30]~408_combout ;
wire \cpu|rf|qb[30]~409_combout ;
wire \cpu|rf|register[28][30]~regout ;
wire \cpu|rf|register[16][30]~regout ;
wire \cpu|rf|register[24][30]~regout ;
wire \cpu|rf|qb[30]~412_combout ;
wire \cpu|rf|qb[30]~413_combout ;
wire \cpu|rf|register[29][30]~regout ;
wire \cpu|rf|register[21][30]~regout ;
wire \cpu|rf|qb[30]~410_combout ;
wire \cpu|rf|qb[30]~411_combout ;
wire \cpu|rf|qb[30]~414_combout ;
wire \cpu|rf|qb[30]~417_combout ;
wire \cpu|rf|qb[30]~427_combout ;
wire \cpu|al_unit|ShiftRight0~29_combout ;
wire \cpu|al_unit|ShiftRight0~30_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector10~1_combout ;
wire \cpu|rf|qb[21]~732_combout ;
wire \cpu|rf|qb[22]~733_combout ;
wire \cpu|rf|register[15][23]~regout ;
wire \cpu|rf|register[12][23]~regout ;
wire \cpu|rf|qb[23]~565_combout ;
wire \cpu|rf|qb[23]~566_combout ;
wire \cpu|rf|register[11][23]~regout ;
wire \cpu|rf|register[9][23]~regout ;
wire \cpu|rf|qb[23]~548_combout ;
wire \cpu|rf|qb[23]~549_combout ;
wire \cpu|rf|register[27][23]~feeder_combout ;
wire \cpu|rf|register[27][23]~regout ;
wire \cpu|rf|register[19][23]~regout ;
wire \cpu|rf|qb[23]~557_combout ;
wire \cpu|rf|qb[23]~558_combout ;
wire \cpu|rf|register[25][23]~regout ;
wire \cpu|rf|register[29][23]~regout ;
wire \cpu|rf|register[17][23]~regout ;
wire \cpu|rf|qb[23]~550_combout ;
wire \cpu|rf|qb[23]~551_combout ;
wire \cpu|rf|register[20][23]~regout ;
wire \cpu|rf|register[28][23]~regout ;
wire \cpu|rf|register[16][23]~regout ;
wire \cpu|rf|qb[23]~554_combout ;
wire \cpu|rf|qb[23]~555_combout ;
wire \cpu|rf|register[30][23]~regout ;
wire \cpu|rf|register[26][23]~regout ;
wire \cpu|rf|register[18][23]~regout ;
wire \cpu|rf|qb[23]~552_combout ;
wire \cpu|rf|qb[23]~553_combout ;
wire \cpu|rf|qb[23]~556_combout ;
wire \cpu|rf|qb[23]~559_combout ;
wire \cpu|rf|register[3][23]~regout ;
wire \cpu|rf|register[1][23]~regout ;
wire \cpu|rf|register[5][23]~regout ;
wire \cpu|rf|register[6][23]~feeder_combout ;
wire \cpu|rf|register[6][23]~regout ;
wire \cpu|rf|qb[23]~560_combout ;
wire \cpu|rf|qb[23]~561_combout ;
wire \cpu|rf|qb[23]~562_combout ;
wire \cpu|rf|qb[23]~563_combout ;
wire \cpu|rf|qb[23]~564_combout ;
wire \cpu|rf|qb[23]~567_combout ;
wire \cpu|rf|qb[23]~734_combout ;
wire \cpu|pcplus4|p4[24]~44_combout ;
wire \cpu|al_unit|ShiftRight0~16_combout ;
wire \cpu|al_unit|Mux6~12_combout ;
wire \cpu|rf|register[11][24]~regout ;
wire \cpu|rf|register[10][24]~regout ;
wire \cpu|rf|qa[24]~444_combout ;
wire \cpu|rf|qa[24]~445_combout ;
wire \cpu|rf|register[14][24]~regout ;
wire \cpu|rf|register[12][24]~regout ;
wire \cpu|rf|qa[24]~461_combout ;
wire \cpu|rf|qa[24]~462_combout ;
wire \cpu|rf|register[1][24]~regout ;
wire \cpu|rf|qa[24]~458_combout ;
wire \cpu|rf|register[7][24]~regout ;
wire \cpu|rf|register[6][24]~regout ;
wire \cpu|rf|register[4][24]~regout ;
wire \cpu|rf|register[5][24]~feeder_combout ;
wire \cpu|rf|register[5][24]~regout ;
wire \cpu|rf|qa[24]~456_combout ;
wire \cpu|rf|qa[24]~457_combout ;
wire \cpu|rf|qa[24]~459_combout ;
wire \cpu|rf|register[31][24]~regout ;
wire \cpu|rf|register[23][24]~regout ;
wire \cpu|rf|register[19][24]~regout ;
wire \cpu|rf|qa[24]~453_combout ;
wire \cpu|rf|qa[24]~454_combout ;
wire \cpu|rf|register[22][24]~regout ;
wire \cpu|rf|register[30][24]~regout ;
wire \cpu|rf|register[18][24]~regout ;
wire \cpu|rf|qa[24]~446_combout ;
wire \cpu|rf|qa[24]~447_combout ;
wire \cpu|rf|register[20][24]~regout ;
wire \cpu|rf|register[16][24]~feeder_combout ;
wire \cpu|rf|register[16][24]~regout ;
wire \cpu|rf|register[24][24]~regout ;
wire \cpu|rf|qa[24]~450_combout ;
wire \cpu|rf|qa[24]~451_combout ;
wire \cpu|rf|qa[24]~452_combout ;
wire \cpu|rf|qa[24]~455_combout ;
wire \cpu|rf|qa[24]~460_combout ;
wire \cpu|rf|qa[24]~463_combout ;
wire \cpu|alu_a|y[24]~27_combout ;
wire \cpu|al_unit|s~54_combout ;
wire \cpu|alu_b|y[23]~52_combout ;
wire \cpu|al_unit|Add0~170_combout ;
wire \cpu|alu_b|y[22]~51_combout ;
wire \cpu|al_unit|Add0~169_combout ;
wire \cpu|alu_b|y[21]~50_combout ;
wire \cpu|al_unit|Add0~168_combout ;
wire \cpu|al_unit|Add0~167_combout ;
wire \cpu|al_unit|Add0~165_combout ;
wire \cpu|rf|register[28][17]~regout ;
wire \cpu|rf|register[24][17]~regout ;
wire \cpu|rf|register[16][17]~regout ;
wire \cpu|rf|qa[17]~308_combout ;
wire \cpu|rf|qa[17]~309_combout ;
wire \cpu|rf|register[30][17]~regout ;
wire \cpu|rf|register[18][17]~feeder_combout ;
wire \cpu|rf|register[18][17]~regout ;
wire \cpu|rf|qa[17]~306_combout ;
wire \cpu|rf|qa[17]~307_combout ;
wire \cpu|rf|qa[17]~310_combout ;
wire \cpu|rf|register[29][17]~regout ;
wire \cpu|rf|register[17][17]~regout ;
wire \cpu|rf|qa[17]~304_combout ;
wire \cpu|rf|qa[17]~305_combout ;
wire \cpu|rf|register[27][17]~feeder_combout ;
wire \cpu|rf|register[27][17]~regout ;
wire \cpu|rf|register[31][17]~regout ;
wire \cpu|rf|register[23][17]~feeder_combout ;
wire \cpu|rf|register[23][17]~regout ;
wire \cpu|rf|qa[17]~311_combout ;
wire \cpu|rf|qa[17]~312_combout ;
wire \cpu|rf|qa[17]~313_combout ;
wire \cpu|rf|register[2][17]~regout ;
wire \cpu|rf|register[1][17]~regout ;
wire \cpu|rf|register[5][17]~regout ;
wire \cpu|rf|register[6][17]~regout ;
wire \cpu|rf|register[4][17]~regout ;
wire \cpu|rf|qa[17]~316_combout ;
wire \cpu|rf|qa[17]~317_combout ;
wire \cpu|rf|qa[17]~318_combout ;
wire \cpu|rf|qa[17]~319_combout ;
wire \cpu|rf|qa[17]~320_combout ;
wire \cpu|rf|qa[17]~323_combout ;
wire \cpu|alu_a|y[17]~19_combout ;
wire \cpu|alu_a|y[16]~18_combout ;
wire \cpu|rf|register[15][15]~regout ;
wire \cpu|rf|qa[15]~221_combout ;
wire \cpu|rf|qa[15]~222_combout ;
wire \cpu|rf|register[10][15]~regout ;
wire \cpu|rf|register[9][15]~regout ;
wire \cpu|rf|register[8][15]~regout ;
wire \cpu|rf|qa[15]~214_combout ;
wire \cpu|rf|qa[15]~215_combout ;
wire \cpu|rf|register[2][15]~feeder_combout ;
wire \cpu|rf|register[2][15]~regout ;
wire \cpu|rf|register[1][15]~regout ;
wire \cpu|rf|register[5][15]~regout ;
wire \cpu|rf|register[6][15]~regout ;
wire \cpu|rf|register[4][15]~regout ;
wire \cpu|rf|qa[15]~216_combout ;
wire \cpu|rf|qa[15]~217_combout ;
wire \cpu|rf|qa[15]~218_combout ;
wire \cpu|rf|qa[15]~219_combout ;
wire \cpu|rf|qa[15]~220_combout ;
wire \cpu|rf|register[22][15]~feeder_combout ;
wire \cpu|rf|register[22][15]~regout ;
wire \cpu|rf|register[18][15]~regout ;
wire \cpu|rf|qa[15]~206_combout ;
wire \cpu|rf|qa[15]~207_combout ;
wire \cpu|rf|qa[15]~210_combout ;
wire \cpu|rf|register[27][15]~regout ;
wire \cpu|rf|register[31][15]~regout ;
wire \cpu|rf|register[23][15]~regout ;
wire \cpu|rf|qa[15]~211_combout ;
wire \cpu|rf|qa[15]~212_combout ;
wire \cpu|rf|register[25][15]~regout ;
wire \cpu|rf|register[21][15]~regout ;
wire \cpu|rf|register[17][15]~regout ;
wire \cpu|rf|qa[15]~204_combout ;
wire \cpu|rf|qa[15]~205_combout ;
wire \cpu|rf|qa[15]~213_combout ;
wire \cpu|rf|qa[15]~223_combout ;
wire \cpu|alu_a|y[15]~17_combout ;
wire \cpu|alu_b|y[14]~38_combout ;
wire \cpu|al_unit|Add0~159_combout ;
wire \cpu|rf|register[14][13]~regout ;
wire \cpu|rf|qb[13]~285_combout ;
wire \cpu|rf|qb[13]~286_combout ;
wire \cpu|rf|register[20][13]~regout ;
wire \cpu|rf|register[24][13]~regout ;
wire \cpu|rf|qb[13]~274_combout ;
wire \cpu|rf|qb[13]~275_combout ;
wire \cpu|rf|register[30][13]~regout ;
wire \cpu|rf|register[26][13]~feeder_combout ;
wire \cpu|rf|register[26][13]~regout ;
wire \cpu|rf|qb[13]~272_combout ;
wire \cpu|rf|qb[13]~273_combout ;
wire \cpu|rf|qb[13]~276_combout ;
wire \cpu|rf|register[21][13]~regout ;
wire \cpu|rf|qb[13]~270_combout ;
wire \cpu|rf|register[29][13]~regout ;
wire \cpu|rf|qb[13]~271_combout ;
wire \cpu|rf|qb[13]~279_combout ;
wire \cpu|rf|register[3][13]~regout ;
wire \cpu|rf|register[1][13]~regout ;
wire \cpu|rf|register[7][13]~regout ;
wire \cpu|rf|register[5][13]~regout ;
wire \cpu|rf|qb[13]~281_combout ;
wire \cpu|rf|qb[13]~282_combout ;
wire \cpu|rf|qb[13]~283_combout ;
wire \cpu|rf|qb[13]~284_combout ;
wire \cpu|rf|register[11][13]~regout ;
wire \cpu|rf|register[9][13]~feeder_combout ;
wire \cpu|rf|register[9][13]~regout ;
wire \cpu|rf|qb[13]~268_combout ;
wire \cpu|rf|qb[13]~269_combout ;
wire \cpu|rf|qb[13]~287_combout ;
wire \cpu|alu_b|y[13]~37_combout ;
wire \cpu|al_unit|Add0~158_combout ;
wire \cpu|al_unit|Add0~157_combout ;
wire \cpu|rf|register[2][11]~regout ;
wire \cpu|rf|register[1][11]~regout ;
wire \cpu|rf|register[4][11]~regout ;
wire \cpu|rf|qa[11]~136_combout ;
wire \cpu|rf|register[7][11]~regout ;
wire \cpu|rf|qa[11]~137_combout ;
wire \cpu|rf|qa[11]~138_combout ;
wire \cpu|rf|qa[11]~139_combout ;
wire \cpu|rf|register[8][11]~feeder_combout ;
wire \cpu|rf|register[8][11]~regout ;
wire \cpu|rf|qa[11]~134_combout ;
wire \cpu|rf|qa[11]~135_combout ;
wire \cpu|rf|qa[11]~140_combout ;
wire \cpu|rf|register[31][11]~regout ;
wire \cpu|rf|register[27][11]~regout ;
wire \cpu|rf|register[23][11]~regout ;
wire \cpu|rf|register[19][11]~regout ;
wire \cpu|rf|qa[11]~131_combout ;
wire \cpu|rf|qa[11]~132_combout ;
wire \cpu|rf|register[21][11]~feeder_combout ;
wire \cpu|rf|register[21][11]~regout ;
wire \cpu|rf|register[17][11]~regout ;
wire \cpu|rf|qa[11]~124_combout ;
wire \cpu|rf|register[29][11]~regout ;
wire \cpu|rf|qa[11]~125_combout ;
wire \cpu|rf|register[28][11]~regout ;
wire \cpu|rf|register[20][11]~regout ;
wire \cpu|rf|register[16][11]~regout ;
wire \cpu|rf|register[24][11]~regout ;
wire \cpu|rf|qa[11]~128_combout ;
wire \cpu|rf|qa[11]~129_combout ;
wire \cpu|rf|register[30][11]~regout ;
wire \cpu|rf|register[22][11]~regout ;
wire \cpu|rf|register[26][11]~regout ;
wire \cpu|rf|register[18][11]~regout ;
wire \cpu|rf|qa[11]~126_combout ;
wire \cpu|rf|qa[11]~127_combout ;
wire \cpu|rf|qa[11]~130_combout ;
wire \cpu|rf|qa[11]~133_combout ;
wire \cpu|rf|qa[11]~143_combout ;
wire \cpu|alu_a|y[11]~4_combout ;
wire \cpu|al_unit|ShiftRight0~36_combout ;
wire \cpu|al_unit|ShiftRight1~46_combout ;
wire \cpu|al_unit|ShiftRight0~109_combout ;
wire \cpu|al_unit|ShiftRight1~40_combout ;
wire \cpu|al_unit|ShiftRight1~41_combout ;
wire \cpu|al_unit|ShiftRight1~42_combout ;
wire \cpu|al_unit|ShiftRight0~65_combout ;
wire \cpu|al_unit|Mux21~0_combout ;
wire \cpu|al_unit|ShiftRight1~48_combout ;
wire \cpu|pcplus4|p4[27]~50_combout ;
wire \cpu|al_unit|ShiftLeft0~24_combout ;
wire \cpu|al_unit|Mux4~2_combout ;
wire \cpu|al_unit|Mux4~3_combout ;
wire \cpu|alu_b|y[27]~54_combout ;
wire \cpu|al_unit|Add0~174_combout ;
wire \cpu|al_unit|Mux5~5_combout ;
wire \cpu|rf|register[22][26]~regout ;
wire \cpu|rf|register[26][26]~regout ;
wire \cpu|rf|qb[26]~488_combout ;
wire \cpu|rf|qb[26]~489_combout ;
wire \cpu|rf|register[25][26]~regout ;
wire \cpu|rf|register[21][26]~feeder_combout ;
wire \cpu|rf|register[21][26]~regout ;
wire \cpu|rf|qb[26]~490_combout ;
wire \cpu|rf|qb[26]~491_combout ;
wire \cpu|rf|register[20][26]~feeder_combout ;
wire \cpu|rf|register[20][26]~regout ;
wire \cpu|rf|register[28][26]~regout ;
wire \cpu|rf|qb[26]~493_combout ;
wire \cpu|rf|qb[26]~494_combout ;
wire \cpu|rf|register[31][26]~regout ;
wire \cpu|rf|register[19][26]~regout ;
wire \cpu|rf|qb[26]~495_combout ;
wire \cpu|rf|qb[26]~496_combout ;
wire \cpu|rf|qb[26]~497_combout ;
wire \cpu|rf|register[10][26]~regout ;
wire \cpu|rf|register[8][26]~regout ;
wire \cpu|rf|qb[26]~498_combout ;
wire \cpu|rf|qb[26]~499_combout ;
wire \cpu|rf|register[6][26]~regout ;
wire \cpu|rf|register[4][26]~regout ;
wire \cpu|rf|register[5][26]~regout ;
wire \cpu|rf|qb[26]~500_combout ;
wire \cpu|rf|qb[26]~501_combout ;
wire \cpu|rf|register[2][26]~regout ;
wire \cpu|rf|qb[26]~502_combout ;
wire \cpu|rf|qb[26]~503_combout ;
wire \cpu|rf|qb[26]~504_combout ;
wire \cpu|rf|qb[26]~507_combout ;
wire \cpu|rf|qb[26]~710_combout ;
wire \cpu|al_unit|s~59_combout ;
wire \cpu|rf|register[12][25]~regout ;
wire \cpu|rf|qa[25]~481_combout ;
wire \cpu|rf|qa[25]~482_combout ;
wire \cpu|rf|register[29][25]~feeder_combout ;
wire \cpu|rf|register[29][25]~regout ;
wire \cpu|rf|register[25][25]~regout ;
wire \cpu|rf|register[21][25]~regout ;
wire \cpu|rf|register[17][25]~regout ;
wire \cpu|rf|qa[25]~464_combout ;
wire \cpu|rf|qa[25]~465_combout ;
wire \cpu|rf|register[31][25]~regout ;
wire \cpu|rf|register[19][25]~regout ;
wire \cpu|rf|register[23][25]~feeder_combout ;
wire \cpu|rf|register[23][25]~regout ;
wire \cpu|rf|qa[25]~471_combout ;
wire \cpu|rf|qa[25]~472_combout ;
wire \cpu|rf|register[20][25]~regout ;
wire \cpu|rf|register[24][25]~feeder_combout ;
wire \cpu|rf|register[24][25]~regout ;
wire \cpu|rf|qa[25]~468_combout ;
wire \cpu|rf|qa[25]~469_combout ;
wire \cpu|rf|register[30][25]~regout ;
wire \cpu|rf|register[26][25]~regout ;
wire \cpu|rf|qa[25]~466_combout ;
wire \cpu|rf|qa[25]~467_combout ;
wire \cpu|rf|qa[25]~470_combout ;
wire \cpu|rf|qa[25]~473_combout ;
wire \cpu|rf|register[10][25]~regout ;
wire \cpu|rf|register[11][25]~regout ;
wire \cpu|rf|register[9][25]~regout ;
wire \cpu|rf|register[8][25]~regout ;
wire \cpu|rf|qa[25]~474_combout ;
wire \cpu|rf|qa[25]~475_combout ;
wire \cpu|rf|register[3][25]~regout ;
wire \cpu|rf|register[2][25]~regout ;
wire \cpu|rf|register[1][25]~regout ;
wire \cpu|rf|register[5][25]~regout ;
wire \cpu|rf|register[7][25]~regout ;
wire \cpu|rf|register[4][25]~regout ;
wire \cpu|rf|qa[25]~476_combout ;
wire \cpu|rf|qa[25]~477_combout ;
wire \cpu|rf|qa[25]~478_combout ;
wire \cpu|rf|qa[25]~479_combout ;
wire \cpu|rf|qa[25]~480_combout ;
wire \cpu|rf|qa[25]~483_combout ;
wire \cpu|alu_a|y[25]~28_combout ;
wire \cpu|al_unit|Add0~122 ;
wire \cpu|al_unit|Add0~124 ;
wire \cpu|al_unit|Add0~125_combout ;
wire \cpu|al_unit|Mux5~3_combout ;
wire \cpu|al_unit|ShiftRight1~52_combout ;
wire \cpu|al_unit|ShiftRight0~66_combout ;
wire \cpu|al_unit|ShiftRight0~67_combout ;
wire \cpu|al_unit|s~57_combout ;
wire \cpu|al_unit|Mux5~2_combout ;
wire \cpu|al_unit|Mux6~3_combout ;
wire \cpu|al_unit|Mux5~7_combout ;
wire \cpu|al_unit|ShiftRight0~103_combout ;
wire \cpu|al_unit|ShiftLeft0~78_combout ;
wire \cpu|al_unit|ShiftLeft0~77_combout ;
wire \cpu|al_unit|ShiftLeft0~79_combout ;
wire \cpu|al_unit|ShiftLeft0~94_combout ;
wire \cpu|alu_b|y[16]~45_combout ;
wire \cpu|al_unit|ShiftLeft0~93_combout ;
wire \cpu|al_unit|ShiftLeft0~95_combout ;
wire \cpu|al_unit|ShiftLeft0~96_combout ;
wire \cpu|al_unit|ShiftLeft0~128_combout ;
wire \cpu|al_unit|ShiftLeft0~39_combout ;
wire \cpu|al_unit|ShiftLeft0~40_combout ;
wire \cpu|al_unit|ShiftLeft0~62_combout ;
wire \cpu|al_unit|ShiftLeft0~129_combout ;
wire \cpu|al_unit|Mux5~1_combout ;
wire \cpu|al_unit|Mux5~8_combout ;
wire \cpu|al_unit|Mux5~4_combout ;
wire \cpu|al_unit|Mux5~6_combout ;
wire \cpu|link|y[26]~54_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector5~1_combout ;
wire \cpu|rf|qb[25]~735_combout ;
wire \cpu|rf|qb[27]~736_combout ;
wire \cpu|rf|qb[28]~737_combout ;
wire \cpu|rf|qb[29]~738_combout ;
wire \cpu|rf|qb[30]~711_combout ;
wire \cpu|rf|qb[31]~739_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector5~0_combout ;
wire \dmem|io_data_mux|y[26]~26_combout ;
wire \cpu|link|y[26]~55_combout ;
wire \cpu|rf|register[9][26]~regout ;
wire \cpu|rf|register[11][26]~regout ;
wire \cpu|rf|qa[26]~484_combout ;
wire \cpu|rf|qa[26]~485_combout ;
wire \cpu|rf|register[15][26]~regout ;
wire \cpu|rf|register[14][26]~regout ;
wire \cpu|rf|register[12][26]~regout ;
wire \cpu|rf|qa[26]~501_combout ;
wire \cpu|rf|qa[26]~502_combout ;
wire \cpu|rf|register[1][26]~regout ;
wire \cpu|rf|qa[26]~498_combout ;
wire \cpu|rf|register[7][26]~regout ;
wire \cpu|rf|qa[26]~496_combout ;
wire \cpu|rf|qa[26]~497_combout ;
wire \cpu|rf|qa[26]~499_combout ;
wire \cpu|rf|register[23][26]~feeder_combout ;
wire \cpu|rf|register[23][26]~regout ;
wire \cpu|rf|qa[26]~493_combout ;
wire \cpu|rf|register[27][26]~regout ;
wire \cpu|rf|qa[26]~494_combout ;
wire \cpu|rf|register[24][26]~feeder_combout ;
wire \cpu|rf|register[24][26]~regout ;
wire \cpu|rf|register[16][26]~regout ;
wire \cpu|rf|qa[26]~490_combout ;
wire \cpu|rf|qa[26]~491_combout ;
wire \cpu|rf|register[29][26]~regout ;
wire \cpu|rf|register[17][26]~regout ;
wire \cpu|rf|qa[26]~488_combout ;
wire \cpu|rf|qa[26]~489_combout ;
wire \cpu|rf|qa[26]~492_combout ;
wire \cpu|rf|register[30][26]~regout ;
wire \cpu|rf|register[18][26]~regout ;
wire \cpu|rf|qa[26]~486_combout ;
wire \cpu|rf|qa[26]~487_combout ;
wire \cpu|rf|qa[26]~495_combout ;
wire \cpu|rf|qa[26]~500_combout ;
wire \cpu|rf|qa[26]~503_combout ;
wire \cpu|alu_a|y[26]~29_combout ;
wire \cpu|al_unit|Add0~126 ;
wire \cpu|al_unit|Add0~127_combout ;
wire \cpu|al_unit|Mux4~13_combout ;
wire \cpu|al_unit|Mux4~7_combout ;
wire \cpu|alu_a|y[1]~11_combout ;
wire \cpu|al_unit|ShiftRight0~58_combout ;
wire \cpu|al_unit|ShiftRight0~17_combout ;
wire \cpu|al_unit|ShiftLeft0~45_combout ;
wire \cpu|al_unit|ShiftLeft0~44_combout ;
wire \cpu|rf|register[15][10]~regout ;
wire \cpu|rf|register[13][10]~feeder_combout ;
wire \cpu|rf|register[13][10]~regout ;
wire \cpu|rf|register[12][10]~regout ;
wire \cpu|rf|qb[10]~165_combout ;
wire \cpu|rf|qb[10]~166_combout ;
wire \cpu|rf|register[7][10]~feeder_combout ;
wire \cpu|rf|register[7][10]~regout ;
wire \cpu|rf|register[5][10]~regout ;
wire \cpu|rf|qb[10]~160_combout ;
wire \cpu|rf|qb[10]~161_combout ;
wire \cpu|rf|register[1][10]~regout ;
wire \cpu|rf|qb[10]~162_combout ;
wire \cpu|rf|qb[10]~163_combout ;
wire \cpu|rf|register[10][10]~regout ;
wire \cpu|rf|qb[10]~158_combout ;
wire \cpu|rf|register[11][10]~feeder_combout ;
wire \cpu|rf|register[11][10]~regout ;
wire \cpu|rf|qb[10]~159_combout ;
wire \cpu|rf|qb[10]~164_combout ;
wire \cpu|rf|register[23][10]~regout ;
wire \cpu|rf|qb[10]~155_combout ;
wire \cpu|rf|register[31][10]~regout ;
wire \cpu|rf|qb[10]~156_combout ;
wire \cpu|rf|register[20][10]~regout ;
wire \cpu|rf|register[28][10]~regout ;
wire \cpu|rf|register[16][10]~regout ;
wire \cpu|rf|qb[10]~152_combout ;
wire \cpu|rf|qb[10]~153_combout ;
wire \cpu|rf|register[29][10]~regout ;
wire \cpu|rf|register[21][10]~regout ;
wire \cpu|rf|qb[10]~150_combout ;
wire \cpu|rf|qb[10]~151_combout ;
wire \cpu|rf|qb[10]~154_combout ;
wire \cpu|rf|qb[10]~157_combout ;
wire \cpu|rf|qb[10]~167_combout ;
wire \cpu|alu_b|y[10]~31_combout ;
wire \cpu|al_unit|ShiftLeft0~59_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector22~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector22~0_combout ;
wire \dmem|io_data_mux|y[9]~9_combout ;
wire \cpu|link|y[9]~14_combout ;
wire \cpu|rf|register[11][9]~regout ;
wire \cpu|rf|register[8][9]~regout ;
wire \cpu|rf|register[9][9]~regout ;
wire \cpu|rf|qb[9]~128_combout ;
wire \cpu|rf|qb[9]~129_combout ;
wire \cpu|rf|register[13][9]~regout ;
wire \cpu|rf|register[12][9]~feeder_combout ;
wire \cpu|rf|register[12][9]~regout ;
wire \cpu|rf|qb[9]~145_combout ;
wire \cpu|rf|qb[9]~146_combout ;
wire \cpu|rf|register[2][9]~regout ;
wire \cpu|rf|register[1][9]~regout ;
wire \cpu|rf|register[7][9]~regout ;
wire \cpu|rf|register[6][9]~feeder_combout ;
wire \cpu|rf|register[6][9]~regout ;
wire \cpu|rf|qb[9]~140_combout ;
wire \cpu|rf|qb[9]~141_combout ;
wire \cpu|rf|qb[9]~142_combout ;
wire \cpu|rf|qb[9]~143_combout ;
wire \cpu|rf|register[20][9]~regout ;
wire \cpu|rf|register[28][9]~regout ;
wire \cpu|rf|register[16][9]~regout ;
wire \cpu|rf|qb[9]~134_combout ;
wire \cpu|rf|qb[9]~135_combout ;
wire \cpu|rf|register[22][9]~regout ;
wire \cpu|rf|register[18][9]~feeder_combout ;
wire \cpu|rf|register[18][9]~regout ;
wire \cpu|rf|qb[9]~132_combout ;
wire \cpu|rf|qb[9]~133_combout ;
wire \cpu|rf|qb[9]~136_combout ;
wire \cpu|rf|register[31][9]~regout ;
wire \cpu|rf|register[23][9]~feeder_combout ;
wire \cpu|rf|register[23][9]~regout ;
wire \cpu|rf|register[19][9]~regout ;
wire \cpu|rf|qb[9]~137_combout ;
wire \cpu|rf|qb[9]~138_combout ;
wire \cpu|rf|qb[9]~139_combout ;
wire \cpu|rf|qb[9]~144_combout ;
wire \cpu|rf|qb[9]~147_combout ;
wire \cpu|alu_b|y[9]~30_combout ;
wire \cpu|al_unit|ShiftLeft0~64_combout ;
wire \cpu|al_unit|ShiftLeft0~65_combout ;
wire \cpu|al_unit|ShiftLeft0~66_combout ;
wire \cpu|al_unit|ShiftRight0~45_combout ;
wire \cpu|al_unit|ShiftLeft0~63_combout ;
wire \cpu|al_unit|ShiftLeft0~67_combout ;
wire \cpu|al_unit|Mux6~2_combout ;
wire \cpu|al_unit|ShiftLeft0~114_combout ;
wire \cpu|al_unit|ShiftLeft0~115_combout ;
wire \cpu|al_unit|ShiftLeft0~126_combout ;
wire \cpu|al_unit|ShiftLeft0~127_combout ;
wire \cpu|al_unit|Mux4~4_combout ;
wire \cpu|al_unit|Mux4~5_combout ;
wire \cpu|al_unit|ShiftLeft0~82_combout ;
wire \cpu|al_unit|ShiftLeft0~83_combout ;
wire \cpu|al_unit|ShiftLeft0~98_combout ;
wire \cpu|al_unit|ShiftLeft0~97_combout ;
wire \cpu|al_unit|ShiftLeft0~99_combout ;
wire \cpu|al_unit|ShiftLeft0~100_combout ;
wire \cpu|al_unit|Mux4~6_combout ;
wire \cpu|al_unit|Mux4~9_combout ;
wire \cpu|al_unit|Mux4~10_combout ;
wire \cpu|al_unit|Mux4~11_combout ;
wire \cpu|al_unit|Mux4~12_combout ;
wire \cpu|link|y[27]~56_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector4~0_combout ;
wire \dmem|io_data_mux|y[27]~27_combout ;
wire \cpu|link|y[27]~57_combout ;
wire \cpu|rf|register[11][27]~regout ;
wire \cpu|rf|register[9][27]~regout ;
wire \cpu|rf|qb[27]~468_combout ;
wire \cpu|rf|qb[27]~469_combout ;
wire \cpu|rf|register[15][27]~regout ;
wire \cpu|rf|register[14][27]~feeder_combout ;
wire \cpu|rf|register[14][27]~regout ;
wire \cpu|rf|qb[27]~485_combout ;
wire \cpu|rf|qb[27]~486_combout ;
wire \cpu|rf|register[25][27]~regout ;
wire \cpu|rf|register[29][27]~feeder_combout ;
wire \cpu|rf|register[29][27]~regout ;
wire \cpu|rf|qb[27]~471_combout ;
wire \cpu|rf|register[19][27]~regout ;
wire \cpu|rf|qb[27]~477_combout ;
wire \cpu|rf|register[31][27]~regout ;
wire \cpu|rf|qb[27]~478_combout ;
wire \cpu|rf|register[28][27]~regout ;
wire \cpu|rf|register[16][27]~regout ;
wire \cpu|rf|qb[27]~474_combout ;
wire \cpu|rf|qb[27]~475_combout ;
wire \cpu|rf|register[22][27]~regout ;
wire \cpu|rf|register[18][27]~regout ;
wire \cpu|rf|qb[27]~472_combout ;
wire \cpu|rf|qb[27]~473_combout ;
wire \cpu|rf|qb[27]~476_combout ;
wire \cpu|rf|qb[27]~479_combout ;
wire \cpu|rf|register[2][27]~feeder_combout ;
wire \cpu|rf|register[2][27]~regout ;
wire \cpu|rf|register[3][27]~feeder_combout ;
wire \cpu|rf|register[3][27]~regout ;
wire \cpu|rf|register[1][27]~regout ;
wire \cpu|rf|register[5][27]~regout ;
wire \cpu|rf|register[6][27]~regout ;
wire \cpu|rf|register[4][27]~regout ;
wire \cpu|rf|qb[27]~480_combout ;
wire \cpu|rf|qb[27]~481_combout ;
wire \cpu|rf|qb[27]~482_combout ;
wire \cpu|rf|qb[27]~483_combout ;
wire \cpu|rf|qb[27]~484_combout ;
wire \cpu|rf|qb[27]~487_combout ;
wire \cpu|al_unit|ShiftRight0~31_combout ;
wire \cpu|al_unit|ShiftRight1~49_combout ;
wire \cpu|al_unit|ShiftRight1~50_combout ;
wire \cpu|al_unit|ShiftRight1~78_combout ;
wire \cpu|al_unit|Mux29~11_combout ;
wire \cpu|al_unit|Mux21~1_combout ;
wire \cpu|rf|register[15][9]~regout ;
wire \cpu|rf|qa[9]~101_combout ;
wire \cpu|rf|qa[9]~102_combout ;
wire \cpu|rf|register[3][9]~feeder_combout ;
wire \cpu|rf|register[3][9]~regout ;
wire \cpu|rf|qa[9]~98_combout ;
wire \cpu|rf|qa[9]~99_combout ;
wire \cpu|rf|qa[9]~94_combout ;
wire \cpu|rf|qa[9]~95_combout ;
wire \cpu|rf|qa[9]~100_combout ;
wire \cpu|rf|register[25][9]~regout ;
wire \cpu|rf|register[29][9]~regout ;
wire \cpu|rf|register[17][9]~regout ;
wire \cpu|rf|register[21][9]~regout ;
wire \cpu|rf|qa[9]~84_combout ;
wire \cpu|rf|qa[9]~85_combout ;
wire \cpu|rf|register[24][9]~feeder_combout ;
wire \cpu|rf|register[24][9]~regout ;
wire \cpu|rf|qa[9]~88_combout ;
wire \cpu|rf|qa[9]~89_combout ;
wire \cpu|rf|register[30][9]~regout ;
wire \cpu|rf|qa[9]~86_combout ;
wire \cpu|rf|qa[9]~87_combout ;
wire \cpu|rf|qa[9]~90_combout ;
wire \cpu|rf|qa[9]~93_combout ;
wire \cpu|rf|qa[9]~103_combout ;
wire \cpu|alu_a|y[9]~14_combout ;
wire \cpu|al_unit|Add0~79_combout ;
wire \cpu|alu_a|y[7]~3_combout ;
wire \cpu|rf|register[12][6]~feeder_combout ;
wire \cpu|rf|register[12][6]~regout ;
wire \cpu|rf|qa[6]~41_combout ;
wire \cpu|rf|register[14][6]~regout ;
wire \cpu|rf|qa[6]~42_combout ;
wire \cpu|rf|register[8][6]~regout ;
wire \cpu|rf|qa[6]~24_combout ;
wire \cpu|rf|register[11][6]~regout ;
wire \cpu|rf|qa[6]~25_combout ;
wire \cpu|rf|register[30][6]~regout ;
wire \cpu|rf|register[22][6]~regout ;
wire \cpu|rf|qa[6]~27_combout ;
wire \cpu|rf|register[17][6]~feeder_combout ;
wire \cpu|rf|register[17][6]~regout ;
wire \cpu|rf|qa[6]~28_combout ;
wire \cpu|rf|register[25][6]~regout ;
wire \cpu|rf|qa[6]~29_combout ;
wire \cpu|rf|qa[6]~32_combout ;
wire \cpu|rf|qa[6]~35_combout ;
wire \cpu|rf|register[6][6]~feeder_combout ;
wire \cpu|rf|register[6][6]~regout ;
wire \cpu|rf|register[5][6]~regout ;
wire \cpu|rf|register[4][6]~regout ;
wire \cpu|rf|qa[6]~36_combout ;
wire \cpu|rf|qa[6]~37_combout ;
wire \cpu|rf|register[3][6]~regout ;
wire \cpu|rf|register[2][6]~regout ;
wire \cpu|rf|register[1][6]~regout ;
wire \cpu|rf|qa[6]~38_combout ;
wire \cpu|rf|qa[6]~39_combout ;
wire \cpu|rf|qa[6]~40_combout ;
wire \cpu|rf|qa[6]~43_combout ;
wire \cpu|alu_a|y[6]~2_combout ;
wire \cpu|alu_a|y[5]~1_combout ;
wire \cpu|al_unit|Add0~61_combout ;
wire \cpu|alu_b|y[0]~28_combout ;
wire \cpu|al_unit|Add0~52_combout ;
wire \cpu|al_unit|Add0~54_cout ;
wire \cpu|al_unit|Add0~56 ;
wire \cpu|al_unit|Add0~60 ;
wire \cpu|al_unit|Add0~63 ;
wire \cpu|al_unit|Add0~66 ;
wire \cpu|al_unit|Add0~69 ;
wire \cpu|al_unit|Add0~72 ;
wire \cpu|al_unit|Add0~75 ;
wire \cpu|al_unit|Add0~78 ;
wire \cpu|al_unit|Add0~81 ;
wire \cpu|al_unit|Add0~83 ;
wire \cpu|al_unit|Add0~84_combout ;
wire \cpu|al_unit|Mux21~2_combout ;
wire \cpu|al_unit|s~36_combout ;
wire \cpu|al_unit|Mux21~3_combout ;
wire \cpu|al_unit|Mux21~4_combout ;
wire \cpu|al_unit|Mux21~5_combout ;
wire \cpu|al_unit|Mux21~6_combout ;
wire \cpu|link|y[10]~15_combout ;
wire \cpu|rf|qb[1]~713_combout ;
wire \cpu|rf|qb[2]~714_combout ;
wire \cpu|rf|register[12][3]~regout ;
wire \cpu|rf|qb[3]~205_combout ;
wire \cpu|rf|qb[3]~206_combout ;
wire \cpu|rf|register[3][3]~regout ;
wire \cpu|rf|register[1][3]~regout ;
wire \cpu|rf|register[5][3]~regout ;
wire \cpu|rf|register[7][3]~regout ;
wire \cpu|rf|register[4][3]~regout ;
wire \cpu|rf|register[6][3]~regout ;
wire \cpu|rf|qb[3]~200_combout ;
wire \cpu|rf|qb[3]~201_combout ;
wire \cpu|rf|qb[3]~202_combout ;
wire \cpu|rf|qb[3]~203_combout ;
wire \cpu|rf|register[30][3]~regout ;
wire \cpu|rf|register[22][3]~regout ;
wire \cpu|rf|register[18][3]~regout ;
wire \cpu|rf|register[26][3]~regout ;
wire \cpu|rf|qb[3]~192_combout ;
wire \cpu|rf|qb[3]~193_combout ;
wire \cpu|rf|register[16][3]~regout ;
wire \cpu|rf|qb[3]~194_combout ;
wire \cpu|rf|register[20][3]~regout ;
wire \cpu|rf|qb[3]~195_combout ;
wire \cpu|rf|qb[3]~196_combout ;
wire \cpu|rf|register[31][3]~regout ;
wire \cpu|rf|register[27][3]~regout ;
wire \cpu|rf|register[19][3]~regout ;
wire \cpu|rf|qb[3]~197_combout ;
wire \cpu|rf|qb[3]~198_combout ;
wire \cpu|rf|qb[3]~199_combout ;
wire \cpu|rf|qb[3]~204_combout ;
wire \cpu|rf|qb[3]~207_combout ;
wire \cpu|rf|qb[3]~715_combout ;
wire \cpu|rf|qb[4]~716_combout ;
wire \cpu|rf|qb[5]~717_combout ;
wire \cpu|rf|qb[6]~718_combout ;
wire \cpu|rf|qb[7]~719_combout ;
wire \cpu|rf|qb[8]~720_combout ;
wire \cpu|rf|qb[9]~721_combout ;
wire \cpu|rf|qb[10]~722_combout ;
wire \cpu|rf|qb[11]~723_combout ;
wire \cpu|rf|qb[12]~724_combout ;
wire \cpu|rf|qb[13]~725_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector21~1_combout ;
wire \dmem|io_data_mux|y[10]~10_combout ;
wire \cpu|link|y[10]~16_combout ;
wire \cpu|rf|register[8][10]~regout ;
wire \cpu|rf|qa[10]~104_combout ;
wire \cpu|rf|qa[10]~105_combout ;
wire \cpu|rf|register[3][10]~regout ;
wire \cpu|rf|register[2][10]~regout ;
wire \cpu|rf|qa[10]~118_combout ;
wire \cpu|rf|qa[10]~119_combout ;
wire \cpu|rf|register[22][10]~regout ;
wire \cpu|rf|register[30][10]~regout ;
wire \cpu|rf|register[26][10]~regout ;
wire \cpu|rf|register[18][10]~regout ;
wire \cpu|rf|qa[10]~106_combout ;
wire \cpu|rf|qa[10]~107_combout ;
wire \cpu|rf|register[25][10]~regout ;
wire \cpu|rf|register[17][10]~regout ;
wire \cpu|rf|qa[10]~108_combout ;
wire \cpu|rf|qa[10]~109_combout ;
wire \cpu|rf|register[24][10]~regout ;
wire \cpu|rf|qa[10]~110_combout ;
wire \cpu|rf|qa[10]~111_combout ;
wire \cpu|rf|qa[10]~112_combout ;
wire \cpu|rf|qa[10]~115_combout ;
wire \cpu|rf|qa[10]~120_combout ;
wire \cpu|rf|register[14][10]~regout ;
wire \cpu|rf|qa[10]~121_combout ;
wire \cpu|rf|qa[10]~122_combout ;
wire \cpu|rf|qa[10]~123_combout ;
wire \cpu|alu_a|y[10]~15_combout ;
wire \cpu|al_unit|Add0~85 ;
wire \cpu|al_unit|Add0~87 ;
wire \cpu|al_unit|Add0~89 ;
wire \cpu|al_unit|Add0~91 ;
wire \cpu|al_unit|Add0~93 ;
wire \cpu|al_unit|Add0~96 ;
wire \cpu|al_unit|Add0~100 ;
wire \cpu|al_unit|Add0~107 ;
wire \cpu|al_unit|Add0~109 ;
wire \cpu|al_unit|Add0~111 ;
wire \cpu|al_unit|Add0~113 ;
wire \cpu|al_unit|Add0~115 ;
wire \cpu|al_unit|Add0~117 ;
wire \cpu|al_unit|Add0~119 ;
wire \cpu|al_unit|Add0~121_combout ;
wire \cpu|al_unit|Mux7~5_combout ;
wire \cpu|al_unit|ShiftLeft0~86_combout ;
wire \cpu|al_unit|ShiftLeft0~87_combout ;
wire \cpu|al_unit|ShiftLeft0~88_combout ;
wire \cpu|al_unit|ShiftLeft0~117_combout ;
wire \cpu|al_unit|ShiftRight1~83_combout ;
wire \cpu|al_unit|ShiftLeft0~116_combout ;
wire \cpu|al_unit|ShiftLeft0~118_combout ;
wire \cpu|al_unit|ShiftLeft0~102_combout ;
wire \cpu|al_unit|ShiftLeft0~101_combout ;
wire \cpu|al_unit|ShiftLeft0~103_combout ;
wire \cpu|al_unit|Mux7~0_combout ;
wire \cpu|al_unit|Mux7~1_combout ;
wire \cpu|al_unit|Mux7~2_combout ;
wire \cpu|al_unit|ShiftRight0~105_combout ;
wire \cpu|al_unit|Mux7~4_combout ;
wire \cpu|al_unit|Mux7~6_combout ;
wire \cpu|al_unit|Mux7~8_combout ;
wire \cpu|al_unit|Mux7~9_combout ;
wire \cpu|link|y[24]~50_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector7~1_combout ;
wire \dmem|io_data_mux|y[24]~24_combout ;
wire \cpu|link|y[24]~51_combout ;
wire \cpu|rf|register[15][24]~regout ;
wire \cpu|rf|register[13][24]~regout ;
wire \cpu|rf|qb[24]~545_combout ;
wire \cpu|rf|qb[24]~546_combout ;
wire \cpu|rf|register[8][24]~feeder_combout ;
wire \cpu|rf|register[8][24]~regout ;
wire \cpu|rf|qb[24]~538_combout ;
wire \cpu|rf|register[9][24]~regout ;
wire \cpu|rf|qb[24]~539_combout ;
wire \cpu|rf|qb[24]~540_combout ;
wire \cpu|rf|qb[24]~541_combout ;
wire \cpu|rf|qb[24]~542_combout ;
wire \cpu|rf|qb[24]~543_combout ;
wire \cpu|rf|qb[24]~544_combout ;
wire \cpu|rf|qb[24]~547_combout ;
wire \cpu|rf|qb[24]~709_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector10~0_combout ;
wire \dmem|io_data_mux|y[21]~21_combout ;
wire \cpu|al_unit|ShiftRight1~66_combout ;
wire \cpu|al_unit|ShiftRight1~67_combout ;
wire \cpu|al_unit|ShiftRight1~68_combout ;
wire \cpu|al_unit|ShiftRight1~69_combout ;
wire \cpu|al_unit|ShiftLeft0~106_combout ;
wire \cpu|al_unit|ShiftLeft0~105_combout ;
wire \cpu|al_unit|ShiftLeft0~107_combout ;
wire \cpu|al_unit|ShiftLeft0~89_combout ;
wire \cpu|al_unit|ShiftLeft0~90_combout ;
wire \cpu|al_unit|ShiftLeft0~91_combout ;
wire \cpu|al_unit|ShiftLeft0~108_combout ;
wire \cpu|al_unit|ShiftRight0~57_combout ;
wire \cpu|al_unit|ShiftRight0~83_combout ;
wire \cpu|al_unit|ShiftRight0~84_combout ;
wire \cpu|al_unit|ShiftRight0~86_combout ;
wire \cpu|al_unit|Mux9~1_combout ;
wire \cpu|al_unit|Mux10~2_combout ;
wire \cpu|al_unit|ShiftLeft0~55_combout ;
wire \cpu|al_unit|ShiftLeft0~56_combout ;
wire \cpu|al_unit|ShiftLeft0~75_combout ;
wire \cpu|al_unit|Mux10~3_combout ;
wire \cpu|al_unit|Add0~114_combout ;
wire \cpu|al_unit|Mux10~0_combout ;
wire \cpu|al_unit|Mux10~4_combout ;
wire \cpu|al_unit|Mux10~5_combout ;
wire \cpu|al_unit|Mux10~6_combout ;
wire \cpu|al_unit|Mux10~7_combout ;
wire \cpu|link|y[21]~44_combout ;
wire \cpu|link|y[21]~45_combout ;
wire \cpu|rf|register[10][21]~feeder_combout ;
wire \cpu|rf|register[10][21]~regout ;
wire \cpu|rf|register[8][21]~feeder_combout ;
wire \cpu|rf|register[8][21]~regout ;
wire \cpu|rf|qb[21]~588_combout ;
wire \cpu|rf|qb[21]~589_combout ;
wire \cpu|rf|register[3][21]~regout ;
wire \cpu|rf|register[2][21]~regout ;
wire \cpu|rf|register[1][21]~regout ;
wire \cpu|rf|register[7][21]~regout ;
wire \cpu|rf|register[4][21]~regout ;
wire \cpu|rf|qb[21]~600_combout ;
wire \cpu|rf|qb[21]~601_combout ;
wire \cpu|rf|qb[21]~602_combout ;
wire \cpu|rf|qb[21]~603_combout ;
wire \cpu|rf|register[27][21]~regout ;
wire \cpu|rf|register[19][21]~regout ;
wire \cpu|rf|qb[21]~597_combout ;
wire \cpu|rf|qb[21]~598_combout ;
wire \cpu|rf|register[20][21]~regout ;
wire \cpu|rf|register[24][21]~regout ;
wire \cpu|rf|qb[21]~594_combout ;
wire \cpu|rf|qb[21]~595_combout ;
wire \cpu|rf|register[22][21]~regout ;
wire \cpu|rf|register[26][21]~regout ;
wire \cpu|rf|qb[21]~592_combout ;
wire \cpu|rf|qb[21]~593_combout ;
wire \cpu|rf|qb[21]~596_combout ;
wire \cpu|rf|qb[21]~599_combout ;
wire \cpu|rf|qb[21]~604_combout ;
wire \cpu|rf|qb[21]~607_combout ;
wire \cpu|al_unit|ShiftRight1~25_combout ;
wire \cpu|al_unit|ShiftRight0~34_combout ;
wire \cpu|al_unit|ShiftRight0~35_combout ;
wire \cpu|al_unit|ShiftRight1~64_combout ;
wire \cpu|al_unit|ShiftRight1~87_combout ;
wire \cpu|al_unit|ShiftRight1~65_combout ;
wire \cpu|rf|register[13][20]~regout ;
wire \cpu|rf|register[12][20]~regout ;
wire \cpu|rf|qa[20]~381_combout ;
wire \cpu|rf|register[14][20]~regout ;
wire \cpu|rf|qa[20]~382_combout ;
wire \cpu|rf|register[10][20]~feeder_combout ;
wire \cpu|rf|register[10][20]~regout ;
wire \cpu|rf|register[8][20]~regout ;
wire \cpu|rf|qa[20]~364_combout ;
wire \cpu|rf|qa[20]~365_combout ;
wire \cpu|rf|register[22][20]~feeder_combout ;
wire \cpu|rf|register[22][20]~regout ;
wire \cpu|rf|register[18][20]~regout ;
wire \cpu|rf|qa[20]~366_combout ;
wire \cpu|rf|qa[20]~367_combout ;
wire \cpu|rf|register[27][20]~regout ;
wire \cpu|rf|register[19][20]~regout ;
wire \cpu|rf|qa[20]~373_combout ;
wire \cpu|rf|qa[20]~374_combout ;
wire \cpu|rf|register[25][20]~feeder_combout ;
wire \cpu|rf|register[25][20]~regout ;
wire \cpu|rf|register[21][20]~regout ;
wire \cpu|rf|qa[20]~368_combout ;
wire \cpu|rf|qa[20]~369_combout ;
wire \cpu|rf|register[28][20]~regout ;
wire \cpu|rf|register[20][20]~feeder_combout ;
wire \cpu|rf|register[20][20]~regout ;
wire \cpu|rf|register[24][20]~regout ;
wire \cpu|rf|register[16][20]~regout ;
wire \cpu|rf|qa[20]~370_combout ;
wire \cpu|rf|qa[20]~371_combout ;
wire \cpu|rf|qa[20]~372_combout ;
wire \cpu|rf|qa[20]~375_combout ;
wire \cpu|rf|register[3][20]~feeder_combout ;
wire \cpu|rf|register[3][20]~regout ;
wire \cpu|rf|register[7][20]~feeder_combout ;
wire \cpu|rf|register[7][20]~regout ;
wire \cpu|rf|register[6][20]~regout ;
wire \cpu|rf|register[4][20]~feeder_combout ;
wire \cpu|rf|register[4][20]~regout ;
wire \cpu|rf|qa[20]~376_combout ;
wire \cpu|rf|qa[20]~377_combout ;
wire \cpu|rf|register[1][20]~regout ;
wire \cpu|rf|qa[20]~378_combout ;
wire \cpu|rf|qa[20]~379_combout ;
wire \cpu|rf|qa[20]~380_combout ;
wire \cpu|rf|qa[20]~383_combout ;
wire \cpu|al_unit|s~40_combout ;
wire \cpu|al_unit|Mux11~0_combout ;
wire \cpu|al_unit|ShiftLeft0~104_combout ;
wire \cpu|al_unit|Mux9~0_combout ;
wire \cpu|al_unit|ShiftLeft0~29_combout ;
wire \cpu|alu_b|y[3]~33_combout ;
wire \cpu|al_unit|ShiftLeft0~31_combout ;
wire \cpu|al_unit|ShiftLeft0~30_combout ;
wire \cpu|al_unit|ShiftLeft0~32_combout ;
wire \cpu|al_unit|Mux11~1_combout ;
wire \cpu|al_unit|Mux11~2_combout ;
wire \cpu|al_unit|Mux11~3_combout ;
wire \cpu|al_unit|Mux11~4_combout ;
wire \cpu|al_unit|Mux11~5_combout ;
wire \cpu|al_unit|Mux11~6_combout ;
wire \cpu|al_unit|Mux11~7_combout ;
wire \cpu|link|y[20]~42_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector11~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector11~0_combout ;
wire \dmem|io_data_mux|y[20]~20_combout ;
wire \cpu|link|y[20]~43_combout ;
wire \cpu|rf|register[9][20]~regout ;
wire \cpu|rf|qb[20]~618_combout ;
wire \cpu|rf|qb[20]~619_combout ;
wire \cpu|rf|qb[20]~620_combout ;
wire \cpu|rf|qb[20]~621_combout ;
wire \cpu|rf|register[2][20]~regout ;
wire \cpu|rf|qb[20]~622_combout ;
wire \cpu|rf|qb[20]~623_combout ;
wire \cpu|rf|qb[20]~624_combout ;
wire \cpu|rf|register[31][20]~regout ;
wire \cpu|rf|register[23][20]~regout ;
wire \cpu|rf|qb[20]~615_combout ;
wire \cpu|rf|qb[20]~616_combout ;
wire \cpu|rf|register[30][20]~regout ;
wire \cpu|rf|qb[20]~609_combout ;
wire \cpu|rf|register[29][20]~feeder_combout ;
wire \cpu|rf|register[29][20]~regout ;
wire \cpu|rf|register[17][20]~feeder_combout ;
wire \cpu|rf|register[17][20]~regout ;
wire \cpu|rf|qb[20]~610_combout ;
wire \cpu|rf|qb[20]~611_combout ;
wire \cpu|rf|qb[20]~612_combout ;
wire \cpu|rf|qb[20]~613_combout ;
wire \cpu|rf|qb[20]~614_combout ;
wire \cpu|rf|qb[20]~617_combout ;
wire \cpu|rf|qb[20]~627_combout ;
wire \cpu|rf|qb[20]~731_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector2~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector2~0_combout ;
wire \dmem|io_data_mux|y[29]~29_combout ;
wire \cpu|pcplus4|p4[29]~54_combout ;
wire \cpu|rf|register[15][29]~regout ;
wire \cpu|rf|register[12][29]~regout ;
wire \cpu|rf|qa[29]~261_combout ;
wire \cpu|rf|qa[29]~262_combout ;
wire \cpu|rf|register[25][29]~regout ;
wire \cpu|rf|register[29][29]~regout ;
wire \cpu|rf|register[21][29]~regout ;
wire \cpu|rf|qa[29]~244_combout ;
wire \cpu|rf|qa[29]~245_combout ;
wire \cpu|rf|register[27][29]~regout ;
wire \cpu|rf|register[23][29]~feeder_combout ;
wire \cpu|rf|register[23][29]~regout ;
wire \cpu|rf|qa[29]~251_combout ;
wire \cpu|rf|register[31][29]~regout ;
wire \cpu|rf|qa[29]~252_combout ;
wire \cpu|rf|register[30][29]~regout ;
wire \cpu|rf|register[18][29]~regout ;
wire \cpu|rf|register[26][29]~regout ;
wire \cpu|rf|qa[29]~246_combout ;
wire \cpu|rf|qa[29]~247_combout ;
wire \cpu|rf|register[24][29]~regout ;
wire \cpu|rf|qa[29]~248_combout ;
wire \cpu|rf|register[28][29]~regout ;
wire \cpu|rf|qa[29]~249_combout ;
wire \cpu|rf|qa[29]~250_combout ;
wire \cpu|rf|qa[29]~253_combout ;
wire \cpu|rf|register[10][29]~feeder_combout ;
wire \cpu|rf|register[10][29]~regout ;
wire \cpu|rf|register[11][29]~regout ;
wire \cpu|rf|register[8][29]~regout ;
wire \cpu|rf|register[9][29]~regout ;
wire \cpu|rf|qa[29]~254_combout ;
wire \cpu|rf|qa[29]~255_combout ;
wire \cpu|rf|register[2][29]~feeder_combout ;
wire \cpu|rf|register[2][29]~regout ;
wire \cpu|rf|register[3][29]~feeder_combout ;
wire \cpu|rf|register[3][29]~regout ;
wire \cpu|rf|register[5][29]~regout ;
wire \cpu|rf|register[6][29]~regout ;
wire \cpu|rf|register[4][29]~regout ;
wire \cpu|rf|qa[29]~256_combout ;
wire \cpu|rf|qa[29]~257_combout ;
wire \cpu|rf|qa[29]~258_combout ;
wire \cpu|rf|qa[29]~259_combout ;
wire \cpu|rf|qa[29]~260_combout ;
wire \cpu|rf|qa[29]~263_combout ;
wire \cpu|alu_a|y[29]~32_combout ;
wire \cpu|al_unit|ShiftLeft0~36_combout ;
wire \cpu|al_unit|ShiftLeft0~34_combout ;
wire \cpu|al_unit|ShiftLeft0~33_combout ;
wire \cpu|al_unit|ShiftLeft0~35_combout ;
wire \cpu|al_unit|ShiftLeft0~76_combout ;
wire \cpu|al_unit|ShiftLeft0~120_combout ;
wire \cpu|al_unit|ShiftLeft0~119_combout ;
wire \cpu|al_unit|ShiftLeft0~121_combout ;
wire \cpu|al_unit|Mux2~10_combout ;
wire \cpu|al_unit|Mux2~11_combout ;
wire \cpu|al_unit|Mux2~13_combout ;
wire \cpu|al_unit|Mux2~14_combout ;
wire \cpu|al_unit|Mux2~15_combout ;
wire \cpu|al_unit|Mux2~16_combout ;
wire \cpu|al_unit|Mux2~17_combout ;
wire \cpu|link|y[29]~30_combout ;
wire \cpu|link|y[29]~31_combout ;
wire \cpu|rf|register[13][29]~regout ;
wire \cpu|rf|qb[29]~445_combout ;
wire \cpu|rf|qb[29]~446_combout ;
wire \cpu|rf|register[1][29]~feeder_combout ;
wire \cpu|rf|register[1][29]~regout ;
wire \cpu|rf|qb[29]~440_combout ;
wire \cpu|rf|qb[29]~441_combout ;
wire \cpu|rf|qb[29]~442_combout ;
wire \cpu|rf|qb[29]~443_combout ;
wire \cpu|rf|register[20][29]~feeder_combout ;
wire \cpu|rf|register[20][29]~regout ;
wire \cpu|rf|register[16][29]~regout ;
wire \cpu|rf|qb[29]~434_combout ;
wire \cpu|rf|qb[29]~435_combout ;
wire \cpu|rf|qb[29]~436_combout ;
wire \cpu|rf|register[19][29]~regout ;
wire \cpu|rf|qb[29]~437_combout ;
wire \cpu|rf|qb[29]~438_combout ;
wire \cpu|rf|register[17][29]~regout ;
wire \cpu|rf|qb[29]~430_combout ;
wire \cpu|rf|qb[29]~431_combout ;
wire \cpu|rf|qb[29]~439_combout ;
wire \cpu|rf|qb[29]~444_combout ;
wire \cpu|rf|qb[29]~447_combout ;
wire \cpu|al_unit|ShiftRight1~32_combout ;
wire \cpu|al_unit|ShiftRight1~60_combout ;
wire \cpu|al_unit|ShiftRight0~73_combout ;
wire \cpu|al_unit|ShiftRight0~53_combout ;
wire \cpu|al_unit|ShiftRight1~61_combout ;
wire \cpu|al_unit|ShiftRight0~74_combout ;
wire \cpu|al_unit|ShiftRight1~34_combout ;
wire \cpu|al_unit|ShiftRight0~51_combout ;
wire \cpu|al_unit|ShiftRight1~59_combout ;
wire \cpu|al_unit|ShiftRight0~75_combout ;
wire \cpu|al_unit|ShiftRight0~76_combout ;
wire \cpu|al_unit|Mux12~3_combout ;
wire \cpu|al_unit|Mux12~4_combout ;
wire \cpu|al_unit|Mux12~5_combout ;
wire \cpu|al_unit|Mux12~6_combout ;
wire \cpu|al_unit|Mux12~7_combout ;
wire \cpu|al_unit|Mux12~8_combout ;
wire \cpu|link|y[19]~40_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector12~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector12~1_combout ;
wire \dmem|io_data_mux|y[19]~19_combout ;
wire \cpu|link|y[19]~41_combout ;
wire \cpu|rf|register[11][19]~regout ;
wire \cpu|rf|register[9][19]~regout ;
wire \cpu|rf|register[8][19]~regout ;
wire \cpu|rf|qb[19]~628_combout ;
wire \cpu|rf|qb[19]~629_combout ;
wire \cpu|rf|qb[19]~643_combout ;
wire \cpu|rf|register[23][19]~regout ;
wire \cpu|rf|qb[19]~637_combout ;
wire \cpu|rf|qb[19]~638_combout ;
wire \cpu|rf|register[25][19]~regout ;
wire \cpu|rf|qb[19]~630_combout ;
wire \cpu|rf|qb[19]~631_combout ;
wire \cpu|rf|register[30][19]~feeder_combout ;
wire \cpu|rf|register[30][19]~regout ;
wire \cpu|rf|qb[19]~632_combout ;
wire \cpu|rf|qb[19]~633_combout ;
wire \cpu|rf|qb[19]~636_combout ;
wire \cpu|rf|qb[19]~639_combout ;
wire \cpu|rf|qb[19]~644_combout ;
wire \cpu|rf|qb[19]~647_combout ;
wire \cpu|rf|qb[19]~730_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector9~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector9~1_combout ;
wire \dmem|io_data_mux|y[22]~22_combout ;
wire \cpu|rf|register[14][22]~regout ;
wire \cpu|rf|qa[22]~422_combout ;
wire \cpu|rf|register[3][22]~regout ;
wire \cpu|rf|register[1][22]~regout ;
wire \cpu|rf|qa[22]~418_combout ;
wire \cpu|rf|qa[22]~419_combout ;
wire \cpu|rf|register[22][22]~feeder_combout ;
wire \cpu|rf|register[22][22]~regout ;
wire \cpu|rf|register[30][22]~regout ;
wire \cpu|rf|register[18][22]~regout ;
wire \cpu|rf|qa[22]~406_combout ;
wire \cpu|rf|qa[22]~407_combout ;
wire \cpu|rf|register[28][22]~regout ;
wire \cpu|rf|register[20][22]~feeder_combout ;
wire \cpu|rf|register[20][22]~regout ;
wire \cpu|rf|register[16][22]~feeder_combout ;
wire \cpu|rf|register[16][22]~regout ;
wire \cpu|rf|register[24][22]~regout ;
wire \cpu|rf|qa[22]~410_combout ;
wire \cpu|rf|qa[22]~411_combout ;
wire \cpu|rf|register[29][22]~feeder_combout ;
wire \cpu|rf|register[29][22]~regout ;
wire \cpu|rf|register[21][22]~regout ;
wire \cpu|rf|qa[22]~408_combout ;
wire \cpu|rf|qa[22]~409_combout ;
wire \cpu|rf|qa[22]~412_combout ;
wire \cpu|rf|qa[22]~415_combout ;
wire \cpu|rf|qa[22]~420_combout ;
wire \cpu|rf|qa[22]~423_combout ;
wire \cpu|alu_a|y[22]~25_combout ;
wire \cpu|al_unit|ShiftRight1~45_combout ;
wire \cpu|al_unit|ShiftRight1~70_combout ;
wire \cpu|al_unit|ShiftLeft0~19_combout ;
wire \cpu|al_unit|ShiftRight1~71_combout ;
wire \cpu|al_unit|ShiftRight1~72_combout ;
wire \cpu|al_unit|s~41_combout ;
wire \cpu|al_unit|Mux9~3_combout ;
wire \cpu|al_unit|Add0~116_combout ;
wire \cpu|al_unit|Mux9~7_combout ;
wire \cpu|al_unit|Mux9~8_combout ;
wire \cpu|al_unit|Mux9~9_combout ;
wire \cpu|al_unit|Mux9~10_combout ;
wire \cpu|nextpc|Mux9~1_combout ;
wire \cpu|nextpc|Mux9~2_combout ;
wire \cpu|rf|register[15][21]~regout ;
wire \cpu|rf|register[14][21]~regout ;
wire \cpu|rf|qa[21]~401_combout ;
wire \cpu|rf|qa[21]~402_combout ;
wire \cpu|rf|register[11][21]~feeder_combout ;
wire \cpu|rf|register[11][21]~regout ;
wire \cpu|rf|register[9][21]~feeder_combout ;
wire \cpu|rf|register[9][21]~regout ;
wire \cpu|rf|qa[21]~394_combout ;
wire \cpu|rf|qa[21]~395_combout ;
wire \cpu|rf|register[5][21]~regout ;
wire \cpu|rf|register[6][21]~feeder_combout ;
wire \cpu|rf|register[6][21]~regout ;
wire \cpu|rf|qa[21]~396_combout ;
wire \cpu|rf|qa[21]~397_combout ;
wire \cpu|rf|qa[21]~398_combout ;
wire \cpu|rf|qa[21]~399_combout ;
wire \cpu|rf|qa[21]~400_combout ;
wire \cpu|rf|register[31][21]~feeder_combout ;
wire \cpu|rf|register[31][21]~regout ;
wire \cpu|rf|register[23][21]~feeder_combout ;
wire \cpu|rf|register[23][21]~regout ;
wire \cpu|rf|qa[21]~391_combout ;
wire \cpu|rf|qa[21]~392_combout ;
wire \cpu|rf|register[16][21]~regout ;
wire \cpu|rf|qa[21]~388_combout ;
wire \cpu|rf|register[28][21]~regout ;
wire \cpu|rf|qa[21]~389_combout ;
wire \cpu|rf|qa[21]~390_combout ;
wire \cpu|rf|qa[21]~393_combout ;
wire \cpu|rf|qa[21]~403_combout ;
wire \cpu|nextpc|Mux10~1_combout ;
wire \cpu|nextpc|Mux10~0_combout ;
wire \cpu|nextpc|Mux10~2_combout ;
wire \cpu|nextpc|Mux11~1_combout ;
wire \cpu|br_adr|p4[17]~31 ;
wire \cpu|br_adr|p4[18]~33 ;
wire \cpu|br_adr|p4[19]~35 ;
wire \cpu|br_adr|p4[20]~36_combout ;
wire \cpu|nextpc|Mux11~0_combout ;
wire \cpu|nextpc|Mux11~2_combout ;
wire \cpu|nextpc|Mux12~0_combout ;
wire \cpu|nextpc|Mux12~1_combout ;
wire \cpu|nextpc|Mux12~2_combout ;
wire \cpu|pcplus4|p4[18]~33 ;
wire \cpu|pcplus4|p4[19]~35 ;
wire \cpu|pcplus4|p4[20]~37 ;
wire \cpu|pcplus4|p4[21]~39 ;
wire \cpu|pcplus4|p4[22]~40_combout ;
wire \cpu|link|y[22]~46_combout ;
wire \cpu|link|y[22]~47_combout ;
wire \cpu|rf|register[15][22]~regout ;
wire \cpu|rf|register[13][22]~regout ;
wire \cpu|rf|qb[22]~585_combout ;
wire \cpu|rf|qb[22]~586_combout ;
wire \cpu|rf|register[11][22]~regout ;
wire \cpu|rf|register[8][22]~feeder_combout ;
wire \cpu|rf|register[8][22]~regout ;
wire \cpu|rf|qb[22]~578_combout ;
wire \cpu|rf|qb[22]~579_combout ;
wire \cpu|rf|register[7][22]~regout ;
wire \cpu|rf|register[5][22]~regout ;
wire \cpu|rf|qb[22]~580_combout ;
wire \cpu|rf|qb[22]~581_combout ;
wire \cpu|rf|register[2][22]~regout ;
wire \cpu|rf|qb[22]~582_combout ;
wire \cpu|rf|qb[22]~583_combout ;
wire \cpu|rf|qb[22]~584_combout ;
wire \cpu|rf|qb[22]~568_combout ;
wire \cpu|rf|qb[22]~569_combout ;
wire \cpu|rf|register[27][22]~regout ;
wire \cpu|rf|register[31][22]~feeder_combout ;
wire \cpu|rf|register[31][22]~regout ;
wire \cpu|rf|register[23][22]~regout ;
wire \cpu|rf|qb[22]~575_combout ;
wire \cpu|rf|qb[22]~576_combout ;
wire \cpu|rf|register[25][22]~regout ;
wire \cpu|rf|register[17][22]~feeder_combout ;
wire \cpu|rf|register[17][22]~regout ;
wire \cpu|rf|qb[22]~570_combout ;
wire \cpu|rf|qb[22]~571_combout ;
wire \cpu|rf|qb[22]~572_combout ;
wire \cpu|rf|qb[22]~573_combout ;
wire \cpu|rf|qb[22]~574_combout ;
wire \cpu|rf|qb[22]~577_combout ;
wire \cpu|rf|qb[22]~587_combout ;
wire \cpu|al_unit|ShiftRight1~29_combout ;
wire \cpu|al_unit|ShiftRight0~52_combout ;
wire \cpu|al_unit|ShiftRight1~30_combout ;
wire \cpu|al_unit|ShiftRight0~54_combout ;
wire \cpu|al_unit|ShiftRight1~31_combout ;
wire \cpu|al_unit|ShiftRight1~36_combout ;
wire \cpu|al_unit|ShiftRight1~84_combout ;
wire \cpu|al_unit|s~49_combout ;
wire \cpu|al_unit|Add0~106_combout ;
wire \cpu|al_unit|Mux14~1_combout ;
wire \cpu|al_unit|ShiftLeft0~57_combout ;
wire \cpu|al_unit|Mux14~0_combout ;
wire \cpu|al_unit|Mux14~2_combout ;
wire \cpu|al_unit|Mux14~3_combout ;
wire \cpu|al_unit|Mux14~4_combout ;
wire \cpu|al_unit|Mux14~5_combout ;
wire \cpu|al_unit|Mux14~6_combout ;
wire \cpu|al_unit|Mux14~7_combout ;
wire \cpu|link|y[17]~36_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector14~1_combout ;
wire \dmem|io_data_mux|y[17]~17_combout ;
wire \cpu|link|y[17]~37_combout ;
wire \cpu|rf|register[11][17]~regout ;
wire \cpu|rf|register[8][17]~regout ;
wire \cpu|rf|qb[17]~668_combout ;
wire \cpu|rf|qb[17]~669_combout ;
wire \cpu|rf|register[25][17]~feeder_combout ;
wire \cpu|rf|register[25][17]~regout ;
wire \cpu|rf|qb[17]~671_combout ;
wire \cpu|rf|qb[17]~677_combout ;
wire \cpu|rf|qb[17]~678_combout ;
wire \cpu|rf|qb[17]~679_combout ;
wire \cpu|rf|register[3][17]~feeder_combout ;
wire \cpu|rf|register[3][17]~regout ;
wire \cpu|rf|qb[17]~680_combout ;
wire \cpu|rf|qb[17]~681_combout ;
wire \cpu|rf|qb[17]~682_combout ;
wire \cpu|rf|qb[17]~683_combout ;
wire \cpu|rf|qb[17]~684_combout ;
wire \cpu|rf|qb[17]~687_combout ;
wire \cpu|rf|qb[17]~728_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector15~1_combout ;
wire \dmem|io_data_mux|y[16]~16_combout ;
wire \cpu|link|y[16]~29_combout ;
wire \cpu|rf|register[28][16]~feeder_combout ;
wire \cpu|rf|register[28][16]~regout ;
wire \cpu|rf|register[20][16]~regout ;
wire \cpu|rf|register[16][16]~feeder_combout ;
wire \cpu|rf|register[16][16]~regout ;
wire \cpu|rf|qb[16]~692_combout ;
wire \cpu|rf|qb[16]~693_combout ;
wire \cpu|rf|register[25][16]~feeder_combout ;
wire \cpu|rf|register[25][16]~regout ;
wire \cpu|rf|register[17][16]~regout ;
wire \cpu|rf|qb[16]~690_combout ;
wire \cpu|rf|qb[16]~691_combout ;
wire \cpu|rf|qb[16]~694_combout ;
wire \cpu|rf|register[23][16]~feeder_combout ;
wire \cpu|rf|register[23][16]~regout ;
wire \cpu|rf|qb[16]~695_combout ;
wire \cpu|rf|qb[16]~696_combout ;
wire \cpu|rf|register[18][16]~regout ;
wire \cpu|rf|qb[16]~688_combout ;
wire \cpu|rf|qb[16]~689_combout ;
wire \cpu|rf|qb[16]~697_combout ;
wire \cpu|rf|register[9][16]~regout ;
wire \cpu|rf|register[10][16]~regout ;
wire \cpu|rf|qb[16]~698_combout ;
wire \cpu|rf|qb[16]~699_combout ;
wire \cpu|rf|register[3][16]~regout ;
wire \cpu|rf|register[6][16]~feeder_combout ;
wire \cpu|rf|register[6][16]~regout ;
wire \cpu|rf|qb[16]~700_combout ;
wire \cpu|rf|qb[16]~701_combout ;
wire \cpu|rf|qb[16]~702_combout ;
wire \cpu|rf|qb[16]~703_combout ;
wire \cpu|rf|qb[16]~704_combout ;
wire \cpu|rf|qb[16]~707_combout ;
wire \cpu|rf|qb[16]~708_combout ;
wire \dmem|io_input_reg|in_reg1[15]~feeder_combout ;
wire \cpu|al_unit|Mux29~23_combout ;
wire \cpu|al_unit|Mux29~12_combout ;
wire \cpu|al_unit|Add0~65_combout ;
wire \cpu|al_unit|Mux28~9_combout ;
wire \cpu|al_unit|Mux28~4_combout ;
wire \cpu|al_unit|Mux28~5_combout ;
wire \cpu|al_unit|ShiftRight1~86_combout ;
wire \cpu|al_unit|ShiftRight1~62_combout ;
wire \cpu|al_unit|ShiftRight1~63_combout ;
wire \cpu|al_unit|Mux28~6_combout ;
wire \cpu|al_unit|Mux28~7_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Equal0~3_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector16~0_combout ;
wire \cpu|link|y[15]~26_combout ;
wire \cpu|link|y[15]~27_combout ;
wire \cpu|rf|register[14][15]~regout ;
wire \cpu|rf|register[12][15]~regout ;
wire \cpu|rf|qb[15]~265_combout ;
wire \cpu|rf|qb[15]~266_combout ;
wire \cpu|rf|register[3][15]~feeder_combout ;
wire \cpu|rf|register[3][15]~regout ;
wire \cpu|rf|register[7][15]~regout ;
wire \cpu|rf|qb[15]~260_combout ;
wire \cpu|rf|qb[15]~261_combout ;
wire \cpu|rf|qb[15]~262_combout ;
wire \cpu|rf|qb[15]~263_combout ;
wire \cpu|rf|register[29][15]~regout ;
wire \cpu|rf|qb[15]~250_combout ;
wire \cpu|rf|qb[15]~251_combout ;
wire \cpu|rf|qb[15]~258_combout ;
wire \cpu|rf|register[26][15]~regout ;
wire \cpu|rf|qb[15]~252_combout ;
wire \cpu|rf|register[30][15]~regout ;
wire \cpu|rf|qb[15]~253_combout ;
wire \cpu|rf|register[20][15]~regout ;
wire \cpu|rf|register[16][15]~regout ;
wire \cpu|rf|register[24][15]~regout ;
wire \cpu|rf|qb[15]~254_combout ;
wire \cpu|rf|qb[15]~255_combout ;
wire \cpu|rf|qb[15]~256_combout ;
wire \cpu|rf|qb[15]~259_combout ;
wire \cpu|rf|qb[15]~264_combout ;
wire \cpu|rf|qb[15]~267_combout ;
wire \cpu|alu_b|y[15]~36_combout ;
wire \cpu|al_unit|ShiftRight0~23_combout ;
wire \cpu|al_unit|ShiftRight1~21_combout ;
wire \cpu|al_unit|ShiftRight0~24_combout ;
wire \cpu|al_unit|ShiftRight0~27_combout ;
wire \cpu|al_unit|ShiftRight0~22_combout ;
wire \cpu|al_unit|ShiftRight0~28_combout ;
wire \cpu|al_unit|ShiftRight1~26_combout ;
wire \cpu|al_unit|ShiftRight0~37_combout ;
wire \cpu|al_unit|Mux23~4_combout ;
wire \cpu|al_unit|ShiftRight0~38_combout ;
wire \cpu|al_unit|ShiftRight0~39_combout ;
wire \cpu|al_unit|ShiftLeft0~20_combout ;
wire \cpu|al_unit|Mux31~3_combout ;
wire \cpu|al_unit|Mux31~2_combout ;
wire \cpu|al_unit|Mux31~4_combout ;
wire \cpu|al_unit|Mux31~5_combout ;
wire \cpu|al_unit|Mux31~7_combout ;
wire \cpu|link|y[0]~60_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector31~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector31~0_combout ;
wire \dmem|io_data_mux|y[0]~0_combout ;
wire \cpu|link|y[0]~61_combout ;
wire \cpu|rf|register[14][0]~feeder_combout ;
wire \cpu|rf|register[14][0]~regout ;
wire \cpu|rf|register[15][0]~regout ;
wire \cpu|rf|register[12][0]~feeder_combout ;
wire \cpu|rf|register[12][0]~regout ;
wire \cpu|rf|register[13][0]~regout ;
wire \cpu|rf|qb[0]~105_combout ;
wire \cpu|rf|qb[0]~106_combout ;
wire \cpu|rf|register[31][0]~regout ;
wire \cpu|rf|register[23][0]~regout ;
wire \cpu|rf|qb[0]~95_combout ;
wire \cpu|rf|qb[0]~96_combout ;
wire \cpu|rf|register[24][0]~feeder_combout ;
wire \cpu|rf|register[24][0]~regout ;
wire \cpu|rf|register[28][0]~feeder_combout ;
wire \cpu|rf|register[28][0]~regout ;
wire \cpu|rf|register[20][0]~regout ;
wire \cpu|rf|qb[0]~92_combout ;
wire \cpu|rf|qb[0]~93_combout ;
wire \cpu|rf|register[29][0]~regout ;
wire \cpu|rf|register[17][0]~regout ;
wire \cpu|rf|qb[0]~90_combout ;
wire \cpu|rf|qb[0]~91_combout ;
wire \cpu|rf|qb[0]~94_combout ;
wire \cpu|rf|register[30][0]~feeder_combout ;
wire \cpu|rf|register[30][0]~regout ;
wire \cpu|rf|register[26][0]~regout ;
wire \cpu|rf|qb[0]~88_combout ;
wire \cpu|rf|qb[0]~89_combout ;
wire \cpu|rf|qb[0]~97_combout ;
wire \cpu|rf|register[11][0]~feeder_combout ;
wire \cpu|rf|register[11][0]~regout ;
wire \cpu|rf|register[10][0]~feeder_combout ;
wire \cpu|rf|register[10][0]~regout ;
wire \cpu|rf|qb[0]~98_combout ;
wire \cpu|rf|qb[0]~99_combout ;
wire \cpu|rf|register[3][0]~regout ;
wire \cpu|rf|register[7][0]~feeder_combout ;
wire \cpu|rf|register[7][0]~regout ;
wire \cpu|rf|register[4][0]~regout ;
wire \cpu|rf|register[5][0]~regout ;
wire \cpu|rf|qb[0]~100_combout ;
wire \cpu|rf|qb[0]~101_combout ;
wire \cpu|rf|register[2][0]~regout ;
wire \cpu|rf|qb[0]~102_combout ;
wire \cpu|rf|qb[0]~103_combout ;
wire \cpu|rf|qb[0]~104_combout ;
wire \cpu|rf|qb[0]~107_combout ;
wire \cpu|rf|qb[0]~712_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector20~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector20~1_combout ;
wire \dmem|io_data_mux|y[11]~11_combout ;
wire \cpu|pcplus4|p4[11]~18_combout ;
wire \cpu|al_unit|ShiftRight1~43_combout ;
wire \cpu|al_unit|ShiftRight1~57_combout ;
wire \cpu|al_unit|ShiftRight1~54_combout ;
wire \cpu|al_unit|ShiftRight1~56_combout ;
wire \cpu|al_unit|ShiftRight0~71_combout ;
wire \cpu|al_unit|ShiftRight0~110_combout ;
wire \cpu|al_unit|Mux20~0_combout ;
wire \cpu|al_unit|ShiftRight1~79_combout ;
wire \cpu|al_unit|ShiftRight1~90_combout ;
wire \cpu|al_unit|s~47_combout ;
wire \cpu|al_unit|Add0~86_combout ;
wire \cpu|al_unit|Mux20~2_combout ;
wire \cpu|al_unit|Mux20~3_combout ;
wire \cpu|al_unit|Mux20~4_combout ;
wire \cpu|al_unit|Mux20~5_combout ;
wire \cpu|al_unit|Mux20~6_combout ;
wire \cpu|link|y[11]~17_combout ;
wire \cpu|link|y[11]~18_combout ;
wire \cpu|rf|register[10][11]~regout ;
wire \cpu|rf|qb[11]~108_combout ;
wire \cpu|rf|qb[11]~109_combout ;
wire \cpu|rf|qb[11]~117_combout ;
wire \cpu|rf|qb[11]~118_combout ;
wire \cpu|rf|qb[11]~112_combout ;
wire \cpu|rf|qb[11]~113_combout ;
wire \cpu|rf|qb[11]~114_combout ;
wire \cpu|rf|qb[11]~115_combout ;
wire \cpu|rf|qb[11]~116_combout ;
wire \cpu|rf|qb[11]~110_combout ;
wire \cpu|rf|qb[11]~111_combout ;
wire \cpu|rf|qb[11]~119_combout ;
wire \cpu|rf|register[3][11]~feeder_combout ;
wire \cpu|rf|register[3][11]~regout ;
wire \cpu|rf|register[5][11]~regout ;
wire \cpu|rf|register[6][11]~feeder_combout ;
wire \cpu|rf|register[6][11]~regout ;
wire \cpu|rf|qb[11]~120_combout ;
wire \cpu|rf|qb[11]~121_combout ;
wire \cpu|rf|qb[11]~122_combout ;
wire \cpu|rf|qb[11]~123_combout ;
wire \cpu|rf|qb[11]~124_combout ;
wire \cpu|rf|qb[11]~127_combout ;
wire \cpu|alu_b|y[11]~29_combout ;
wire \cpu|al_unit|ShiftLeft0~68_combout ;
wire \cpu|al_unit|ShiftLeft0~70_combout ;
wire \cpu|al_unit|ShiftLeft0~71_combout ;
wire \cpu|al_unit|ShiftLeft0~72_combout ;
wire \cpu|al_unit|Mux3~2_combout ;
wire \cpu|al_unit|Mux3~3_combout ;
wire \cpu|al_unit|Mux3~5_combout ;
wire \cpu|al_unit|Mux3~6_combout ;
wire \cpu|al_unit|Mux3~7_combout ;
wire \cpu|al_unit|Mux3~8_combout ;
wire \cpu|al_unit|Mux3~9_combout ;
wire \cpu|link|y[28]~58_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector3~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector3~0_combout ;
wire \dmem|io_data_mux|y[28]~28_combout ;
wire \cpu|link|y[28]~59_combout ;
wire \cpu|rf|register[15][28]~regout ;
wire \cpu|rf|register[12][28]~feeder_combout ;
wire \cpu|rf|register[12][28]~regout ;
wire \cpu|rf|register[13][28]~regout ;
wire \cpu|rf|qb[28]~465_combout ;
wire \cpu|rf|qb[28]~466_combout ;
wire \cpu|rf|register[31][28]~regout ;
wire \cpu|rf|register[27][28]~regout ;
wire \cpu|rf|register[23][28]~feeder_combout ;
wire \cpu|rf|register[23][28]~regout ;
wire \cpu|rf|register[19][28]~regout ;
wire \cpu|rf|qb[28]~455_combout ;
wire \cpu|rf|qb[28]~456_combout ;
wire \cpu|rf|register[25][28]~feeder_combout ;
wire \cpu|rf|register[25][28]~regout ;
wire \cpu|rf|register[21][28]~feeder_combout ;
wire \cpu|rf|register[21][28]~regout ;
wire \cpu|rf|qb[28]~450_combout ;
wire \cpu|rf|qb[28]~451_combout ;
wire \cpu|rf|register[20][28]~regout ;
wire \cpu|rf|register[16][28]~regout ;
wire \cpu|rf|qb[28]~452_combout ;
wire \cpu|rf|qb[28]~453_combout ;
wire \cpu|rf|qb[28]~454_combout ;
wire \cpu|rf|qb[28]~457_combout ;
wire \cpu|rf|qb[28]~467_combout ;
wire \cpu|al_unit|ShiftRight0~55_combout ;
wire \cpu|al_unit|ShiftRight0~56_combout ;
wire \cpu|al_unit|ShiftRight0~85_combout ;
wire \cpu|al_unit|ShiftRight0~113_combout ;
wire \cpu|al_unit|Mux18~0_combout ;
wire \cpu|alu_a|y[13]~6_combout ;
wire \cpu|al_unit|s~48_combout ;
wire \cpu|al_unit|ShiftRight0~59_combout ;
wire \cpu|al_unit|Mux18~1_combout ;
wire \cpu|al_unit|Add0~90_combout ;
wire \cpu|al_unit|Mux18~2_combout ;
wire \cpu|al_unit|Mux18~3_combout ;
wire \cpu|al_unit|Mux18~4_combout ;
wire \cpu|al_unit|Mux18~5_combout ;
wire \cpu|al_unit|Mux18~6_combout ;
wire \cpu|link|y[13]~21_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector18~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector18~1_combout ;
wire \dmem|io_data_mux|y[13]~13_combout ;
wire \cpu|link|y[13]~22_combout ;
wire \cpu|rf|register[15][13]~regout ;
wire \cpu|rf|register[12][13]~feeder_combout ;
wire \cpu|rf|register[12][13]~regout ;
wire \cpu|rf|qa[13]~181_combout ;
wire \cpu|rf|qa[13]~182_combout ;
wire \cpu|rf|register[10][13]~regout ;
wire \cpu|rf|register[8][13]~regout ;
wire \cpu|rf|qa[13]~174_combout ;
wire \cpu|rf|qa[13]~175_combout ;
wire \cpu|rf|register[2][13]~regout ;
wire \cpu|rf|register[4][13]~regout ;
wire \cpu|rf|qa[13]~176_combout ;
wire \cpu|rf|qa[13]~177_combout ;
wire \cpu|rf|qa[13]~178_combout ;
wire \cpu|rf|qa[13]~179_combout ;
wire \cpu|rf|qa[13]~180_combout ;
wire \cpu|rf|qa[13]~183_combout ;
wire \cpu|nextpc|Mux18~1_combout ;
wire \cpu|nextpc|Mux18~2_combout ;
wire \cpu|pcplus4|p4[13]~23 ;
wire \cpu|pcplus4|p4[14]~24_combout ;
wire \cpu|al_unit|ShiftRight0~114_combout ;
wire \cpu|al_unit|Mux17~0_combout ;
wire \cpu|alu_a|y[14]~16_combout ;
wire \cpu|al_unit|ShiftRight1~93_combout ;
wire \cpu|al_unit|s~38_combout ;
wire \cpu|al_unit|ShiftLeft0~22_combout ;
wire \cpu|al_unit|ShiftLeft0~26_combout ;
wire \cpu|al_unit|ShiftLeft0~38_combout ;
wire \cpu|al_unit|ShiftLeft0~60_combout ;
wire \cpu|al_unit|ShiftLeft0~61_combout ;
wire \cpu|al_unit|ShiftLeft0~80_combout ;
wire \cpu|al_unit|ShiftLeft0~81_combout ;
wire \cpu|al_unit|Mux17~1_combout ;
wire \cpu|al_unit|Mux17~2_combout ;
wire \cpu|al_unit|Add0~92_combout ;
wire \cpu|al_unit|Mux17~3_combout ;
wire \cpu|al_unit|Mux17~4_combout ;
wire \cpu|al_unit|Mux17~5_combout ;
wire \cpu|al_unit|Mux17~6_combout ;
wire \cpu|al_unit|Mux17~7_combout ;
wire \cpu|link|y[14]~23_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector17~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector17~1_combout ;
wire \dmem|io_data_mux|y[14]~14_combout ;
wire \cpu|link|y[14]~24_combout ;
wire \cpu|rf|register[15][14]~regout ;
wire \cpu|rf|register[13][14]~regout ;
wire \cpu|rf|register[12][14]~regout ;
wire \cpu|rf|qa[14]~201_combout ;
wire \cpu|rf|qa[14]~202_combout ;
wire \cpu|rf|register[9][14]~regout ;
wire \cpu|rf|register[11][14]~regout ;
wire \cpu|rf|register[10][14]~feeder_combout ;
wire \cpu|rf|register[10][14]~regout ;
wire \cpu|rf|qa[14]~184_combout ;
wire \cpu|rf|qa[14]~185_combout ;
wire \cpu|rf|register[27][14]~regout ;
wire \cpu|rf|qa[14]~193_combout ;
wire \cpu|rf|qa[14]~194_combout ;
wire \cpu|rf|register[17][14]~regout ;
wire \cpu|rf|qa[14]~188_combout ;
wire \cpu|rf|qa[14]~189_combout ;
wire \cpu|rf|register[24][14]~regout ;
wire \cpu|rf|qa[14]~190_combout ;
wire \cpu|rf|qa[14]~191_combout ;
wire \cpu|rf|qa[14]~192_combout ;
wire \cpu|rf|qa[14]~195_combout ;
wire \cpu|rf|register[4][14]~regout ;
wire \cpu|rf|qa[14]~196_combout ;
wire \cpu|rf|qa[14]~197_combout ;
wire \cpu|rf|register[1][14]~regout ;
wire \cpu|rf|qa[14]~198_combout ;
wire \cpu|rf|qa[14]~199_combout ;
wire \cpu|rf|qa[14]~200_combout ;
wire \cpu|rf|qa[14]~203_combout ;
wire \cpu|al_unit|ShiftLeft0~10_combout ;
wire \cpu|al_unit|ShiftLeft0~11_combout ;
wire \cpu|al_unit|ShiftLeft0~12_combout ;
wire \cpu|al_unit|ShiftLeft0~8_combout ;
wire \cpu|al_unit|ShiftLeft0~9_combout ;
wire \cpu|al_unit|ShiftLeft0~18_combout ;
wire \cpu|al_unit|Mux7~7_combout ;
wire \cpu|al_unit|Mux6~10_combout ;
wire \cpu|alu_b|y[25]~53_combout ;
wire \cpu|al_unit|Add0~123_combout ;
wire \cpu|al_unit|Mux6~13_combout ;
wire \cpu|al_unit|s~56_combout ;
wire \cpu|al_unit|Mux6~7_combout ;
wire \cpu|al_unit|ShiftLeft0~73_combout ;
wire \cpu|al_unit|ShiftLeft0~74_combout ;
wire \cpu|al_unit|ShiftLeft0~92_combout ;
wire \cpu|al_unit|Mux6~5_combout ;
wire \cpu|al_unit|ShiftLeft0~54_combout ;
wire \cpu|al_unit|ShiftLeft0~58_combout ;
wire \cpu|al_unit|Mux6~6_combout ;
wire \cpu|al_unit|Mux6~14_combout ;
wire \cpu|al_unit|Mux6~8_combout ;
wire \cpu|al_unit|Mux6~9_combout ;
wire \cpu|al_unit|Mux6~11_combout ;
wire \cpu|link|y[25]~52_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector6~0_combout ;
wire \dmem|io_data_mux|y[25]~25_combout ;
wire \cpu|link|y[25]~53_combout ;
wire \cpu|rf|register[13][25]~regout ;
wire \cpu|rf|register[15][25]~regout ;
wire \cpu|rf|register[14][25]~feeder_combout ;
wire \cpu|rf|register[14][25]~regout ;
wire \cpu|rf|qb[25]~525_combout ;
wire \cpu|rf|qb[25]~526_combout ;
wire \cpu|rf|qb[25]~510_combout ;
wire \cpu|rf|qb[25]~511_combout ;
wire \cpu|rf|qb[25]~517_combout ;
wire \cpu|rf|qb[25]~518_combout ;
wire \cpu|rf|register[16][25]~regout ;
wire \cpu|rf|qb[25]~514_combout ;
wire \cpu|rf|qb[25]~515_combout ;
wire \cpu|rf|register[22][25]~regout ;
wire \cpu|rf|register[18][25]~regout ;
wire \cpu|rf|qb[25]~512_combout ;
wire \cpu|rf|qb[25]~513_combout ;
wire \cpu|rf|qb[25]~516_combout ;
wire \cpu|rf|qb[25]~519_combout ;
wire \cpu|rf|register[6][25]~regout ;
wire \cpu|rf|qb[25]~520_combout ;
wire \cpu|rf|qb[25]~521_combout ;
wire \cpu|rf|qb[25]~522_combout ;
wire \cpu|rf|qb[25]~523_combout ;
wire \cpu|rf|qb[25]~524_combout ;
wire \cpu|rf|qb[25]~527_combout ;
wire \cpu|al_unit|ShiftRight1~24_combout ;
wire \cpu|al_unit|ShiftRight0~32_combout ;
wire \cpu|al_unit|ShiftRight0~33_combout ;
wire \cpu|al_unit|ShiftRight1~88_combout ;
wire \cpu|al_unit|ShiftRight1~89_combout ;
wire \cpu|al_unit|Mux23~9_combout ;
wire \cpu|al_unit|Mux23~10_combout ;
wire \cpu|al_unit|Mux23~5_combout ;
wire \cpu|al_unit|Mux23~12_combout ;
wire \cpu|al_unit|Mux23~6_combout ;
wire \cpu|al_unit|Mux23~11_combout ;
wire \cpu|pcplus4|p4[8]~12_combout ;
wire \cpu|link|y[8]~11_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector23~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector23~1_combout ;
wire \dmem|io_data_mux|y[8]~8_combout ;
wire \cpu|link|y[8]~12_combout ;
wire \cpu|rf|register[14][8]~regout ;
wire \cpu|rf|register[13][8]~feeder_combout ;
wire \cpu|rf|register[13][8]~regout ;
wire \cpu|rf|qb[8]~185_combout ;
wire \cpu|rf|qb[8]~186_combout ;
wire \cpu|rf|qb[8]~170_combout ;
wire \cpu|rf|qb[8]~171_combout ;
wire \cpu|rf|qb[8]~174_combout ;
wire \cpu|rf|register[18][8]~regout ;
wire \cpu|rf|register[26][8]~regout ;
wire \cpu|rf|qb[8]~168_combout ;
wire \cpu|rf|qb[8]~169_combout ;
wire \cpu|rf|qb[8]~175_combout ;
wire \cpu|rf|qb[8]~176_combout ;
wire \cpu|rf|qb[8]~177_combout ;
wire \cpu|rf|qb[8]~178_combout ;
wire \cpu|rf|qb[8]~179_combout ;
wire \cpu|rf|qb[8]~182_combout ;
wire \cpu|rf|qb[8]~180_combout ;
wire \cpu|rf|qb[8]~181_combout ;
wire \cpu|rf|qb[8]~183_combout ;
wire \cpu|rf|qb[8]~184_combout ;
wire \cpu|rf|qb[8]~187_combout ;
wire \cpu|alu_b|y[8]~32_combout ;
wire \cpu|al_unit|ShiftRight0~42_combout ;
wire \cpu|al_unit|ShiftRight0~43_combout ;
wire \cpu|al_unit|Mux26~2_combout ;
wire \cpu|al_unit|Mux26~8_combout ;
wire \cpu|al_unit|s~44_combout ;
wire \cpu|al_unit|Mux26~10_combout ;
wire \cpu|al_unit|Add0~71_combout ;
wire \cpu|al_unit|Mux26~4_combout ;
wire \cpu|al_unit|Mux26~5_combout ;
wire \cpu|al_unit|Mux26~6_combout ;
wire \cpu|al_unit|Mux26~7_combout ;
wire \cpu|al_unit|Mux26~9_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector8~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector8~0_combout ;
wire \dmem|io_data_mux|y[23]~23_combout ;
wire \cpu|pcplus4|p4[22]~41 ;
wire \cpu|pcplus4|p4[23]~42_combout ;
wire \cpu|alu_a|y[23]~26_combout ;
wire \cpu|al_unit|ShiftRight1~58_combout ;
wire \cpu|al_unit|ShiftRight1~73_combout ;
wire \cpu|al_unit|ShiftRight1~74_combout ;
wire \cpu|al_unit|Add0~118_combout ;
wire \cpu|al_unit|Mux8~0_combout ;
wire \cpu|al_unit|Mux8~4_combout ;
wire \cpu|al_unit|Mux8~5_combout ;
wire \cpu|al_unit|Mux8~6_combout ;
wire \cpu|al_unit|Mux8~7_combout ;
wire \cpu|link|y[23]~48_combout ;
wire \cpu|link|y[23]~49_combout ;
wire \cpu|rf|register[13][23]~regout ;
wire \cpu|rf|register[14][23]~feeder_combout ;
wire \cpu|rf|register[14][23]~regout ;
wire \cpu|rf|qa[23]~441_combout ;
wire \cpu|rf|qa[23]~442_combout ;
wire \cpu|rf|register[10][23]~regout ;
wire \cpu|rf|register[8][23]~regout ;
wire \cpu|rf|qa[23]~434_combout ;
wire \cpu|rf|qa[23]~435_combout ;
wire \cpu|rf|register[2][23]~feeder_combout ;
wire \cpu|rf|register[2][23]~regout ;
wire \cpu|rf|register[7][23]~regout ;
wire \cpu|rf|register[4][23]~regout ;
wire \cpu|rf|qa[23]~436_combout ;
wire \cpu|rf|qa[23]~437_combout ;
wire \cpu|rf|qa[23]~438_combout ;
wire \cpu|rf|qa[23]~439_combout ;
wire \cpu|rf|qa[23]~440_combout ;
wire \cpu|rf|register[21][23]~regout ;
wire \cpu|rf|qa[23]~424_combout ;
wire \cpu|rf|qa[23]~425_combout ;
wire \cpu|rf|register[31][23]~regout ;
wire \cpu|rf|register[23][23]~regout ;
wire \cpu|rf|qa[23]~431_combout ;
wire \cpu|rf|qa[23]~432_combout ;
wire \cpu|rf|qa[23]~428_combout ;
wire \cpu|rf|qa[23]~429_combout ;
wire \cpu|rf|register[22][23]~regout ;
wire \cpu|rf|qa[23]~426_combout ;
wire \cpu|rf|qa[23]~427_combout ;
wire \cpu|rf|qa[23]~430_combout ;
wire \cpu|rf|qa[23]~433_combout ;
wire \cpu|rf|qa[23]~443_combout ;
wire \cpu|nextpc|Mux8~1_combout ;
wire \cpu|nextpc|Mux8~2_combout ;
wire \cpu|pcplus4|p4[23]~43 ;
wire \cpu|pcplus4|p4[24]~45 ;
wire \cpu|pcplus4|p4[25]~46_combout ;
wire \cpu|br_adr|p4[20]~37 ;
wire \cpu|br_adr|p4[21]~39 ;
wire \cpu|br_adr|p4[22]~41 ;
wire \cpu|br_adr|p4[23]~43 ;
wire \cpu|br_adr|p4[24]~45 ;
wire \cpu|br_adr|p4[25]~46_combout ;
wire \cpu|nextpc|Mux6~0_combout ;
wire \cpu|nextpc|Mux6~1_combout ;
wire \cpu|nextpc|Mux6~2_combout ;
wire \cpu|pcplus4|p4[25]~47 ;
wire \cpu|pcplus4|p4[26]~48_combout ;
wire \cpu|br_adr|p4[25]~47 ;
wire \cpu|br_adr|p4[26]~48_combout ;
wire \cpu|nextpc|Mux5~0_combout ;
wire \cpu|nextpc|Mux5~1_combout ;
wire \cpu|nextpc|Mux5~2_combout ;
wire \cpu|pcplus4|p4[26]~49 ;
wire \cpu|pcplus4|p4[27]~51 ;
wire \cpu|pcplus4|p4[28]~53 ;
wire \cpu|pcplus4|p4[29]~55 ;
wire \cpu|pcplus4|p4[30]~56_combout ;
wire \cpu|al_unit|Add0~162_combout ;
wire \cpu|al_unit|Add0~143_combout ;
wire \cpu|alu_b|y[30]~57_combout ;
wire \cpu|al_unit|Add0~134_combout ;
wire \cpu|al_unit|Add0~176_combout ;
wire \cpu|al_unit|Add0~175_combout ;
wire \cpu|al_unit|Add0~128 ;
wire \cpu|al_unit|Add0~130 ;
wire \cpu|al_unit|Add0~132 ;
wire \cpu|al_unit|Add0~135_combout ;
wire \cpu|al_unit|Mux1~0_combout ;
wire \cpu|al_unit|Mux1~1_combout ;
wire \cpu|al_unit|Mux1~3_combout ;
wire \cpu|link|y[30]~32_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector1~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector1~1_combout ;
wire \dmem|io_data_mux|y[30]~30_combout ;
wire \cpu|link|y[30]~33_combout ;
wire \cpu|rf|register[11][30]~feeder_combout ;
wire \cpu|rf|register[11][30]~regout ;
wire \cpu|rf|register[8][30]~regout ;
wire \cpu|rf|qa[30]~264_combout ;
wire \cpu|rf|qa[30]~265_combout ;
wire \cpu|rf|qa[30]~276_combout ;
wire \cpu|rf|qa[30]~277_combout ;
wire \cpu|rf|register[2][30]~regout ;
wire \cpu|rf|qa[30]~278_combout ;
wire \cpu|rf|qa[30]~279_combout ;
wire \cpu|rf|qa[30]~280_combout ;
wire \cpu|rf|qa[30]~283_combout ;
wire \cpu|alu_a|y[30]~33_combout ;
wire \cpu|al_unit|Add0~136 ;
wire \cpu|al_unit|Add0~145_combout ;
wire \cpu|al_unit|Mux0~0_combout ;
wire \cpu|al_unit|ShiftLeft0~43_combout ;
wire \cpu|al_unit|ShiftLeft0~84_combout ;
wire \cpu|al_unit|ShiftLeft0~85_combout ;
wire \cpu|al_unit|ShiftLeft0~113_combout ;
wire \cpu|al_unit|Add0~120_combout ;
wire \cpu|al_unit|Add0~150_combout ;
wire \cpu|al_unit|Add0~151_combout ;
wire \cpu|al_unit|Add0~152_combout ;
wire \cpu|al_unit|Add0~153_combout ;
wire \cpu|al_unit|Mux0~1_combout ;
wire \cpu|al_unit|Mux0~2_combout ;
wire \cpu|link|y[31]~34_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector0~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector0~0_combout ;
wire \dmem|io_data_mux|y[31]~31_combout ;
wire \cpu|link|y[31]~35_combout ;
wire \cpu|rf|register[10][31]~regout ;
wire \cpu|rf|qb[31]~64_combout ;
wire \cpu|rf|qb[31]~65_combout ;
wire \cpu|rf|qb[31]~74_combout ;
wire \cpu|rf|qb[31]~75_combout ;
wire \cpu|rf|register[25][31]~regout ;
wire \cpu|rf|register[17][31]~regout ;
wire \cpu|rf|register[21][31]~regout ;
wire \cpu|rf|qb[31]~67_combout ;
wire \cpu|rf|qb[31]~68_combout ;
wire \cpu|rf|qb[31]~71_combout ;
wire \cpu|rf|qb[31]~72_combout ;
wire \cpu|rf|register[30][31]~regout ;
wire \cpu|rf|register[26][31]~regout ;
wire \cpu|rf|qb[31]~69_combout ;
wire \cpu|rf|qb[31]~70_combout ;
wire \cpu|rf|qb[31]~73_combout ;
wire \cpu|rf|qb[31]~76_combout ;
wire \cpu|rf|register[5][31]~regout ;
wire \cpu|rf|qb[31]~79_combout ;
wire \cpu|rf|qb[31]~80_combout ;
wire \cpu|rf|qb[31]~82_combout ;
wire \cpu|rf|qb[31]~83_combout ;
wire \cpu|rf|qb[31]~84_combout ;
wire \cpu|rf|qb[31]~87_combout ;
wire \cpu|al_unit|ShiftRight1~80_combout ;
wire \cpu|al_unit|ShiftRight1~91_combout ;
wire \cpu|al_unit|Mux19~4_combout ;
wire \cpu|al_unit|Mux19~5_combout ;
wire \cpu|al_unit|ShiftRight0~79_combout ;
wire \cpu|al_unit|ShiftRight0~111_combout ;
wire \cpu|al_unit|ShiftRight0~81_combout ;
wire \cpu|al_unit|ShiftRight0~82_combout ;
wire \cpu|al_unit|Mux19~0_combout ;
wire \cpu|al_unit|Mux19~6_combout ;
wire \cpu|link|y[12]~19_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector19~0_combout ;
wire \dmem|io_data_mux|y[12]~12_combout ;
wire \cpu|link|y[12]~20_combout ;
wire \cpu|rf|register[15][12]~feeder_combout ;
wire \cpu|rf|register[15][12]~regout ;
wire \cpu|rf|qb[12]~325_combout ;
wire \cpu|rf|qb[12]~326_combout ;
wire \cpu|rf|qb[12]~318_combout ;
wire \cpu|rf|qb[12]~319_combout ;
wire \cpu|rf|register[6][12]~feeder_combout ;
wire \cpu|rf|register[6][12]~regout ;
wire \cpu|rf|register[5][12]~regout ;
wire \cpu|rf|qb[12]~320_combout ;
wire \cpu|rf|qb[12]~321_combout ;
wire \cpu|rf|register[1][12]~feeder_combout ;
wire \cpu|rf|register[1][12]~regout ;
wire \cpu|rf|qb[12]~322_combout ;
wire \cpu|rf|qb[12]~323_combout ;
wire \cpu|rf|qb[12]~324_combout ;
wire \cpu|rf|qb[12]~310_combout ;
wire \cpu|rf|qb[12]~311_combout ;
wire \cpu|rf|qb[12]~314_combout ;
wire \cpu|rf|qb[12]~308_combout ;
wire \cpu|rf|qb[12]~309_combout ;
wire \cpu|rf|qb[12]~317_combout ;
wire \cpu|rf|qb[12]~327_combout ;
wire \cpu|alu_b|y[12]~39_combout ;
wire \cpu|al_unit|ShiftRight0~46_combout ;
wire \cpu|al_unit|ShiftRight1~44_combout ;
wire \cpu|al_unit|ShiftRight1~37_combout ;
wire \cpu|al_unit|ShiftRight1~38_combout ;
wire \cpu|al_unit|ShiftRight1~39_combout ;
wire \cpu|al_unit|ShiftLeft0~41_combout ;
wire \cpu|al_unit|ShiftLeft0~42_combout ;
wire \cpu|al_unit|Add0~74_combout ;
wire \cpu|al_unit|ShiftRight0~90_combout ;
wire \cpu|al_unit|ShiftRight0~92_combout ;
wire \cpu|al_unit|ShiftRight0~91_combout ;
wire \cpu|al_unit|ShiftRight0~93_combout ;
wire \cpu|al_unit|Mux25~8_combout ;
wire \cpu|al_unit|Mux25~2_combout ;
wire \cpu|al_unit|Mux25~3_combout ;
wire \cpu|al_unit|Mux25~4_combout ;
wire \cpu|al_unit|Mux25~5_combout ;
wire \cpu|al_unit|Mux25~6_combout ;
wire \cpu|al_unit|Mux25~7_combout ;
wire \cpu|link|y[6]~7_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector25~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector25~0_combout ;
wire \dmem|io_data_mux|y[6]~6_combout ;
wire \cpu|link|y[6]~8_combout ;
wire \cpu|rf|register[15][6]~regout ;
wire \cpu|rf|register[13][6]~regout ;
wire \cpu|rf|qb[6]~365_combout ;
wire \cpu|rf|qb[6]~366_combout ;
wire \cpu|rf|qb[6]~362_combout ;
wire \cpu|rf|qb[6]~360_combout ;
wire \cpu|rf|qb[6]~361_combout ;
wire \cpu|rf|qb[6]~363_combout ;
wire \cpu|rf|register[10][6]~regout ;
wire \cpu|rf|qb[6]~358_combout ;
wire \cpu|rf|register[9][6]~feeder_combout ;
wire \cpu|rf|register[9][6]~regout ;
wire \cpu|rf|qb[6]~359_combout ;
wire \cpu|rf|qb[6]~364_combout ;
wire \cpu|rf|register[20][6]~regout ;
wire \cpu|rf|register[24][6]~regout ;
wire \cpu|rf|qb[6]~352_combout ;
wire \cpu|rf|qb[6]~353_combout ;
wire \cpu|rf|qb[6]~350_combout ;
wire \cpu|rf|qb[6]~351_combout ;
wire \cpu|rf|qb[6]~354_combout ;
wire \cpu|rf|register[27][6]~regout ;
wire \cpu|rf|register[19][6]~regout ;
wire \cpu|rf|register[23][6]~regout ;
wire \cpu|rf|qb[6]~355_combout ;
wire \cpu|rf|qb[6]~356_combout ;
wire \cpu|rf|qb[6]~357_combout ;
wire \cpu|rf|qb[6]~367_combout ;
wire \cpu|alu_b|y[6]~41_combout ;
wire \cpu|al_unit|ShiftRight1~27_combout ;
wire \cpu|al_unit|Mux28~3_combout ;
wire \cpu|al_unit|Mux28~8_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector28~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector28~1_combout ;
wire \dmem|io_data_mux|y[3]~3_combout ;
wire \cpu|link|y[3]~65_combout ;
wire \cpu|rf|register[13][3]~regout ;
wire \cpu|rf|qa[3]~601_combout ;
wire \cpu|rf|qa[3]~602_combout ;
wire \cpu|rf|qa[3]~596_combout ;
wire \cpu|rf|qa[3]~597_combout ;
wire \cpu|rf|qa[3]~598_combout ;
wire \cpu|rf|qa[3]~599_combout ;
wire \cpu|rf|qa[3]~600_combout ;
wire \cpu|rf|register[29][3]~regout ;
wire \cpu|rf|register[21][3]~regout ;
wire \cpu|rf|register[17][3]~regout ;
wire \cpu|rf|qa[3]~584_combout ;
wire \cpu|rf|qa[3]~585_combout ;
wire \cpu|rf|qa[3]~592_combout ;
wire \cpu|rf|register[28][3]~feeder_combout ;
wire \cpu|rf|register[28][3]~regout ;
wire \cpu|rf|register[24][3]~regout ;
wire \cpu|rf|qa[3]~588_combout ;
wire \cpu|rf|qa[3]~589_combout ;
wire \cpu|rf|qa[3]~586_combout ;
wire \cpu|rf|qa[3]~587_combout ;
wire \cpu|rf|qa[3]~590_combout ;
wire \cpu|rf|qa[3]~593_combout ;
wire \cpu|rf|qa[3]~603_combout ;
wire \cpu|alu_a|y[3]~9_combout ;
wire \cpu|al_unit|ShiftRight1~47_combout ;
wire \cpu|al_unit|ShiftRight1~51_combout ;
wire \cpu|al_unit|ShiftRight1~85_combout ;
wire \cpu|al_unit|ShiftLeft0~27_combout ;
wire \cpu|al_unit|ShiftRight0~69_combout ;
wire \cpu|al_unit|ShiftRight0~68_combout ;
wire \cpu|al_unit|ShiftRight0~70_combout ;
wire \cpu|al_unit|Mux29~25_combout ;
wire \cpu|al_unit|Add0~62_combout ;
wire \cpu|al_unit|Mux29~14_combout ;
wire \cpu|al_unit|Mux29~15_combout ;
wire \cpu|al_unit|Mux29~18_combout ;
wire \cpu|al_unit|Mux29~19_combout ;
wire \cpu|al_unit|Mux29~9_combout ;
wire \cpu|al_unit|Mux29~10_combout ;
wire \cpu|al_unit|Mux29~22_combout ;
wire \cpu|link|y[2]~66_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector29~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector29~1_combout ;
wire \dmem|io_data_mux|y[2]~2_combout ;
wire \cpu|link|y[2]~67_combout ;
wire \cpu|rf|register[15][2]~regout ;
wire \cpu|rf|register[13][2]~regout ;
wire \cpu|rf|qa[2]~621_combout ;
wire \cpu|rf|qa[2]~622_combout ;
wire \cpu|rf|register[10][2]~regout ;
wire \cpu|rf|qa[2]~604_combout ;
wire \cpu|rf|qa[2]~605_combout ;
wire \cpu|rf|register[2][2]~regout ;
wire \cpu|rf|qa[2]~618_combout ;
wire \cpu|rf|qa[2]~616_combout ;
wire \cpu|rf|qa[2]~617_combout ;
wire \cpu|rf|qa[2]~619_combout ;
wire \cpu|rf|register[22][2]~regout ;
wire \cpu|rf|register[18][2]~regout ;
wire \cpu|rf|qa[2]~606_combout ;
wire \cpu|rf|qa[2]~607_combout ;
wire \cpu|rf|register[23][2]~feeder_combout ;
wire \cpu|rf|register[23][2]~regout ;
wire \cpu|rf|qa[2]~613_combout ;
wire \cpu|rf|qa[2]~614_combout ;
wire \cpu|rf|register[28][2]~regout ;
wire \cpu|rf|qa[2]~610_combout ;
wire \cpu|rf|qa[2]~611_combout ;
wire \cpu|rf|register[29][2]~regout ;
wire \cpu|rf|register[17][2]~regout ;
wire \cpu|rf|qa[2]~608_combout ;
wire \cpu|rf|qa[2]~609_combout ;
wire \cpu|rf|qa[2]~612_combout ;
wire \cpu|rf|qa[2]~615_combout ;
wire \cpu|rf|qa[2]~620_combout ;
wire \cpu|rf|qa[2]~623_combout ;
wire \cpu|alu_a|y[2]~10_combout ;
wire \cpu|al_unit|ShiftRight0~60_combout ;
wire \cpu|al_unit|ShiftRight0~61_combout ;
wire \cpu|al_unit|ShiftRight0~62_combout ;
wire \cpu|al_unit|ShiftRight0~63_combout ;
wire \cpu|al_unit|ShiftRight0~64_combout ;
wire \cpu|al_unit|Mux16~2_combout ;
wire \cpu|al_unit|Mux30~2_combout ;
wire \cpu|al_unit|Mux30~5_combout ;
wire \cpu|al_unit|Mux30~6_combout ;
wire \cpu|al_unit|Add0~59_combout ;
wire \cpu|al_unit|Mux30~3_combout ;
wire \cpu|al_unit|Mux30~4_combout ;
wire \cpu|al_unit|Mux30~7_combout ;
wire \cpu|al_unit|ShiftRight0~40_combout ;
wire \cpu|al_unit|ShiftRight0~41_combout ;
wire \cpu|al_unit|ShiftRight0~44_combout ;
wire \cpu|al_unit|ShiftRight0~18_combout ;
wire \cpu|al_unit|ShiftRight0~47_combout ;
wire \cpu|al_unit|ShiftRight0~50_combout ;
wire \cpu|al_unit|Mux30~0_combout ;
wire \cpu|al_unit|Mux30~1_combout ;
wire \cpu|al_unit|Mux30~8_combout ;
wire \cpu|nextpc|Mux30~2_combout ;
wire \cpu|link|y[1]~68_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector30~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector30~1_combout ;
wire \dmem|io_data_mux|y[1]~1_combout ;
wire \cpu|link|y[1]~69_combout ;
wire \cpu|rf|register[10][1]~regout ;
wire \cpu|rf|register[9][1]~regout ;
wire \cpu|rf|qa[1]~624_combout ;
wire \cpu|rf|qa[1]~625_combout ;
wire \cpu|rf|qa[1]~636_combout ;
wire \cpu|rf|qa[1]~637_combout ;
wire \cpu|rf|qa[1]~638_combout ;
wire \cpu|rf|qa[1]~639_combout ;
wire \cpu|rf|register[29][1]~feeder_combout ;
wire \cpu|rf|register[29][1]~regout ;
wire \cpu|rf|register[21][1]~regout ;
wire \cpu|rf|qa[1]~626_combout ;
wire \cpu|rf|qa[1]~627_combout ;
wire \cpu|rf|register[18][1]~regout ;
wire \cpu|rf|qa[1]~628_combout ;
wire \cpu|rf|qa[1]~629_combout ;
wire \cpu|rf|register[28][1]~feeder_combout ;
wire \cpu|rf|register[28][1]~regout ;
wire \cpu|rf|qa[1]~630_combout ;
wire \cpu|rf|qa[1]~631_combout ;
wire \cpu|rf|qa[1]~632_combout ;
wire \cpu|rf|qa[1]~635_combout ;
wire \cpu|rf|qa[1]~640_combout ;
wire \cpu|rf|qa[1]~643_combout ;
wire \cpu|alu_a|y[1]~12_combout ;
wire \cpu|al_unit|ShiftRight0~19_combout ;
wire \cpu|al_unit|ShiftRight0~20_combout ;
wire \cpu|al_unit|ShiftRight0~77_combout ;
wire \cpu|al_unit|ShiftRight0~78_combout ;
wire \cpu|al_unit|ShiftRight0~80_combout ;
wire \cpu|al_unit|Add0~68_combout ;
wire \cpu|al_unit|Mux29~13_combout ;
wire \cpu|al_unit|Mux27~0_combout ;
wire \cpu|al_unit|Mux27~1_combout ;
wire \cpu|al_unit|Mux27~2_combout ;
wire \cpu|al_unit|Mux27~3_combout ;
wire \cpu|al_unit|Mux27~4_combout ;
wire \cpu|al_unit|Mux27~5_combout ;
wire \cpu|al_unit|Mux27~6_combout ;
wire \cpu|al_unit|Mux27~7_combout ;
wire \cpu|link|y[4]~62_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector27~1_combout ;
wire \dmem|io_data_mux|y[4]~4_combout ;
wire \cpu|link|y[4]~63_combout ;
wire \cpu|rf|register[11][4]~regout ;
wire \cpu|rf|qa[4]~564_combout ;
wire \cpu|rf|qa[4]~565_combout ;
wire \cpu|rf|qa[4]~581_combout ;
wire \cpu|rf|qa[4]~582_combout ;
wire \cpu|rf|qa[4]~576_combout ;
wire \cpu|rf|qa[4]~577_combout ;
wire \cpu|rf|qa[4]~578_combout ;
wire \cpu|rf|qa[4]~579_combout ;
wire \cpu|rf|register[28][4]~regout ;
wire \cpu|rf|register[24][4]~regout ;
wire \cpu|rf|qa[4]~570_combout ;
wire \cpu|rf|qa[4]~571_combout ;
wire \cpu|rf|register[21][4]~regout ;
wire \cpu|rf|qa[4]~568_combout ;
wire \cpu|rf|qa[4]~569_combout ;
wire \cpu|rf|qa[4]~572_combout ;
wire \cpu|rf|register[22][4]~regout ;
wire \cpu|rf|register[26][4]~regout ;
wire \cpu|rf|qa[4]~566_combout ;
wire \cpu|rf|qa[4]~567_combout ;
wire \cpu|rf|qa[4]~575_combout ;
wire \cpu|rf|qa[4]~580_combout ;
wire \cpu|rf|qa[4]~583_combout ;
wire \cpu|alu_a|y[4]~8_combout ;
wire \cpu|al_unit|Mux29~20_combout ;
wire \cpu|al_unit|Mux29~21_combout ;
wire \cpu|al_unit|Mux26~3_combout ;
wire \cpu|al_unit|ShiftRight1~53_combout ;
wire \cpu|al_unit|Mux24~6_combout ;
wire \cpu|al_unit|ShiftLeft0~46_combout ;
wire \cpu|al_unit|ShiftLeft0~47_combout ;
wire \cpu|al_unit|Add0~77_combout ;
wire \cpu|al_unit|ShiftRight0~98_combout ;
wire \cpu|al_unit|ShiftRight0~97_combout ;
wire \cpu|al_unit|ShiftRight0~99_combout ;
wire \cpu|al_unit|Mux24~8_combout ;
wire \cpu|al_unit|Mux24~2_combout ;
wire \cpu|al_unit|Mux24~3_combout ;
wire \cpu|al_unit|Mux24~4_combout ;
wire \cpu|al_unit|Mux24~5_combout ;
wire \cpu|al_unit|Mux24~7_combout ;
wire \cpu|link|y[7]~9_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector24~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector24~1_combout ;
wire \dmem|io_data_mux|y[7]~7_combout ;
wire \cpu|link|y[7]~10_combout ;
wire \cpu|rf|register[12][7]~regout ;
wire \cpu|rf|qa[7]~61_combout ;
wire \cpu|rf|qa[7]~62_combout ;
wire \cpu|rf|register[29][7]~regout ;
wire \cpu|rf|qa[7]~44_combout ;
wire \cpu|rf|qa[7]~45_combout ;
wire \cpu|rf|qa[7]~52_combout ;
wire \cpu|rf|qa[7]~53_combout ;
wire \cpu|rf|register[10][7]~regout ;
wire \cpu|rf|register[8][7]~regout ;
wire \cpu|rf|register[9][7]~feeder_combout ;
wire \cpu|rf|register[9][7]~regout ;
wire \cpu|rf|qa[7]~54_combout ;
wire \cpu|rf|qa[7]~55_combout ;
wire \cpu|rf|qa[7]~56_combout ;
wire \cpu|rf|qa[7]~57_combout ;
wire \cpu|rf|qa[7]~58_combout ;
wire \cpu|rf|qa[7]~59_combout ;
wire \cpu|rf|qa[7]~60_combout ;
wire \cpu|rf|qa[7]~63_combout ;
wire \cpu|pcplus4|p4[7]~10_combout ;
wire \cpu|nextpc|Mux24~1_combout ;
wire \cpu|nextpc|Mux24~2_combout ;
wire \cpu|ip|q[7]~_wirecell_combout ;
wire \cpu|cu|pcsource[0]~4_combout ;
wire \cpu|cu|pcsource[0]~8_combout ;
wire \cpu|cu|comb~5_combout ;
wire \cpu|al_unit|Mux16~4_combout ;
wire \cpu|al_unit|Mux16~7_combout ;
wire \cpu|al_unit|Mux16~8_combout ;
wire \cpu|al_unit|ShiftRight0~100_combout ;
wire \cpu|al_unit|ShiftRight0~101_combout ;
wire \cpu|al_unit|ShiftRight0~102_combout ;
wire \cpu|al_unit|ShiftRight0~115_combout ;
wire \cpu|al_unit|Mux16~10_combout ;
wire \cpu|al_unit|Mux16~9_combout ;
wire \cpu|al_unit|ShiftRight0~104_combout ;
wire \cpu|al_unit|Mux15~2_combout ;
wire \cpu|al_unit|Add0~163_combout ;
wire \cpu|al_unit|Add0~101_combout ;
wire \cpu|al_unit|Add0~102_combout ;
wire \cpu|al_unit|Add0~103_combout ;
wire \cpu|al_unit|Add0~104_combout ;
wire \cpu|al_unit|Add0~105_combout ;
wire \cpu|al_unit|Add0~97_combout ;
wire \cpu|al_unit|Mux15~1_combout ;
wire \cpu|al_unit|Mux15~3_combout ;
wire \cpu|al_unit|Equal0~0_combout ;
wire \cpu|al_unit|Equal0~2_combout ;
wire \cpu|al_unit|Equal0~3_combout ;
wire \dmem|io_output_reg|Decoder0~0_combout ;
wire \cpu|al_unit|Equal0~7_combout ;
wire \cpu|al_unit|Equal0~6_combout ;
wire \cpu|al_unit|Equal0~5_combout ;
wire \cpu|al_unit|Equal0~8_combout ;
wire \cpu|al_unit|Equal0~9_combout ;
wire \cpu|al_unit|Equal0~10_combout ;
wire \cpu|cu|pcsource[0]~5_combout ;
wire \cpu|nextpc|Mux25~1_combout ;
wire \cpu|nextpc|Mux25~2_combout ;
wire \cpu|ip|q[6]~_wirecell_combout ;
wire \cpu|link|y[5]~5_combout ;
wire \cpu|pcplus4|p4[5]~6_combout ;
wire \cpu|link|y[5]~4_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector26~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector26~0_combout ;
wire \dmem|io_data_mux|y[5]~5_combout ;
wire \cpu|link|y[5]~6_combout ;
wire \cpu|rf|register[13][5]~feeder_combout ;
wire \cpu|rf|register[13][5]~regout ;
wire \cpu|rf|qa[5]~21_combout ;
wire \cpu|rf|qa[5]~22_combout ;
wire \cpu|rf|register[11][5]~regout ;
wire \cpu|rf|register[8][5]~regout ;
wire \cpu|rf|qa[5]~11_combout ;
wire \cpu|rf|qa[5]~12_combout ;
wire \cpu|rf|register[6][5]~feeder_combout ;
wire \cpu|rf|register[6][5]~regout ;
wire \cpu|rf|qa[5]~15_combout ;
wire \cpu|rf|qa[5]~16_combout ;
wire \cpu|rf|qa[5]~18_combout ;
wire \cpu|rf|qa[5]~19_combout ;
wire \cpu|rf|qa[5]~20_combout ;
wire \cpu|rf|qa[5]~8_combout ;
wire \cpu|rf|register[25][5]~regout ;
wire \cpu|rf|register[29][5]~regout ;
wire \cpu|rf|register[21][5]~feeder_combout ;
wire \cpu|rf|register[21][5]~regout ;
wire \cpu|rf|qa[5]~0_combout ;
wire \cpu|rf|qa[5]~1_combout ;
wire \cpu|rf|qa[5]~9_combout ;
wire \cpu|rf|qa[5]~23_combout ;
wire \cpu|nextpc|Mux26~1_combout ;
wire \cpu|br_adr|p4[5]~6_combout ;
wire \cpu|nextpc|Mux26~0_combout ;
wire \cpu|nextpc|Mux26~2_combout ;
wire \cpu|ip|q[5]~_wirecell_combout ;
wire \cpu|br_adr|p4[4]~4_combout ;
wire \cpu|nextpc|Mux27~0_combout ;
wire \cpu|nextpc|Mux27~1_combout ;
wire \cpu|nextpc|Mux27~2_combout ;
wire \cpu|ip|q[4]~_wirecell_combout ;
wire \cpu|br_adr|p4[2]~1 ;
wire \cpu|br_adr|p4[3]~2_combout ;
wire \cpu|nextpc|Mux28~0_combout ;
wire \cpu|nextpc|Mux28~1_combout ;
wire \cpu|nextpc|Mux28~2_combout ;
wire \cpu|ip|q[3]~_wirecell_combout ;
wire \cpu|cu|comb~1_combout ;
wire \cpu|cu|pcsource[1]~7_combout ;
wire \cpu|nextpc|Mux29~0_combout ;
wire \cpu|nextpc|Mux29~2_combout ;
wire \cpu|ip|q[2]~_wirecell_combout ;
wire \cpu|rf|qa[0]~561_combout ;
wire \cpu|rf|qa[0]~562_combout ;
wire \cpu|rf|register[6][0]~regout ;
wire \cpu|rf|qa[0]~556_combout ;
wire \cpu|rf|qa[0]~557_combout ;
wire \cpu|rf|register[1][0]~regout ;
wire \cpu|rf|qa[0]~558_combout ;
wire \cpu|rf|qa[0]~559_combout ;
wire \cpu|rf|qa[0]~560_combout ;
wire \cpu|rf|register[27][0]~regout ;
wire \cpu|rf|register[19][0]~regout ;
wire \cpu|rf|qa[0]~551_combout ;
wire \cpu|rf|qa[0]~552_combout ;
wire \cpu|rf|qa[0]~548_combout ;
wire \cpu|rf|qa[0]~549_combout ;
wire \cpu|rf|qa[0]~546_combout ;
wire \cpu|rf|qa[0]~547_combout ;
wire \cpu|rf|qa[0]~550_combout ;
wire \cpu|rf|qa[0]~553_combout ;
wire \cpu|rf|qa[0]~563_combout ;
wire \cpu|nextpc|Mux31~2_combout ;
wire \cpu|nextpc|Mux23~1_combout ;
wire \cpu|nextpc|Mux23~2_combout ;
wire \cpu|nextpc|Mux21~1_combout ;
wire \cpu|nextpc|Mux21~2_combout ;
wire \cpu|nextpc|Mux20~1_combout ;
wire \cpu|br_adr|p4[11]~18_combout ;
wire \cpu|nextpc|Mux20~0_combout ;
wire \cpu|nextpc|Mux20~2_combout ;
wire \cpu|nextpc|Mux7~1_combout ;
wire \cpu|br_adr|p4[24]~44_combout ;
wire \cpu|nextpc|Mux7~0_combout ;
wire \cpu|nextpc|Mux7~2_combout ;
wire \cpu|rf|register[20][27]~regout ;
wire \cpu|rf|qa[27]~508_combout ;
wire \cpu|rf|qa[27]~509_combout ;
wire \cpu|rf|qa[27]~506_combout ;
wire \cpu|rf|qa[27]~507_combout ;
wire \cpu|rf|qa[27]~510_combout ;
wire \cpu|rf|register[27][27]~feeder_combout ;
wire \cpu|rf|register[27][27]~regout ;
wire \cpu|rf|qa[27]~512_combout ;
wire \cpu|rf|register[17][27]~regout ;
wire \cpu|rf|register[21][27]~regout ;
wire \cpu|rf|qa[27]~504_combout ;
wire \cpu|rf|qa[27]~505_combout ;
wire \cpu|rf|qa[27]~513_combout ;
wire \cpu|rf|register[13][27]~regout ;
wire \cpu|rf|qa[27]~521_combout ;
wire \cpu|rf|qa[27]~522_combout ;
wire \cpu|rf|register[10][27]~regout ;
wire \cpu|rf|register[8][27]~regout ;
wire \cpu|rf|qa[27]~514_combout ;
wire \cpu|rf|qa[27]~515_combout ;
wire \cpu|rf|register[7][27]~feeder_combout ;
wire \cpu|rf|register[7][27]~regout ;
wire \cpu|rf|qa[27]~516_combout ;
wire \cpu|rf|qa[27]~517_combout ;
wire \cpu|rf|qa[27]~518_combout ;
wire \cpu|rf|qa[27]~519_combout ;
wire \cpu|rf|qa[27]~520_combout ;
wire \cpu|rf|qa[27]~523_combout ;
wire \cpu|nextpc|Mux4~1_combout ;
wire \cpu|nextpc|Mux4~2_combout ;
wire \cpu|br_adr|p4[26]~49 ;
wire \cpu|br_adr|p4[27]~51 ;
wire \cpu|br_adr|p4[28]~52_combout ;
wire \cpu|nextpc|Mux3~0_combout ;
wire \cpu|nextpc|Mux3~1_combout ;
wire \cpu|br_adr|p4[28]~53 ;
wire \cpu|br_adr|p4[29]~54_combout ;
wire \cpu|nextpc|Mux2~0_combout ;
wire \cpu|nextpc|Mux2~1_combout ;
wire \cpu|nextpc|Mux1~1_combout ;
wire \cpu|pcplus4|p4[30]~57 ;
wire \cpu|pcplus4|p4[31]~58_combout ;
wire \cpu|nextpc|Mux0~1_combout ;
wire \cpu|al_unit|ShiftRight1~76_combout ;
wire \cpu|al_unit|Mux22~6_combout ;
wire \cpu|al_unit|Mux22~7_combout ;
wire \cpu|al_unit|ShiftRight0~87_combout ;
wire \cpu|al_unit|Mux22~2_combout ;
wire \cpu|al_unit|Mux22~3_combout ;
wire \cpu|al_unit|Mux22~8_combout ;
wire \cpu|alu_b|y[18]~47_combout ;
wire \cpu|al_unit|Add0~108_combout ;
wire \cpu|al_unit|Mux13~3_combout ;
wire \cpu|al_unit|Mux13~4_combout ;
wire \cpu|al_unit|Mux13~5_combout ;
wire \cpu|al_unit|Mux13~6_combout ;
wire \cpu|al_unit|Mux13~7_combout ;
wire \cpu|al_unit|Mux13~8_combout ;
wire \dmem|io_data_mux|y[15]~15_combout ;
wire \cpu|cu|wmem~0_combout ;
wire \dmem|write_data_enable~0_combout ;
wire \dmem|io_output_reg|Decoder0~1_combout ;
wire \dmem|io_output_reg|out_port0[2]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[5]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[6]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[7]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[9]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[11]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[17]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[20]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[25]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[27]~feeder_combout ;
wire \dmem|io_output_reg|out_port0[31]~feeder_combout ;
wire \dmem|io_output_reg|Decoder0~2_combout ;
wire \dmem|io_output_reg|out_port1[5]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[6]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[8]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[9]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[10]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[11]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[13]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[18]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[22]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[25]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[27]~feeder_combout ;
wire \dmem|io_output_reg|out_port1[31]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[0]~feeder_combout ;
wire \dmem|io_output_reg|Decoder0~3_combout ;
wire \dmem|io_output_reg|out_port2[1]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[2]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[3]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[6]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[9]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[13]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[14]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[16]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[18]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[21]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[22]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[23]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[28]~feeder_combout ;
wire \dmem|io_output_reg|out_port2[30]~feeder_combout ;
wire \dmem|write_data_enable~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector31~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector30~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector29~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector28~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector27~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector27~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector26~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector25~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector24~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector23~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector22~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector21~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector21~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector20~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector19~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector19~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector18~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector17~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector15~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector14~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector14~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector13~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector12~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector11~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector10~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector9~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector8~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector7~0_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector7~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector6~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector6~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector5~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector4~1_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector4~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector3~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector2~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector1~2_combout ;
wire \dmem|io_input_reg|io_input_mux2x32|Selector0~2_combout ;
wire [4:0] \cpu|wn ;
wire [31:0] \cpu|ip|q ;
wire [31:0] \imem|irom|altsyncram_component|auto_generated|q_a ;
wire [31:0] \dmem|dram|altsyncram_component|auto_generated|q_a ;
wire [31:0] \dmem|io_output_reg|out_port2 ;
wire [31:0] \dmem|io_output_reg|out_port1 ;
wire [31:0] \dmem|io_output_reg|out_port0 ;
wire [31:0] \dmem|io_input_reg|in_reg1 ;
wire [31:0] \dmem|io_input_reg|in_reg0 ;
wire [31:0] \in_port1~combout ;
wire [31:0] \in_port0~combout ;

wire [31:0] \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [13:0] \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;

assign \imem|irom|altsyncram_component|auto_generated|q_a [0] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \imem|irom|altsyncram_component|auto_generated|q_a [1] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \imem|irom|altsyncram_component|auto_generated|q_a [2] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \imem|irom|altsyncram_component|auto_generated|q_a [3] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \imem|irom|altsyncram_component|auto_generated|q_a [4] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \imem|irom|altsyncram_component|auto_generated|q_a [5] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \imem|irom|altsyncram_component|auto_generated|q_a [6] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \imem|irom|altsyncram_component|auto_generated|q_a [7] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \imem|irom|altsyncram_component|auto_generated|q_a [8] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \imem|irom|altsyncram_component|auto_generated|q_a [9] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \imem|irom|altsyncram_component|auto_generated|q_a [10] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \imem|irom|altsyncram_component|auto_generated|q_a [11] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \imem|irom|altsyncram_component|auto_generated|q_a [12] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \imem|irom|altsyncram_component|auto_generated|q_a [13] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \imem|irom|altsyncram_component|auto_generated|q_a [14] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \imem|irom|altsyncram_component|auto_generated|q_a [15] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];
assign \imem|irom|altsyncram_component|auto_generated|q_a [16] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16];
assign \imem|irom|altsyncram_component|auto_generated|q_a [17] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17];
assign \imem|irom|altsyncram_component|auto_generated|q_a [18] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18];
assign \imem|irom|altsyncram_component|auto_generated|q_a [19] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19];
assign \imem|irom|altsyncram_component|auto_generated|q_a [20] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [20];
assign \imem|irom|altsyncram_component|auto_generated|q_a [21] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [21];
assign \imem|irom|altsyncram_component|auto_generated|q_a [22] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [22];
assign \imem|irom|altsyncram_component|auto_generated|q_a [23] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [23];
assign \imem|irom|altsyncram_component|auto_generated|q_a [24] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [24];
assign \imem|irom|altsyncram_component|auto_generated|q_a [25] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [25];
assign \imem|irom|altsyncram_component|auto_generated|q_a [26] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [26];
assign \imem|irom|altsyncram_component|auto_generated|q_a [27] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [27];
assign \imem|irom|altsyncram_component|auto_generated|q_a [28] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [28];
assign \imem|irom|altsyncram_component|auto_generated|q_a [29] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [29];
assign \imem|irom|altsyncram_component|auto_generated|q_a [30] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [30];
assign \imem|irom|altsyncram_component|auto_generated|q_a [31] = \imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [31];

assign \dmem|dram|altsyncram_component|auto_generated|q_a [0] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [1] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [2] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [3] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [4] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [5] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [6] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [7] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [8] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [9] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [10] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [11] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [12] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [13] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \dmem|dram|altsyncram_component|auto_generated|q_a [14] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [15] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [16] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [17] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [18] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [19] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [20] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [21] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [22] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [23] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [24] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [25] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [26] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [27] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [28] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [29] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [30] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \dmem|dram|altsyncram_component|auto_generated|q_a [31] = \dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];

// Location: LCCOMB_X59_Y25_N18
cycloneii_lcell_comb \cpu|al_unit|Add0~55 (
// Equation(s):
// \cpu|al_unit|Add0~55_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|al_unit|Add0~52_combout  & (!\cpu|al_unit|Add0~54_cout )) # (!\cpu|al_unit|Add0~52_combout  & (\cpu|al_unit|Add0~54_cout  & VCC)))) # (!\cpu|alu_a|y[0]~7_combout  & 
// ((\cpu|al_unit|Add0~52_combout  & ((\cpu|al_unit|Add0~54_cout ) # (GND))) # (!\cpu|al_unit|Add0~52_combout  & (!\cpu|al_unit|Add0~54_cout ))))
// \cpu|al_unit|Add0~56  = CARRY((\cpu|alu_a|y[0]~7_combout  & (\cpu|al_unit|Add0~52_combout  & !\cpu|al_unit|Add0~54_cout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|al_unit|Add0~52_combout ) # (!\cpu|al_unit|Add0~54_cout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|al_unit|Add0~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~54_cout ),
	.combout(\cpu|al_unit|Add0~55_combout ),
	.cout(\cpu|al_unit|Add0~56 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~55 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N2
cycloneii_lcell_comb \cpu|al_unit|Add0~80 (
// Equation(s):
// \cpu|al_unit|Add0~80_combout  = (\cpu|alu_a|y[8]~13_combout  & ((\cpu|al_unit|Add0~79_combout  & (!\cpu|al_unit|Add0~78 )) # (!\cpu|al_unit|Add0~79_combout  & (\cpu|al_unit|Add0~78  & VCC)))) # (!\cpu|alu_a|y[8]~13_combout  & 
// ((\cpu|al_unit|Add0~79_combout  & ((\cpu|al_unit|Add0~78 ) # (GND))) # (!\cpu|al_unit|Add0~79_combout  & (!\cpu|al_unit|Add0~78 ))))
// \cpu|al_unit|Add0~81  = CARRY((\cpu|alu_a|y[8]~13_combout  & (\cpu|al_unit|Add0~79_combout  & !\cpu|al_unit|Add0~78 )) # (!\cpu|alu_a|y[8]~13_combout  & ((\cpu|al_unit|Add0~79_combout ) # (!\cpu|al_unit|Add0~78 ))))

	.dataa(\cpu|alu_a|y[8]~13_combout ),
	.datab(\cpu|al_unit|Add0~79_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~78 ),
	.combout(\cpu|al_unit|Add0~80_combout ),
	.cout(\cpu|al_unit|Add0~81 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~80 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N4
cycloneii_lcell_comb \cpu|al_unit|Add0~82 (
// Equation(s):
// \cpu|al_unit|Add0~82_combout  = ((\cpu|al_unit|Add0~154_combout  $ (\cpu|alu_a|y[9]~14_combout  $ (\cpu|al_unit|Add0~81 )))) # (GND)
// \cpu|al_unit|Add0~83  = CARRY((\cpu|al_unit|Add0~154_combout  & (\cpu|alu_a|y[9]~14_combout  & !\cpu|al_unit|Add0~81 )) # (!\cpu|al_unit|Add0~154_combout  & ((\cpu|alu_a|y[9]~14_combout ) # (!\cpu|al_unit|Add0~81 ))))

	.dataa(\cpu|al_unit|Add0~154_combout ),
	.datab(\cpu|alu_a|y[9]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~81 ),
	.combout(\cpu|al_unit|Add0~82_combout ),
	.cout(\cpu|al_unit|Add0~83 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~82 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N10
cycloneii_lcell_comb \cpu|al_unit|Add0~88 (
// Equation(s):
// \cpu|al_unit|Add0~88_combout  = (\cpu|alu_a|y[12]~5_combout  & ((\cpu|al_unit|Add0~157_combout  & (!\cpu|al_unit|Add0~87 )) # (!\cpu|al_unit|Add0~157_combout  & (\cpu|al_unit|Add0~87  & VCC)))) # (!\cpu|alu_a|y[12]~5_combout  & 
// ((\cpu|al_unit|Add0~157_combout  & ((\cpu|al_unit|Add0~87 ) # (GND))) # (!\cpu|al_unit|Add0~157_combout  & (!\cpu|al_unit|Add0~87 ))))
// \cpu|al_unit|Add0~89  = CARRY((\cpu|alu_a|y[12]~5_combout  & (\cpu|al_unit|Add0~157_combout  & !\cpu|al_unit|Add0~87 )) # (!\cpu|alu_a|y[12]~5_combout  & ((\cpu|al_unit|Add0~157_combout ) # (!\cpu|al_unit|Add0~87 ))))

	.dataa(\cpu|alu_a|y[12]~5_combout ),
	.datab(\cpu|al_unit|Add0~157_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~87 ),
	.combout(\cpu|al_unit|Add0~88_combout ),
	.cout(\cpu|al_unit|Add0~89 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~88 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N16
cycloneii_lcell_comb \cpu|al_unit|Add0~95 (
// Equation(s):
// \cpu|al_unit|Add0~95_combout  = ((\cpu|al_unit|Add0~160_combout  $ (\cpu|alu_a|y[15]~17_combout  $ (\cpu|al_unit|Add0~93 )))) # (GND)
// \cpu|al_unit|Add0~96  = CARRY((\cpu|al_unit|Add0~160_combout  & (\cpu|alu_a|y[15]~17_combout  & !\cpu|al_unit|Add0~93 )) # (!\cpu|al_unit|Add0~160_combout  & ((\cpu|alu_a|y[15]~17_combout ) # (!\cpu|al_unit|Add0~93 ))))

	.dataa(\cpu|al_unit|Add0~160_combout ),
	.datab(\cpu|alu_a|y[15]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~93 ),
	.combout(\cpu|al_unit|Add0~95_combout ),
	.cout(\cpu|al_unit|Add0~96 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~95 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N18
cycloneii_lcell_comb \cpu|al_unit|Add0~99 (
// Equation(s):
// \cpu|al_unit|Add0~99_combout  = (\cpu|al_unit|Add0~161_combout  & ((\cpu|alu_a|y[16]~18_combout  & (!\cpu|al_unit|Add0~96 )) # (!\cpu|alu_a|y[16]~18_combout  & ((\cpu|al_unit|Add0~96 ) # (GND))))) # (!\cpu|al_unit|Add0~161_combout  & 
// ((\cpu|alu_a|y[16]~18_combout  & (\cpu|al_unit|Add0~96  & VCC)) # (!\cpu|alu_a|y[16]~18_combout  & (!\cpu|al_unit|Add0~96 ))))
// \cpu|al_unit|Add0~100  = CARRY((\cpu|al_unit|Add0~161_combout  & ((!\cpu|al_unit|Add0~96 ) # (!\cpu|alu_a|y[16]~18_combout ))) # (!\cpu|al_unit|Add0~161_combout  & (!\cpu|alu_a|y[16]~18_combout  & !\cpu|al_unit|Add0~96 )))

	.dataa(\cpu|al_unit|Add0~161_combout ),
	.datab(\cpu|alu_a|y[16]~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~96 ),
	.combout(\cpu|al_unit|Add0~99_combout ),
	.cout(\cpu|al_unit|Add0~100 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~99 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~99 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N24
cycloneii_lcell_comb \cpu|al_unit|Add0~110 (
// Equation(s):
// \cpu|al_unit|Add0~110_combout  = ((\cpu|al_unit|Add0~166_combout  $ (\cpu|alu_a|y[19]~21_combout  $ (\cpu|al_unit|Add0~109 )))) # (GND)
// \cpu|al_unit|Add0~111  = CARRY((\cpu|al_unit|Add0~166_combout  & (\cpu|alu_a|y[19]~21_combout  & !\cpu|al_unit|Add0~109 )) # (!\cpu|al_unit|Add0~166_combout  & ((\cpu|alu_a|y[19]~21_combout ) # (!\cpu|al_unit|Add0~109 ))))

	.dataa(\cpu|al_unit|Add0~166_combout ),
	.datab(\cpu|alu_a|y[19]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~109 ),
	.combout(\cpu|al_unit|Add0~110_combout ),
	.cout(\cpu|al_unit|Add0~111 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~110 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~110 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N26
cycloneii_lcell_comb \cpu|al_unit|Add0~112 (
// Equation(s):
// \cpu|al_unit|Add0~112_combout  = (\cpu|alu_a|y[20]~22_combout  & ((\cpu|al_unit|Add0~167_combout  & (!\cpu|al_unit|Add0~111 )) # (!\cpu|al_unit|Add0~167_combout  & (\cpu|al_unit|Add0~111  & VCC)))) # (!\cpu|alu_a|y[20]~22_combout  & 
// ((\cpu|al_unit|Add0~167_combout  & ((\cpu|al_unit|Add0~111 ) # (GND))) # (!\cpu|al_unit|Add0~167_combout  & (!\cpu|al_unit|Add0~111 ))))
// \cpu|al_unit|Add0~113  = CARRY((\cpu|alu_a|y[20]~22_combout  & (\cpu|al_unit|Add0~167_combout  & !\cpu|al_unit|Add0~111 )) # (!\cpu|alu_a|y[20]~22_combout  & ((\cpu|al_unit|Add0~167_combout ) # (!\cpu|al_unit|Add0~111 ))))

	.dataa(\cpu|alu_a|y[20]~22_combout ),
	.datab(\cpu|al_unit|Add0~167_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~111 ),
	.combout(\cpu|al_unit|Add0~112_combout ),
	.cout(\cpu|al_unit|Add0~113 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~112 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~112 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N10
cycloneii_lcell_comb \cpu|al_unit|Add0~129 (
// Equation(s):
// \cpu|al_unit|Add0~129_combout  = (\cpu|alu_a|y[28]~31_combout  & ((\cpu|al_unit|Add0~175_combout  & (!\cpu|al_unit|Add0~128 )) # (!\cpu|al_unit|Add0~175_combout  & (\cpu|al_unit|Add0~128  & VCC)))) # (!\cpu|alu_a|y[28]~31_combout  & 
// ((\cpu|al_unit|Add0~175_combout  & ((\cpu|al_unit|Add0~128 ) # (GND))) # (!\cpu|al_unit|Add0~175_combout  & (!\cpu|al_unit|Add0~128 ))))
// \cpu|al_unit|Add0~130  = CARRY((\cpu|alu_a|y[28]~31_combout  & (\cpu|al_unit|Add0~175_combout  & !\cpu|al_unit|Add0~128 )) # (!\cpu|alu_a|y[28]~31_combout  & ((\cpu|al_unit|Add0~175_combout ) # (!\cpu|al_unit|Add0~128 ))))

	.dataa(\cpu|alu_a|y[28]~31_combout ),
	.datab(\cpu|al_unit|Add0~175_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~128 ),
	.combout(\cpu|al_unit|Add0~129_combout ),
	.cout(\cpu|al_unit|Add0~130 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~129 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~129 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N12
cycloneii_lcell_comb \cpu|al_unit|Add0~131 (
// Equation(s):
// \cpu|al_unit|Add0~131_combout  = ((\cpu|alu_a|y[29]~32_combout  $ (\cpu|al_unit|Add0~176_combout  $ (\cpu|al_unit|Add0~130 )))) # (GND)
// \cpu|al_unit|Add0~132  = CARRY((\cpu|alu_a|y[29]~32_combout  & ((!\cpu|al_unit|Add0~130 ) # (!\cpu|al_unit|Add0~176_combout ))) # (!\cpu|alu_a|y[29]~32_combout  & (!\cpu|al_unit|Add0~176_combout  & !\cpu|al_unit|Add0~130 )))

	.dataa(\cpu|alu_a|y[29]~32_combout ),
	.datab(\cpu|al_unit|Add0~176_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~130 ),
	.combout(\cpu|al_unit|Add0~131_combout ),
	.cout(\cpu|al_unit|Add0~132 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~131 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~131 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N2
cycloneii_lcell_comb \cpu|br_adr|p4[2]~0 (
// Equation(s):
// \cpu|br_adr|p4[2]~0_combout  = (\cpu|pcplus4|p4[2]~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [0] $ (VCC))) # (!\cpu|pcplus4|p4[2]~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [0] & VCC))
// \cpu|br_adr|p4[2]~1  = CARRY((\cpu|pcplus4|p4[2]~0_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\cpu|pcplus4|p4[2]~0_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|br_adr|p4[2]~0_combout ),
	.cout(\cpu|br_adr|p4[2]~1 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[2]~0 .lut_mask = 16'h6688;
defparam \cpu|br_adr|p4[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N10
cycloneii_lcell_comb \cpu|pcplus4|p4[6]~8 (
// Equation(s):
// \cpu|pcplus4|p4[6]~8_combout  = (\cpu|ip|q [6] & (!\cpu|pcplus4|p4[5]~7  & VCC)) # (!\cpu|ip|q [6] & (\cpu|pcplus4|p4[5]~7  $ (GND)))
// \cpu|pcplus4|p4[6]~9  = CARRY((!\cpu|ip|q [6] & !\cpu|pcplus4|p4[5]~7 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[5]~7 ),
	.combout(\cpu|pcplus4|p4[6]~8_combout ),
	.cout(\cpu|pcplus4|p4[6]~9 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[6]~8 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N10
cycloneii_lcell_comb \cpu|br_adr|p4[6]~8 (
// Equation(s):
// \cpu|br_adr|p4[6]~8_combout  = ((\cpu|pcplus4|p4[6]~8_combout  $ (\imem|irom|altsyncram_component|auto_generated|q_a [4] $ (!\cpu|br_adr|p4[5]~7 )))) # (GND)
// \cpu|br_adr|p4[6]~9  = CARRY((\cpu|pcplus4|p4[6]~8_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [4]) # (!\cpu|br_adr|p4[5]~7 ))) # (!\cpu|pcplus4|p4[6]~8_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [4] & 
// !\cpu|br_adr|p4[5]~7 )))

	.dataa(\cpu|pcplus4|p4[6]~8_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[5]~7 ),
	.combout(\cpu|br_adr|p4[6]~8_combout ),
	.cout(\cpu|br_adr|p4[6]~9 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[6]~8 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N12
cycloneii_lcell_comb \cpu|br_adr|p4[7]~10 (
// Equation(s):
// \cpu|br_adr|p4[7]~10_combout  = (\cpu|pcplus4|p4[7]~10_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [5] & (\cpu|br_adr|p4[6]~9  & VCC)) # (!\imem|irom|altsyncram_component|auto_generated|q_a [5] & (!\cpu|br_adr|p4[6]~9 )))) # 
// (!\cpu|pcplus4|p4[7]~10_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [5] & (!\cpu|br_adr|p4[6]~9 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [5] & ((\cpu|br_adr|p4[6]~9 ) # (GND)))))
// \cpu|br_adr|p4[7]~11  = CARRY((\cpu|pcplus4|p4[7]~10_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [5] & !\cpu|br_adr|p4[6]~9 )) # (!\cpu|pcplus4|p4[7]~10_combout  & ((!\cpu|br_adr|p4[6]~9 ) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [5]))))

	.dataa(\cpu|pcplus4|p4[7]~10_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[6]~9 ),
	.combout(\cpu|br_adr|p4[7]~10_combout ),
	.cout(\cpu|br_adr|p4[7]~11 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[7]~10 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N14
cycloneii_lcell_comb \cpu|br_adr|p4[8]~12 (
// Equation(s):
// \cpu|br_adr|p4[8]~12_combout  = ((\cpu|pcplus4|p4[8]~12_combout  $ (\imem|irom|altsyncram_component|auto_generated|q_a [6] $ (!\cpu|br_adr|p4[7]~11 )))) # (GND)
// \cpu|br_adr|p4[8]~13  = CARRY((\cpu|pcplus4|p4[8]~12_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [6]) # (!\cpu|br_adr|p4[7]~11 ))) # (!\cpu|pcplus4|p4[8]~12_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [6] & 
// !\cpu|br_adr|p4[7]~11 )))

	.dataa(\cpu|pcplus4|p4[8]~12_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[7]~11 ),
	.combout(\cpu|br_adr|p4[8]~12_combout ),
	.cout(\cpu|br_adr|p4[8]~13 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[8]~12 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N18
cycloneii_lcell_comb \cpu|br_adr|p4[10]~16 (
// Equation(s):
// \cpu|br_adr|p4[10]~16_combout  = ((\imem|irom|altsyncram_component|auto_generated|q_a [8] $ (\cpu|pcplus4|p4[10]~16_combout  $ (!\cpu|br_adr|p4[9]~15 )))) # (GND)
// \cpu|br_adr|p4[10]~17  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [8] & ((\cpu|pcplus4|p4[10]~16_combout ) # (!\cpu|br_adr|p4[9]~15 ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [8] & (\cpu|pcplus4|p4[10]~16_combout  & 
// !\cpu|br_adr|p4[9]~15 )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|pcplus4|p4[10]~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[9]~15 ),
	.combout(\cpu|br_adr|p4[10]~16_combout ),
	.cout(\cpu|br_adr|p4[10]~17 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[10]~16 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N22
cycloneii_lcell_comb \cpu|br_adr|p4[12]~20 (
// Equation(s):
// \cpu|br_adr|p4[12]~20_combout  = ((\imem|irom|altsyncram_component|auto_generated|q_a [10] $ (\cpu|pcplus4|p4[12]~20_combout  $ (!\cpu|br_adr|p4[11]~19 )))) # (GND)
// \cpu|br_adr|p4[12]~21  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [10] & ((\cpu|pcplus4|p4[12]~20_combout ) # (!\cpu|br_adr|p4[11]~19 ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [10] & (\cpu|pcplus4|p4[12]~20_combout  & 
// !\cpu|br_adr|p4[11]~19 )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datab(\cpu|pcplus4|p4[12]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[11]~19 ),
	.combout(\cpu|br_adr|p4[12]~20_combout ),
	.cout(\cpu|br_adr|p4[12]~21 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[12]~20 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N28
cycloneii_lcell_comb \cpu|br_adr|p4[15]~26 (
// Equation(s):
// \cpu|br_adr|p4[15]~26_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [13] & ((\cpu|pcplus4|p4[15]~26_combout  & (\cpu|br_adr|p4[14]~25  & VCC)) # (!\cpu|pcplus4|p4[15]~26_combout  & (!\cpu|br_adr|p4[14]~25 )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [13] & ((\cpu|pcplus4|p4[15]~26_combout  & (!\cpu|br_adr|p4[14]~25 )) # (!\cpu|pcplus4|p4[15]~26_combout  & ((\cpu|br_adr|p4[14]~25 ) # (GND)))))
// \cpu|br_adr|p4[15]~27  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [13] & (!\cpu|pcplus4|p4[15]~26_combout  & !\cpu|br_adr|p4[14]~25 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [13] & ((!\cpu|br_adr|p4[14]~25 ) # 
// (!\cpu|pcplus4|p4[15]~26_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\cpu|pcplus4|p4[15]~26_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[14]~25 ),
	.combout(\cpu|br_adr|p4[15]~26_combout ),
	.cout(\cpu|br_adr|p4[15]~27 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[15]~26 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N2
cycloneii_lcell_comb \cpu|br_adr|p4[18]~32 (
// Equation(s):
// \cpu|br_adr|p4[18]~32_combout  = ((\cpu|pcplus4|p4[18]~32_combout  $ (\cpu|immediate[16]~0_combout  $ (!\cpu|br_adr|p4[17]~31 )))) # (GND)
// \cpu|br_adr|p4[18]~33  = CARRY((\cpu|pcplus4|p4[18]~32_combout  & ((\cpu|immediate[16]~0_combout ) # (!\cpu|br_adr|p4[17]~31 ))) # (!\cpu|pcplus4|p4[18]~32_combout  & (\cpu|immediate[16]~0_combout  & !\cpu|br_adr|p4[17]~31 )))

	.dataa(\cpu|pcplus4|p4[18]~32_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[17]~31 ),
	.combout(\cpu|br_adr|p4[18]~32_combout ),
	.cout(\cpu|br_adr|p4[18]~33 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[18]~32 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N4
cycloneii_lcell_comb \cpu|pcplus4|p4[19]~34 (
// Equation(s):
// \cpu|pcplus4|p4[19]~34_combout  = (\cpu|ip|q [19] & ((\cpu|pcplus4|p4[18]~33 ) # (GND))) # (!\cpu|ip|q [19] & (!\cpu|pcplus4|p4[18]~33 ))
// \cpu|pcplus4|p4[19]~35  = CARRY((\cpu|ip|q [19]) # (!\cpu|pcplus4|p4[18]~33 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[18]~33 ),
	.combout(\cpu|pcplus4|p4[19]~34_combout ),
	.cout(\cpu|pcplus4|p4[19]~35 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[19]~34 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N4
cycloneii_lcell_comb \cpu|br_adr|p4[19]~34 (
// Equation(s):
// \cpu|br_adr|p4[19]~34_combout  = (\cpu|pcplus4|p4[19]~34_combout  & ((\cpu|immediate[16]~0_combout  & (\cpu|br_adr|p4[18]~33  & VCC)) # (!\cpu|immediate[16]~0_combout  & (!\cpu|br_adr|p4[18]~33 )))) # (!\cpu|pcplus4|p4[19]~34_combout  & 
// ((\cpu|immediate[16]~0_combout  & (!\cpu|br_adr|p4[18]~33 )) # (!\cpu|immediate[16]~0_combout  & ((\cpu|br_adr|p4[18]~33 ) # (GND)))))
// \cpu|br_adr|p4[19]~35  = CARRY((\cpu|pcplus4|p4[19]~34_combout  & (!\cpu|immediate[16]~0_combout  & !\cpu|br_adr|p4[18]~33 )) # (!\cpu|pcplus4|p4[19]~34_combout  & ((!\cpu|br_adr|p4[18]~33 ) # (!\cpu|immediate[16]~0_combout ))))

	.dataa(\cpu|pcplus4|p4[19]~34_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[18]~33 ),
	.combout(\cpu|br_adr|p4[19]~34_combout ),
	.cout(\cpu|br_adr|p4[19]~35 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[19]~34 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N6
cycloneii_lcell_comb \cpu|pcplus4|p4[20]~36 (
// Equation(s):
// \cpu|pcplus4|p4[20]~36_combout  = (\cpu|ip|q [20] & (!\cpu|pcplus4|p4[19]~35  & VCC)) # (!\cpu|ip|q [20] & (\cpu|pcplus4|p4[19]~35  $ (GND)))
// \cpu|pcplus4|p4[20]~37  = CARRY((!\cpu|ip|q [20] & !\cpu|pcplus4|p4[19]~35 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[19]~35 ),
	.combout(\cpu|pcplus4|p4[20]~36_combout ),
	.cout(\cpu|pcplus4|p4[20]~37 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[20]~36 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N8
cycloneii_lcell_comb \cpu|pcplus4|p4[21]~38 (
// Equation(s):
// \cpu|pcplus4|p4[21]~38_combout  = (\cpu|ip|q [21] & ((\cpu|pcplus4|p4[20]~37 ) # (GND))) # (!\cpu|ip|q [21] & (!\cpu|pcplus4|p4[20]~37 ))
// \cpu|pcplus4|p4[21]~39  = CARRY((\cpu|ip|q [21]) # (!\cpu|pcplus4|p4[20]~37 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[20]~37 ),
	.combout(\cpu|pcplus4|p4[21]~38_combout ),
	.cout(\cpu|pcplus4|p4[21]~39 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[21]~38 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N8
cycloneii_lcell_comb \cpu|br_adr|p4[21]~38 (
// Equation(s):
// \cpu|br_adr|p4[21]~38_combout  = (\cpu|pcplus4|p4[21]~38_combout  & ((\cpu|immediate[16]~0_combout  & (\cpu|br_adr|p4[20]~37  & VCC)) # (!\cpu|immediate[16]~0_combout  & (!\cpu|br_adr|p4[20]~37 )))) # (!\cpu|pcplus4|p4[21]~38_combout  & 
// ((\cpu|immediate[16]~0_combout  & (!\cpu|br_adr|p4[20]~37 )) # (!\cpu|immediate[16]~0_combout  & ((\cpu|br_adr|p4[20]~37 ) # (GND)))))
// \cpu|br_adr|p4[21]~39  = CARRY((\cpu|pcplus4|p4[21]~38_combout  & (!\cpu|immediate[16]~0_combout  & !\cpu|br_adr|p4[20]~37 )) # (!\cpu|pcplus4|p4[21]~38_combout  & ((!\cpu|br_adr|p4[20]~37 ) # (!\cpu|immediate[16]~0_combout ))))

	.dataa(\cpu|pcplus4|p4[21]~38_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[20]~37 ),
	.combout(\cpu|br_adr|p4[21]~38_combout ),
	.cout(\cpu|br_adr|p4[21]~39 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[21]~38 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N10
cycloneii_lcell_comb \cpu|br_adr|p4[22]~40 (
// Equation(s):
// \cpu|br_adr|p4[22]~40_combout  = ((\cpu|immediate[16]~0_combout  $ (\cpu|pcplus4|p4[22]~40_combout  $ (!\cpu|br_adr|p4[21]~39 )))) # (GND)
// \cpu|br_adr|p4[22]~41  = CARRY((\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[22]~40_combout ) # (!\cpu|br_adr|p4[21]~39 ))) # (!\cpu|immediate[16]~0_combout  & (\cpu|pcplus4|p4[22]~40_combout  & !\cpu|br_adr|p4[21]~39 )))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[22]~40_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[21]~39 ),
	.combout(\cpu|br_adr|p4[22]~40_combout ),
	.cout(\cpu|br_adr|p4[22]~41 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[22]~40 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N12
cycloneii_lcell_comb \cpu|br_adr|p4[23]~42 (
// Equation(s):
// \cpu|br_adr|p4[23]~42_combout  = (\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[23]~42_combout  & (\cpu|br_adr|p4[22]~41  & VCC)) # (!\cpu|pcplus4|p4[23]~42_combout  & (!\cpu|br_adr|p4[22]~41 )))) # (!\cpu|immediate[16]~0_combout  & 
// ((\cpu|pcplus4|p4[23]~42_combout  & (!\cpu|br_adr|p4[22]~41 )) # (!\cpu|pcplus4|p4[23]~42_combout  & ((\cpu|br_adr|p4[22]~41 ) # (GND)))))
// \cpu|br_adr|p4[23]~43  = CARRY((\cpu|immediate[16]~0_combout  & (!\cpu|pcplus4|p4[23]~42_combout  & !\cpu|br_adr|p4[22]~41 )) # (!\cpu|immediate[16]~0_combout  & ((!\cpu|br_adr|p4[22]~41 ) # (!\cpu|pcplus4|p4[23]~42_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[23]~42_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[22]~41 ),
	.combout(\cpu|br_adr|p4[23]~42_combout ),
	.cout(\cpu|br_adr|p4[23]~43 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[23]~42 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N20
cycloneii_lcell_comb \cpu|br_adr|p4[27]~50 (
// Equation(s):
// \cpu|br_adr|p4[27]~50_combout  = (\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[27]~50_combout  & (\cpu|br_adr|p4[26]~49  & VCC)) # (!\cpu|pcplus4|p4[27]~50_combout  & (!\cpu|br_adr|p4[26]~49 )))) # (!\cpu|immediate[16]~0_combout  & 
// ((\cpu|pcplus4|p4[27]~50_combout  & (!\cpu|br_adr|p4[26]~49 )) # (!\cpu|pcplus4|p4[27]~50_combout  & ((\cpu|br_adr|p4[26]~49 ) # (GND)))))
// \cpu|br_adr|p4[27]~51  = CARRY((\cpu|immediate[16]~0_combout  & (!\cpu|pcplus4|p4[27]~50_combout  & !\cpu|br_adr|p4[26]~49 )) # (!\cpu|immediate[16]~0_combout  & ((!\cpu|br_adr|p4[26]~49 ) # (!\cpu|pcplus4|p4[27]~50_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[27]~50_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[26]~49 ),
	.combout(\cpu|br_adr|p4[27]~50_combout ),
	.cout(\cpu|br_adr|p4[27]~51 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[27]~50 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N24
cycloneii_lcell_comb \cpu|br_adr|p4[29]~54 (
// Equation(s):
// \cpu|br_adr|p4[29]~54_combout  = (\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[29]~54_combout  & (\cpu|br_adr|p4[28]~53  & VCC)) # (!\cpu|pcplus4|p4[29]~54_combout  & (!\cpu|br_adr|p4[28]~53 )))) # (!\cpu|immediate[16]~0_combout  & 
// ((\cpu|pcplus4|p4[29]~54_combout  & (!\cpu|br_adr|p4[28]~53 )) # (!\cpu|pcplus4|p4[29]~54_combout  & ((\cpu|br_adr|p4[28]~53 ) # (GND)))))
// \cpu|br_adr|p4[29]~55  = CARRY((\cpu|immediate[16]~0_combout  & (!\cpu|pcplus4|p4[29]~54_combout  & !\cpu|br_adr|p4[28]~53 )) # (!\cpu|immediate[16]~0_combout  & ((!\cpu|br_adr|p4[28]~53 ) # (!\cpu|pcplus4|p4[29]~54_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[29]~54_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[28]~53 ),
	.combout(\cpu|br_adr|p4[29]~54_combout ),
	.cout(\cpu|br_adr|p4[29]~55 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[29]~54 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N26
cycloneii_lcell_comb \cpu|br_adr|p4[30]~56 (
// Equation(s):
// \cpu|br_adr|p4[30]~56_combout  = ((\cpu|pcplus4|p4[30]~56_combout  $ (\cpu|immediate[16]~0_combout  $ (!\cpu|br_adr|p4[29]~55 )))) # (GND)
// \cpu|br_adr|p4[30]~57  = CARRY((\cpu|pcplus4|p4[30]~56_combout  & ((\cpu|immediate[16]~0_combout ) # (!\cpu|br_adr|p4[29]~55 ))) # (!\cpu|pcplus4|p4[30]~56_combout  & (\cpu|immediate[16]~0_combout  & !\cpu|br_adr|p4[29]~55 )))

	.dataa(\cpu|pcplus4|p4[30]~56_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[29]~55 ),
	.combout(\cpu|br_adr|p4[30]~56_combout ),
	.cout(\cpu|br_adr|p4[30]~57 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[30]~56 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N28
cycloneii_lcell_comb \cpu|br_adr|p4[31]~58 (
// Equation(s):
// \cpu|br_adr|p4[31]~58_combout  = \cpu|immediate[16]~0_combout  $ (\cpu|br_adr|p4[30]~57  $ (\cpu|pcplus4|p4[31]~58_combout ))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|pcplus4|p4[31]~58_combout ),
	.cin(\cpu|br_adr|p4[30]~57 ),
	.combout(\cpu|br_adr|p4[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|br_adr|p4[31]~58 .lut_mask = 16'hA55A;
defparam \cpu|br_adr|p4[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X70_Y26_N17
cycloneii_lcell_ff \cpu|rf|register[17][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][5]~regout ));

// Location: LCFF_X68_Y26_N9
cycloneii_lcell_ff \cpu|rf|register[22][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][5]~regout ));

// Location: LCFF_X68_Y26_N11
cycloneii_lcell_ff \cpu|rf|register[18][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][5]~regout ));

// Location: LCCOMB_X68_Y26_N4
cycloneii_lcell_comb \cpu|rf|qa[5]~2 (
// Equation(s):
// \cpu|rf|qa[5]~2_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][5]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][5]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][5]~regout ),
	.datac(\cpu|rf|register[18][5]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~2 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[5]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N4
cycloneii_lcell_comb \cpu|rf|qa[5]~3 (
// Equation(s):
// \cpu|rf|qa[5]~3_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[5]~2_combout  & ((\cpu|rf|register[30][5]~regout ))) # (!\cpu|rf|qa[5]~2_combout  & (\cpu|rf|register[22][5]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[5]~2_combout ))))

	.dataa(\cpu|rf|register[22][5]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[30][5]~regout ),
	.datad(\cpu|rf|qa[5]~2_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~3 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N28
cycloneii_lcell_comb \cpu|rf|qa[5]~4 (
// Equation(s):
// \cpu|rf|qa[5]~4_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][5]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[16][5]~regout ))))

	.dataa(\cpu|rf|register[16][5]~regout ),
	.datab(\cpu|rf|register[24][5]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~4 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N22
cycloneii_lcell_comb \cpu|rf|qa[5]~5 (
// Equation(s):
// \cpu|rf|qa[5]~5_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[5]~4_combout  & (\cpu|rf|register[28][5]~regout )) # (!\cpu|rf|qa[5]~4_combout  & ((\cpu|rf|register[20][5]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[5]~4_combout ))))

	.dataa(\cpu|rf|register[28][5]~regout ),
	.datab(\cpu|rf|register[20][5]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[5]~4_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~5 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N20
cycloneii_lcell_comb \cpu|rf|qa[5]~6 (
// Equation(s):
// \cpu|rf|qa[5]~6_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[5]~3_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[5]~5_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[5]~5_combout ),
	.datad(\cpu|rf|qa[5]~3_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~6 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N21
cycloneii_lcell_ff \cpu|rf|register[19][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][5]~regout ));

// Location: LCCOMB_X68_Y27_N20
cycloneii_lcell_comb \cpu|rf|qa[5]~7 (
// Equation(s):
// \cpu|rf|qa[5]~7_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][5]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][5]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[23][5]~regout ),
	.datac(\cpu|rf|register[19][5]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~7 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y31_N21
cycloneii_lcell_ff \cpu|rf|register[7][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[7][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][5]~regout ));

// Location: LCFF_X58_Y33_N25
cycloneii_lcell_ff \cpu|rf|register[14][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][5]~regout ));

// Location: LCFF_X70_Y28_N9
cycloneii_lcell_ff \cpu|rf|register[26][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][6]~regout ));

// Location: LCFF_X68_Y26_N21
cycloneii_lcell_ff \cpu|rf|register[18][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][6]~regout ));

// Location: LCCOMB_X68_Y26_N20
cycloneii_lcell_comb \cpu|rf|qa[6]~26 (
// Equation(s):
// \cpu|rf|qa[6]~26_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][6]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][6]~regout )))))

	.dataa(\cpu|rf|register[26][6]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[18][6]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~26 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[6]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y27_N29
cycloneii_lcell_ff \cpu|rf|register[21][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[21][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][6]~regout ));

// Location: LCFF_X70_Y26_N7
cycloneii_lcell_ff \cpu|rf|register[29][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[29][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][6]~regout ));

// Location: LCFF_X60_Y26_N23
cycloneii_lcell_ff \cpu|rf|register[16][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][6]~regout ));

// Location: LCCOMB_X60_Y26_N4
cycloneii_lcell_comb \cpu|rf|qa[6]~30 (
// Equation(s):
// \cpu|rf|qa[6]~30_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][6]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[16][6]~regout ))))

	.dataa(\cpu|rf|register[16][6]~regout ),
	.datab(\cpu|rf|register[24][6]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~30 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y26_N19
cycloneii_lcell_ff \cpu|rf|register[28][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][6]~regout ));

// Location: LCCOMB_X60_Y26_N12
cycloneii_lcell_comb \cpu|rf|qa[6]~31 (
// Equation(s):
// \cpu|rf|qa[6]~31_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[6]~30_combout  & ((\cpu|rf|register[28][6]~regout ))) # (!\cpu|rf|qa[6]~30_combout  & (\cpu|rf|register[20][6]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[6]~30_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][6]~regout ),
	.datac(\cpu|rf|qa[6]~30_combout ),
	.datad(\cpu|rf|register[28][6]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~31 .lut_mask = 16'hF858;
defparam \cpu|rf|qa[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N28
cycloneii_lcell_comb \cpu|rf|qa[6]~33 (
// Equation(s):
// \cpu|rf|qa[6]~33_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|register[23][6]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][6]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[19][6]~regout ),
	.datad(\cpu|rf|register[23][6]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~33 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[6]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N23
cycloneii_lcell_ff \cpu|rf|register[31][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][6]~regout ));

// Location: LCCOMB_X68_Y27_N22
cycloneii_lcell_comb \cpu|rf|qa[6]~34 (
// Equation(s):
// \cpu|rf|qa[6]~34_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[6]~33_combout  & ((\cpu|rf|register[31][6]~regout ))) # (!\cpu|rf|qa[6]~33_combout  & (\cpu|rf|register[27][6]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[6]~33_combout ))))

	.dataa(\cpu|rf|register[27][6]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[31][6]~regout ),
	.datad(\cpu|rf|qa[6]~33_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~34 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[6]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y31_N7
cycloneii_lcell_ff \cpu|rf|register[7][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[7][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][6]~regout ));

// Location: LCFF_X70_Y26_N13
cycloneii_lcell_ff \cpu|rf|register[17][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[17][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][7]~regout ));

// Location: LCFF_X68_Y28_N25
cycloneii_lcell_ff \cpu|rf|register[18][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][7]~regout ));

// Location: LCCOMB_X68_Y28_N24
cycloneii_lcell_comb \cpu|rf|qa[7]~46 (
// Equation(s):
// \cpu|rf|qa[7]~46_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][7]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][7]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[26][7]~regout ),
	.datac(\cpu|rf|register[18][7]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~46 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[7]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y28_N5
cycloneii_lcell_ff \cpu|rf|register[30][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][7]~regout ));

// Location: LCCOMB_X69_Y28_N4
cycloneii_lcell_comb \cpu|rf|qa[7]~47 (
// Equation(s):
// \cpu|rf|qa[7]~47_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[7]~46_combout  & ((\cpu|rf|register[30][7]~regout ))) # (!\cpu|rf|qa[7]~46_combout  & (\cpu|rf|register[22][7]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[7]~46_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][7]~regout ),
	.datac(\cpu|rf|register[30][7]~regout ),
	.datad(\cpu|rf|qa[7]~46_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~47 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[7]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y25_N31
cycloneii_lcell_ff \cpu|rf|register[16][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][7]~regout ));

// Location: LCCOMB_X67_Y25_N30
cycloneii_lcell_comb \cpu|rf|qa[7]~48 (
// Equation(s):
// \cpu|rf|qa[7]~48_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[24][7]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][7]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[16][7]~regout ),
	.datad(\cpu|rf|register[24][7]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~48 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[7]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y25_N17
cycloneii_lcell_ff \cpu|rf|register[28][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][7]~regout ));

// Location: LCCOMB_X67_Y25_N16
cycloneii_lcell_comb \cpu|rf|qa[7]~49 (
// Equation(s):
// \cpu|rf|qa[7]~49_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[7]~48_combout  & ((\cpu|rf|register[28][7]~regout ))) # (!\cpu|rf|qa[7]~48_combout  & (\cpu|rf|register[20][7]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[7]~48_combout ))))

	.dataa(\cpu|rf|register[20][7]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[28][7]~regout ),
	.datad(\cpu|rf|qa[7]~48_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~49 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[7]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N16
cycloneii_lcell_comb \cpu|rf|qa[7]~50 (
// Equation(s):
// \cpu|rf|qa[7]~50_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[7]~47_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[7]~49_combout ))))

	.dataa(\cpu|rf|qa[7]~49_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[7]~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~50 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qa[7]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y28_N27
cycloneii_lcell_ff \cpu|rf|register[23][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][7]~regout ));

// Location: LCCOMB_X68_Y27_N24
cycloneii_lcell_comb \cpu|rf|qa[7]~51 (
// Equation(s):
// \cpu|rf|qa[7]~51_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][7]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][7]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[23][7]~regout ),
	.datac(\cpu|rf|register[19][7]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~51 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[7]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N11
cycloneii_lcell_ff \cpu|rf|register[11][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][7]~regout ));

// Location: LCFF_X61_Y24_N27
cycloneii_lcell_ff \cpu|rf|register[15][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][7]~regout ));

// Location: LCFF_X66_Y23_N1
cycloneii_lcell_ff \cpu|rf|register[9][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[8]~12_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][8]~regout ));

// Location: LCCOMB_X68_Y26_N24
cycloneii_lcell_comb \cpu|rf|qa[8]~66 (
// Equation(s):
// \cpu|rf|qa[8]~66_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][8]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][8]~regout )))))

	.dataa(\cpu|rf|register[26][8]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[18][8]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~66 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[8]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y27_N11
cycloneii_lcell_ff \cpu|rf|register[17][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][8]~regout ));

// Location: LCFF_X67_Y25_N5
cycloneii_lcell_ff \cpu|rf|register[28][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][8]~regout ));

// Location: LCFF_X57_Y32_N21
cycloneii_lcell_ff \cpu|rf|register[6][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[6][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][8]~regout ));

// Location: LCFF_X61_Y27_N13
cycloneii_lcell_ff \cpu|rf|register[2][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][8]~regout ));

// Location: LCFF_X58_Y32_N31
cycloneii_lcell_ff \cpu|rf|register[12][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][8]~regout ));

// Location: LCCOMB_X58_Y32_N30
cycloneii_lcell_comb \cpu|rf|qa[8]~81 (
// Equation(s):
// \cpu|rf|qa[8]~81_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][8]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[12][8]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[13][8]~regout ),
	.datac(\cpu|rf|register[12][8]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~81 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[8]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y25_N25
cycloneii_lcell_ff \cpu|rf|register[15][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[15][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][8]~regout ));

// Location: LCCOMB_X58_Y32_N16
cycloneii_lcell_comb \cpu|rf|qa[8]~82 (
// Equation(s):
// \cpu|rf|qa[8]~82_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[8]~81_combout  & (\cpu|rf|register[15][8]~regout )) # (!\cpu|rf|qa[8]~81_combout  & ((\cpu|rf|register[14][8]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[8]~81_combout ))))

	.dataa(\cpu|rf|register[15][8]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[14][8]~regout ),
	.datad(\cpu|rf|qa[8]~81_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~82 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[8]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y28_N17
cycloneii_lcell_ff \cpu|rf|register[26][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[26][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][9]~regout ));

// Location: LCFF_X67_Y31_N25
cycloneii_lcell_ff \cpu|rf|register[27][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[27][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][9]~regout ));

// Location: LCCOMB_X68_Y27_N10
cycloneii_lcell_comb \cpu|rf|qa[9]~91 (
// Equation(s):
// \cpu|rf|qa[9]~91_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][9]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][9]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[23][9]~regout ),
	.datac(\cpu|rf|register[19][9]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~91 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[9]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N0
cycloneii_lcell_comb \cpu|rf|qa[9]~92 (
// Equation(s):
// \cpu|rf|qa[9]~92_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[9]~91_combout  & ((\cpu|rf|register[31][9]~regout ))) # (!\cpu|rf|qa[9]~91_combout  & (\cpu|rf|register[27][9]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[9]~91_combout ))))

	.dataa(\cpu|rf|register[27][9]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[31][9]~regout ),
	.datad(\cpu|rf|qa[9]~91_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~92 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[9]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y31_N25
cycloneii_lcell_ff \cpu|rf|register[10][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][9]~regout ));

// Location: LCFF_X63_Y31_N9
cycloneii_lcell_ff \cpu|rf|register[5][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][9]~regout ));

// Location: LCFF_X63_Y31_N31
cycloneii_lcell_ff \cpu|rf|register[4][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][9]~regout ));

// Location: LCCOMB_X63_Y31_N30
cycloneii_lcell_comb \cpu|rf|qa[9]~96 (
// Equation(s):
// \cpu|rf|qa[9]~96_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[6][9]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[4][9]~regout )))))

	.dataa(\cpu|rf|register[6][9]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[4][9]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~96 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[9]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N8
cycloneii_lcell_comb \cpu|rf|qa[9]~97 (
// Equation(s):
// \cpu|rf|qa[9]~97_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[9]~96_combout  & (\cpu|rf|register[7][9]~regout )) # (!\cpu|rf|qa[9]~96_combout  & ((\cpu|rf|register[5][9]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[9]~96_combout ))))

	.dataa(\cpu|rf|register[7][9]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[5][9]~regout ),
	.datad(\cpu|rf|qa[9]~96_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~97 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[9]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y36_N7
cycloneii_lcell_ff \cpu|rf|register[14][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[14][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][9]~regout ));

// Location: LCFF_X66_Y23_N23
cycloneii_lcell_ff \cpu|rf|register[9][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[10]~16_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][10]~regout ));

// Location: LCFF_X67_Y27_N9
cycloneii_lcell_ff \cpu|rf|register[27][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[27][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][10]~regout ));

// Location: LCFF_X68_Y27_N19
cycloneii_lcell_ff \cpu|rf|register[19][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][10]~regout ));

// Location: LCCOMB_X68_Y27_N18
cycloneii_lcell_comb \cpu|rf|qa[10]~113 (
// Equation(s):
// \cpu|rf|qa[10]~113_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][10]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][10]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[23][10]~regout ),
	.datac(\cpu|rf|register[19][10]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~113 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[10]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N8
cycloneii_lcell_comb \cpu|rf|qa[10]~114 (
// Equation(s):
// \cpu|rf|qa[10]~114_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[10]~113_combout  & ((\cpu|rf|register[31][10]~regout ))) # (!\cpu|rf|qa[10]~113_combout  & (\cpu|rf|register[27][10]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[10]~113_combout ))))

	.dataa(\cpu|rf|register[27][10]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[31][10]~regout ),
	.datad(\cpu|rf|qa[10]~113_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~114 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[10]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N7
cycloneii_lcell_ff \cpu|rf|register[6][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][10]~regout ));

// Location: LCFF_X63_Y30_N1
cycloneii_lcell_ff \cpu|rf|register[4][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][10]~regout ));

// Location: LCCOMB_X63_Y30_N0
cycloneii_lcell_comb \cpu|rf|qa[10]~116 (
// Equation(s):
// \cpu|rf|qa[10]~116_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][10]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[4][10]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[5][10]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[4][10]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~116 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[10]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N6
cycloneii_lcell_comb \cpu|rf|qa[10]~117 (
// Equation(s):
// \cpu|rf|qa[10]~117_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[10]~116_combout  & (\cpu|rf|register[7][10]~regout )) # (!\cpu|rf|qa[10]~116_combout  & ((\cpu|rf|register[6][10]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[10]~116_combout ))))

	.dataa(\cpu|rf|register[7][10]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[6][10]~regout ),
	.datad(\cpu|rf|qa[10]~116_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~117 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[10]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y33_N11
cycloneii_lcell_ff \cpu|rf|register[25][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[11]~18_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][11]~regout ));

// Location: LCFF_X66_Y33_N9
cycloneii_lcell_ff \cpu|rf|register[9][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[9][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][11]~regout ));

// Location: LCFF_X66_Y26_N31
cycloneii_lcell_ff \cpu|rf|register[11][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[11][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][11]~regout ));

// Location: LCFF_X60_Y35_N13
cycloneii_lcell_ff \cpu|rf|register[13][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[13][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][11]~regout ));

// Location: LCFF_X60_Y35_N31
cycloneii_lcell_ff \cpu|rf|register[14][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[14][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][11]~regout ));

// Location: LCFF_X63_Y35_N15
cycloneii_lcell_ff \cpu|rf|register[12][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][11]~regout ));

// Location: LCCOMB_X63_Y35_N14
cycloneii_lcell_comb \cpu|rf|qa[11]~141 (
// Equation(s):
// \cpu|rf|qa[11]~141_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[14][11]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[12][11]~regout )))))

	.dataa(\cpu|rf|register[14][11]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[12][11]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~141 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[11]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y35_N11
cycloneii_lcell_ff \cpu|rf|register[15][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][11]~regout ));

// Location: LCCOMB_X62_Y35_N10
cycloneii_lcell_comb \cpu|rf|qa[11]~142 (
// Equation(s):
// \cpu|rf|qa[11]~142_combout  = (\cpu|rf|qa[11]~141_combout  & (((\cpu|rf|register[15][11]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[11]~141_combout  & (\cpu|rf|register[13][11]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[13][11]~regout ),
	.datab(\cpu|rf|qa[11]~141_combout ),
	.datac(\cpu|rf|register[15][11]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~142 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[11]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y23_N13
cycloneii_lcell_ff \cpu|rf|register[9][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[12]~20_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][12]~regout ));

// Location: LCFF_X69_Y28_N1
cycloneii_lcell_ff \cpu|rf|register[30][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[30][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][12]~regout ));

// Location: LCFF_X65_Y27_N9
cycloneii_lcell_ff \cpu|rf|register[17][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[17][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][12]~regout ));

// Location: LCFF_X68_Y29_N13
cycloneii_lcell_ff \cpu|rf|register[24][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][12]~regout ));

// Location: LCFF_X62_Y29_N7
cycloneii_lcell_ff \cpu|rf|register[28][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[28][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][12]~regout ));

// Location: LCFF_X68_Y31_N21
cycloneii_lcell_ff \cpu|rf|register[27][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[27][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][12]~regout ));

// Location: LCFF_X68_Y32_N13
cycloneii_lcell_ff \cpu|rf|register[23][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][12]~regout ));

// Location: LCFF_X68_Y27_N3
cycloneii_lcell_ff \cpu|rf|register[19][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][12]~regout ));

// Location: LCCOMB_X68_Y27_N2
cycloneii_lcell_comb \cpu|rf|qa[12]~153 (
// Equation(s):
// \cpu|rf|qa[12]~153_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|register[23][12]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][12]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[19][12]~regout ),
	.datad(\cpu|rf|register[23][12]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~153 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[12]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N13
cycloneii_lcell_ff \cpu|rf|register[31][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][12]~regout ));

// Location: LCCOMB_X68_Y27_N12
cycloneii_lcell_comb \cpu|rf|qa[12]~154 (
// Equation(s):
// \cpu|rf|qa[12]~154_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[12]~153_combout  & ((\cpu|rf|register[31][12]~regout ))) # (!\cpu|rf|qa[12]~153_combout  & (\cpu|rf|register[27][12]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[12]~153_combout ))))

	.dataa(\cpu|rf|register[27][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[31][12]~regout ),
	.datad(\cpu|rf|qa[12]~153_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~154 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[12]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y35_N9
cycloneii_lcell_ff \cpu|rf|register[13][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[13][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][12]~regout ));

// Location: LCFF_X58_Y31_N27
cycloneii_lcell_ff \cpu|rf|register[25][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][13]~regout ));

// Location: LCFF_X65_Y25_N13
cycloneii_lcell_ff \cpu|rf|register[17][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][13]~regout ));

// Location: LCCOMB_X65_Y25_N12
cycloneii_lcell_comb \cpu|rf|qa[13]~164 (
// Equation(s):
// \cpu|rf|qa[13]~164_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][13]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][13]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[17][13]~regout ),
	.datad(\cpu|rf|register[21][13]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~164_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~164 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[13]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N14
cycloneii_lcell_comb \cpu|rf|qa[13]~165 (
// Equation(s):
// \cpu|rf|qa[13]~165_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[13]~164_combout  & ((\cpu|rf|register[29][13]~regout ))) # (!\cpu|rf|qa[13]~164_combout  & (\cpu|rf|register[25][13]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[13]~164_combout ))))

	.dataa(\cpu|rf|register[25][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[29][13]~regout ),
	.datad(\cpu|rf|qa[13]~164_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~165_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~165 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[13]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N19
cycloneii_lcell_ff \cpu|rf|register[22][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][13]~regout ));

// Location: LCFF_X69_Y29_N29
cycloneii_lcell_ff \cpu|rf|register[18][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][13]~regout ));

// Location: LCCOMB_X69_Y29_N28
cycloneii_lcell_comb \cpu|rf|qa[13]~166 (
// Equation(s):
// \cpu|rf|qa[13]~166_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][13]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][13]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][13]~regout ),
	.datac(\cpu|rf|register[18][13]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~166_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~166 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[13]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N18
cycloneii_lcell_comb \cpu|rf|qa[13]~167 (
// Equation(s):
// \cpu|rf|qa[13]~167_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[13]~166_combout  & (\cpu|rf|register[30][13]~regout )) # (!\cpu|rf|qa[13]~166_combout  & ((\cpu|rf|register[22][13]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[13]~166_combout ))))

	.dataa(\cpu|rf|register[30][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[22][13]~regout ),
	.datad(\cpu|rf|qa[13]~166_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~167_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~167 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[13]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N13
cycloneii_lcell_ff \cpu|rf|register[16][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][13]~regout ));

// Location: LCCOMB_X62_Y25_N12
cycloneii_lcell_comb \cpu|rf|qa[13]~168 (
// Equation(s):
// \cpu|rf|qa[13]~168_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][13]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][13]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[24][13]~regout ),
	.datac(\cpu|rf|register[16][13]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~168_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~168 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[13]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N17
cycloneii_lcell_ff \cpu|rf|register[28][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[28][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][13]~regout ));

// Location: LCCOMB_X62_Y25_N30
cycloneii_lcell_comb \cpu|rf|qa[13]~169 (
// Equation(s):
// \cpu|rf|qa[13]~169_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[13]~168_combout  & (\cpu|rf|register[28][13]~regout )) # (!\cpu|rf|qa[13]~168_combout  & ((\cpu|rf|register[20][13]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[13]~168_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[28][13]~regout ),
	.datac(\cpu|rf|register[20][13]~regout ),
	.datad(\cpu|rf|qa[13]~168_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~169_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~169 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[13]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N6
cycloneii_lcell_comb \cpu|rf|qa[13]~170 (
// Equation(s):
// \cpu|rf|qa[13]~170_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|qa[13]~167_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[13]~169_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[13]~169_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[13]~167_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~170_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~170 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[13]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y31_N11
cycloneii_lcell_ff \cpu|rf|register[27][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][13]~regout ));

// Location: LCFF_X68_Y33_N13
cycloneii_lcell_ff \cpu|rf|register[23][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][13]~regout ));

// Location: LCFF_X67_Y33_N25
cycloneii_lcell_ff \cpu|rf|register[19][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[19][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][13]~regout ));

// Location: LCCOMB_X68_Y33_N12
cycloneii_lcell_comb \cpu|rf|qa[13]~171 (
// Equation(s):
// \cpu|rf|qa[13]~171_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][13]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][13]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[19][13]~regout ),
	.datac(\cpu|rf|register[23][13]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~171_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~171 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[13]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y33_N15
cycloneii_lcell_ff \cpu|rf|register[31][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][13]~regout ));

// Location: LCCOMB_X68_Y33_N14
cycloneii_lcell_comb \cpu|rf|qa[13]~172 (
// Equation(s):
// \cpu|rf|qa[13]~172_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[13]~171_combout  & ((\cpu|rf|register[31][13]~regout ))) # (!\cpu|rf|qa[13]~171_combout  & (\cpu|rf|register[27][13]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[13]~171_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][13]~regout ),
	.datac(\cpu|rf|register[31][13]~regout ),
	.datad(\cpu|rf|qa[13]~171_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~172_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~172 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[13]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N24
cycloneii_lcell_comb \cpu|rf|qa[13]~173 (
// Equation(s):
// \cpu|rf|qa[13]~173_combout  = (\cpu|rf|qa[13]~170_combout  & (((\cpu|rf|qa[13]~172_combout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[13]~170_combout  & (\cpu|rf|qa[13]~165_combout  & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\cpu|rf|qa[13]~170_combout ),
	.datab(\cpu|rf|qa[13]~165_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[13]~172_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~173_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~173 .lut_mask = 16'hEA4A;
defparam \cpu|rf|qa[13]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y32_N27
cycloneii_lcell_ff \cpu|rf|register[6][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][13]~regout ));

// Location: LCFF_X61_Y35_N31
cycloneii_lcell_ff \cpu|rf|register[13][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[13][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][13]~regout ));

// Location: LCFF_X65_Y33_N21
cycloneii_lcell_ff \cpu|rf|register[8][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[8][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][14]~regout ));

// Location: LCFF_X70_Y29_N7
cycloneii_lcell_ff \cpu|rf|register[26][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][14]~regout ));

// Location: LCFF_X69_Y29_N25
cycloneii_lcell_ff \cpu|rf|register[18][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][14]~regout ));

// Location: LCCOMB_X69_Y29_N24
cycloneii_lcell_comb \cpu|rf|qa[14]~186 (
// Equation(s):
// \cpu|rf|qa[14]~186_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][14]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][14]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][14]~regout ),
	.datac(\cpu|rf|register[18][14]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~186_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~186 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[14]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N10
cycloneii_lcell_comb \cpu|rf|qa[14]~187 (
// Equation(s):
// \cpu|rf|qa[14]~187_combout  = (\cpu|rf|qa[14]~186_combout  & (((\cpu|rf|register[30][14]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|rf|qa[14]~186_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[22][14]~regout )))

	.dataa(\cpu|rf|qa[14]~186_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[22][14]~regout ),
	.datad(\cpu|rf|register[30][14]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~187_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~187 .lut_mask = 16'hEA62;
defparam \cpu|rf|qa[14]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y25_N25
cycloneii_lcell_ff \cpu|rf|register[28][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[28][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][14]~regout ));

// Location: LCFF_X68_Y33_N1
cycloneii_lcell_ff \cpu|rf|register[23][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][14]~regout ));

// Location: LCFF_X63_Y34_N3
cycloneii_lcell_ff \cpu|rf|register[7][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[7][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][14]~regout ));

// Location: LCFF_X62_Y33_N31
cycloneii_lcell_ff \cpu|rf|register[14][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][14]~regout ));

// Location: LCCOMB_X67_Y29_N6
cycloneii_lcell_comb \cpu|rf|qa[15]~208 (
// Equation(s):
// \cpu|rf|qa[15]~208_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[24][15]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][15]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[16][15]~regout ),
	.datad(\cpu|rf|register[24][15]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~208_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~208 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[15]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N29
cycloneii_lcell_ff \cpu|rf|register[28][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][15]~regout ));

// Location: LCCOMB_X67_Y29_N28
cycloneii_lcell_comb \cpu|rf|qa[15]~209 (
// Equation(s):
// \cpu|rf|qa[15]~209_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[15]~208_combout  & ((\cpu|rf|register[28][15]~regout ))) # (!\cpu|rf|qa[15]~208_combout  & (\cpu|rf|register[20][15]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[15]~208_combout ))))

	.dataa(\cpu|rf|register[20][15]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[28][15]~regout ),
	.datad(\cpu|rf|qa[15]~208_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~209_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~209 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[15]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y33_N9
cycloneii_lcell_ff \cpu|rf|register[19][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[19][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][15]~regout ));

// Location: LCFF_X62_Y27_N25
cycloneii_lcell_ff \cpu|rf|register[11][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[11][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][15]~regout ));

// Location: LCFF_X59_Y33_N3
cycloneii_lcell_ff \cpu|rf|register[13][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[13][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][15]~regout ));

// Location: LCFF_X66_Y26_N25
cycloneii_lcell_ff \cpu|rf|register[8][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][16]~regout ));

// Location: LCCOMB_X66_Y26_N24
cycloneii_lcell_comb \cpu|rf|qa[16]~224 (
// Equation(s):
// \cpu|rf|qa[16]~224_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|register[10][16]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[8][16]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[8][16]~regout ),
	.datad(\cpu|rf|register[10][16]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~224_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~224 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[16]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N3
cycloneii_lcell_ff \cpu|rf|register[11][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][16]~regout ));

// Location: LCCOMB_X66_Y26_N2
cycloneii_lcell_comb \cpu|rf|qa[16]~225 (
// Equation(s):
// \cpu|rf|qa[16]~225_combout  = (\cpu|rf|qa[16]~224_combout  & (((\cpu|rf|register[11][16]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[16]~224_combout  & (\cpu|rf|register[9][16]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|qa[16]~224_combout ),
	.datab(\cpu|rf|register[9][16]~regout ),
	.datac(\cpu|rf|register[11][16]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~225_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~225 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[16]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y28_N27
cycloneii_lcell_ff \cpu|rf|register[26][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[26][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][16]~regout ));

// Location: LCCOMB_X69_Y29_N16
cycloneii_lcell_comb \cpu|rf|qa[16]~226 (
// Equation(s):
// \cpu|rf|qa[16]~226_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][16]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][16]~regout )))))

	.dataa(\cpu|rf|register[26][16]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[18][16]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~226_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~226 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[16]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y25_N11
cycloneii_lcell_ff \cpu|rf|register[21][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[21][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][16]~regout ));

// Location: LCCOMB_X65_Y25_N8
cycloneii_lcell_comb \cpu|rf|qa[16]~228 (
// Equation(s):
// \cpu|rf|qa[16]~228_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][16]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][16]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[21][16]~regout ),
	.datac(\cpu|rf|register[17][16]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~228_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~228 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[16]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N27
cycloneii_lcell_ff \cpu|rf|register[29][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][16]~regout ));

// Location: LCCOMB_X66_Y25_N26
cycloneii_lcell_comb \cpu|rf|qa[16]~229 (
// Equation(s):
// \cpu|rf|qa[16]~229_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[16]~228_combout  & ((\cpu|rf|register[29][16]~regout ))) # (!\cpu|rf|qa[16]~228_combout  & (\cpu|rf|register[25][16]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[16]~228_combout ))))

	.dataa(\cpu|rf|register[25][16]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[29][16]~regout ),
	.datad(\cpu|rf|qa[16]~228_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~229_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~229 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[16]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y29_N5
cycloneii_lcell_ff \cpu|rf|register[24][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[24][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][16]~regout ));

// Location: LCCOMB_X66_Y25_N14
cycloneii_lcell_comb \cpu|rf|qa[16]~230 (
// Equation(s):
// \cpu|rf|qa[16]~230_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[24][16]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[16][16]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[16][16]~regout ),
	.datab(\cpu|rf|register[24][16]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~230_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~230 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[16]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N4
cycloneii_lcell_comb \cpu|rf|qa[16]~231 (
// Equation(s):
// \cpu|rf|qa[16]~231_combout  = (\cpu|rf|qa[16]~230_combout  & (((\cpu|rf|register[28][16]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[16]~230_combout  & (\cpu|rf|register[20][16]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[20][16]~regout ),
	.datab(\cpu|rf|register[28][16]~regout ),
	.datac(\cpu|rf|qa[16]~230_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~231_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~231 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[16]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N10
cycloneii_lcell_comb \cpu|rf|qa[16]~232 (
// Equation(s):
// \cpu|rf|qa[16]~232_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[16]~229_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[16]~231_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[16]~231_combout ),
	.datad(\cpu|rf|qa[16]~229_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~232_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~232 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[16]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y34_N13
cycloneii_lcell_ff \cpu|rf|register[2][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[2][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][16]~regout ));

// Location: LCFF_X62_Y36_N21
cycloneii_lcell_ff \cpu|rf|register[14][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[14][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][16]~regout ));

// Location: LCFF_X63_Y36_N17
cycloneii_lcell_ff \cpu|rf|register[12][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[12][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][16]~regout ));

// Location: LCFF_X65_Y30_N21
cycloneii_lcell_ff \cpu|rf|register[22][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][29]~regout ));

// Location: LCFF_X63_Y32_N7
cycloneii_lcell_ff \cpu|rf|register[7][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[7][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][29]~regout ));

// Location: LCFF_X62_Y35_N7
cycloneii_lcell_ff \cpu|rf|register[14][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][29]~regout ));

// Location: LCFF_X60_Y32_N1
cycloneii_lcell_ff \cpu|rf|register[9][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][30]~regout ));

// Location: LCFF_X62_Y26_N25
cycloneii_lcell_ff \cpu|rf|register[10][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[10][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][30]~regout ));

// Location: LCFF_X68_Y30_N13
cycloneii_lcell_ff \cpu|rf|register[18][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[18][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][30]~regout ));

// Location: LCCOMB_X63_Y30_N14
cycloneii_lcell_comb \cpu|rf|qa[30]~266 (
// Equation(s):
// \cpu|rf|qa[30]~266_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][30]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][30]~regout )))))

	.dataa(\cpu|rf|register[26][30]~regout ),
	.datab(\cpu|rf|register[18][30]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~266_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~266 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[30]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y30_N3
cycloneii_lcell_ff \cpu|rf|register[30][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[30][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][30]~regout ));

// Location: LCCOMB_X63_Y30_N12
cycloneii_lcell_comb \cpu|rf|qa[30]~267 (
// Equation(s):
// \cpu|rf|qa[30]~267_combout  = (\cpu|rf|qa[30]~266_combout  & (((\cpu|rf|register[30][30]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[30]~266_combout  & (\cpu|rf|register[22][30]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[22][30]~regout ),
	.datab(\cpu|rf|register[30][30]~regout ),
	.datac(\cpu|rf|qa[30]~266_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~267_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~267 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[30]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N13
cycloneii_lcell_ff \cpu|rf|register[25][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[25][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][30]~regout ));

// Location: LCFF_X65_Y25_N3
cycloneii_lcell_ff \cpu|rf|register[17][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][30]~regout ));

// Location: LCCOMB_X65_Y25_N2
cycloneii_lcell_comb \cpu|rf|qa[30]~268 (
// Equation(s):
// \cpu|rf|qa[30]~268_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][30]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][30]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[21][30]~regout ),
	.datac(\cpu|rf|register[17][30]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~268_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~268 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[30]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N20
cycloneii_lcell_comb \cpu|rf|qa[30]~269 (
// Equation(s):
// \cpu|rf|qa[30]~269_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[30]~268_combout  & ((\cpu|rf|register[29][30]~regout ))) # (!\cpu|rf|qa[30]~268_combout  & (\cpu|rf|register[25][30]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[30]~268_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][30]~regout ),
	.datac(\cpu|rf|register[29][30]~regout ),
	.datad(\cpu|rf|qa[30]~268_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~269_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~269 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[30]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y32_N13
cycloneii_lcell_ff \cpu|rf|register[20][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[20][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][30]~regout ));

// Location: LCCOMB_X67_Y29_N0
cycloneii_lcell_comb \cpu|rf|qa[30]~270 (
// Equation(s):
// \cpu|rf|qa[30]~270_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][30]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][30]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[24][30]~regout ),
	.datab(\cpu|rf|register[16][30]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~270_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~270 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[30]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N10
cycloneii_lcell_comb \cpu|rf|qa[30]~271 (
// Equation(s):
// \cpu|rf|qa[30]~271_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[30]~270_combout  & (\cpu|rf|register[28][30]~regout )) # (!\cpu|rf|qa[30]~270_combout  & ((\cpu|rf|register[20][30]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|qa[30]~270_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|qa[30]~270_combout ),
	.datac(\cpu|rf|register[28][30]~regout ),
	.datad(\cpu|rf|register[20][30]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~271_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~271 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qa[30]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N2
cycloneii_lcell_comb \cpu|rf|qa[30]~272 (
// Equation(s):
// \cpu|rf|qa[30]~272_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[30]~269_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|qa[30]~271_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[30]~269_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[30]~271_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~272_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~272 .lut_mask = 16'hADA8;
defparam \cpu|rf|qa[30]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y33_N17
cycloneii_lcell_ff \cpu|rf|register[27][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][30]~regout ));

// Location: LCCOMB_X67_Y33_N22
cycloneii_lcell_comb \cpu|rf|qa[30]~273 (
// Equation(s):
// \cpu|rf|qa[30]~273_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][30]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][30]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[23][30]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][30]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~273_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~273 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[30]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N16
cycloneii_lcell_comb \cpu|rf|qa[30]~274 (
// Equation(s):
// \cpu|rf|qa[30]~274_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[30]~273_combout  & (\cpu|rf|register[31][30]~regout )) # (!\cpu|rf|qa[30]~273_combout  & ((\cpu|rf|register[27][30]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[30]~273_combout ))))

	.dataa(\cpu|rf|register[31][30]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[27][30]~regout ),
	.datad(\cpu|rf|qa[30]~273_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~274_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~274 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[30]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N20
cycloneii_lcell_comb \cpu|rf|qa[30]~275 (
// Equation(s):
// \cpu|rf|qa[30]~275_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[30]~272_combout  & (\cpu|rf|qa[30]~274_combout )) # (!\cpu|rf|qa[30]~272_combout  & ((\cpu|rf|qa[30]~267_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[30]~272_combout ))))

	.dataa(\cpu|rf|qa[30]~274_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[30]~267_combout ),
	.datad(\cpu|rf|qa[30]~272_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~275_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~275 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[30]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y32_N25
cycloneii_lcell_ff \cpu|rf|register[14][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][30]~regout ));

// Location: LCFF_X63_Y33_N17
cycloneii_lcell_ff \cpu|rf|register[13][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][30]~regout ));

// Location: LCFF_X58_Y32_N11
cycloneii_lcell_ff \cpu|rf|register[12][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][30]~regout ));

// Location: LCCOMB_X63_Y33_N16
cycloneii_lcell_comb \cpu|rf|qa[30]~281 (
// Equation(s):
// \cpu|rf|qa[30]~281_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[13][30]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[12][30]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[12][30]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][30]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~281_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~281 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[30]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y33_N7
cycloneii_lcell_ff \cpu|rf|register[15][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][30]~regout ));

// Location: LCCOMB_X63_Y33_N6
cycloneii_lcell_comb \cpu|rf|qa[30]~282 (
// Equation(s):
// \cpu|rf|qa[30]~282_combout  = (\cpu|rf|qa[30]~281_combout  & (((\cpu|rf|register[15][30]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[30]~281_combout  & (\cpu|rf|register[14][30]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|qa[30]~281_combout ),
	.datab(\cpu|rf|register[14][30]~regout ),
	.datac(\cpu|rf|register[15][30]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~282_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~282 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[30]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N30
cycloneii_lcell_comb \cpu|rf|qa[31]~284 (
// Equation(s):
// \cpu|rf|qa[31]~284_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][31]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][31]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[17][31]~regout ),
	.datac(\cpu|rf|register[21][31]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~284_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~284 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[31]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y25_N9
cycloneii_lcell_ff \cpu|rf|register[29][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][31]~regout ));

// Location: LCCOMB_X60_Y25_N14
cycloneii_lcell_comb \cpu|rf|qa[31]~285 (
// Equation(s):
// \cpu|rf|qa[31]~285_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[31]~284_combout  & (\cpu|rf|register[29][31]~regout )) # (!\cpu|rf|qa[31]~284_combout  & ((\cpu|rf|register[25][31]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[31]~284_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[29][31]~regout ),
	.datac(\cpu|rf|register[25][31]~regout ),
	.datad(\cpu|rf|qa[31]~284_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~285_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~285 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[31]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y35_N1
cycloneii_lcell_ff \cpu|rf|register[13][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[13][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][31]~regout ));

// Location: LCFF_X63_Y35_N21
cycloneii_lcell_ff \cpu|rf|register[12][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[12][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][31]~regout ));

// Location: LCFF_X71_Y30_N25
cycloneii_lcell_ff \cpu|rf|register[21][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[21][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][17]~regout ));

// Location: LCFF_X69_Y30_N31
cycloneii_lcell_ff \cpu|rf|register[22][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][17]~regout ));

// Location: LCFF_X71_Y30_N23
cycloneii_lcell_ff \cpu|rf|register[26][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[26][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][17]~regout ));

// Location: LCFF_X69_Y32_N15
cycloneii_lcell_ff \cpu|rf|register[20][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[20][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][17]~regout ));

// Location: LCFF_X67_Y33_N21
cycloneii_lcell_ff \cpu|rf|register[19][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[19][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][17]~regout ));

// Location: LCFF_X66_Y31_N17
cycloneii_lcell_ff \cpu|rf|register[10][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][17]~regout ));

// Location: LCFF_X66_Y32_N11
cycloneii_lcell_ff \cpu|rf|register[9][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[9][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][17]~regout ));

// Location: LCCOMB_X65_Y31_N24
cycloneii_lcell_comb \cpu|rf|qa[17]~314 (
// Equation(s):
// \cpu|rf|qa[17]~314_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][17]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[8][17]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][17]~regout ),
	.datac(\cpu|rf|register[8][17]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~314_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~314 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[17]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N16
cycloneii_lcell_comb \cpu|rf|qa[17]~315 (
// Equation(s):
// \cpu|rf|qa[17]~315_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[17]~314_combout  & (\cpu|rf|register[11][17]~regout )) # (!\cpu|rf|qa[17]~314_combout  & ((\cpu|rf|register[10][17]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[17]~314_combout ))))

	.dataa(\cpu|rf|register[11][17]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[10][17]~regout ),
	.datad(\cpu|rf|qa[17]~314_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~315_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~315 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[17]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y32_N11
cycloneii_lcell_ff \cpu|rf|register[7][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][17]~regout ));

// Location: LCFF_X60_Y35_N17
cycloneii_lcell_ff \cpu|rf|register[13][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][17]~regout ));

// Location: LCFF_X60_Y35_N11
cycloneii_lcell_ff \cpu|rf|register[14][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][17]~regout ));

// Location: LCFF_X61_Y35_N19
cycloneii_lcell_ff \cpu|rf|register[12][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[12][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][17]~regout ));

// Location: LCCOMB_X60_Y35_N0
cycloneii_lcell_comb \cpu|rf|qa[17]~321 (
// Equation(s):
// \cpu|rf|qa[17]~321_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][17]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[12][17]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[14][17]~regout ),
	.datab(\cpu|rf|register[12][17]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~321_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~321 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[17]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N27
cycloneii_lcell_ff \cpu|rf|register[15][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[17]~37_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][17]~regout ));

// Location: LCCOMB_X60_Y35_N2
cycloneii_lcell_comb \cpu|rf|qa[17]~322 (
// Equation(s):
// \cpu|rf|qa[17]~322_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[17]~321_combout  & ((\cpu|rf|register[15][17]~regout ))) # (!\cpu|rf|qa[17]~321_combout  & (\cpu|rf|register[13][17]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[17]~321_combout ))))

	.dataa(\cpu|rf|register[13][17]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[15][17]~regout ),
	.datad(\cpu|rf|qa[17]~321_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~322_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~322 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[17]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y33_N19
cycloneii_lcell_ff \cpu|rf|register[8][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][18]~regout ));

// Location: LCCOMB_X65_Y34_N22
cycloneii_lcell_comb \cpu|rf|qa[18]~324 (
// Equation(s):
// \cpu|rf|qa[18]~324_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[10][18]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[8][18]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[10][18]~regout ),
	.datac(\cpu|rf|register[8][18]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~324_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~324 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[18]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y34_N5
cycloneii_lcell_ff \cpu|rf|register[11][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][18]~regout ));

// Location: LCCOMB_X65_Y34_N4
cycloneii_lcell_comb \cpu|rf|qa[18]~325 (
// Equation(s):
// \cpu|rf|qa[18]~325_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[18]~324_combout  & ((\cpu|rf|register[11][18]~regout ))) # (!\cpu|rf|qa[18]~324_combout  & (\cpu|rf|register[9][18]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[18]~324_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][18]~regout ),
	.datac(\cpu|rf|register[11][18]~regout ),
	.datad(\cpu|rf|qa[18]~324_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~325_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~325 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[18]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y30_N1
cycloneii_lcell_ff \cpu|rf|register[18][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][18]~regout ));

// Location: LCCOMB_X67_Y30_N20
cycloneii_lcell_comb \cpu|rf|qa[18]~326 (
// Equation(s):
// \cpu|rf|qa[18]~326_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[26][18]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[18][18]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[18][18]~regout ),
	.datab(\cpu|rf|register[26][18]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~326_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~326 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[18]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y32_N21
cycloneii_lcell_ff \cpu|rf|register[20][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][18]~regout ));

// Location: LCFF_X60_Y31_N21
cycloneii_lcell_ff \cpu|rf|register[4][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[4][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][18]~regout ));

// Location: LCFF_X60_Y34_N11
cycloneii_lcell_ff \cpu|rf|register[2][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[2][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][18]~regout ));

// Location: LCFF_X70_Y32_N9
cycloneii_lcell_ff \cpu|rf|register[26][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[26][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][19]~regout ));

// Location: LCCOMB_X65_Y31_N0
cycloneii_lcell_comb \cpu|rf|qa[19]~354 (
// Equation(s):
// \cpu|rf|qa[19]~354_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][19]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[8][19]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][19]~regout ),
	.datac(\cpu|rf|register[8][19]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~354_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~354 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[19]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y33_N23
cycloneii_lcell_ff \cpu|rf|register[7][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][19]~regout ));

// Location: LCFF_X57_Y32_N7
cycloneii_lcell_ff \cpu|rf|register[13][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][19]~regout ));

// Location: LCFF_X58_Y32_N9
cycloneii_lcell_ff \cpu|rf|register[14][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][19]~regout ));

// Location: LCFF_X58_Y32_N27
cycloneii_lcell_ff \cpu|rf|register[12][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[12][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][19]~regout ));

// Location: LCCOMB_X57_Y32_N0
cycloneii_lcell_comb \cpu|rf|qa[19]~361 (
// Equation(s):
// \cpu|rf|qa[19]~361_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][19]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [21] & \cpu|rf|register[12][19]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[14][19]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|register[12][19]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~361_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~361 .lut_mask = 16'hADA8;
defparam \cpu|rf|qa[19]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y22_N7
cycloneii_lcell_ff \cpu|rf|register[15][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][19]~regout ));

// Location: LCCOMB_X57_Y32_N6
cycloneii_lcell_comb \cpu|rf|qa[19]~362 (
// Equation(s):
// \cpu|rf|qa[19]~362_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[19]~361_combout  & (\cpu|rf|register[15][19]~regout )) # (!\cpu|rf|qa[19]~361_combout  & ((\cpu|rf|register[13][19]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[19]~361_combout ))))

	.dataa(\cpu|rf|register[15][19]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][19]~regout ),
	.datad(\cpu|rf|qa[19]~361_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~362_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~362 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[19]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~13 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~13_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[17]~323_combout ) # ((\cpu|rf|qa[19]~363_combout ) # (\cpu|rf|qa[18]~343_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[17]~323_combout ),
	.datac(\cpu|rf|qa[19]~363_combout ),
	.datad(\cpu|rf|qa[18]~343_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~13 .lut_mask = 16'hAAA8;
defparam \cpu|al_unit|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y34_N7
cycloneii_lcell_ff \cpu|rf|register[11][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[11][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][20]~regout ));

// Location: LCFF_X71_Y30_N3
cycloneii_lcell_ff \cpu|rf|register[26][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][20]~regout ));

// Location: LCFF_X61_Y33_N31
cycloneii_lcell_ff \cpu|rf|register[5][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][20]~regout ));

// Location: LCFF_X66_Y24_N11
cycloneii_lcell_ff \cpu|rf|register[15][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][20]~regout ));

// Location: LCFF_X72_Y29_N5
cycloneii_lcell_ff \cpu|rf|register[25][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][21]~regout ));

// Location: LCFF_X72_Y29_N11
cycloneii_lcell_ff \cpu|rf|register[21][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][21]~regout ));

// Location: LCFF_X66_Y30_N21
cycloneii_lcell_ff \cpu|rf|register[17][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][21]~regout ));

// Location: LCCOMB_X66_Y30_N20
cycloneii_lcell_comb \cpu|rf|qa[21]~384 (
// Equation(s):
// \cpu|rf|qa[21]~384_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][21]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][21]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[17][21]~regout ),
	.datad(\cpu|rf|register[21][21]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~384_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~384 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[21]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N27
cycloneii_lcell_ff \cpu|rf|register[29][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][21]~regout ));

// Location: LCCOMB_X66_Y30_N26
cycloneii_lcell_comb \cpu|rf|qa[21]~385 (
// Equation(s):
// \cpu|rf|qa[21]~385_combout  = (\cpu|rf|qa[21]~384_combout  & (((\cpu|rf|register[29][21]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[21]~384_combout  & (\cpu|rf|register[25][21]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|qa[21]~384_combout ),
	.datab(\cpu|rf|register[25][21]~regout ),
	.datac(\cpu|rf|register[29][21]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~385_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~385 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[21]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y30_N17
cycloneii_lcell_ff \cpu|rf|register[18][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][21]~regout ));

// Location: LCCOMB_X68_Y30_N22
cycloneii_lcell_comb \cpu|rf|qa[21]~386 (
// Equation(s):
// \cpu|rf|qa[21]~386_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][21]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][21]~regout ))))

	.dataa(\cpu|rf|register[18][21]~regout ),
	.datab(\cpu|rf|register[26][21]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~386_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~386 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[21]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y30_N21
cycloneii_lcell_ff \cpu|rf|register[30][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][21]~regout ));

// Location: LCCOMB_X68_Y30_N20
cycloneii_lcell_comb \cpu|rf|qa[21]~387 (
// Equation(s):
// \cpu|rf|qa[21]~387_combout  = (\cpu|rf|qa[21]~386_combout  & (((\cpu|rf|register[30][21]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[21]~386_combout  & (\cpu|rf|register[22][21]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[22][21]~regout ),
	.datab(\cpu|rf|qa[21]~386_combout ),
	.datac(\cpu|rf|register[30][21]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~387_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~387 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[21]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y33_N15
cycloneii_lcell_ff \cpu|rf|register[13][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][21]~regout ));

// Location: LCFF_X57_Y33_N21
cycloneii_lcell_ff \cpu|rf|register[12][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][21]~regout ));

// Location: LCFF_X65_Y34_N7
cycloneii_lcell_ff \cpu|rf|register[9][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][22]~regout ));

// Location: LCFF_X66_Y27_N5
cycloneii_lcell_ff \cpu|rf|register[10][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][22]~regout ));

// Location: LCCOMB_X65_Y34_N0
cycloneii_lcell_comb \cpu|rf|qa[22]~404 (
// Equation(s):
// \cpu|rf|qa[22]~404_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][22]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][22]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[8][22]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|register[10][22]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~404_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~404 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qa[22]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneii_lcell_comb \cpu|rf|qa[22]~405 (
// Equation(s):
// \cpu|rf|qa[22]~405_combout  = (\cpu|rf|qa[22]~404_combout  & (((\cpu|rf|register[11][22]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[22]~404_combout  & (\cpu|rf|register[9][22]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[9][22]~regout ),
	.datab(\cpu|rf|qa[22]~404_combout ),
	.datac(\cpu|rf|register[11][22]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~405_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~405 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[22]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y30_N31
cycloneii_lcell_ff \cpu|rf|register[26][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[26][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][22]~regout ));

// Location: LCFF_X65_Y32_N21
cycloneii_lcell_ff \cpu|rf|register[19][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][22]~regout ));

// Location: LCCOMB_X65_Y32_N20
cycloneii_lcell_comb \cpu|rf|qa[22]~413 (
// Equation(s):
// \cpu|rf|qa[22]~413_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][22]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][22]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][22]~regout ),
	.datad(\cpu|rf|register[23][22]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~413_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~413 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[22]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N2
cycloneii_lcell_comb \cpu|rf|qa[22]~414 (
// Equation(s):
// \cpu|rf|qa[22]~414_combout  = (\cpu|rf|qa[22]~413_combout  & ((\cpu|rf|register[31][22]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[22]~413_combout  & (((\cpu|rf|register[27][22]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|qa[22]~413_combout ),
	.datab(\cpu|rf|register[31][22]~regout ),
	.datac(\cpu|rf|register[27][22]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~414_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~414 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qa[22]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N27
cycloneii_lcell_ff \cpu|rf|register[6][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][22]~regout ));

// Location: LCFF_X63_Y30_N5
cycloneii_lcell_ff \cpu|rf|register[4][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][22]~regout ));

// Location: LCCOMB_X63_Y30_N4
cycloneii_lcell_comb \cpu|rf|qa[22]~416 (
// Equation(s):
// \cpu|rf|qa[22]~416_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[5][22]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][22]~regout )))))

	.dataa(\cpu|rf|register[5][22]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[4][22]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~416_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~416 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[22]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N26
cycloneii_lcell_comb \cpu|rf|qa[22]~417 (
// Equation(s):
// \cpu|rf|qa[22]~417_combout  = (\cpu|rf|qa[22]~416_combout  & ((\cpu|rf|register[7][22]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[22]~416_combout  & (((\cpu|rf|register[6][22]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[7][22]~regout ),
	.datab(\cpu|rf|qa[22]~416_combout ),
	.datac(\cpu|rf|register[6][22]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~417_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~417 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qa[22]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y35_N23
cycloneii_lcell_ff \cpu|rf|register[12][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][22]~regout ));

// Location: LCCOMB_X63_Y35_N12
cycloneii_lcell_comb \cpu|rf|qa[22]~421 (
// Equation(s):
// \cpu|rf|qa[22]~421_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][22]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[12][22]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[12][22]~regout ),
	.datac(\cpu|rf|register[13][22]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~421_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~421 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[22]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~14 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~14_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[22]~423_combout ) # ((\cpu|rf|qa[20]~383_combout ) # (\cpu|rf|qa[21]~403_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[22]~423_combout ),
	.datac(\cpu|rf|qa[20]~383_combout ),
	.datad(\cpu|rf|qa[21]~403_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~14 .lut_mask = 16'hAAA8;
defparam \cpu|al_unit|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N15
cycloneii_lcell_ff \cpu|rf|register[24][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][23]~regout ));

// Location: LCFF_X71_Y30_N1
cycloneii_lcell_ff \cpu|rf|register[26][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[26][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][24]~regout ));

// Location: LCFF_X66_Y33_N29
cycloneii_lcell_ff \cpu|rf|register[25][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][24]~regout ));

// Location: LCFF_X69_Y27_N11
cycloneii_lcell_ff \cpu|rf|register[21][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][24]~regout ));

// Location: LCFF_X66_Y30_N9
cycloneii_lcell_ff \cpu|rf|register[17][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][24]~regout ));

// Location: LCCOMB_X66_Y30_N8
cycloneii_lcell_comb \cpu|rf|qa[24]~448 (
// Equation(s):
// \cpu|rf|qa[24]~448_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][24]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][24]~regout )))))

	.dataa(\cpu|rf|register[21][24]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[17][24]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~448_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~448 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[24]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N11
cycloneii_lcell_ff \cpu|rf|register[29][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][24]~regout ));

// Location: LCCOMB_X66_Y33_N26
cycloneii_lcell_comb \cpu|rf|qa[24]~449 (
// Equation(s):
// \cpu|rf|qa[24]~449_combout  = (\cpu|rf|qa[24]~448_combout  & ((\cpu|rf|register[29][24]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[24]~448_combout  & (((\cpu|rf|register[25][24]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[29][24]~regout ),
	.datab(\cpu|rf|register[25][24]~regout ),
	.datac(\cpu|rf|qa[24]~448_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~449_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~449 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[24]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N9
cycloneii_lcell_ff \cpu|rf|register[28][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[28][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][24]~regout ));

// Location: LCFF_X65_Y32_N27
cycloneii_lcell_ff \cpu|rf|register[27][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][24]~regout ));

// Location: LCFF_X60_Y34_N21
cycloneii_lcell_ff \cpu|rf|register[2][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[2][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][24]~regout ));

// Location: LCFF_X60_Y32_N31
cycloneii_lcell_ff \cpu|rf|register[3][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][24]~regout ));

// Location: LCFF_X63_Y24_N19
cycloneii_lcell_ff \cpu|rf|register[28][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[28][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][25]~regout ));

// Location: LCFF_X66_Y28_N13
cycloneii_lcell_ff \cpu|rf|register[27][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[27][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][25]~regout ));

// Location: LCCOMB_X61_Y26_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~15 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~15_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[23]~443_combout ) # ((\cpu|rf|qa[25]~483_combout ) # (\cpu|rf|qa[24]~463_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[23]~443_combout ),
	.datac(\cpu|rf|qa[25]~483_combout ),
	.datad(\cpu|rf|qa[24]~463_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~15 .lut_mask = 16'hAAA8;
defparam \cpu|al_unit|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y34_N25
cycloneii_lcell_ff \cpu|rf|register[3][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][26]~regout ));

// Location: LCFF_X63_Y33_N5
cycloneii_lcell_ff \cpu|rf|register[13][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][26]~regout ));

// Location: LCFF_X67_Y26_N3
cycloneii_lcell_ff \cpu|rf|register[26][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][27]~regout ));

// Location: LCFF_X67_Y30_N7
cycloneii_lcell_ff \cpu|rf|register[30][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][27]~regout ));

// Location: LCFF_X65_Y29_N15
cycloneii_lcell_ff \cpu|rf|register[24][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][27]~regout ));

// Location: LCFF_X68_Y28_N15
cycloneii_lcell_ff \cpu|rf|register[23][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][27]~regout ));

// Location: LCCOMB_X67_Y27_N20
cycloneii_lcell_comb \cpu|rf|qa[27]~511 (
// Equation(s):
// \cpu|rf|qa[27]~511_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][27]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][27]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][27]~regout ),
	.datad(\cpu|rf|register[23][27]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~511_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~511 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[27]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y35_N11
cycloneii_lcell_ff \cpu|rf|register[12][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[12][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][27]~regout ));

// Location: LCFF_X58_Y30_N11
cycloneii_lcell_ff \cpu|rf|register[9][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][28]~regout ));

// Location: LCFF_X66_Y27_N19
cycloneii_lcell_ff \cpu|rf|register[10][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][28]~regout ));

// Location: LCFF_X58_Y30_N1
cycloneii_lcell_ff \cpu|rf|register[8][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][28]~regout ));

// Location: LCCOMB_X66_Y27_N18
cycloneii_lcell_comb \cpu|rf|qa[28]~524 (
// Equation(s):
// \cpu|rf|qa[28]~524_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[10][28]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[8][28]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[8][28]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[10][28]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~524_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~524 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[28]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y27_N17
cycloneii_lcell_ff \cpu|rf|register[11][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][28]~regout ));

// Location: LCCOMB_X66_Y27_N16
cycloneii_lcell_comb \cpu|rf|qa[28]~525 (
// Equation(s):
// \cpu|rf|qa[28]~525_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[28]~524_combout  & ((\cpu|rf|register[11][28]~regout ))) # (!\cpu|rf|qa[28]~524_combout  & (\cpu|rf|register[9][28]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[28]~524_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][28]~regout ),
	.datac(\cpu|rf|register[11][28]~regout ),
	.datad(\cpu|rf|qa[28]~524_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~525_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~525 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[28]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y29_N15
cycloneii_lcell_ff \cpu|rf|register[22][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][28]~regout ));

// Location: LCFF_X70_Y29_N5
cycloneii_lcell_ff \cpu|rf|register[26][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][28]~regout ));

// Location: LCFF_X68_Y26_N23
cycloneii_lcell_ff \cpu|rf|register[18][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][28]~regout ));

// Location: LCCOMB_X68_Y26_N22
cycloneii_lcell_comb \cpu|rf|qa[28]~526 (
// Equation(s):
// \cpu|rf|qa[28]~526_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][28]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][28]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[26][28]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[18][28]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~526_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~526 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[28]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y28_N23
cycloneii_lcell_ff \cpu|rf|register[30][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][28]~regout ));

// Location: LCCOMB_X68_Y26_N16
cycloneii_lcell_comb \cpu|rf|qa[28]~527 (
// Equation(s):
// \cpu|rf|qa[28]~527_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[28]~526_combout  & (\cpu|rf|register[30][28]~regout )) # (!\cpu|rf|qa[28]~526_combout  & ((\cpu|rf|register[22][28]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[28]~526_combout ))))

	.dataa(\cpu|rf|register[30][28]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[22][28]~regout ),
	.datad(\cpu|rf|qa[28]~526_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~527_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~527 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[28]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N13
cycloneii_lcell_ff \cpu|rf|register[17][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][28]~regout ));

// Location: LCCOMB_X71_Y29_N12
cycloneii_lcell_comb \cpu|rf|qa[28]~528 (
// Equation(s):
// \cpu|rf|qa[28]~528_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][28]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[17][28]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[21][28]~regout ),
	.datac(\cpu|rf|register[17][28]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~528_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~528 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[28]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N15
cycloneii_lcell_ff \cpu|rf|register[29][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][28]~regout ));

// Location: LCCOMB_X71_Y29_N14
cycloneii_lcell_comb \cpu|rf|qa[28]~529 (
// Equation(s):
// \cpu|rf|qa[28]~529_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[28]~528_combout  & ((\cpu|rf|register[29][28]~regout ))) # (!\cpu|rf|qa[28]~528_combout  & (\cpu|rf|register[25][28]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[28]~528_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][28]~regout ),
	.datac(\cpu|rf|register[29][28]~regout ),
	.datad(\cpu|rf|qa[28]~528_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~529_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~529 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[28]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y32_N7
cycloneii_lcell_ff \cpu|rf|register[24][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[24][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][28]~regout ));

// Location: LCCOMB_X65_Y28_N12
cycloneii_lcell_comb \cpu|rf|qa[28]~530 (
// Equation(s):
// \cpu|rf|qa[28]~530_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][28]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][28]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[24][28]~regout ),
	.datac(\cpu|rf|register[16][28]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~530_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~530 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[28]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y28_N3
cycloneii_lcell_ff \cpu|rf|register[28][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][28]~regout ));

// Location: LCCOMB_X65_Y28_N2
cycloneii_lcell_comb \cpu|rf|qa[28]~531 (
// Equation(s):
// \cpu|rf|qa[28]~531_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[28]~530_combout  & ((\cpu|rf|register[28][28]~regout ))) # (!\cpu|rf|qa[28]~530_combout  & (\cpu|rf|register[20][28]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[28]~530_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][28]~regout ),
	.datac(\cpu|rf|register[28][28]~regout ),
	.datad(\cpu|rf|qa[28]~530_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~531_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~531 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[28]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N8
cycloneii_lcell_comb \cpu|rf|qa[28]~532 (
// Equation(s):
// \cpu|rf|qa[28]~532_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|qa[28]~529_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[28]~531_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[28]~531_combout ),
	.datad(\cpu|rf|qa[28]~529_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~532_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~532 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[28]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N8
cycloneii_lcell_comb \cpu|rf|qa[28]~533 (
// Equation(s):
// \cpu|rf|qa[28]~533_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][28]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][28]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[23][28]~regout ),
	.datac(\cpu|rf|register[19][28]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~533_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~533 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[28]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N26
cycloneii_lcell_comb \cpu|rf|qa[28]~534 (
// Equation(s):
// \cpu|rf|qa[28]~534_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[28]~533_combout  & ((\cpu|rf|register[31][28]~regout ))) # (!\cpu|rf|qa[28]~533_combout  & (\cpu|rf|register[27][28]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[28]~533_combout ))))

	.dataa(\cpu|rf|register[27][28]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[31][28]~regout ),
	.datad(\cpu|rf|qa[28]~533_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~534_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~534 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[28]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N10
cycloneii_lcell_comb \cpu|rf|qa[28]~535 (
// Equation(s):
// \cpu|rf|qa[28]~535_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[28]~532_combout  & ((\cpu|rf|qa[28]~534_combout ))) # (!\cpu|rf|qa[28]~532_combout  & (\cpu|rf|qa[28]~527_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[28]~532_combout ))))

	.dataa(\cpu|rf|qa[28]~527_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[28]~532_combout ),
	.datad(\cpu|rf|qa[28]~534_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~535_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~535 .lut_mask = 16'hF838;
defparam \cpu|rf|qa[28]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y33_N15
cycloneii_lcell_ff \cpu|rf|register[6][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][28]~regout ));

// Location: LCFF_X61_Y29_N7
cycloneii_lcell_ff \cpu|rf|register[5][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][28]~regout ));

// Location: LCFF_X62_Y30_N31
cycloneii_lcell_ff \cpu|rf|register[4][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[4][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][28]~regout ));

// Location: LCCOMB_X60_Y33_N12
cycloneii_lcell_comb \cpu|rf|qa[28]~536 (
// Equation(s):
// \cpu|rf|qa[28]~536_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[5][28]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[4][28]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[4][28]~regout ),
	.datab(\cpu|rf|register[5][28]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~536_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~536 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[28]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y33_N27
cycloneii_lcell_ff \cpu|rf|register[7][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][28]~regout ));

// Location: LCCOMB_X60_Y33_N14
cycloneii_lcell_comb \cpu|rf|qa[28]~537 (
// Equation(s):
// \cpu|rf|qa[28]~537_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[28]~536_combout  & (\cpu|rf|register[7][28]~regout )) # (!\cpu|rf|qa[28]~536_combout  & ((\cpu|rf|register[6][28]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[28]~536_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[7][28]~regout ),
	.datac(\cpu|rf|register[6][28]~regout ),
	.datad(\cpu|rf|qa[28]~536_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~537_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~537 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[28]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N21
cycloneii_lcell_ff \cpu|rf|register[2][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][28]~regout ));

// Location: LCFF_X61_Y29_N1
cycloneii_lcell_ff \cpu|rf|register[1][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][28]~regout ));

// Location: LCCOMB_X61_Y29_N0
cycloneii_lcell_comb \cpu|rf|qa[28]~538 (
// Equation(s):
// \cpu|rf|qa[28]~538_combout  = (\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[4]~14_combout )))) # (!\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[2][28]~regout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|register[1][28]~regout 
// )))))

	.dataa(\cpu|rf|register[2][28]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][28]~regout ),
	.datad(\cpu|rf|qa[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~538_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~538 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[28]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y30_N1
cycloneii_lcell_ff \cpu|rf|register[3][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][28]~regout ));

// Location: LCCOMB_X59_Y30_N2
cycloneii_lcell_comb \cpu|rf|qa[28]~539 (
// Equation(s):
// \cpu|rf|qa[28]~539_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[28]~538_combout  & (\cpu|rf|register[3][28]~regout )) # (!\cpu|rf|qa[28]~538_combout  & ((\cpu|rf|qa[28]~537_combout ))))) # (!\cpu|rf|qa[4]~17_combout  & 
// (((\cpu|rf|qa[28]~538_combout ))))

	.dataa(\cpu|rf|qa[4]~17_combout ),
	.datab(\cpu|rf|register[3][28]~regout ),
	.datac(\cpu|rf|qa[28]~537_combout ),
	.datad(\cpu|rf|qa[28]~538_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~539_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~539 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[28]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N12
cycloneii_lcell_comb \cpu|rf|qa[28]~540 (
// Equation(s):
// \cpu|rf|qa[28]~540_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~13_combout ) # ((\cpu|rf|qa[28]~535_combout )))) # (!\cpu|rf|qa[4]~10_combout  & (!\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[28]~539_combout )))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[4]~13_combout ),
	.datac(\cpu|rf|qa[28]~539_combout ),
	.datad(\cpu|rf|qa[28]~535_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~540_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~540 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[28]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y33_N25
cycloneii_lcell_ff \cpu|rf|register[14][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][28]~regout ));

// Location: LCCOMB_X62_Y33_N12
cycloneii_lcell_comb \cpu|rf|qa[28]~541 (
// Equation(s):
// \cpu|rf|qa[28]~541_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][28]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[12][28]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[13][28]~regout ),
	.datab(\cpu|rf|register[12][28]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~541_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~541 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[28]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneii_lcell_comb \cpu|rf|qa[28]~542 (
// Equation(s):
// \cpu|rf|qa[28]~542_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[28]~541_combout  & (\cpu|rf|register[15][28]~regout )) # (!\cpu|rf|qa[28]~541_combout  & ((\cpu|rf|register[14][28]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[28]~541_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[15][28]~regout ),
	.datac(\cpu|rf|register[14][28]~regout ),
	.datad(\cpu|rf|qa[28]~541_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~542_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~542 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[28]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N14
cycloneii_lcell_comb \cpu|rf|qa[28]~543 (
// Equation(s):
// \cpu|rf|qa[28]~543_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[28]~540_combout  & (\cpu|rf|qa[28]~542_combout )) # (!\cpu|rf|qa[28]~540_combout  & ((\cpu|rf|qa[28]~525_combout ))))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[28]~540_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[28]~542_combout ),
	.datac(\cpu|rf|qa[28]~525_combout ),
	.datad(\cpu|rf|qa[28]~540_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[28]~543_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[28]~543 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[28]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~16 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~16_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[26]~503_combout ) # ((\cpu|rf|qa[28]~543_combout ) # (\cpu|rf|qa[27]~523_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[26]~503_combout ),
	.datac(\cpu|rf|qa[28]~543_combout ),
	.datad(\cpu|rf|qa[27]~523_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~16 .lut_mask = 16'hAAA8;
defparam \cpu|al_unit|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~17 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~17_combout  = (\cpu|al_unit|ShiftLeft0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~14_combout ) # ((\cpu|al_unit|ShiftLeft0~13_combout ) # (\cpu|al_unit|ShiftLeft0~15_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~14_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~13_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~17 .lut_mask = 16'hFFFE;
defparam \cpu|al_unit|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneii_lcell_comb \cpu|rf|qb[31]~85 (
// Equation(s):
// \cpu|rf|qb[31]~85_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][31]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][31]~regout )))))

	.dataa(\cpu|rf|register[14][31]~regout ),
	.datab(\cpu|rf|register[12][31]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~85 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[31]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneii_lcell_comb \cpu|rf|qb[31]~86 (
// Equation(s):
// \cpu|rf|qb[31]~86_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[31]~85_combout  & ((\cpu|rf|register[15][31]~regout ))) # (!\cpu|rf|qb[31]~85_combout  & (\cpu|rf|register[13][31]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[31]~85_combout ))))

	.dataa(\cpu|rf|register[13][31]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[15][31]~regout ),
	.datad(\cpu|rf|qb[31]~85_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~86 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[31]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y31_N25
cycloneii_lcell_ff \cpu|rf|register[22][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][0]~regout ));

// Location: LCFF_X68_Y28_N9
cycloneii_lcell_ff \cpu|rf|register[18][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[18][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][0]~regout ));

// Location: LCCOMB_X68_Y28_N6
cycloneii_lcell_comb \cpu|rf|qa[0]~544 (
// Equation(s):
// \cpu|rf|qa[0]~544_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][0]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][0]~regout )))))

	.dataa(\cpu|rf|register[26][0]~regout ),
	.datab(\cpu|rf|register[18][0]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~544_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~544 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[0]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N10
cycloneii_lcell_comb \cpu|rf|qa[0]~545 (
// Equation(s):
// \cpu|rf|qa[0]~545_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[0]~544_combout  & ((\cpu|rf|register[30][0]~regout ))) # (!\cpu|rf|qa[0]~544_combout  & (\cpu|rf|register[22][0]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[0]~544_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][0]~regout ),
	.datac(\cpu|rf|register[30][0]~regout ),
	.datad(\cpu|rf|qa[0]~544_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~545_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~545 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[0]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y28_N21
cycloneii_lcell_ff \cpu|rf|register[25][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[25][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][0]~regout ));

// Location: LCFF_X72_Y29_N21
cycloneii_lcell_ff \cpu|rf|register[21][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[21][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][0]~regout ));

// Location: LCFF_X63_Y27_N25
cycloneii_lcell_ff \cpu|rf|register[16][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][0]~regout ));

// Location: LCFF_X65_Y31_N5
cycloneii_lcell_ff \cpu|rf|register[9][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][0]~regout ));

// Location: LCFF_X65_Y31_N27
cycloneii_lcell_ff \cpu|rf|register[8][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][0]~regout ));

// Location: LCCOMB_X65_Y31_N26
cycloneii_lcell_comb \cpu|rf|qa[0]~554 (
// Equation(s):
// \cpu|rf|qa[0]~554_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][0]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[8][0]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][0]~regout ),
	.datac(\cpu|rf|register[8][0]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~554_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~554 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[0]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N4
cycloneii_lcell_comb \cpu|rf|qa[0]~555 (
// Equation(s):
// \cpu|rf|qa[0]~555_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[0]~554_combout  & (\cpu|rf|register[11][0]~regout )) # (!\cpu|rf|qa[0]~554_combout  & ((\cpu|rf|register[9][0]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[0]~554_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[11][0]~regout ),
	.datac(\cpu|rf|register[9][0]~regout ),
	.datad(\cpu|rf|qa[0]~554_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~555_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~555 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[0]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N20
cycloneii_lcell_comb \cpu|al_unit|Mux31~0 (
// Equation(s):
// \cpu|al_unit|Mux31~0_combout  = (\cpu|al_unit|Mux29~23_combout  & (\cpu|alu_a|y[0]~7_combout  $ (\cpu|alu_b|y[0]~28_combout )))

	.dataa(\cpu|al_unit|Mux29~23_combout ),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(vcc),
	.datad(\cpu|alu_b|y[0]~28_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~0 .lut_mask = 16'h2288;
defparam \cpu|al_unit|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N10
cycloneii_lcell_comb \cpu|al_unit|Mux31~1 (
// Equation(s):
// \cpu|al_unit|Mux31~1_combout  = (!\cpu|cu|aluc[0]~11_combout  & ((\cpu|al_unit|Mux31~0_combout ) # ((!\cpu|cu|aluc[1]~2_combout  & \cpu|al_unit|Add0~55_combout ))))

	.dataa(\cpu|cu|aluc[1]~2_combout ),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|al_unit|Mux31~0_combout ),
	.datad(\cpu|al_unit|Add0~55_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~1 .lut_mask = 16'h3130;
defparam \cpu|al_unit|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y27_N1
cycloneii_lcell_ff \cpu|rf|register[27][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[27][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][4]~regout ));

// Location: LCFF_X68_Y28_N21
cycloneii_lcell_ff \cpu|rf|register[23][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][4]~regout ));

// Location: LCFF_X67_Y28_N17
cycloneii_lcell_ff \cpu|rf|register[19][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][4]~regout ));

// Location: LCCOMB_X67_Y28_N22
cycloneii_lcell_comb \cpu|rf|qa[4]~573 (
// Equation(s):
// \cpu|rf|qa[4]~573_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|register[23][4]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[19][4]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[19][4]~regout ),
	.datab(\cpu|rf|register[23][4]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~573_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~573 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[4]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N25
cycloneii_lcell_ff \cpu|rf|register[31][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][4]~regout ));

// Location: LCCOMB_X67_Y28_N24
cycloneii_lcell_comb \cpu|rf|qa[4]~574 (
// Equation(s):
// \cpu|rf|qa[4]~574_combout  = (\cpu|rf|qa[4]~573_combout  & (((\cpu|rf|register[31][4]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[4]~573_combout  & (\cpu|rf|register[27][4]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[27][4]~regout ),
	.datab(\cpu|rf|qa[4]~573_combout ),
	.datac(\cpu|rf|register[31][4]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~574_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~574 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[4]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N5
cycloneii_lcell_ff \cpu|rf|register[1][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[1][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][4]~regout ));

// Location: LCFF_X60_Y30_N17
cycloneii_lcell_ff \cpu|rf|register[3][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[3][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][4]~regout ));

// Location: LCFF_X63_Y35_N19
cycloneii_lcell_ff \cpu|rf|register[12][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[12][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][4]~regout ));

// Location: LCFF_X66_Y33_N13
cycloneii_lcell_ff \cpu|rf|register[25][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][3]~regout ));

// Location: LCFF_X68_Y28_N31
cycloneii_lcell_ff \cpu|rf|register[23][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][3]~regout ));

// Location: LCCOMB_X67_Y28_N20
cycloneii_lcell_comb \cpu|rf|qa[3]~591 (
// Equation(s):
// \cpu|rf|qa[3]~591_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][3]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][3]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[23][3]~regout ),
	.datab(\cpu|rf|register[19][3]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~591_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~591 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[3]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N1
cycloneii_lcell_ff \cpu|rf|register[10][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][3]~regout ));

// Location: LCFF_X65_Y24_N17
cycloneii_lcell_ff \cpu|rf|register[9][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[9][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][3]~regout ));

// Location: LCFF_X65_Y31_N29
cycloneii_lcell_ff \cpu|rf|register[8][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][3]~regout ));

// Location: LCCOMB_X65_Y31_N28
cycloneii_lcell_comb \cpu|rf|qa[3]~594 (
// Equation(s):
// \cpu|rf|qa[3]~594_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][3]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[8][3]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][3]~regout ),
	.datac(\cpu|rf|register[8][3]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~594_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~594 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[3]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N31
cycloneii_lcell_ff \cpu|rf|register[11][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][3]~regout ));

// Location: LCCOMB_X66_Y31_N30
cycloneii_lcell_comb \cpu|rf|qa[3]~595 (
// Equation(s):
// \cpu|rf|qa[3]~595_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[3]~594_combout  & ((\cpu|rf|register[11][3]~regout ))) # (!\cpu|rf|qa[3]~594_combout  & (\cpu|rf|register[10][3]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[3]~594_combout ))))

	.dataa(\cpu|rf|register[10][3]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[11][3]~regout ),
	.datad(\cpu|rf|qa[3]~594_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~595_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~595 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[3]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y28_N29
cycloneii_lcell_ff \cpu|rf|register[2][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[2][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][3]~regout ));

// Location: LCFF_X62_Y35_N29
cycloneii_lcell_ff \cpu|rf|register[14][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][3]~regout ));

// Location: LCFF_X65_Y23_N5
cycloneii_lcell_ff \cpu|rf|register[15][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][3]~regout ));

// Location: LCFF_X67_Y29_N9
cycloneii_lcell_ff \cpu|rf|register[16][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][2]~regout ));

// Location: LCFF_X66_Y32_N17
cycloneii_lcell_ff \cpu|rf|register[31][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[31][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][2]~regout ));

// Location: LCFF_X58_Y29_N19
cycloneii_lcell_ff \cpu|rf|register[3][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][2]~regout ));

// Location: LCFF_X58_Y33_N13
cycloneii_lcell_ff \cpu|rf|register[14][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[14][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][2]~regout ));

// Location: LCFF_X63_Y24_N17
cycloneii_lcell_ff \cpu|rf|register[24][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[24][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][1]~regout ));

// Location: LCFF_X66_Y28_N1
cycloneii_lcell_ff \cpu|rf|register[27][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][1]~regout ));

// Location: LCFF_X68_Y28_N13
cycloneii_lcell_ff \cpu|rf|register[23][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][1]~regout ));

// Location: LCCOMB_X66_Y28_N2
cycloneii_lcell_comb \cpu|rf|qa[1]~633 (
// Equation(s):
// \cpu|rf|qa[1]~633_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # (\cpu|rf|register[23][1]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[19][1]~regout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[19][1]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|register[23][1]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~633_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~633 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[1]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N28
cycloneii_lcell_comb \cpu|rf|qa[1]~634 (
// Equation(s):
// \cpu|rf|qa[1]~634_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[1]~633_combout  & (\cpu|rf|register[31][1]~regout )) # (!\cpu|rf|qa[1]~633_combout  & ((\cpu|rf|register[27][1]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[1]~633_combout ))))

	.dataa(\cpu|rf|register[31][1]~regout ),
	.datab(\cpu|rf|register[27][1]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|qa[1]~633_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~634_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~634 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[1]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y32_N21
cycloneii_lcell_ff \cpu|rf|register[7][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][1]~regout ));

// Location: LCFF_X61_Y35_N7
cycloneii_lcell_ff \cpu|rf|register[12][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][1]~regout ));

// Location: LCCOMB_X61_Y35_N6
cycloneii_lcell_comb \cpu|rf|qa[1]~641 (
// Equation(s):
// \cpu|rf|qa[1]~641_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[14][1]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[12][1]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[14][1]~regout ),
	.datac(\cpu|rf|register[12][1]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~641_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~641 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[1]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N19
cycloneii_lcell_ff \cpu|rf|register[15][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[15][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][1]~regout ));

// Location: LCCOMB_X61_Y35_N24
cycloneii_lcell_comb \cpu|rf|qa[1]~642 (
// Equation(s):
// \cpu|rf|qa[1]~642_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[1]~641_combout  & (\cpu|rf|register[15][1]~regout )) # (!\cpu|rf|qa[1]~641_combout  & ((\cpu|rf|register[13][1]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[1]~641_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[15][1]~regout ),
	.datac(\cpu|rf|register[13][1]~regout ),
	.datad(\cpu|rf|qa[1]~641_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~642_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~642 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[1]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneii_lcell_comb \cpu|rf|qb[11]~125 (
// Equation(s):
// \cpu|rf|qb[11]~125_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[14][11]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[12][11]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[12][11]~regout ),
	.datab(\cpu|rf|register[14][11]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~125 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[11]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N8
cycloneii_lcell_comb \cpu|rf|qb[11]~126 (
// Equation(s):
// \cpu|rf|qb[11]~126_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[11]~125_combout  & (\cpu|rf|register[15][11]~regout )) # (!\cpu|rf|qb[11]~125_combout  & ((\cpu|rf|register[13][11]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[11]~125_combout ))))

	.dataa(\cpu|rf|register[15][11]~regout ),
	.datab(\cpu|rf|register[13][11]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[11]~125_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~126 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[11]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N2
cycloneii_lcell_comb \cpu|rf|qb[9]~130 (
// Equation(s):
// \cpu|rf|qb[9]~130_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[21][9]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[17][9]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[17][9]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[21][9]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~130 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[9]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N10
cycloneii_lcell_comb \cpu|rf|qb[9]~131 (
// Equation(s):
// \cpu|rf|qb[9]~131_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[9]~130_combout  & ((\cpu|rf|register[29][9]~regout ))) # (!\cpu|rf|qb[9]~130_combout  & (\cpu|rf|register[25][9]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[9]~130_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][9]~regout ),
	.datac(\cpu|rf|register[29][9]~regout ),
	.datad(\cpu|rf|qb[9]~130_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~131 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[9]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N20
cycloneii_lcell_comb \cpu|rf|qb[10]~148 (
// Equation(s):
// \cpu|rf|qb[10]~148_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][10]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][10]~regout ))))

	.dataa(\cpu|rf|register[18][10]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[26][10]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~148 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[10]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N28
cycloneii_lcell_comb \cpu|rf|qb[10]~149 (
// Equation(s):
// \cpu|rf|qb[10]~149_combout  = (\cpu|rf|qb[10]~148_combout  & ((\cpu|rf|register[30][10]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[10]~148_combout  & (((\cpu|rf|register[22][10]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[30][10]~regout ),
	.datab(\cpu|rf|register[22][10]~regout ),
	.datac(\cpu|rf|qb[10]~148_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~149 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[10]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N28
cycloneii_lcell_comb \cpu|rf|qb[8]~172 (
// Equation(s):
// \cpu|rf|qb[8]~172_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][8]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][8]~regout )))))

	.dataa(\cpu|rf|register[24][8]~regout ),
	.datab(\cpu|rf|register[16][8]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~172_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~172 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[8]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N4
cycloneii_lcell_comb \cpu|rf|qb[8]~173 (
// Equation(s):
// \cpu|rf|qb[8]~173_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[8]~172_combout  & (\cpu|rf|register[28][8]~regout )) # (!\cpu|rf|qb[8]~172_combout  & ((\cpu|rf|register[20][8]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|qb[8]~172_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|qb[8]~172_combout ),
	.datac(\cpu|rf|register[28][8]~regout ),
	.datad(\cpu|rf|register[20][8]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~173_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~173 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[8]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N26
cycloneii_lcell_comb \cpu|rf|qb[3]~188 (
// Equation(s):
// \cpu|rf|qb[3]~188_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][3]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[8][3]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[9][3]~regout ),
	.datab(\cpu|rf|register[8][3]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~188_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~188 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[3]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N0
cycloneii_lcell_comb \cpu|rf|qb[3]~189 (
// Equation(s):
// \cpu|rf|qb[3]~189_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[3]~188_combout  & (\cpu|rf|register[11][3]~regout )) # (!\cpu|rf|qb[3]~188_combout  & ((\cpu|rf|register[10][3]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[3]~188_combout ))))

	.dataa(\cpu|rf|register[11][3]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[10][3]~regout ),
	.datad(\cpu|rf|qb[3]~188_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~189_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~189 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[3]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N14
cycloneii_lcell_comb \cpu|rf|qb[3]~190 (
// Equation(s):
// \cpu|rf|qb[3]~190_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][3]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[17][3]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[21][3]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[17][3]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~190_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~190 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[3]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N18
cycloneii_lcell_comb \cpu|rf|qb[3]~191 (
// Equation(s):
// \cpu|rf|qb[3]~191_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[3]~190_combout  & ((\cpu|rf|register[29][3]~regout ))) # (!\cpu|rf|qb[3]~190_combout  & (\cpu|rf|register[25][3]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[3]~190_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][3]~regout ),
	.datac(\cpu|rf|register[29][3]~regout ),
	.datad(\cpu|rf|qb[3]~190_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~191_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~191 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[3]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~20 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~20_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[3]~33_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[2]~34_combout )))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|alu_b|y[3]~33_combout ),
	.datad(\cpu|alu_b|y[2]~34_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~20 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~21 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~21_combout  = (\cpu|alu_b|y[0]~28_combout  & !\cpu|alu_a|y[0]~7_combout )

	.dataa(vcc),
	.datab(\cpu|alu_b|y[0]~28_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~21 .lut_mask = 16'h0C0C;
defparam \cpu|al_unit|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~21 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~21_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight1~20_combout )) # (!\cpu|alu_a|y[1]~12_combout  & (((\cpu|al_unit|ShiftLeft0~21_combout ) # (\cpu|al_unit|ShiftLeft0~22_combout ))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|al_unit|ShiftRight1~20_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~21_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~21 .lut_mask = 16'hDDD8;
defparam \cpu|al_unit|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N8
cycloneii_lcell_comb \cpu|rf|qb[15]~248 (
// Equation(s):
// \cpu|rf|qb[15]~248_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][15]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][15]~regout ))))

	.dataa(\cpu|rf|register[8][15]~regout ),
	.datab(\cpu|rf|register[9][15]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~248_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~248 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[15]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneii_lcell_comb \cpu|rf|qb[15]~249 (
// Equation(s):
// \cpu|rf|qb[15]~249_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[15]~248_combout  & ((\cpu|rf|register[11][15]~regout ))) # (!\cpu|rf|qb[15]~248_combout  & (\cpu|rf|register[10][15]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[15]~248_combout ))))

	.dataa(\cpu|rf|register[10][15]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[15]~248_combout ),
	.datad(\cpu|rf|register[11][15]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~249_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~249 .lut_mask = 16'hF838;
defparam \cpu|rf|qb[15]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N12
cycloneii_lcell_comb \cpu|rf|qb[15]~257 (
// Equation(s):
// \cpu|rf|qb[15]~257_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][15]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][15]~regout ))))

	.dataa(\cpu|rf|register[19][15]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|register[23][15]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~257_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~257 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qb[15]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N22
cycloneii_lcell_comb \cpu|rf|qb[13]~277 (
// Equation(s):
// \cpu|rf|qb[13]~277_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][13]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][13]~regout ))))

	.dataa(\cpu|rf|register[19][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|register[23][13]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~277_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~277 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qb[13]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N10
cycloneii_lcell_comb \cpu|rf|qb[13]~278 (
// Equation(s):
// \cpu|rf|qb[13]~278_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[13]~277_combout  & (\cpu|rf|register[31][13]~regout )) # (!\cpu|rf|qb[13]~277_combout  & ((\cpu|rf|register[27][13]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[13]~277_combout ))))

	.dataa(\cpu|rf|register[31][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[27][13]~regout ),
	.datad(\cpu|rf|qb[13]~277_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~278_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~278 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[13]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N28
cycloneii_lcell_comb \cpu|rf|qb[13]~280 (
// Equation(s):
// \cpu|rf|qb[13]~280_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[6][13]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[4][13]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[4][13]~regout ),
	.datab(\cpu|rf|register[6][13]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~280_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~280 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[13]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N16
cycloneii_lcell_comb \cpu|rf|qb[14]~288 (
// Equation(s):
// \cpu|rf|qb[14]~288_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][14]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][14]~regout )))))

	.dataa(\cpu|rf|register[26][14]~regout ),
	.datab(\cpu|rf|register[18][14]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~288_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~288 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[14]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneii_lcell_comb \cpu|rf|qb[14]~298 (
// Equation(s):
// \cpu|rf|qb[14]~298_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[10][14]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[8][14]~regout )))))

	.dataa(\cpu|rf|register[10][14]~regout ),
	.datab(\cpu|rf|register[8][14]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~298_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~298 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[14]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneii_lcell_comb \cpu|rf|qb[14]~299 (
// Equation(s):
// \cpu|rf|qb[14]~299_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[14]~298_combout  & (\cpu|rf|register[11][14]~regout )) # (!\cpu|rf|qb[14]~298_combout  & ((\cpu|rf|register[9][14]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[14]~298_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[11][14]~regout ),
	.datac(\cpu|rf|register[9][14]~regout ),
	.datad(\cpu|rf|qb[14]~298_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~299_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~299 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[14]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneii_lcell_comb \cpu|rf|qb[14]~305 (
// Equation(s):
// \cpu|rf|qb[14]~305_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][14]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[12][14]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[12][14]~regout ),
	.datab(\cpu|rf|register[13][14]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~305_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~305 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[14]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneii_lcell_comb \cpu|rf|qb[14]~306 (
// Equation(s):
// \cpu|rf|qb[14]~306_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[14]~305_combout  & (\cpu|rf|register[15][14]~regout )) # (!\cpu|rf|qb[14]~305_combout  & ((\cpu|rf|register[14][14]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[14]~305_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[14]~305_combout ),
	.datac(\cpu|rf|register[15][14]~regout ),
	.datad(\cpu|rf|register[14][14]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~306_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~306 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[14]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N12
cycloneii_lcell_comb \cpu|rf|qb[12]~312 (
// Equation(s):
// \cpu|rf|qb[12]~312_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[24][12]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[16][12]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[16][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[24][12]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~312_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~312 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[12]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N22
cycloneii_lcell_comb \cpu|rf|qb[12]~313 (
// Equation(s):
// \cpu|rf|qb[12]~313_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[12]~312_combout  & (\cpu|rf|register[28][12]~regout )) # (!\cpu|rf|qb[12]~312_combout  & ((\cpu|rf|register[20][12]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[12]~312_combout ))))

	.dataa(\cpu|rf|register[28][12]~regout ),
	.datab(\cpu|rf|register[20][12]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[12]~312_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~313_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~313 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[12]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N0
cycloneii_lcell_comb \cpu|rf|qb[12]~315 (
// Equation(s):
// \cpu|rf|qb[12]~315_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19]) # (\cpu|rf|register[23][12]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][12]~regout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [19])))

	.dataa(\cpu|rf|register[19][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|register[23][12]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~315_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~315 .lut_mask = 16'hCEC2;
defparam \cpu|rf|qb[12]~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N14
cycloneii_lcell_comb \cpu|rf|qb[12]~316 (
// Equation(s):
// \cpu|rf|qb[12]~316_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[12]~315_combout  & (\cpu|rf|register[31][12]~regout )) # (!\cpu|rf|qb[12]~315_combout  & ((\cpu|rf|register[27][12]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[12]~315_combout ))))

	.dataa(\cpu|rf|register[31][12]~regout ),
	.datab(\cpu|rf|register[27][12]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[12]~315_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~316_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~316 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[12]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N6
cycloneii_lcell_comb \cpu|rf|qb[7]~328 (
// Equation(s):
// \cpu|rf|qb[7]~328_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][7]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[8][7]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[9][7]~regout ),
	.datab(\cpu|rf|register[8][7]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~328_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~328 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[7]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N4
cycloneii_lcell_comb \cpu|rf|qb[7]~329 (
// Equation(s):
// \cpu|rf|qb[7]~329_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[7]~328_combout  & (\cpu|rf|register[11][7]~regout )) # (!\cpu|rf|qb[7]~328_combout  & ((\cpu|rf|register[10][7]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[7]~328_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[11][7]~regout ),
	.datac(\cpu|rf|register[10][7]~regout ),
	.datad(\cpu|rf|qb[7]~328_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~329_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~329 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[7]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N8
cycloneii_lcell_comb \cpu|rf|qb[6]~348 (
// Equation(s):
// \cpu|rf|qb[6]~348_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][6]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][6]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[18][6]~regout ),
	.datac(\cpu|rf|register[26][6]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~348_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~348 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[6]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N22
cycloneii_lcell_comb \cpu|rf|qb[6]~349 (
// Equation(s):
// \cpu|rf|qb[6]~349_combout  = (\cpu|rf|qb[6]~348_combout  & (((\cpu|rf|register[30][6]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[6]~348_combout  & (\cpu|rf|register[22][6]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[22][6]~regout ),
	.datab(\cpu|rf|qb[6]~348_combout ),
	.datac(\cpu|rf|register[30][6]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~349_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~349 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[6]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N28
cycloneii_lcell_comb \cpu|rf|qb[5]~370 (
// Equation(s):
// \cpu|rf|qb[5]~370_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][5]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[17][5]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[21][5]~regout ),
	.datab(\cpu|rf|register[17][5]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~370_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~370 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[5]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N26
cycloneii_lcell_comb \cpu|rf|qb[5]~371 (
// Equation(s):
// \cpu|rf|qb[5]~371_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[5]~370_combout  & ((\cpu|rf|register[29][5]~regout ))) # (!\cpu|rf|qb[5]~370_combout  & (\cpu|rf|register[25][5]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[5]~370_combout ))))

	.dataa(\cpu|rf|register[25][5]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[29][5]~regout ),
	.datad(\cpu|rf|qb[5]~370_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~371_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~371 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[5]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N16
cycloneii_lcell_comb \cpu|rf|qb[4]~395 (
// Equation(s):
// \cpu|rf|qb[4]~395_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][4]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[19][4]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[23][4]~regout ),
	.datac(\cpu|rf|register[19][4]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~395_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~395 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[4]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N6
cycloneii_lcell_comb \cpu|rf|qb[4]~396 (
// Equation(s):
// \cpu|rf|qb[4]~396_combout  = (\cpu|rf|qb[4]~395_combout  & ((\cpu|rf|register[31][4]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[4]~395_combout  & (((\cpu|rf|register[27][4]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[31][4]~regout ),
	.datab(\cpu|rf|register[27][4]~regout ),
	.datac(\cpu|rf|qb[4]~395_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~396_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~396 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[4]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N0
cycloneii_lcell_comb \cpu|rf|qb[30]~418 (
// Equation(s):
// \cpu|rf|qb[30]~418_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][30]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][30]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[10][30]~regout ),
	.datac(\cpu|rf|register[8][30]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~418_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~418 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[30]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneii_lcell_comb \cpu|rf|qb[30]~419 (
// Equation(s):
// \cpu|rf|qb[30]~419_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[30]~418_combout  & ((\cpu|rf|register[11][30]~regout ))) # (!\cpu|rf|qb[30]~418_combout  & (\cpu|rf|register[9][30]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[30]~418_combout ))))

	.dataa(\cpu|rf|register[9][30]~regout ),
	.datab(\cpu|rf|register[11][30]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[30]~418_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~419_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~419 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[30]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneii_lcell_comb \cpu|rf|qb[30]~425 (
// Equation(s):
// \cpu|rf|qb[30]~425_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][30]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[12][30]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[12][30]~regout ),
	.datad(\cpu|rf|register[13][30]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~425_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~425 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[30]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneii_lcell_comb \cpu|rf|qb[30]~426 (
// Equation(s):
// \cpu|rf|qb[30]~426_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[30]~425_combout  & (\cpu|rf|register[15][30]~regout )) # (!\cpu|rf|qb[30]~425_combout  & ((\cpu|rf|register[14][30]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[30]~425_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[15][30]~regout ),
	.datac(\cpu|rf|register[14][30]~regout ),
	.datad(\cpu|rf|qb[30]~425_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~426_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~426 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[30]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N20
cycloneii_lcell_comb \cpu|rf|qb[29]~428 (
// Equation(s):
// \cpu|rf|qb[29]~428_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][29]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][29]~regout ))))

	.dataa(\cpu|rf|register[8][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|register[9][29]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~428_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~428 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qb[29]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N10
cycloneii_lcell_comb \cpu|rf|qb[29]~429 (
// Equation(s):
// \cpu|rf|qb[29]~429_combout  = (\cpu|rf|qb[29]~428_combout  & (((\cpu|rf|register[11][29]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[29]~428_combout  & (\cpu|rf|register[10][29]~regout  & 
// (\imem|irom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\cpu|rf|qb[29]~428_combout ),
	.datab(\cpu|rf|register[10][29]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|register[11][29]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~429_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~429 .lut_mask = 16'hEA4A;
defparam \cpu|rf|qb[29]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N24
cycloneii_lcell_comb \cpu|rf|qb[29]~432 (
// Equation(s):
// \cpu|rf|qb[29]~432_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][29]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[18][29]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[26][29]~regout ),
	.datab(\cpu|rf|register[18][29]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~432_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~432 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[29]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N20
cycloneii_lcell_comb \cpu|rf|qb[29]~433 (
// Equation(s):
// \cpu|rf|qb[29]~433_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[29]~432_combout  & (\cpu|rf|register[30][29]~regout )) # (!\cpu|rf|qb[29]~432_combout  & ((\cpu|rf|register[22][29]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[29]~432_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[30][29]~regout ),
	.datac(\cpu|rf|register[22][29]~regout ),
	.datad(\cpu|rf|qb[29]~432_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~433_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~433 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[29]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N4
cycloneii_lcell_comb \cpu|rf|qb[28]~448 (
// Equation(s):
// \cpu|rf|qb[28]~448_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[26][28]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[18][28]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[18][28]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[26][28]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~448_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~448 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[28]~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N14
cycloneii_lcell_comb \cpu|rf|qb[28]~449 (
// Equation(s):
// \cpu|rf|qb[28]~449_combout  = (\cpu|rf|qb[28]~448_combout  & ((\cpu|rf|register[30][28]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[28]~448_combout  & (((\cpu|rf|register[22][28]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[30][28]~regout ),
	.datab(\cpu|rf|qb[28]~448_combout ),
	.datac(\cpu|rf|register[22][28]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~449_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~449 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[28]~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N0
cycloneii_lcell_comb \cpu|rf|qb[28]~458 (
// Equation(s):
// \cpu|rf|qb[28]~458_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[10][28]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[8][28]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[10][28]~regout ),
	.datac(\cpu|rf|register[8][28]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~458_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~458 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[28]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N10
cycloneii_lcell_comb \cpu|rf|qb[28]~459 (
// Equation(s):
// \cpu|rf|qb[28]~459_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[28]~458_combout  & (\cpu|rf|register[11][28]~regout )) # (!\cpu|rf|qb[28]~458_combout  & ((\cpu|rf|register[9][28]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[28]~458_combout ))))

	.dataa(\cpu|rf|register[11][28]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[9][28]~regout ),
	.datad(\cpu|rf|qb[28]~458_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~459_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~459 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[28]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneii_lcell_comb \cpu|rf|qb[28]~460 (
// Equation(s):
// \cpu|rf|qb[28]~460_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][28]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][28]~regout ))))

	.dataa(\cpu|rf|register[4][28]~regout ),
	.datab(\cpu|rf|register[5][28]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~460_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~460 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[28]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneii_lcell_comb \cpu|rf|qb[28]~461 (
// Equation(s):
// \cpu|rf|qb[28]~461_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[28]~460_combout  & ((\cpu|rf|register[7][28]~regout ))) # (!\cpu|rf|qb[28]~460_combout  & (\cpu|rf|register[6][28]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[28]~460_combout ))))

	.dataa(\cpu|rf|register[6][28]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[7][28]~regout ),
	.datad(\cpu|rf|qb[28]~460_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~461_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~461 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[28]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N8
cycloneii_lcell_comb \cpu|rf|qb[28]~462 (
// Equation(s):
// \cpu|rf|qb[28]~462_combout  = (\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|register[2][28]~regout ))) # (!\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[1][28]~regout 
// ))))

	.dataa(\cpu|rf|register[1][28]~regout ),
	.datab(\cpu|rf|register[2][28]~regout ),
	.datac(\cpu|rf|qb[2]~81_combout ),
	.datad(\cpu|rf|qb[2]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~462_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~462 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[28]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N22
cycloneii_lcell_comb \cpu|rf|qb[28]~463 (
// Equation(s):
// \cpu|rf|qb[28]~463_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[28]~462_combout  & (\cpu|rf|register[3][28]~regout )) # (!\cpu|rf|qb[28]~462_combout  & ((\cpu|rf|qb[28]~461_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & 
// (((\cpu|rf|qb[28]~462_combout ))))

	.dataa(\cpu|rf|register[3][28]~regout ),
	.datab(\cpu|rf|qb[2]~81_combout ),
	.datac(\cpu|rf|qb[28]~462_combout ),
	.datad(\cpu|rf|qb[28]~461_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~463_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~463 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qb[28]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N12
cycloneii_lcell_comb \cpu|rf|qb[28]~464 (
// Equation(s):
// \cpu|rf|qb[28]~464_combout  = (\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[2]~66_combout )))) # (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[28]~459_combout )) # (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[28]~463_combout )))))

	.dataa(\cpu|rf|qb[28]~459_combout ),
	.datab(\cpu|rf|qb[2]~77_combout ),
	.datac(\cpu|rf|qb[2]~66_combout ),
	.datad(\cpu|rf|qb[28]~463_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~464_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~464 .lut_mask = 16'hE3E0;
defparam \cpu|rf|qb[28]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N20
cycloneii_lcell_comb \cpu|rf|qb[27]~470 (
// Equation(s):
// \cpu|rf|qb[27]~470_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][27]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][27]~regout )))))

	.dataa(\cpu|rf|register[21][27]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[17][27]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~470_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~470 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[27]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N10
cycloneii_lcell_comb \cpu|rf|qb[26]~492 (
// Equation(s):
// \cpu|rf|qb[26]~492_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][26]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][26]~regout )))))

	.dataa(\cpu|rf|register[24][26]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[16][26]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~492_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~492 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[26]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N4
cycloneii_lcell_comb \cpu|rf|qb[26]~505 (
// Equation(s):
// \cpu|rf|qb[26]~505_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][26]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[12][26]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[12][26]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[13][26]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~505_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~505 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[26]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneii_lcell_comb \cpu|rf|qb[26]~506 (
// Equation(s):
// \cpu|rf|qb[26]~506_combout  = (\cpu|rf|qb[26]~505_combout  & ((\cpu|rf|register[15][26]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[26]~505_combout  & (((\cpu|rf|register[14][26]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[15][26]~regout ),
	.datab(\cpu|rf|register[14][26]~regout ),
	.datac(\cpu|rf|qb[26]~505_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~506_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~506 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[26]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N18
cycloneii_lcell_comb \cpu|rf|qb[25]~508 (
// Equation(s):
// \cpu|rf|qb[25]~508_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][25]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][25]~regout ))))

	.dataa(\cpu|rf|register[8][25]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[9][25]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~508_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~508 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[25]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N12
cycloneii_lcell_comb \cpu|rf|qb[25]~509 (
// Equation(s):
// \cpu|rf|qb[25]~509_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[25]~508_combout  & ((\cpu|rf|register[11][25]~regout ))) # (!\cpu|rf|qb[25]~508_combout  & (\cpu|rf|register[10][25]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[25]~508_combout ))))

	.dataa(\cpu|rf|register[10][25]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[11][25]~regout ),
	.datad(\cpu|rf|qb[25]~508_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~509_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~509 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[25]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N0
cycloneii_lcell_comb \cpu|rf|qb[24]~528 (
// Equation(s):
// \cpu|rf|qb[24]~528_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][24]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[18][24]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[26][24]~regout ),
	.datab(\cpu|rf|register[18][24]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~528_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~528 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[24]~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N6
cycloneii_lcell_comb \cpu|rf|qb[24]~529 (
// Equation(s):
// \cpu|rf|qb[24]~529_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[24]~528_combout  & (\cpu|rf|register[30][24]~regout )) # (!\cpu|rf|qb[24]~528_combout  & ((\cpu|rf|register[22][24]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[24]~528_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[30][24]~regout ),
	.datac(\cpu|rf|register[22][24]~regout ),
	.datad(\cpu|rf|qb[24]~528_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~529_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~529 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[24]~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N0
cycloneii_lcell_comb \cpu|rf|qb[24]~530 (
// Equation(s):
// \cpu|rf|qb[24]~530_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][24]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][24]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[17][24]~regout ),
	.datac(\cpu|rf|register[21][24]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~530_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~530 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[24]~530 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N10
cycloneii_lcell_comb \cpu|rf|qb[24]~531 (
// Equation(s):
// \cpu|rf|qb[24]~531_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[24]~530_combout  & ((\cpu|rf|register[29][24]~regout ))) # (!\cpu|rf|qb[24]~530_combout  & (\cpu|rf|register[25][24]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[24]~530_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][24]~regout ),
	.datac(\cpu|rf|register[29][24]~regout ),
	.datad(\cpu|rf|qb[24]~530_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~531_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~531 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[24]~531 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N22
cycloneii_lcell_comb \cpu|rf|qb[24]~532 (
// Equation(s):
// \cpu|rf|qb[24]~532_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[24][24]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[16][24]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[16][24]~regout ),
	.datac(\cpu|rf|register[24][24]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~532_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~532 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[24]~532 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N2
cycloneii_lcell_comb \cpu|rf|qb[24]~533 (
// Equation(s):
// \cpu|rf|qb[24]~533_combout  = (\cpu|rf|qb[24]~532_combout  & (((\cpu|rf|register[28][24]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[24]~532_combout  & (\cpu|rf|register[20][24]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[20][24]~regout ),
	.datab(\cpu|rf|register[28][24]~regout ),
	.datac(\cpu|rf|qb[24]~532_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~533_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~533 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[24]~533 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N22
cycloneii_lcell_comb \cpu|rf|qb[24]~534 (
// Equation(s):
// \cpu|rf|qb[24]~534_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[24]~531_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|qb[24]~533_combout ))))

	.dataa(\cpu|rf|qb[24]~531_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[24]~533_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~534_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~534 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qb[24]~534 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N0
cycloneii_lcell_comb \cpu|rf|qb[24]~535 (
// Equation(s):
// \cpu|rf|qb[24]~535_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][24]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][24]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[23][24]~regout ),
	.datac(\cpu|rf|register[19][24]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~535_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~535 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[24]~535 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N26
cycloneii_lcell_comb \cpu|rf|qb[24]~536 (
// Equation(s):
// \cpu|rf|qb[24]~536_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[24]~535_combout  & (\cpu|rf|register[31][24]~regout )) # (!\cpu|rf|qb[24]~535_combout  & ((\cpu|rf|register[27][24]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[24]~535_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[31][24]~regout ),
	.datac(\cpu|rf|register[27][24]~regout ),
	.datad(\cpu|rf|qb[24]~535_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~536_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~536 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[24]~536 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N24
cycloneii_lcell_comb \cpu|rf|qb[24]~537 (
// Equation(s):
// \cpu|rf|qb[24]~537_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[24]~534_combout  & (\cpu|rf|qb[24]~536_combout )) # (!\cpu|rf|qb[24]~534_combout  & ((\cpu|rf|qb[24]~529_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[24]~534_combout ))))

	.dataa(\cpu|rf|qb[24]~536_combout ),
	.datab(\cpu|rf|qb[24]~529_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[24]~534_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~537_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~537 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[24]~537 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N10
cycloneii_lcell_comb \cpu|rf|qb[21]~590 (
// Equation(s):
// \cpu|rf|qb[21]~590_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[21][21]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[17][21]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[17][21]~regout ),
	.datac(\cpu|rf|register[21][21]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~590_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~590 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[21]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N4
cycloneii_lcell_comb \cpu|rf|qb[21]~591 (
// Equation(s):
// \cpu|rf|qb[21]~591_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[21]~590_combout  & (\cpu|rf|register[29][21]~regout )) # (!\cpu|rf|qb[21]~590_combout  & ((\cpu|rf|register[25][21]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[21]~590_combout ))))

	.dataa(\cpu|rf|register[29][21]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[25][21]~regout ),
	.datad(\cpu|rf|qb[21]~590_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~591_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~591 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[21]~591 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneii_lcell_comb \cpu|rf|qb[21]~605 (
// Equation(s):
// \cpu|rf|qb[21]~605_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[14][21]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[12][21]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[12][21]~regout ),
	.datab(\cpu|rf|register[14][21]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~605_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~605 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[21]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneii_lcell_comb \cpu|rf|qb[21]~606 (
// Equation(s):
// \cpu|rf|qb[21]~606_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[21]~605_combout  & (\cpu|rf|register[15][21]~regout )) # (!\cpu|rf|qb[21]~605_combout  & ((\cpu|rf|register[13][21]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[21]~605_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[15][21]~regout ),
	.datac(\cpu|rf|register[13][21]~regout ),
	.datad(\cpu|rf|qb[21]~605_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~606_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~606 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[21]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N6
cycloneii_lcell_comb \cpu|rf|qb[20]~608 (
// Equation(s):
// \cpu|rf|qb[20]~608_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][20]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[18][20]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[26][20]~regout ),
	.datab(\cpu|rf|register[18][20]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~608_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~608 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[20]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneii_lcell_comb \cpu|rf|qb[20]~625 (
// Equation(s):
// \cpu|rf|qb[20]~625_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][20]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[12][20]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[12][20]~regout ),
	.datac(\cpu|rf|register[13][20]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~625_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~625 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[20]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N20
cycloneii_lcell_comb \cpu|rf|qb[20]~626 (
// Equation(s):
// \cpu|rf|qb[20]~626_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[20]~625_combout  & (\cpu|rf|register[15][20]~regout )) # (!\cpu|rf|qb[20]~625_combout  & ((\cpu|rf|register[14][20]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[20]~625_combout ))))

	.dataa(\cpu|rf|register[15][20]~regout ),
	.datab(\cpu|rf|register[14][20]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[20]~625_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~626_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~626 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[20]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N0
cycloneii_lcell_comb \cpu|rf|qb[19]~634 (
// Equation(s):
// \cpu|rf|qb[19]~634_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][19]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][19]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][19]~regout ),
	.datac(\cpu|rf|register[24][19]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~634_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~634 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[19]~634 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N28
cycloneii_lcell_comb \cpu|rf|qb[19]~635 (
// Equation(s):
// \cpu|rf|qb[19]~635_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[19]~634_combout  & ((\cpu|rf|register[28][19]~regout ))) # (!\cpu|rf|qb[19]~634_combout  & (\cpu|rf|register[20][19]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[19]~634_combout ))))

	.dataa(\cpu|rf|register[20][19]~regout ),
	.datab(\cpu|rf|register[28][19]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[19]~634_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~635_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~635 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[19]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneii_lcell_comb \cpu|rf|qb[19]~640 (
// Equation(s):
// \cpu|rf|qb[19]~640_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[6][19]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[4][19]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[4][19]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[6][19]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~640_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~640 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[19]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneii_lcell_comb \cpu|rf|qb[19]~641 (
// Equation(s):
// \cpu|rf|qb[19]~641_combout  = (\cpu|rf|qb[19]~640_combout  & (((\cpu|rf|register[7][19]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[19]~640_combout  & (\cpu|rf|register[5][19]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|qb[19]~640_combout ),
	.datab(\cpu|rf|register[5][19]~regout ),
	.datac(\cpu|rf|register[7][19]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~641_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~641 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[19]~641 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneii_lcell_comb \cpu|rf|qb[19]~642 (
// Equation(s):
// \cpu|rf|qb[19]~642_combout  = (\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[19]~641_combout ))) # (!\cpu|rf|qb[2]~81_combout  & (\cpu|rf|register[1][19]~regout ))))

	.dataa(\cpu|rf|qb[2]~78_combout ),
	.datab(\cpu|rf|register[1][19]~regout ),
	.datac(\cpu|rf|qb[2]~81_combout ),
	.datad(\cpu|rf|qb[19]~641_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~642_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~642 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[19]~642 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N8
cycloneii_lcell_comb \cpu|rf|qb[19]~645 (
// Equation(s):
// \cpu|rf|qb[19]~645_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|register[14][19]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[12][19]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[14][19]~regout ),
	.datad(\cpu|rf|register[12][19]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~645_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~645 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[19]~645 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N24
cycloneii_lcell_comb \cpu|rf|qb[19]~646 (
// Equation(s):
// \cpu|rf|qb[19]~646_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[19]~645_combout  & ((\cpu|rf|register[15][19]~regout ))) # (!\cpu|rf|qb[19]~645_combout  & (\cpu|rf|register[13][19]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[19]~645_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[13][19]~regout ),
	.datac(\cpu|rf|register[15][19]~regout ),
	.datad(\cpu|rf|qb[19]~645_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~646_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~646 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[19]~646 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N6
cycloneii_lcell_comb \cpu|rf|qb[17]~670 (
// Equation(s):
// \cpu|rf|qb[17]~670_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][17]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][17]~regout ))))

	.dataa(\cpu|rf|register[17][17]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[21][17]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~670_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~670 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[17]~670 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N28
cycloneii_lcell_comb \cpu|rf|qb[17]~672 (
// Equation(s):
// \cpu|rf|qb[17]~672_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[26][17]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[18][17]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[18][17]~regout ),
	.datab(\cpu|rf|register[26][17]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~672_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~672 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[17]~672 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N14
cycloneii_lcell_comb \cpu|rf|qb[17]~673 (
// Equation(s):
// \cpu|rf|qb[17]~673_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[17]~672_combout  & ((\cpu|rf|register[30][17]~regout ))) # (!\cpu|rf|qb[17]~672_combout  & (\cpu|rf|register[22][17]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[17]~672_combout ))))

	.dataa(\cpu|rf|register[22][17]~regout ),
	.datab(\cpu|rf|register[30][17]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[17]~672_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~673_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~673 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[17]~673 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N20
cycloneii_lcell_comb \cpu|rf|qb[17]~674 (
// Equation(s):
// \cpu|rf|qb[17]~674_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[24][17]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[16][17]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[16][17]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[24][17]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~674_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~674 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[17]~674 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N16
cycloneii_lcell_comb \cpu|rf|qb[17]~675 (
// Equation(s):
// \cpu|rf|qb[17]~675_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[17]~674_combout  & (\cpu|rf|register[28][17]~regout )) # (!\cpu|rf|qb[17]~674_combout  & ((\cpu|rf|register[20][17]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[17]~674_combout ))))

	.dataa(\cpu|rf|register[28][17]~regout ),
	.datab(\cpu|rf|register[20][17]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[17]~674_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~675_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~675 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[17]~675 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N10
cycloneii_lcell_comb \cpu|rf|qb[17]~676 (
// Equation(s):
// \cpu|rf|qb[17]~676_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[17]~673_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[17]~675_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[17]~673_combout ),
	.datad(\cpu|rf|qb[17]~675_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~676_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~676 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[17]~676 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N24
cycloneii_lcell_comb \cpu|rf|qb[17]~685 (
// Equation(s):
// \cpu|rf|qb[17]~685_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][17]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][17]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[14][17]~regout ),
	.datac(\cpu|rf|register[12][17]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~685_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~685 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[17]~685 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N6
cycloneii_lcell_comb \cpu|rf|qb[17]~686 (
// Equation(s):
// \cpu|rf|qb[17]~686_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[17]~685_combout  & (\cpu|rf|register[15][17]~regout )) # (!\cpu|rf|qb[17]~685_combout  & ((\cpu|rf|register[13][17]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[17]~685_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[15][17]~regout ),
	.datac(\cpu|rf|qb[17]~685_combout ),
	.datad(\cpu|rf|register[13][17]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~686_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~686 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[17]~686 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneii_lcell_comb \cpu|rf|qb[16]~705 (
// Equation(s):
// \cpu|rf|qb[16]~705_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][16]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[12][16]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[12][16]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[13][16]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~705_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~705 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[16]~705 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneii_lcell_comb \cpu|rf|qb[16]~706 (
// Equation(s):
// \cpu|rf|qb[16]~706_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[16]~705_combout  & ((\cpu|rf|register[15][16]~regout ))) # (!\cpu|rf|qb[16]~705_combout  & (\cpu|rf|register[14][16]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[16]~705_combout ))))

	.dataa(\cpu|rf|register[14][16]~regout ),
	.datab(\cpu|rf|register[15][16]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[16]~705_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~706_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~706 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[16]~706 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N28
cycloneii_lcell_comb \cpu|al_unit|Mux31~6 (
// Equation(s):
// \cpu|al_unit|Mux31~6_combout  = (\cpu|cu|aluc[3]~4_combout ) # ((\cpu|cu|aluc[0]~11_combout  & (!\cpu|cu|aluc[2]~9_combout  & \cpu|cu|aluc[1]~2_combout )))

	.dataa(\cpu|cu|aluc[0]~11_combout ),
	.datab(\cpu|cu|aluc[3]~4_combout ),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|cu|aluc[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~6 .lut_mask = 16'hCECC;
defparam \cpu|al_unit|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~48 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~48_combout  = (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[2]~34_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[1]~35_combout )))))

	.dataa(\cpu|alu_b|y[2]~34_combout ),
	.datab(\cpu|alu_b|y[1]~35_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~48 .lut_mask = 16'h0A0C;
defparam \cpu|al_unit|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~28 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~28_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[4]~43_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[3]~33_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_b|y[3]~33_combout ),
	.datac(\cpu|alu_b|y[4]~43_combout ),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~28 .lut_mask = 16'hF0CC;
defparam \cpu|al_unit|ShiftRight1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~49 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~49_combout  = (\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|al_unit|ShiftRight0~48_combout ) # ((\cpu|al_unit|ShiftRight1~28_combout  & \cpu|alu_a|y[1]~12_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~28_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datac(\cpu|al_unit|ShiftRight0~48_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~49 .lut_mask = 16'hC8C0;
defparam \cpu|al_unit|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N0
cycloneii_lcell_comb \cpu|al_unit|Add0~57 (
// Equation(s):
// \cpu|al_unit|Add0~57_combout  = (\cpu|cu|aluimm~5_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [1])))) # (!\cpu|cu|aluimm~5_combout  & (!\cpu|rf|Equal1~1_combout  & ((\cpu|rf|qb[1]~247_combout ))))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\cpu|rf|qb[1]~247_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~57 .lut_mask = 16'hB1A0;
defparam \cpu|al_unit|Add0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N6
cycloneii_lcell_comb \cpu|al_unit|Add0~58 (
// Equation(s):
// \cpu|al_unit|Add0~58_combout  = \cpu|al_unit|Add0~57_combout  $ (((\cpu|cu|aluc[2]~8_combout  & (\cpu|cu|aluc[2]~5_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~8_combout ),
	.datab(\cpu|cu|aluc[2]~5_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|al_unit|Add0~57_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~58 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N24
cycloneii_lcell_comb \cpu|al_unit|s~32 (
// Equation(s):
// \cpu|al_unit|s~32_combout  = \cpu|alu_a|y[2]~10_combout  $ (\cpu|alu_b|y[2]~34_combout )

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(vcc),
	.datac(\cpu|alu_b|y[2]~34_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|s~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~32 .lut_mask = 16'h5A5A;
defparam \cpu|al_unit|s~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N6
cycloneii_lcell_comb \cpu|al_unit|Mux28~2 (
// Equation(s):
// \cpu|al_unit|Mux28~2_combout  = (\cpu|al_unit|Mux29~8_combout  & (((!\cpu|al_unit|ShiftLeft0~24_combout )))) # (!\cpu|al_unit|Mux29~8_combout  & ((\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|al_unit|ShiftRight1~28_combout ))) # 
// (!\cpu|al_unit|ShiftLeft0~24_combout  & (\cpu|al_unit|ShiftRight1~53_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~53_combout ),
	.datab(\cpu|al_unit|Mux29~8_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datad(\cpu|al_unit|ShiftRight1~28_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~2 .lut_mask = 16'h3E0E;
defparam \cpu|al_unit|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~55 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~55_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[18]~667_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[17]~687_combout )))))

	.dataa(\cpu|rf|qb[18]~667_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|rf|qb[17]~687_combout ),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~55 .lut_mask = 16'h88C0;
defparam \cpu|al_unit|ShiftRight1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N20
cycloneii_lcell_comb \cpu|al_unit|s~33 (
// Equation(s):
// \cpu|al_unit|s~33_combout  = \cpu|alu_b|y[3]~33_combout  $ (\cpu|alu_a|y[3]~9_combout )

	.dataa(\cpu|alu_b|y[3]~33_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~33 .lut_mask = 16'h55AA;
defparam \cpu|al_unit|s~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~72 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~72_combout  = (\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight0~17_combout  & (\cpu|alu_b|y[31]~44_combout ))) # (!\cpu|alu_a|y[2]~10_combout  & (((\cpu|al_unit|ShiftRight0~16_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~17_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|alu_b|y[31]~44_combout ),
	.datad(\cpu|al_unit|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~72 .lut_mask = 16'hB380;
defparam \cpu|al_unit|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N10
cycloneii_lcell_comb \cpu|al_unit|Add0~64 (
// Equation(s):
// \cpu|al_unit|Add0~64_combout  = \cpu|alu_b|y[3]~33_combout  $ (((\cpu|cu|aluc[2]~8_combout  & (\cpu|cu|aluc[2]~5_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~8_combout ),
	.datab(\cpu|cu|aluc[2]~5_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|alu_b|y[3]~33_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~64 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N12
cycloneii_lcell_comb \cpu|al_unit|Add0~67 (
// Equation(s):
// \cpu|al_unit|Add0~67_combout  = \cpu|alu_b|y[4]~43_combout  $ (((\cpu|cu|aluc[2]~8_combout  & (\cpu|cu|aluc[2]~5_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~8_combout ),
	.datab(\cpu|cu|aluc[2]~5_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|alu_b|y[4]~43_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~67 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~37 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~37_combout  = (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftLeft0~36_combout ) # (\cpu|al_unit|ShiftLeft0~35_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~36_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~37 .lut_mask = 16'h3330;
defparam \cpu|al_unit|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N0
cycloneii_lcell_comb \cpu|al_unit|Add0~70 (
// Equation(s):
// \cpu|al_unit|Add0~70_combout  = \cpu|alu_b|y[5]~42_combout  $ (((\cpu|cu|aluc[2]~8_combout  & (\cpu|cu|aluc[0]~3_combout  & \cpu|cu|aluc[2]~5_combout ))))

	.dataa(\cpu|cu|aluc[2]~8_combout ),
	.datab(\cpu|cu|aluc[0]~3_combout ),
	.datac(\cpu|cu|aluc[2]~5_combout ),
	.datad(\cpu|alu_b|y[5]~42_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~70 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~88 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~88_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight0~54_combout ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftRight0~16_combout ),
	.datad(\cpu|al_unit|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~88 .lut_mask = 16'hA8A0;
defparam \cpu|al_unit|ShiftRight0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~89 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~89_combout  = (\cpu|al_unit|ShiftRight0~88_combout ) # ((!\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftRight0~41_combout ))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight0~88_combout ),
	.datad(\cpu|al_unit|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~89 .lut_mask = 16'hF5F0;
defparam \cpu|al_unit|ShiftRight0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N10
cycloneii_lcell_comb \cpu|al_unit|s~34 (
// Equation(s):
// \cpu|al_unit|s~34_combout  = \cpu|alu_b|y[6]~41_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[6]~43_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[6]~43_combout ),
	.datad(\cpu|alu_b|y[6]~41_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~34 .lut_mask = 16'h3FC0;
defparam \cpu|al_unit|s~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N22
cycloneii_lcell_comb \cpu|al_unit|Add0~73 (
// Equation(s):
// \cpu|al_unit|Add0~73_combout  = \cpu|alu_b|y[6]~41_combout  $ (((\cpu|cu|aluc[0]~3_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|cu|aluc[2]~5_combout ))))

	.dataa(\cpu|cu|aluc[0]~3_combout ),
	.datab(\cpu|cu|aluc[2]~8_combout ),
	.datac(\cpu|cu|aluc[2]~5_combout ),
	.datad(\cpu|alu_b|y[6]~41_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~73 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~94 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~94_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight1~46_combout ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|al_unit|ShiftRight1~46_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~94 .lut_mask = 16'hA888;
defparam \cpu|al_unit|ShiftRight0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~95 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~95_combout  = (\cpu|al_unit|ShiftRight0~94_combout ) # ((!\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftRight1~42_combout ))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftRight0~94_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~95 .lut_mask = 16'hDDCC;
defparam \cpu|al_unit|ShiftRight0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~96 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~96_combout  = (!\cpu|alu_a|y[2]~10_combout  & (\cpu|alu_a|y[3]~9_combout  & (\cpu|alu_b|y[31]~44_combout  & \cpu|al_unit|ShiftRight0~17_combout )))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|alu_b|y[31]~44_combout ),
	.datad(\cpu|al_unit|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~96 .lut_mask = 16'h4000;
defparam \cpu|al_unit|ShiftRight0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N16
cycloneii_lcell_comb \cpu|al_unit|Add0~76 (
// Equation(s):
// \cpu|al_unit|Add0~76_combout  = \cpu|alu_b|y[7]~40_combout  $ (((\cpu|cu|aluc[2]~8_combout  & (\cpu|cu|aluc[0]~3_combout  & \cpu|cu|aluc[2]~5_combout ))))

	.dataa(\cpu|cu|aluc[2]~8_combout ),
	.datab(\cpu|cu|aluc[0]~3_combout ),
	.datac(\cpu|cu|aluc[2]~5_combout ),
	.datad(\cpu|alu_b|y[7]~40_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~76 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~48 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~48_combout  = (!\cpu|alu_a|y[3]~9_combout  & (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~31_combout ) # (\cpu|al_unit|ShiftLeft0~30_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~31_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~48 .lut_mask = 16'h5040;
defparam \cpu|al_unit|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~49 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~49_combout  = (\cpu|alu_b|y[0]~28_combout  & (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight0~17_combout  & \cpu|alu_a|y[3]~9_combout )))

	.dataa(\cpu|alu_b|y[0]~28_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight0~17_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~49 .lut_mask = 16'h2000;
defparam \cpu|al_unit|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~53 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~53_combout  = (\cpu|al_unit|ShiftLeft0~48_combout ) # ((\cpu|al_unit|ShiftLeft0~49_combout ) # ((\cpu|al_unit|ShiftLeft0~52_combout  & \cpu|al_unit|ShiftLeft0~24_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~48_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~49_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~52_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~53 .lut_mask = 16'hFEEE;
defparam \cpu|al_unit|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N18
cycloneii_lcell_comb \cpu|al_unit|s~35 (
// Equation(s):
// \cpu|al_unit|s~35_combout  = \cpu|alu_b|y[8]~32_combout  $ (((\cpu|rf|qa[8]~83_combout  & \cpu|alu_a|y[0]~0_combout )))

	.dataa(vcc),
	.datab(\cpu|rf|qa[8]~83_combout ),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|alu_b|y[8]~32_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~35 .lut_mask = 16'h3FC0;
defparam \cpu|al_unit|s~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N28
cycloneii_lcell_comb \cpu|al_unit|Mux23~7 (
// Equation(s):
// \cpu|al_unit|Mux23~7_combout  = (\cpu|al_unit|Mux29~23_combout  & (((!\cpu|al_unit|Mux29~11_combout )))) # (!\cpu|al_unit|Mux29~23_combout  & ((\cpu|al_unit|Mux29~11_combout  & (\cpu|al_unit|Mux23~13_combout )) # (!\cpu|al_unit|Mux29~11_combout  & 
// ((\cpu|al_unit|Add0~80_combout )))))

	.dataa(\cpu|al_unit|Mux29~23_combout ),
	.datab(\cpu|al_unit|Mux23~13_combout ),
	.datac(\cpu|al_unit|Mux29~11_combout ),
	.datad(\cpu|al_unit|Add0~80_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~7 .lut_mask = 16'h4F4A;
defparam \cpu|al_unit|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N10
cycloneii_lcell_comb \cpu|al_unit|Mux23~8 (
// Equation(s):
// \cpu|al_unit|Mux23~8_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux23~7_combout  & ((\cpu|al_unit|s~35_combout ))) # (!\cpu|al_unit|Mux23~7_combout  & (\cpu|al_unit|ShiftLeft0~53_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux23~7_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~53_combout ),
	.datab(\cpu|al_unit|s~35_combout ),
	.datac(\cpu|al_unit|Mux29~12_combout ),
	.datad(\cpu|al_unit|Mux23~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~8 .lut_mask = 16'hCFA0;
defparam \cpu|al_unit|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~75 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~75_combout  = (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight1~33_combout ) # ((\cpu|al_unit|ShiftRight0~56_combout  & !\cpu|alu_a|y[2]~10_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~56_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight1~33_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~75 .lut_mask = 16'h00F2;
defparam \cpu|al_unit|ShiftRight1~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N8
cycloneii_lcell_comb \cpu|al_unit|Mux22~4 (
// Equation(s):
// \cpu|al_unit|Mux22~4_combout  = (\cpu|al_unit|Mux29~11_combout  & (!\cpu|al_unit|Mux29~23_combout  & ((\cpu|al_unit|Mux22~9_combout )))) # (!\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Mux29~23_combout ) # ((\cpu|al_unit|Add0~82_combout ))))

	.dataa(\cpu|al_unit|Mux29~11_combout ),
	.datab(\cpu|al_unit|Mux29~23_combout ),
	.datac(\cpu|al_unit|Add0~82_combout ),
	.datad(\cpu|al_unit|Mux22~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~4 .lut_mask = 16'h7654;
defparam \cpu|al_unit|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N10
cycloneii_lcell_comb \cpu|al_unit|Mux22~5 (
// Equation(s):
// \cpu|al_unit|Mux22~5_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux22~4_combout  & (\cpu|al_unit|s~46_combout )) # (!\cpu|al_unit|Mux22~4_combout  & ((\cpu|al_unit|ShiftLeft0~58_combout ))))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux22~4_combout ))))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|s~46_combout ),
	.datac(\cpu|al_unit|Mux22~4_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~5 .lut_mask = 16'hDAD0;
defparam \cpu|al_unit|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~77 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~77_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|rf|qb[31]~87_combout  & (\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|alu_a|y[3]~9_combout )))

	.dataa(\cpu|rf|qb[31]~87_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~77 .lut_mask = 16'hECCC;
defparam \cpu|al_unit|ShiftRight1~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N6
cycloneii_lcell_comb \cpu|al_unit|Mux20~1 (
// Equation(s):
// \cpu|al_unit|Mux20~1_combout  = (\cpu|cu|aluc[0]~11_combout  & (!\cpu|alu_a|y[3]~9_combout  & (!\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftRight0~73_combout )))

	.dataa(\cpu|cu|aluc[0]~11_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~1 .lut_mask = 16'h0200;
defparam \cpu|al_unit|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N22
cycloneii_lcell_comb \cpu|al_unit|s~37 (
// Equation(s):
// \cpu|al_unit|s~37_combout  = \cpu|alu_b|y[12]~39_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[12]~163_combout )))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[12]~163_combout ),
	.datac(vcc),
	.datad(\cpu|alu_b|y[12]~39_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~37 .lut_mask = 16'h7788;
defparam \cpu|al_unit|s~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N14
cycloneii_lcell_comb \cpu|al_unit|Mux19~1 (
// Equation(s):
// \cpu|al_unit|Mux19~1_combout  = (\cpu|al_unit|ShiftLeft0~24_combout  & (\cpu|cu|aluc[0]~11_combout  & (\cpu|al_unit|ShiftRight0~112_combout  & !\cpu|al_unit|ShiftLeft0~18_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|al_unit|ShiftRight0~112_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~1 .lut_mask = 16'h0080;
defparam \cpu|al_unit|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N24
cycloneii_lcell_comb \cpu|al_unit|Mux19~2 (
// Equation(s):
// \cpu|al_unit|Mux19~2_combout  = (\cpu|al_unit|Mux29~23_combout  & (((!\cpu|al_unit|Mux29~11_combout )))) # (!\cpu|al_unit|Mux29~23_combout  & ((\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Mux19~1_combout ))) # (!\cpu|al_unit|Mux29~11_combout  & 
// (\cpu|al_unit|Add0~88_combout ))))

	.dataa(\cpu|al_unit|Mux29~23_combout ),
	.datab(\cpu|al_unit|Add0~88_combout ),
	.datac(\cpu|al_unit|Mux29~11_combout ),
	.datad(\cpu|al_unit|Mux19~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~2 .lut_mask = 16'h5E0E;
defparam \cpu|al_unit|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N6
cycloneii_lcell_comb \cpu|al_unit|Mux19~3 (
// Equation(s):
// \cpu|al_unit|Mux19~3_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux19~2_combout  & ((\cpu|al_unit|s~37_combout ))) # (!\cpu|al_unit|Mux19~2_combout  & (\cpu|al_unit|ShiftLeft0~72_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux19~2_combout ))))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~72_combout ),
	.datac(\cpu|al_unit|Mux19~2_combout ),
	.datad(\cpu|al_unit|s~37_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~3 .lut_mask = 16'hF858;
defparam \cpu|al_unit|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~81 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~81_combout  = (\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|rf|qb[31]~87_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight1~32_combout )))) # 
// (!\cpu|al_unit|ShiftLeft0~24_combout  & (((\cpu|rf|qb[31]~87_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~32_combout ),
	.datab(\cpu|rf|qb[31]~87_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~81 .lut_mask = 16'hCCAC;
defparam \cpu|al_unit|ShiftRight1~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~82 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~82_combout  = (\cpu|al_unit|ShiftLeft0~19_combout  & (((\cpu|rf|qb[31]~87_combout )))) # (!\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|alu_a|y[3]~9_combout  & ((\cpu|rf|qb[31]~87_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & 
// (\cpu|rf|qb[30]~427_combout ))))

	.dataa(\cpu|rf|qb[30]~427_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~19_combout ),
	.datac(\cpu|alu_a|y[3]~9_combout ),
	.datad(\cpu|rf|qb[31]~87_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~82 .lut_mask = 16'hFE02;
defparam \cpu|al_unit|ShiftRight1~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N0
cycloneii_lcell_comb \cpu|al_unit|Add0~94 (
// Equation(s):
// \cpu|al_unit|Add0~94_combout  = (!\cpu|alu_a|y[3]~9_combout  & (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight0~17_combout  & \cpu|alu_b|y[31]~44_combout )))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight0~17_combout ),
	.datad(\cpu|alu_b|y[31]~44_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~94 .lut_mask = 16'h1000;
defparam \cpu|al_unit|Add0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N20
cycloneii_lcell_comb \cpu|al_unit|Mux16~3 (
// Equation(s):
// \cpu|al_unit|Mux16~3_combout  = (\cpu|al_unit|Mux16~2_combout  & ((\cpu|al_unit|ShiftRight0~115_combout ) # ((\cpu|alu_a|y[4]~8_combout  & \cpu|al_unit|Add0~94_combout ))))

	.dataa(\cpu|alu_a|y[4]~8_combout ),
	.datab(\cpu|al_unit|ShiftRight0~115_combout ),
	.datac(\cpu|al_unit|Add0~94_combout ),
	.datad(\cpu|al_unit|Mux16~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~3 .lut_mask = 16'hEC00;
defparam \cpu|al_unit|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N24
cycloneii_lcell_comb \cpu|al_unit|Mux16~5 (
// Equation(s):
// \cpu|al_unit|Mux16~5_combout  = (!\cpu|cu|aluc[0]~11_combout  & (\cpu|al_unit|Mux29~23_combout  & (\cpu|alu_b|y[15]~36_combout  $ (\cpu|alu_a|y[15]~17_combout ))))

	.dataa(\cpu|alu_b|y[15]~36_combout ),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|al_unit|Mux29~23_combout ),
	.datad(\cpu|alu_a|y[15]~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~5 .lut_mask = 16'h1020;
defparam \cpu|al_unit|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N10
cycloneii_lcell_comb \cpu|al_unit|Mux16~6 (
// Equation(s):
// \cpu|al_unit|Mux16~6_combout  = (\cpu|al_unit|Mux16~5_combout ) # ((!\cpu|cu|aluc[1]~2_combout  & (\cpu|al_unit|Add0~95_combout  & !\cpu|cu|aluc[0]~11_combout )))

	.dataa(\cpu|cu|aluc[1]~2_combout ),
	.datab(\cpu|al_unit|Add0~95_combout ),
	.datac(\cpu|al_unit|Mux16~5_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~6 .lut_mask = 16'hF0F4;
defparam \cpu|al_unit|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N22
cycloneii_lcell_comb \cpu|al_unit|Add0~98 (
// Equation(s):
// \cpu|al_unit|Add0~98_combout  = (\cpu|cu|aluc[2]~9_combout  & (\cpu|rf|qa[16]~243_combout  & (\cpu|alu_a|y[0]~0_combout  & \cpu|alu_b|y[16]~45_combout ))) # (!\cpu|cu|aluc[2]~9_combout  & ((\cpu|alu_b|y[16]~45_combout ) # ((\cpu|rf|qa[16]~243_combout  & 
// \cpu|alu_a|y[0]~0_combout ))))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(\cpu|rf|qa[16]~243_combout ),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|alu_b|y[16]~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~98 .lut_mask = 16'hD540;
defparam \cpu|al_unit|Add0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N24
cycloneii_lcell_comb \cpu|al_unit|Mux15~0 (
// Equation(s):
// \cpu|al_unit|Mux15~0_combout  = (\cpu|cu|aluc[1]~2_combout  & (((\cpu|cu|aluc[0]~11_combout )))) # (!\cpu|cu|aluc[1]~2_combout  & ((\cpu|cu|aluc[0]~11_combout  & (\cpu|al_unit|Add0~98_combout )) # (!\cpu|cu|aluc[0]~11_combout  & 
// ((\cpu|al_unit|Add0~99_combout )))))

	.dataa(\cpu|cu|aluc[1]~2_combout ),
	.datab(\cpu|al_unit|Add0~98_combout ),
	.datac(\cpu|al_unit|Add0~99_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux15~0 .lut_mask = 16'hEE50;
defparam \cpu|al_unit|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N6
cycloneii_lcell_comb \cpu|alu_a|y[18]~20 (
// Equation(s):
// \cpu|alu_a|y[18]~20_combout  = (\cpu|rf|qa[18]~343_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(\cpu|rf|qa[18]~343_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|alu_a|y[18]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[18]~20 .lut_mask = 16'h8888;
defparam \cpu|alu_a|y[18]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N16
cycloneii_lcell_comb \cpu|al_unit|s~39 (
// Equation(s):
// \cpu|al_unit|s~39_combout  = \cpu|alu_b|y[18]~47_combout  $ (((\cpu|rf|qa[18]~343_combout  & \cpu|alu_a|y[0]~0_combout )))

	.dataa(\cpu|rf|qa[18]~343_combout ),
	.datab(\cpu|alu_b|y[18]~47_combout ),
	.datac(vcc),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~39 .lut_mask = 16'h66CC;
defparam \cpu|al_unit|s~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N20
cycloneii_lcell_comb \cpu|al_unit|Mux13~2 (
// Equation(s):
// \cpu|al_unit|Mux13~2_combout  = (\cpu|al_unit|Mux29~11_combout  & (((\cpu|alu_b|y[2]~34_combout )) # (!\cpu|al_unit|Mux2~18_combout ))) # (!\cpu|al_unit|Mux29~11_combout  & (\cpu|al_unit|Mux2~18_combout  & (\cpu|al_unit|s~39_combout )))

	.dataa(\cpu|al_unit|Mux29~11_combout ),
	.datab(\cpu|al_unit|Mux2~18_combout ),
	.datac(\cpu|al_unit|s~39_combout ),
	.datad(\cpu|alu_b|y[2]~34_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~2 .lut_mask = 16'hEA62;
defparam \cpu|al_unit|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N6
cycloneii_lcell_comb \cpu|al_unit|Mux12~1 (
// Equation(s):
// \cpu|al_unit|Mux12~1_combout  = (\cpu|al_unit|Mux29~11_combout  & (((!\cpu|al_unit|Mux2~18_combout )))) # (!\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Mux2~18_combout  & (\cpu|al_unit|s~50_combout )) # (!\cpu|al_unit|Mux2~18_combout  & 
// ((\cpu|al_unit|Add0~110_combout )))))

	.dataa(\cpu|al_unit|Mux29~11_combout ),
	.datab(\cpu|al_unit|s~50_combout ),
	.datac(\cpu|al_unit|Mux2~18_combout ),
	.datad(\cpu|al_unit|Add0~110_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~1 .lut_mask = 16'h4F4A;
defparam \cpu|al_unit|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N10
cycloneii_lcell_comb \cpu|alu_a|y[20]~22 (
// Equation(s):
// \cpu|alu_a|y[20]~22_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[20]~383_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qa[20]~383_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[20]~22 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N28
cycloneii_lcell_comb \cpu|alu_a|y[0]~23 (
// Equation(s):
// \cpu|alu_a|y[0]~23_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [6] & (\cpu|cu|comb~2_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [1]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\cpu|cu|comb~2_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cpu|alu_a|y[0]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[0]~23 .lut_mask = 16'h8808;
defparam \cpu|alu_a|y[0]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N12
cycloneii_lcell_comb \cpu|alu_a|y[21]~24 (
// Equation(s):
// \cpu|alu_a|y[21]~24_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[21]~403_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[21]~403_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[21]~24 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N0
cycloneii_lcell_comb \cpu|al_unit|Mux10~1 (
// Equation(s):
// \cpu|al_unit|Mux10~1_combout  = (!\cpu|al_unit|ShiftLeft0~18_combout  & (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftLeft0~36_combout ) # (\cpu|al_unit|ShiftLeft0~35_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~36_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~1 .lut_mask = 16'h1110;
defparam \cpu|al_unit|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~109 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~109_combout  = (\cpu|al_unit|ShiftRight1~83_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|rf|qb[19]~647_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|rf|qb[21]~607_combout ))))

	.dataa(\cpu|rf|qb[21]~607_combout ),
	.datab(\cpu|rf|qb[19]~647_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|al_unit|ShiftRight1~83_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~109 .lut_mask = 16'hCA00;
defparam \cpu|al_unit|ShiftLeft0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~110 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~110_combout  = (\cpu|rf|qb[22]~587_combout  & ((\cpu|al_unit|ShiftRight0~17_combout ) # ((\cpu|rf|qb[20]~627_combout  & \cpu|al_unit|ShiftRight0~58_combout )))) # (!\cpu|rf|qb[22]~587_combout  & (\cpu|rf|qb[20]~627_combout  & 
// (\cpu|al_unit|ShiftRight0~58_combout )))

	.dataa(\cpu|rf|qb[22]~587_combout ),
	.datab(\cpu|rf|qb[20]~627_combout ),
	.datac(\cpu|al_unit|ShiftRight0~58_combout ),
	.datad(\cpu|al_unit|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~110 .lut_mask = 16'hEAC0;
defparam \cpu|al_unit|ShiftLeft0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~111 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~111_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~109_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftLeft0~110_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~109_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~110_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~111 .lut_mask = 16'hFEFA;
defparam \cpu|al_unit|ShiftLeft0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~112 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~112_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~95_combout ))) # (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~111_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~111_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~112 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftLeft0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N24
cycloneii_lcell_comb \cpu|al_unit|Mux9~4 (
// Equation(s):
// \cpu|al_unit|Mux9~4_combout  = (!\cpu|al_unit|ShiftLeft0~18_combout  & (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftLeft0~38_combout ) # (\cpu|al_unit|ShiftLeft0~41_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~38_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~41_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~4 .lut_mask = 16'h0032;
defparam \cpu|al_unit|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N14
cycloneii_lcell_comb \cpu|al_unit|Mux9~5 (
// Equation(s):
// \cpu|al_unit|Mux9~5_combout  = (\cpu|al_unit|Mux9~2_combout  & (((\cpu|al_unit|ShiftRight0~93_combout  & \cpu|al_unit|Mux9~1_combout )))) # (!\cpu|al_unit|Mux9~2_combout  & ((\cpu|al_unit|Mux9~4_combout ) # ((!\cpu|al_unit|Mux9~1_combout ))))

	.dataa(\cpu|al_unit|Mux9~4_combout ),
	.datab(\cpu|al_unit|ShiftRight0~93_combout ),
	.datac(\cpu|al_unit|Mux9~2_combout ),
	.datad(\cpu|al_unit|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~5 .lut_mask = 16'hCA0F;
defparam \cpu|al_unit|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N24
cycloneii_lcell_comb \cpu|al_unit|Mux9~6 (
// Equation(s):
// \cpu|al_unit|Mux9~6_combout  = (\cpu|al_unit|Mux9~0_combout  & (((\cpu|al_unit|Mux9~5_combout )))) # (!\cpu|al_unit|Mux9~0_combout  & ((\cpu|al_unit|Mux9~5_combout  & ((\cpu|al_unit|ShiftLeft0~112_combout ))) # (!\cpu|al_unit|Mux9~5_combout  & 
// (\cpu|al_unit|ShiftLeft0~80_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~80_combout ),
	.datab(\cpu|al_unit|Mux9~0_combout ),
	.datac(\cpu|al_unit|Mux9~5_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~112_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~6 .lut_mask = 16'hF2C2;
defparam \cpu|al_unit|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N2
cycloneii_lcell_comb \cpu|al_unit|Mux8~1 (
// Equation(s):
// \cpu|al_unit|Mux8~1_combout  = (!\cpu|al_unit|ShiftLeft0~18_combout  & (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftLeft0~46_combout ) # (\cpu|al_unit|ShiftLeft0~43_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~46_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~43_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~1 .lut_mask = 16'h000E;
defparam \cpu|al_unit|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N12
cycloneii_lcell_comb \cpu|al_unit|Mux8~2 (
// Equation(s):
// \cpu|al_unit|Mux8~2_combout  = (\cpu|al_unit|Mux9~1_combout  & ((\cpu|al_unit|Mux9~2_combout  & ((\cpu|al_unit|ShiftRight0~99_combout ))) # (!\cpu|al_unit|Mux9~2_combout  & (\cpu|al_unit|Mux8~1_combout )))) # (!\cpu|al_unit|Mux9~1_combout  & 
// (((!\cpu|al_unit|Mux9~2_combout ))))

	.dataa(\cpu|al_unit|Mux9~1_combout ),
	.datab(\cpu|al_unit|Mux8~1_combout ),
	.datac(\cpu|al_unit|Mux9~2_combout ),
	.datad(\cpu|al_unit|ShiftRight0~99_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~2 .lut_mask = 16'hAD0D;
defparam \cpu|al_unit|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N26
cycloneii_lcell_comb \cpu|al_unit|Mux8~3 (
// Equation(s):
// \cpu|al_unit|Mux8~3_combout  = (\cpu|al_unit|Mux8~2_combout  & (((\cpu|al_unit|Mux9~0_combout ) # (\cpu|al_unit|ShiftLeft0~130_combout )))) # (!\cpu|al_unit|Mux8~2_combout  & (\cpu|al_unit|ShiftLeft0~84_combout  & (!\cpu|al_unit|Mux9~0_combout )))

	.dataa(\cpu|al_unit|Mux8~2_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~84_combout ),
	.datac(\cpu|al_unit|Mux9~0_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~130_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~3 .lut_mask = 16'hAEA4;
defparam \cpu|al_unit|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N12
cycloneii_lcell_comb \cpu|al_unit|Mux7~3 (
// Equation(s):
// \cpu|al_unit|Mux7~3_combout  = (\cpu|cu|aluc[2]~9_combout  & (((\cpu|al_unit|s~53_combout ) # (\cpu|cu|aluc[0]~11_combout )))) # (!\cpu|cu|aluc[2]~9_combout  & (\cpu|alu_b|y[8]~32_combout  & ((!\cpu|cu|aluc[0]~11_combout ))))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(\cpu|alu_b|y[8]~32_combout ),
	.datac(\cpu|al_unit|s~53_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~3 .lut_mask = 16'hAAE4;
defparam \cpu|al_unit|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~122 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~122_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[23]~567_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[24]~547_combout )))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|rf|qb[23]~567_combout ),
	.datad(\cpu|rf|qb[24]~547_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~122 .lut_mask = 16'hC480;
defparam \cpu|al_unit|ShiftLeft0~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~123 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~123_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[25]~527_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[26]~507_combout )))

	.dataa(\cpu|rf|qb[25]~527_combout ),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qb[26]~507_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~123 .lut_mask = 16'hBB88;
defparam \cpu|al_unit|ShiftLeft0~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~124 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~124_combout  = (\cpu|al_unit|ShiftLeft0~122_combout ) # ((\cpu|al_unit|ShiftLeft0~123_combout  & !\cpu|alu_a|y[1]~12_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~123_combout ),
	.datab(vcc),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~122_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~124 .lut_mask = 16'hFF0A;
defparam \cpu|al_unit|ShiftLeft0~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N16
cycloneii_lcell_comb \cpu|al_unit|Mux5~0 (
// Equation(s):
// \cpu|al_unit|Mux5~0_combout  = (\cpu|al_unit|Mux6~2_combout  & ((\cpu|al_unit|ShiftLeft0~111_combout ) # ((!\cpu|al_unit|ShiftRight0~103_combout )))) # (!\cpu|al_unit|Mux6~2_combout  & (((\cpu|al_unit|ShiftRight0~103_combout  & 
// \cpu|al_unit|ShiftLeft0~131_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~111_combout ),
	.datab(\cpu|al_unit|Mux6~2_combout ),
	.datac(\cpu|al_unit|ShiftRight0~103_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~131_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~0 .lut_mask = 16'hBC8C;
defparam \cpu|al_unit|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N26
cycloneii_lcell_comb \cpu|alu_a|y[27]~30 (
// Equation(s):
// \cpu|alu_a|y[27]~30_combout  = (\cpu|rf|qa[27]~523_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|rf|qa[27]~523_combout ),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[27]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[27]~30 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[27]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~125 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~125_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[24]~547_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[25]~527_combout )))

	.dataa(vcc),
	.datab(\cpu|rf|qb[24]~547_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|rf|qb[25]~527_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~125 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftLeft0~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N10
cycloneii_lcell_comb \cpu|al_unit|Mux4~8 (
// Equation(s):
// \cpu|al_unit|Mux4~8_combout  = (\cpu|al_unit|Mux4~7_combout  & (((\cpu|al_unit|ShiftLeft0~18_combout )))) # (!\cpu|al_unit|Mux4~7_combout  & (\cpu|al_unit|ShiftRight0~73_combout  & (!\cpu|alu_a|y[3]~9_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~73_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|Mux4~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~8 .lut_mask = 16'hF022;
defparam \cpu|al_unit|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N16
cycloneii_lcell_comb \cpu|alu_a|y[28]~31 (
// Equation(s):
// \cpu|alu_a|y[28]~31_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[28]~543_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qa[28]~543_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[28]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[28]~31 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[28]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N28
cycloneii_lcell_comb \cpu|al_unit|Mux3~0 (
// Equation(s):
// \cpu|al_unit|Mux3~0_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[27]~487_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[28]~467_combout )))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|rf|qb[27]~487_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qb[28]~467_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~0 .lut_mask = 16'hDD88;
defparam \cpu|al_unit|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N12
cycloneii_lcell_comb \cpu|al_unit|Mux3~1 (
// Equation(s):
// \cpu|al_unit|Mux3~1_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|Mux29~8_combout  & ((\cpu|al_unit|ShiftLeft0~123_combout ))) # (!\cpu|al_unit|Mux29~8_combout  & (\cpu|al_unit|Mux3~0_combout ))))

	.dataa(\cpu|al_unit|Mux29~8_combout ),
	.datab(\cpu|al_unit|Mux3~0_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~123_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~1 .lut_mask = 16'hE040;
defparam \cpu|al_unit|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~106 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~106_combout  = (\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight0~30_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~30_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datad(\cpu|al_unit|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~106 .lut_mask = 16'hF080;
defparam \cpu|al_unit|ShiftRight0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N4
cycloneii_lcell_comb \cpu|al_unit|s~42 (
// Equation(s):
// \cpu|al_unit|s~42_combout  = \cpu|alu_b|y[28]~55_combout  $ (((\cpu|rf|qa[28]~543_combout  & \cpu|alu_a|y[0]~0_combout )))

	.dataa(\cpu|alu_b|y[28]~55_combout ),
	.datab(\cpu|rf|qa[28]~543_combout ),
	.datac(vcc),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~42 .lut_mask = 16'h66AA;
defparam \cpu|al_unit|s~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N4
cycloneii_lcell_comb \cpu|al_unit|Mux2~5 (
// Equation(s):
// \cpu|al_unit|Mux2~5_combout  = ((!\cpu|al_unit|ShiftLeft0~18_combout  & (!\cpu|alu_a|y[4]~8_combout  & !\cpu|cu|aluc[2]~9_combout ))) # (!\cpu|cu|aluc[0]~11_combout )

	.dataa(\cpu|cu|aluc[0]~11_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|cu|aluc[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~5 .lut_mask = 16'h5557;
defparam \cpu|al_unit|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N30
cycloneii_lcell_comb \cpu|al_unit|Mux2~6 (
// Equation(s):
// \cpu|al_unit|Mux2~6_combout  = (\cpu|cu|aluc[0]~11_combout  & ((\cpu|alu_a|y[4]~8_combout ) # (!\cpu|cu|aluc[2]~9_combout )))

	.dataa(vcc),
	.datab(\cpu|cu|aluc[2]~9_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~6 .lut_mask = 16'hF300;
defparam \cpu|al_unit|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N16
cycloneii_lcell_comb \cpu|al_unit|Mux3~4 (
// Equation(s):
// \cpu|al_unit|Mux3~4_combout  = (\cpu|al_unit|Mux2~6_combout  & (((\cpu|al_unit|Mux2~5_combout  & \cpu|al_unit|ShiftRight0~106_combout )))) # (!\cpu|al_unit|Mux2~6_combout  & ((\cpu|al_unit|s~42_combout ) # ((!\cpu|al_unit|Mux2~5_combout ))))

	.dataa(\cpu|al_unit|s~42_combout ),
	.datab(\cpu|al_unit|Mux2~6_combout ),
	.datac(\cpu|al_unit|Mux2~5_combout ),
	.datad(\cpu|al_unit|ShiftRight0~106_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~4 .lut_mask = 16'hE323;
defparam \cpu|al_unit|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N10
cycloneii_lcell_comb \cpu|al_unit|Mux2~8 (
// Equation(s):
// \cpu|al_unit|Mux2~8_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[28]~467_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[29]~447_combout )))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|rf|qb[28]~467_combout ),
	.datac(\cpu|rf|qb[29]~447_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~8 .lut_mask = 16'hD8D8;
defparam \cpu|al_unit|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N24
cycloneii_lcell_comb \cpu|al_unit|Mux2~9 (
// Equation(s):
// \cpu|al_unit|Mux2~9_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|Mux29~8_combout  & (\cpu|al_unit|ShiftLeft0~126_combout )) # (!\cpu|al_unit|Mux29~8_combout  & ((\cpu|al_unit|Mux2~8_combout )))))

	.dataa(\cpu|al_unit|Mux29~8_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~126_combout ),
	.datad(\cpu|al_unit|Mux2~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~9 .lut_mask = 16'hC480;
defparam \cpu|al_unit|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~107 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~107_combout  = (\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|al_unit|ShiftRight0~57_combout ) # ((\cpu|alu_b|y[31]~44_combout  & \cpu|al_unit|ShiftRight0~58_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datab(\cpu|al_unit|ShiftRight0~57_combout ),
	.datac(\cpu|alu_b|y[31]~44_combout ),
	.datad(\cpu|al_unit|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~107 .lut_mask = 16'hA888;
defparam \cpu|al_unit|ShiftRight0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N22
cycloneii_lcell_comb \cpu|al_unit|s~43 (
// Equation(s):
// \cpu|al_unit|s~43_combout  = \cpu|alu_b|y[29]~56_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[29]~263_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[29]~263_combout ),
	.datad(\cpu|alu_b|y[29]~56_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~43 .lut_mask = 16'h3FC0;
defparam \cpu|al_unit|s~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N22
cycloneii_lcell_comb \cpu|al_unit|Mux2~12 (
// Equation(s):
// \cpu|al_unit|Mux2~12_combout  = (\cpu|al_unit|Mux2~6_combout  & (\cpu|al_unit|ShiftRight0~107_combout  & (\cpu|al_unit|Mux2~5_combout ))) # (!\cpu|al_unit|Mux2~6_combout  & (((\cpu|al_unit|s~43_combout ) # (!\cpu|al_unit|Mux2~5_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~107_combout ),
	.datab(\cpu|al_unit|Mux2~6_combout ),
	.datac(\cpu|al_unit|Mux2~5_combout ),
	.datad(\cpu|al_unit|s~43_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~12 .lut_mask = 16'hB383;
defparam \cpu|al_unit|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N18
cycloneii_lcell_comb \cpu|al_unit|Add0~133 (
// Equation(s):
// \cpu|al_unit|Add0~133_combout  = (\cpu|cu|aluc[2]~9_combout  & (\cpu|alu_a|y[30]~33_combout  $ ((\cpu|alu_b|y[30]~57_combout )))) # (!\cpu|cu|aluc[2]~9_combout  & (((\cpu|alu_b|y[14]~38_combout ))))

	.dataa(\cpu|alu_a|y[30]~33_combout ),
	.datab(\cpu|alu_b|y[30]~57_combout ),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|alu_b|y[14]~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~133 .lut_mask = 16'h6F60;
defparam \cpu|al_unit|Add0~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N14
cycloneii_lcell_comb \cpu|al_unit|Add0~137 (
// Equation(s):
// \cpu|al_unit|Add0~137_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[27]~487_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[28]~467_combout )))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|rf|qb[27]~487_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|rf|qb[28]~467_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~137 .lut_mask = 16'h8A80;
defparam \cpu|al_unit|Add0~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N14
cycloneii_lcell_comb \cpu|al_unit|Add0~138 (
// Equation(s):
// \cpu|al_unit|Add0~138_combout  = (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[29]~447_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[30]~427_combout )))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|rf|qb[29]~447_combout ),
	.datac(\cpu|rf|qb[30]~427_combout ),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~138 .lut_mask = 16'h4450;
defparam \cpu|al_unit|Add0~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N6
cycloneii_lcell_comb \cpu|al_unit|Add0~139 (
// Equation(s):
// \cpu|al_unit|Add0~139_combout  = (\cpu|alu_a|y[2]~10_combout  & (((\cpu|al_unit|ShiftLeft0~124_combout )))) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|Add0~138_combout ) # ((\cpu|al_unit|Add0~137_combout ))))

	.dataa(\cpu|al_unit|Add0~138_combout ),
	.datab(\cpu|al_unit|Add0~137_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~139 .lut_mask = 16'hFE0E;
defparam \cpu|al_unit|Add0~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N4
cycloneii_lcell_comb \cpu|al_unit|Add0~140 (
// Equation(s):
// \cpu|al_unit|Add0~140_combout  = (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|Add0~139_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftRight0~16_combout ),
	.datad(\cpu|al_unit|Add0~139_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~140 .lut_mask = 16'h5450;
defparam \cpu|al_unit|Add0~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N16
cycloneii_lcell_comb \cpu|al_unit|Add0~141 (
// Equation(s):
// \cpu|al_unit|Add0~141_combout  = (\cpu|cu|aluc[2]~9_combout  & ((\cpu|al_unit|Add0~140_combout ) # ((\cpu|alu_a|y[3]~9_combout  & \cpu|al_unit|ShiftLeft0~112_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|cu|aluc[2]~9_combout ),
	.datac(\cpu|al_unit|Add0~140_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~112_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~141 .lut_mask = 16'hC8C0;
defparam \cpu|al_unit|Add0~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N22
cycloneii_lcell_comb \cpu|al_unit|Add0~142 (
// Equation(s):
// \cpu|al_unit|Add0~142_combout  = (!\cpu|alu_a|y[4]~8_combout  & ((\cpu|al_unit|Add0~141_combout ) # ((\cpu|al_unit|Mux17~1_combout  & !\cpu|cu|aluc[2]~9_combout ))))

	.dataa(\cpu|al_unit|Add0~141_combout ),
	.datab(\cpu|alu_a|y[4]~8_combout ),
	.datac(\cpu|al_unit|Mux17~1_combout ),
	.datad(\cpu|cu|aluc[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~142 .lut_mask = 16'h2232;
defparam \cpu|al_unit|Add0~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N28
cycloneii_lcell_comb \cpu|al_unit|Mux1~2 (
// Equation(s):
// \cpu|al_unit|Mux1~2_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|ShiftLeft0~20_combout  & ((\cpu|rf|qb[31]~87_combout ))) # (!\cpu|al_unit|ShiftLeft0~20_combout  & (\cpu|rf|qb[30]~427_combout ))))

	.dataa(\cpu|rf|qb[30]~427_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~20_combout ),
	.datad(\cpu|rf|qb[31]~87_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~2 .lut_mask = 16'hC808;
defparam \cpu|al_unit|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N26
cycloneii_lcell_comb \cpu|al_unit|Add0~147 (
// Equation(s):
// \cpu|al_unit|Add0~147_combout  = (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[30]~427_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[31]~87_combout )))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|rf|qb[30]~427_combout ),
	.datad(\cpu|rf|qb[31]~87_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~147 .lut_mask = 16'h3120;
defparam \cpu|al_unit|Add0~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N20
cycloneii_lcell_comb \cpu|al_unit|Add0~148 (
// Equation(s):
// \cpu|al_unit|Add0~148_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[28]~467_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[29]~447_combout )))))

	.dataa(\cpu|rf|qb[28]~467_combout ),
	.datab(\cpu|rf|qb[29]~447_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~148 .lut_mask = 16'hA0C0;
defparam \cpu|al_unit|Add0~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N6
cycloneii_lcell_comb \cpu|al_unit|Add0~149 (
// Equation(s):
// \cpu|al_unit|Add0~149_combout  = (\cpu|alu_a|y[2]~10_combout  & (((\cpu|al_unit|ShiftLeft0~127_combout )))) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|Add0~147_combout ) # ((\cpu|al_unit|Add0~148_combout ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|Add0~147_combout ),
	.datac(\cpu|al_unit|Add0~148_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~127_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~149 .lut_mask = 16'hFE54;
defparam \cpu|al_unit|Add0~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y24_N17
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[3] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_input_reg|in_reg1[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [3]));

// Location: LCFF_X70_Y23_N11
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[5] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [5]));

// Location: LCFF_X67_Y23_N1
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[10] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [10]));

// Location: LCFF_X67_Y23_N15
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[10] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_input_reg|in_reg0[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [10]));

// Location: LCFF_X52_Y20_N13
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[14] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_input_reg|in_reg1[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [14]));

// Location: LCCOMB_X66_Y22_N6
cycloneii_lcell_comb \cpu|al_unit|Equal0~1 (
// Equation(s):
// \cpu|al_unit|Equal0~1_combout  = (!\cpu|al_unit|Mux4~3_combout  & (!\cpu|al_unit|Mux1~3_combout  & ((\cpu|cu|aluc[3]~4_combout ) # (!\cpu|al_unit|Mux4~11_combout ))))

	.dataa(\cpu|al_unit|Mux4~11_combout ),
	.datab(\cpu|cu|aluc[3]~4_combout ),
	.datac(\cpu|al_unit|Mux4~3_combout ),
	.datad(\cpu|al_unit|Mux1~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~1 .lut_mask = 16'h000D;
defparam \cpu|al_unit|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N22
cycloneii_lcell_comb \cpu|al_unit|Equal0~4 (
// Equation(s):
// \cpu|al_unit|Equal0~4_combout  = (!\cpu|al_unit|Mux22~8_combout  & (!\cpu|al_unit|Mux17~0_combout  & ((\cpu|al_unit|Mux29~21_combout ) # (!\cpu|al_unit|Mux17~6_combout ))))

	.dataa(\cpu|al_unit|Mux22~8_combout ),
	.datab(\cpu|al_unit|Mux29~21_combout ),
	.datac(\cpu|al_unit|Mux17~0_combout ),
	.datad(\cpu|al_unit|Mux17~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~4 .lut_mask = 16'h0405;
defparam \cpu|al_unit|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N22
cycloneii_lcell_comb \cpu|cu|pcsource[1]~6 (
// Equation(s):
// \cpu|cu|pcsource[1]~6_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & (\cpu|cu|comb~0_combout  & (\cpu|cu|i_jr~0_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\cpu|cu|comb~0_combout ),
	.datac(\cpu|cu|i_jr~0_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cpu|cu|pcsource[1]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|pcsource[1]~6 .lut_mask = 16'h0040;
defparam \cpu|cu|pcsource[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N26
cycloneii_lcell_comb \cpu|nextpc|Mux29~1 (
// Equation(s):
// \cpu|nextpc|Mux29~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((\cpu|rf|qa[2]~623_combout  & !\cpu|rf|Equal0~1_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[2]~0_combout ))

	.dataa(\cpu|pcplus4|p4[2]~0_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|rf|qa[2]~623_combout ),
	.datad(\cpu|rf|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux29~1 .lut_mask = 16'h22E2;
defparam \cpu|nextpc|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N26
cycloneii_lcell_comb \cpu|nextpc|Mux25~0 (
// Equation(s):
// \cpu|nextpc|Mux25~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [4])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[6]~8_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datab(vcc),
	.datac(\cpu|br_adr|p4[6]~8_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux25~0 .lut_mask = 16'hAAF0;
defparam \cpu|nextpc|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N12
cycloneii_lcell_comb \cpu|nextpc|Mux23~0 (
// Equation(s):
// \cpu|nextpc|Mux23~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [6])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[8]~12_combout )))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|br_adr|p4[8]~12_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux23~0 .lut_mask = 16'hCCF0;
defparam \cpu|nextpc|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N24
cycloneii_lcell_comb \cpu|nextpc|Mux21~0 (
// Equation(s):
// \cpu|nextpc|Mux21~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [8])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[10]~16_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(vcc),
	.datad(\cpu|br_adr|p4[10]~16_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux21~0 .lut_mask = 16'hBB88;
defparam \cpu|nextpc|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N12
cycloneii_lcell_comb \cpu|nextpc|Mux19~0 (
// Equation(s):
// \cpu|nextpc|Mux19~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [10]))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|br_adr|p4[12]~20_combout ))

	.dataa(vcc),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|br_adr|p4[12]~20_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux19~0 .lut_mask = 16'hFC30;
defparam \cpu|nextpc|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N24
cycloneii_lcell_comb \cpu|nextpc|Mux16~0 (
// Equation(s):
// \cpu|nextpc|Mux16~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [13])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[15]~26_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datab(\cpu|br_adr|p4[15]~26_combout ),
	.datac(\cpu|cu|pcsource[1]~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux16~0 .lut_mask = 16'hACAC;
defparam \cpu|nextpc|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N6
cycloneii_lcell_comb \cpu|nextpc|Mux13~0 (
// Equation(s):
// \cpu|nextpc|Mux13~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|br_adr|p4[18]~32_combout ))

	.dataa(\cpu|br_adr|p4[18]~32_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(vcc),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux13~0 .lut_mask = 16'hCCAA;
defparam \cpu|nextpc|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N24
cycloneii_lcell_comb \cpu|nextpc|Mux9~0 (
// Equation(s):
// \cpu|nextpc|Mux9~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [20])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[22]~40_combout )))

	.dataa(vcc),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|br_adr|p4[22]~40_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux9~0 .lut_mask = 16'hF3C0;
defparam \cpu|nextpc|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N30
cycloneii_lcell_comb \cpu|nextpc|Mux8~0 (
// Equation(s):
// \cpu|nextpc|Mux8~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|br_adr|p4[23]~42_combout ))

	.dataa(\cpu|br_adr|p4[23]~42_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux8~0 .lut_mask = 16'hEE22;
defparam \cpu|nextpc|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N10
cycloneii_lcell_comb \cpu|nextpc|Mux4~0 (
// Equation(s):
// \cpu|nextpc|Mux4~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [25])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[27]~50_combout )))

	.dataa(vcc),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(\cpu|br_adr|p4[27]~50_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux4~0 .lut_mask = 16'hF3C0;
defparam \cpu|nextpc|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N12
cycloneii_lcell_comb \cpu|nextpc|Mux1~0 (
// Equation(s):
// \cpu|nextpc|Mux1~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((\cpu|rf|qa[30]~283_combout  & !\cpu|rf|Equal0~1_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|br_adr|p4[30]~56_combout ))

	.dataa(\cpu|br_adr|p4[30]~56_combout ),
	.datab(\cpu|rf|qa[30]~283_combout ),
	.datac(\cpu|rf|Equal0~1_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux1~0 .lut_mask = 16'h0CAA;
defparam \cpu|nextpc|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N10
cycloneii_lcell_comb \cpu|nextpc|Mux0~0 (
// Equation(s):
// \cpu|nextpc|Mux0~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (!\cpu|rf|Equal0~1_combout  & (\cpu|rf|qa[31]~303_combout ))) # (!\cpu|cu|pcsource[1]~7_combout  & (((\cpu|br_adr|p4[31]~58_combout ))))

	.dataa(\cpu|cu|pcsource[1]~7_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|rf|qa[31]~303_combout ),
	.datad(\cpu|br_adr|p4[31]~58_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux0~0 .lut_mask = 16'h7520;
defparam \cpu|nextpc|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N0
cycloneii_lcell_comb \cpu|cu|wreg~5 (
// Equation(s):
// \cpu|cu|wreg~5_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & (!\imem|irom|altsyncram_component|auto_generated|q_a [31] & (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// \imem|irom|altsyncram_component|auto_generated|q_a [29])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\cpu|cu|wreg~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wreg~5 .lut_mask = 16'h0100;
defparam \cpu|cu|wreg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N0
cycloneii_lcell_comb \cpu|link|y[9]~13 (
// Equation(s):
// \cpu|link|y[9]~13_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[9]~14_combout ) # ((\cpu|al_unit|Mux22~8_combout  & \cpu|link|y[5]~70_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|al_unit|Mux22~8_combout  & \cpu|link|y[5]~70_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|pcplus4|p4[9]~14_combout ),
	.datac(\cpu|al_unit|Mux22~8_combout ),
	.datad(\cpu|link|y[5]~70_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[9]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[9]~13 .lut_mask = 16'hF888;
defparam \cpu|link|y[9]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N12
cycloneii_lcell_comb \cpu|link|y[16]~28 (
// Equation(s):
// \cpu|link|y[16]~28_combout  = (\cpu|al_unit|Mux15~3_combout  & ((\cpu|link|y[5]~70_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[16]~28_combout )))) # (!\cpu|al_unit|Mux15~3_combout  & (((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[16]~28_combout 
// ))))

	.dataa(\cpu|al_unit|Mux15~3_combout ),
	.datab(\cpu|link|y[5]~70_combout ),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|pcplus4|p4[16]~28_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[16]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[16]~28 .lut_mask = 16'hF888;
defparam \cpu|link|y[16]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N24
cycloneii_lcell_comb \cpu|al_unit|s~45 (
// Equation(s):
// \cpu|al_unit|s~45_combout  = \cpu|alu_b|y[7]~40_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[7]~63_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[7]~63_combout ),
	.datad(\cpu|alu_b|y[7]~40_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~45 .lut_mask = 16'h3FC0;
defparam \cpu|al_unit|s~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~108 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~108_combout  = (\cpu|immediate[16]~0_combout  & ((\cpu|cu|aluimm~5_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight0~33_combout )))) # (!\cpu|immediate[16]~0_combout  & 
// (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|ShiftRight0~33_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|al_unit|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~108 .lut_mask = 16'hECA0;
defparam \cpu|al_unit|ShiftRight0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N26
cycloneii_lcell_comb \cpu|al_unit|Mux23~13 (
// Equation(s):
// \cpu|al_unit|Mux23~13_combout  = (\cpu|al_unit|ShiftRight0~108_combout  & (!\cpu|al_unit|ShiftLeft0~18_combout  & (\cpu|cu|aluc[0]~11_combout  & !\cpu|alu_a|y[3]~9_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~108_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|cu|aluc[0]~11_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~13 .lut_mask = 16'h0020;
defparam \cpu|al_unit|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N26
cycloneii_lcell_comb \cpu|al_unit|s~46 (
// Equation(s):
// \cpu|al_unit|s~46_combout  = \cpu|alu_b|y[9]~30_combout  $ (((\cpu|rf|qa[9]~103_combout  & \cpu|alu_a|y[0]~0_combout )))

	.dataa(\cpu|alu_b|y[9]~30_combout ),
	.datab(\cpu|rf|qa[9]~103_combout ),
	.datac(vcc),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~46 .lut_mask = 16'h66AA;
defparam \cpu|al_unit|s~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N12
cycloneii_lcell_comb \cpu|al_unit|Mux22~9 (
// Equation(s):
// \cpu|al_unit|Mux22~9_combout  = (\cpu|cu|aluc[0]~11_combout  & (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~61_combout  & !\cpu|al_unit|ShiftLeft0~18_combout )))

	.dataa(\cpu|cu|aluc[0]~11_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftRight0~61_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~9 .lut_mask = 16'h0020;
defparam \cpu|al_unit|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N8
cycloneii_lcell_comb \cpu|al_unit|Add0~154 (
// Equation(s):
// \cpu|al_unit|Add0~154_combout  = \cpu|alu_b|y[9]~30_combout  $ (((\cpu|cu|aluc[0]~3_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|cu|aluc[2]~5_combout ))))

	.dataa(\cpu|cu|aluc[0]~3_combout ),
	.datab(\cpu|cu|aluc[2]~8_combout ),
	.datac(\cpu|cu|aluc[2]~5_combout ),
	.datad(\cpu|alu_b|y[9]~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~154 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N6
cycloneii_lcell_comb \cpu|al_unit|Add0~155 (
// Equation(s):
// \cpu|al_unit|Add0~155_combout  = \cpu|alu_b|y[10]~31_combout  $ (((\cpu|cu|aluc[2]~5_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~5_combout ),
	.datab(\cpu|cu|aluc[2]~8_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|alu_b|y[10]~31_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~155 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N16
cycloneii_lcell_comb \cpu|al_unit|Add0~156 (
// Equation(s):
// \cpu|al_unit|Add0~156_combout  = \cpu|alu_b|y[11]~29_combout  $ (((\cpu|cu|aluc[2]~5_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~5_combout ),
	.datab(\cpu|cu|aluc[2]~8_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|alu_b|y[11]~29_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~156 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~112 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~112_combout  = (\cpu|immediate[16]~0_combout  & ((\cpu|cu|aluimm~5_combout ) # ((\cpu|al_unit|ShiftRight0~30_combout  & \cpu|al_unit|ShiftLeft0~23_combout )))) # (!\cpu|immediate[16]~0_combout  & 
// (\cpu|al_unit|ShiftRight0~30_combout  & ((\cpu|al_unit|ShiftLeft0~23_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|al_unit|ShiftRight0~30_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~112 .lut_mask = 16'hECA0;
defparam \cpu|al_unit|ShiftRight0~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~92 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~92_combout  = (\cpu|al_unit|ShiftRight1~81_combout  & ((\cpu|al_unit|ShiftLeft0~23_combout ) # ((\cpu|cu|aluimm~5_combout  & \cpu|immediate[16]~0_combout )))) # (!\cpu|al_unit|ShiftRight1~81_combout  & (\cpu|cu|aluimm~5_combout  & 
// (\cpu|immediate[16]~0_combout )))

	.dataa(\cpu|al_unit|ShiftRight1~81_combout ),
	.datab(\cpu|cu|aluimm~5_combout ),
	.datac(\cpu|immediate[16]~0_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~92 .lut_mask = 16'hEAC0;
defparam \cpu|al_unit|ShiftRight1~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N2
cycloneii_lcell_comb \cpu|al_unit|Add0~160 (
// Equation(s):
// \cpu|al_unit|Add0~160_combout  = \cpu|alu_b|y[15]~36_combout  $ (((\cpu|cu|aluc[2]~5_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~5_combout ),
	.datab(\cpu|cu|aluc[2]~8_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|alu_b|y[15]~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~160 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N16
cycloneii_lcell_comb \cpu|al_unit|Add0~161 (
// Equation(s):
// \cpu|al_unit|Add0~161_combout  = \cpu|cu|aluc[2]~9_combout  $ (((\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & ((\cpu|rf|qb[16]~708_combout )))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|cu|aluc[2]~9_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[16]~708_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~161 .lut_mask = 16'h636C;
defparam \cpu|al_unit|Add0~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N30
cycloneii_lcell_comb \cpu|al_unit|Add0~164 (
// Equation(s):
// \cpu|al_unit|Add0~164_combout  = \cpu|alu_b|y[17]~46_combout  $ (((\cpu|cu|aluc[2]~5_combout  & (\cpu|cu|aluc[0]~3_combout  & \cpu|cu|aluc[2]~8_combout ))))

	.dataa(\cpu|cu|aluc[2]~5_combout ),
	.datab(\cpu|cu|aluc[0]~3_combout ),
	.datac(\cpu|cu|aluc[2]~8_combout ),
	.datad(\cpu|alu_b|y[17]~46_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~164_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~164 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N14
cycloneii_lcell_comb \cpu|al_unit|Mux13~9 (
// Equation(s):
// \cpu|al_unit|Mux13~9_combout  = (!\cpu|alu_a|y[3]~9_combout  & (!\cpu|alu_a|y[2]~10_combout  & (!\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftLeft0~128_combout )))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~128_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~9 .lut_mask = 16'h0100;
defparam \cpu|al_unit|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N12
cycloneii_lcell_comb \cpu|alu_b|y[19]~48 (
// Equation(s):
// \cpu|alu_b|y[19]~48_combout  = (\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & (((\cpu|rf|qb[19]~647_combout  & !\cpu|rf|Equal1~1_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|rf|qb[19]~647_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|Equal1~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[19]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[19]~48 .lut_mask = 16'hA0AC;
defparam \cpu|alu_b|y[19]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N4
cycloneii_lcell_comb \cpu|al_unit|Add0~166 (
// Equation(s):
// \cpu|al_unit|Add0~166_combout  = \cpu|alu_b|y[19]~48_combout  $ (((\cpu|cu|aluc[0]~3_combout  & (\cpu|cu|aluc[2]~5_combout  & \cpu|cu|aluc[2]~8_combout ))))

	.dataa(\cpu|cu|aluc[0]~3_combout ),
	.datab(\cpu|cu|aluc[2]~5_combout ),
	.datac(\cpu|cu|aluc[2]~8_combout ),
	.datad(\cpu|alu_b|y[19]~48_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~166_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~166 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N10
cycloneii_lcell_comb \cpu|al_unit|s~50 (
// Equation(s):
// \cpu|al_unit|s~50_combout  = \cpu|alu_b|y[19]~48_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[19]~363_combout )))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[19]~363_combout ),
	.datac(vcc),
	.datad(\cpu|alu_b|y[19]~48_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~50 .lut_mask = 16'h7788;
defparam \cpu|al_unit|s~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N6
cycloneii_lcell_comb \cpu|al_unit|s~51 (
// Equation(s):
// \cpu|al_unit|s~51_combout  = \cpu|alu_b|y[21]~50_combout  $ (((\cpu|rf|qa[21]~403_combout  & \cpu|alu_a|y[0]~0_combout )))

	.dataa(\cpu|rf|qa[21]~403_combout ),
	.datab(vcc),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|alu_b|y[21]~50_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~51 .lut_mask = 16'h5FA0;
defparam \cpu|al_unit|s~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N6
cycloneii_lcell_comb \cpu|al_unit|s~52 (
// Equation(s):
// \cpu|al_unit|s~52_combout  = \cpu|alu_b|y[23]~52_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[23]~443_combout )))

	.dataa(\cpu|alu_b|y[23]~52_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[23]~443_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|s~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~52 .lut_mask = 16'h6A6A;
defparam \cpu|al_unit|s~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~130 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~130_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|Add0~120_combout ) # ((\cpu|immediate[16]~0_combout  & \cpu|cu|aluimm~5_combout )))) # (!\cpu|al_unit|ShiftLeft0~23_combout  & (\cpu|immediate[16]~0_combout  & 
// (\cpu|cu|aluimm~5_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|al_unit|Add0~120_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~130 .lut_mask = 16'hEAC0;
defparam \cpu|al_unit|ShiftLeft0~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N26
cycloneii_lcell_comb \cpu|al_unit|s~53 (
// Equation(s):
// \cpu|al_unit|s~53_combout  = \cpu|alu_a|y[24]~27_combout  $ (((\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & ((\cpu|rf|qb[24]~709_combout )))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|alu_a|y[24]~27_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[24]~709_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~53 .lut_mask = 16'h636C;
defparam \cpu|al_unit|s~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N14
cycloneii_lcell_comb \cpu|al_unit|Add0~171 (
// Equation(s):
// \cpu|al_unit|Add0~171_combout  = \cpu|cu|aluc[2]~9_combout  $ (((\cpu|cu|aluimm~5_combout  & ((\cpu|immediate[16]~0_combout ))) # (!\cpu|cu|aluimm~5_combout  & (\cpu|rf|qb[24]~709_combout ))))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(\cpu|rf|qb[24]~709_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|immediate[16]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~171_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~171 .lut_mask = 16'h56A6;
defparam \cpu|al_unit|Add0~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N2
cycloneii_lcell_comb \cpu|al_unit|s~55 (
// Equation(s):
// \cpu|al_unit|s~55_combout  = (\cpu|alu_a|y[24]~27_combout ) # ((\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & ((\cpu|rf|qb[24]~709_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|alu_a|y[24]~27_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[24]~709_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~55 .lut_mask = 16'hEFEC;
defparam \cpu|al_unit|s~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N24
cycloneii_lcell_comb \cpu|al_unit|Add0~172 (
// Equation(s):
// \cpu|al_unit|Add0~172_combout  = \cpu|alu_b|y[25]~53_combout  $ (((\cpu|cu|aluc[2]~8_combout  & (\cpu|cu|aluc[0]~3_combout  & \cpu|cu|aluc[2]~5_combout ))))

	.dataa(\cpu|cu|aluc[2]~8_combout ),
	.datab(\cpu|alu_b|y[25]~53_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|cu|aluc[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~172_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~172 .lut_mask = 16'h6CCC;
defparam \cpu|al_unit|Add0~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~131 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~131_combout  = (\cpu|immediate[16]~0_combout  & ((\cpu|cu|aluimm~5_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftLeft0~124_combout )))) # (!\cpu|immediate[16]~0_combout  & (\cpu|al_unit|ShiftLeft0~23_combout 
//  & ((\cpu|al_unit|ShiftLeft0~124_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~124_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~131 .lut_mask = 16'hECA0;
defparam \cpu|al_unit|ShiftLeft0~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N6
cycloneii_lcell_comb \cpu|al_unit|s~58 (
// Equation(s):
// \cpu|al_unit|s~58_combout  = (\cpu|alu_a|y[26]~29_combout  & ((\cpu|cu|aluimm~5_combout  & ((\cpu|immediate[16]~0_combout ))) # (!\cpu|cu|aluimm~5_combout  & (\cpu|rf|qb[26]~710_combout ))))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\cpu|rf|qb[26]~710_combout ),
	.datac(\cpu|immediate[16]~0_combout ),
	.datad(\cpu|alu_a|y[26]~29_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~58 .lut_mask = 16'hE400;
defparam \cpu|al_unit|s~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N12
cycloneii_lcell_comb \cpu|al_unit|Add0~173 (
// Equation(s):
// \cpu|al_unit|Add0~173_combout  = \cpu|cu|aluc[2]~9_combout  $ (((\cpu|cu|aluimm~5_combout  & ((\cpu|immediate[16]~0_combout ))) # (!\cpu|cu|aluimm~5_combout  & (\cpu|rf|qb[26]~710_combout ))))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(\cpu|rf|qb[26]~710_combout ),
	.datac(\cpu|immediate[16]~0_combout ),
	.datad(\cpu|cu|aluimm~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~173_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~173 .lut_mask = 16'h5A66;
defparam \cpu|al_unit|Add0~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N30
cycloneii_lcell_comb \cpu|alu_b|y[29]~56 (
// Equation(s):
// \cpu|alu_b|y[29]~56_combout  = (\cpu|cu|aluimm~5_combout  & (((\cpu|immediate[16]~0_combout )))) # (!\cpu|cu|aluimm~5_combout  & (\cpu|rf|qb[29]~447_combout  & (!\cpu|rf|Equal1~1_combout )))

	.dataa(\cpu|rf|qb[29]~447_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|immediate[16]~0_combout ),
	.datad(\cpu|cu|aluimm~5_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[29]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[29]~56 .lut_mask = 16'hF022;
defparam \cpu|alu_b|y[29]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N28
cycloneii_lcell_comb \cpu|al_unit|Add0~177 (
// Equation(s):
// \cpu|al_unit|Add0~177_combout  = \cpu|cu|aluc[2]~9_combout  $ (((\cpu|cu|aluimm~5_combout  & ((\cpu|immediate[16]~0_combout ))) # (!\cpu|cu|aluimm~5_combout  & (\cpu|rf|qb[30]~711_combout ))))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(\cpu|cu|aluimm~5_combout ),
	.datac(\cpu|rf|qb[30]~711_combout ),
	.datad(\cpu|immediate[16]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~177_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~177 .lut_mask = 16'h569A;
defparam \cpu|al_unit|Add0~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N24
cycloneii_lcell_comb \cpu|cu|regrt~8 (
// Equation(s):
// \cpu|cu|regrt~8_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & (\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [29] & \cpu|cu|m2reg~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datad(\cpu|cu|m2reg~0_combout ),
	.cin(gnd),
	.combout(\cpu|cu|regrt~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|regrt~8 .lut_mask = 16'h0400;
defparam \cpu|cu|regrt~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N30
cycloneii_lcell_comb \cpu|cu|wreg~7 (
// Equation(s):
// \cpu|cu|wreg~7_combout  = ((\cpu|cu|wreg~5_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [28]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [27])))) # (!\cpu|link|y[5]~70_combout )

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datab(\cpu|link|y[5]~70_combout ),
	.datac(\cpu|cu|wreg~5_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\cpu|cu|wreg~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wreg~7 .lut_mask = 16'hB3F3;
defparam \cpu|cu|wreg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[3]));
// synopsys translate_off
defparam \in_port1[3]~I .input_async_reset = "none";
defparam \in_port1[3]~I .input_power_up = "low";
defparam \in_port1[3]~I .input_register_mode = "none";
defparam \in_port1[3]~I .input_sync_reset = "none";
defparam \in_port1[3]~I .oe_async_reset = "none";
defparam \in_port1[3]~I .oe_power_up = "low";
defparam \in_port1[3]~I .oe_register_mode = "none";
defparam \in_port1[3]~I .oe_sync_reset = "none";
defparam \in_port1[3]~I .operation_mode = "input";
defparam \in_port1[3]~I .output_async_reset = "none";
defparam \in_port1[3]~I .output_power_up = "low";
defparam \in_port1[3]~I .output_register_mode = "none";
defparam \in_port1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[5]));
// synopsys translate_off
defparam \in_port1[5]~I .input_async_reset = "none";
defparam \in_port1[5]~I .input_power_up = "low";
defparam \in_port1[5]~I .input_register_mode = "none";
defparam \in_port1[5]~I .input_sync_reset = "none";
defparam \in_port1[5]~I .oe_async_reset = "none";
defparam \in_port1[5]~I .oe_power_up = "low";
defparam \in_port1[5]~I .oe_register_mode = "none";
defparam \in_port1[5]~I .oe_sync_reset = "none";
defparam \in_port1[5]~I .operation_mode = "input";
defparam \in_port1[5]~I .output_async_reset = "none";
defparam \in_port1[5]~I .output_power_up = "low";
defparam \in_port1[5]~I .output_register_mode = "none";
defparam \in_port1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[10]));
// synopsys translate_off
defparam \in_port1[10]~I .input_async_reset = "none";
defparam \in_port1[10]~I .input_power_up = "low";
defparam \in_port1[10]~I .input_register_mode = "none";
defparam \in_port1[10]~I .input_sync_reset = "none";
defparam \in_port1[10]~I .oe_async_reset = "none";
defparam \in_port1[10]~I .oe_power_up = "low";
defparam \in_port1[10]~I .oe_register_mode = "none";
defparam \in_port1[10]~I .oe_sync_reset = "none";
defparam \in_port1[10]~I .operation_mode = "input";
defparam \in_port1[10]~I .output_async_reset = "none";
defparam \in_port1[10]~I .output_power_up = "low";
defparam \in_port1[10]~I .output_register_mode = "none";
defparam \in_port1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[10]));
// synopsys translate_off
defparam \in_port0[10]~I .input_async_reset = "none";
defparam \in_port0[10]~I .input_power_up = "low";
defparam \in_port0[10]~I .input_register_mode = "none";
defparam \in_port0[10]~I .input_sync_reset = "none";
defparam \in_port0[10]~I .oe_async_reset = "none";
defparam \in_port0[10]~I .oe_power_up = "low";
defparam \in_port0[10]~I .oe_register_mode = "none";
defparam \in_port0[10]~I .oe_sync_reset = "none";
defparam \in_port0[10]~I .operation_mode = "input";
defparam \in_port0[10]~I .output_async_reset = "none";
defparam \in_port0[10]~I .output_power_up = "low";
defparam \in_port0[10]~I .output_register_mode = "none";
defparam \in_port0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[14]));
// synopsys translate_off
defparam \in_port1[14]~I .input_async_reset = "none";
defparam \in_port1[14]~I .input_power_up = "low";
defparam \in_port1[14]~I .input_register_mode = "none";
defparam \in_port1[14]~I .input_sync_reset = "none";
defparam \in_port1[14]~I .oe_async_reset = "none";
defparam \in_port1[14]~I .oe_power_up = "low";
defparam \in_port1[14]~I .oe_register_mode = "none";
defparam \in_port1[14]~I .oe_sync_reset = "none";
defparam \in_port1[14]~I .operation_mode = "input";
defparam \in_port1[14]~I .output_async_reset = "none";
defparam \in_port1[14]~I .output_power_up = "low";
defparam \in_port1[14]~I .output_register_mode = "none";
defparam \in_port1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N20
cycloneii_lcell_comb \cpu|rf|register[7][5]~feeder (
// Equation(s):
// \cpu|rf|register[7][5]~feeder_combout  = \cpu|link|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[5]~6_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N6
cycloneii_lcell_comb \cpu|rf|register[7][6]~feeder (
// Equation(s):
// \cpu|rf|register[7][6]~feeder_combout  = \cpu|link|y[6]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[6]~8_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N6
cycloneii_lcell_comb \cpu|rf|register[29][6]~feeder (
// Equation(s):
// \cpu|rf|register[29][6]~feeder_combout  = \cpu|link|y[6]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[6]~8_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[29][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[29][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N28
cycloneii_lcell_comb \cpu|rf|register[21][6]~feeder (
// Equation(s):
// \cpu|rf|register[21][6]~feeder_combout  = \cpu|link|y[6]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[6]~8_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N12
cycloneii_lcell_comb \cpu|rf|register[17][7]~feeder (
// Equation(s):
// \cpu|rf|register[17][7]~feeder_combout  = \cpu|link|y[7]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[7]~10_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[17][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[17][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[17][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N20
cycloneii_lcell_comb \cpu|rf|register[6][8]~feeder (
// Equation(s):
// \cpu|rf|register[6][8]~feeder_combout  = \cpu|link|y[8]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[8]~12_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N24
cycloneii_lcell_comb \cpu|rf|register[15][8]~feeder (
// Equation(s):
// \cpu|rf|register[15][8]~feeder_combout  = \cpu|link|y[8]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[8]~12_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N16
cycloneii_lcell_comb \cpu|rf|register[26][9]~feeder (
// Equation(s):
// \cpu|rf|register[26][9]~feeder_combout  = \cpu|link|y[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[9]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N24
cycloneii_lcell_comb \cpu|rf|register[27][9]~feeder (
// Equation(s):
// \cpu|rf|register[27][9]~feeder_combout  = \cpu|link|y[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[9]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N6
cycloneii_lcell_comb \cpu|rf|register[14][9]~feeder (
// Equation(s):
// \cpu|rf|register[14][9]~feeder_combout  = \cpu|link|y[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[9]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N8
cycloneii_lcell_comb \cpu|rf|register[27][10]~feeder (
// Equation(s):
// \cpu|rf|register[27][10]~feeder_combout  = \cpu|link|y[10]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[10]~16_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N8
cycloneii_lcell_comb \cpu|rf|register[9][11]~feeder (
// Equation(s):
// \cpu|rf|register[9][11]~feeder_combout  = \cpu|link|y[11]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[11]~18_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[9][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[9][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N30
cycloneii_lcell_comb \cpu|rf|register[11][11]~feeder (
// Equation(s):
// \cpu|rf|register[11][11]~feeder_combout  = \cpu|link|y[11]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[11]~18_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[11][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[11][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[11][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneii_lcell_comb \cpu|rf|register[14][11]~feeder (
// Equation(s):
// \cpu|rf|register[14][11]~feeder_combout  = \cpu|link|y[11]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[11]~18_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneii_lcell_comb \cpu|rf|register[13][11]~feeder (
// Equation(s):
// \cpu|rf|register[13][11]~feeder_combout  = \cpu|link|y[11]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[11]~18_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N6
cycloneii_lcell_comb \cpu|rf|register[28][12]~feeder (
// Equation(s):
// \cpu|rf|register[28][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[28][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[28][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N12
cycloneii_lcell_comb \cpu|rf|register[23][12]~feeder (
// Equation(s):
// \cpu|rf|register[23][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N8
cycloneii_lcell_comb \cpu|rf|register[17][12]~feeder (
// Equation(s):
// \cpu|rf|register[17][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[17][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[17][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[17][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N0
cycloneii_lcell_comb \cpu|rf|register[30][12]~feeder (
// Equation(s):
// \cpu|rf|register[30][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[30][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[30][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[30][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneii_lcell_comb \cpu|rf|register[13][12]~feeder (
// Equation(s):
// \cpu|rf|register[13][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N20
cycloneii_lcell_comb \cpu|rf|register[27][12]~feeder (
// Equation(s):
// \cpu|rf|register[27][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N16
cycloneii_lcell_comb \cpu|rf|register[28][13]~feeder (
// Equation(s):
// \cpu|rf|register[28][13]~feeder_combout  = \cpu|link|y[13]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[13]~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[28][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[28][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N24
cycloneii_lcell_comb \cpu|rf|register[19][13]~feeder (
// Equation(s):
// \cpu|rf|register[19][13]~feeder_combout  = \cpu|link|y[13]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[13]~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[19][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[19][13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[19][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneii_lcell_comb \cpu|rf|register[13][13]~feeder (
// Equation(s):
// \cpu|rf|register[13][13]~feeder_combout  = \cpu|link|y[13]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[13]~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N24
cycloneii_lcell_comb \cpu|rf|register[28][14]~feeder (
// Equation(s):
// \cpu|rf|register[28][14]~feeder_combout  = \cpu|link|y[14]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[14]~24_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[28][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[28][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N0
cycloneii_lcell_comb \cpu|rf|register[23][14]~feeder (
// Equation(s):
// \cpu|rf|register[23][14]~feeder_combout  = \cpu|link|y[14]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[14]~24_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N20
cycloneii_lcell_comb \cpu|rf|register[8][14]~feeder (
// Equation(s):
// \cpu|rf|register[8][14]~feeder_combout  = \cpu|link|y[14]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[14]~24_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[8][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[8][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneii_lcell_comb \cpu|rf|register[7][14]~feeder (
// Equation(s):
// \cpu|rf|register[7][14]~feeder_combout  = \cpu|link|y[14]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[14]~24_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneii_lcell_comb \cpu|rf|register[13][15]~feeder (
// Equation(s):
// \cpu|rf|register[13][15]~feeder_combout  = \cpu|link|y[15]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[15]~27_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N8
cycloneii_lcell_comb \cpu|rf|register[19][15]~feeder (
// Equation(s):
// \cpu|rf|register[19][15]~feeder_combout  = \cpu|link|y[15]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[15]~27_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[19][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[19][15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[19][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N24
cycloneii_lcell_comb \cpu|rf|register[11][15]~feeder (
// Equation(s):
// \cpu|rf|register[11][15]~feeder_combout  = \cpu|link|y[15]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[15]~27_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[11][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[11][15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[11][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneii_lcell_comb \cpu|rf|register[12][16]~feeder (
// Equation(s):
// \cpu|rf|register[12][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneii_lcell_comb \cpu|rf|register[14][16]~feeder (
// Equation(s):
// \cpu|rf|register[14][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneii_lcell_comb \cpu|rf|register[2][16]~feeder (
// Equation(s):
// \cpu|rf|register[2][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N4
cycloneii_lcell_comb \cpu|rf|register[24][16]~feeder (
// Equation(s):
// \cpu|rf|register[24][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[24][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[24][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[24][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N26
cycloneii_lcell_comb \cpu|rf|register[26][16]~feeder (
// Equation(s):
// \cpu|rf|register[26][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N10
cycloneii_lcell_comb \cpu|rf|register[21][16]~feeder (
// Equation(s):
// \cpu|rf|register[21][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N6
cycloneii_lcell_comb \cpu|rf|register[7][29]~feeder (
// Equation(s):
// \cpu|rf|register[7][29]~feeder_combout  = \cpu|link|y[29]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[29]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][29]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
cycloneii_lcell_comb \cpu|rf|register[10][30]~feeder (
// Equation(s):
// \cpu|rf|register[10][30]~feeder_combout  = \cpu|link|y[30]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[30]~33_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[10][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[10][30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[10][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N12
cycloneii_lcell_comb \cpu|rf|register[20][30]~feeder (
// Equation(s):
// \cpu|rf|register[20][30]~feeder_combout  = \cpu|link|y[30]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[30]~33_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N12
cycloneii_lcell_comb \cpu|rf|register[25][30]~feeder (
// Equation(s):
// \cpu|rf|register[25][30]~feeder_combout  = \cpu|link|y[30]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[30]~33_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N12
cycloneii_lcell_comb \cpu|rf|register[18][30]~feeder (
// Equation(s):
// \cpu|rf|register[18][30]~feeder_combout  = \cpu|link|y[30]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[30]~33_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[18][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[18][30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[18][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N2
cycloneii_lcell_comb \cpu|rf|register[30][30]~feeder (
// Equation(s):
// \cpu|rf|register[30][30]~feeder_combout  = \cpu|link|y[30]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[30]~33_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[30][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[30][30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[30][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneii_lcell_comb \cpu|rf|register[12][31]~feeder (
// Equation(s):
// \cpu|rf|register[12][31]~feeder_combout  = \cpu|link|y[31]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[31]~35_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneii_lcell_comb \cpu|rf|register[13][31]~feeder (
// Equation(s):
// \cpu|rf|register[13][31]~feeder_combout  = \cpu|link|y[31]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[31]~35_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N20
cycloneii_lcell_comb \cpu|rf|register[19][17]~feeder (
// Equation(s):
// \cpu|rf|register[19][17]~feeder_combout  = \cpu|link|y[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[17]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[19][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[19][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[19][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N24
cycloneii_lcell_comb \cpu|rf|register[21][17]~feeder (
// Equation(s):
// \cpu|rf|register[21][17]~feeder_combout  = \cpu|link|y[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[17]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N22
cycloneii_lcell_comb \cpu|rf|register[26][17]~feeder (
// Equation(s):
// \cpu|rf|register[26][17]~feeder_combout  = \cpu|link|y[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[17]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N14
cycloneii_lcell_comb \cpu|rf|register[20][17]~feeder (
// Equation(s):
// \cpu|rf|register[20][17]~feeder_combout  = \cpu|link|y[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[17]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N10
cycloneii_lcell_comb \cpu|rf|register[9][17]~feeder (
// Equation(s):
// \cpu|rf|register[9][17]~feeder_combout  = \cpu|link|y[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[17]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[9][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[9][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneii_lcell_comb \cpu|rf|register[12][17]~feeder (
// Equation(s):
// \cpu|rf|register[12][17]~feeder_combout  = \cpu|link|y[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[17]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N20
cycloneii_lcell_comb \cpu|rf|register[4][18]~feeder (
// Equation(s):
// \cpu|rf|register[4][18]~feeder_combout  = \cpu|link|y[18]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[18]~39_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[4][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[4][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[4][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneii_lcell_comb \cpu|rf|register[2][18]~feeder (
// Equation(s):
// \cpu|rf|register[2][18]~feeder_combout  = \cpu|link|y[18]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[18]~39_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N26
cycloneii_lcell_comb \cpu|rf|register[12][19]~feeder (
// Equation(s):
// \cpu|rf|register[12][19]~feeder_combout  = \cpu|link|y[19]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[19]~41_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N8
cycloneii_lcell_comb \cpu|rf|register[26][19]~feeder (
// Equation(s):
// \cpu|rf|register[26][19]~feeder_combout  = \cpu|link|y[19]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[19]~41_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneii_lcell_comb \cpu|rf|register[11][20]~feeder (
// Equation(s):
// \cpu|rf|register[11][20]~feeder_combout  = \cpu|link|y[20]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[20]~43_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[11][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[11][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[11][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N30
cycloneii_lcell_comb \cpu|rf|register[26][22]~feeder (
// Equation(s):
// \cpu|rf|register[26][22]~feeder_combout  = \cpu|link|y[22]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[22]~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][22]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneii_lcell_comb \cpu|rf|register[2][24]~feeder (
// Equation(s):
// \cpu|rf|register[2][24]~feeder_combout  = \cpu|link|y[24]~51_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[24]~51_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][24]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N0
cycloneii_lcell_comb \cpu|rf|register[26][24]~feeder (
// Equation(s):
// \cpu|rf|register[26][24]~feeder_combout  = \cpu|link|y[24]~51_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[24]~51_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][24]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N8
cycloneii_lcell_comb \cpu|rf|register[28][24]~feeder (
// Equation(s):
// \cpu|rf|register[28][24]~feeder_combout  = \cpu|link|y[24]~51_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[24]~51_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[28][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][24]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[28][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N12
cycloneii_lcell_comb \cpu|rf|register[27][25]~feeder (
// Equation(s):
// \cpu|rf|register[27][25]~feeder_combout  = \cpu|link|y[25]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[25]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][25]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N18
cycloneii_lcell_comb \cpu|rf|register[28][25]~feeder (
// Equation(s):
// \cpu|rf|register[28][25]~feeder_combout  = \cpu|link|y[25]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[25]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[28][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][25]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[28][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N14
cycloneii_lcell_comb \cpu|rf|register[23][27]~feeder (
// Equation(s):
// \cpu|rf|register[23][27]~feeder_combout  = \cpu|link|y[27]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[27]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneii_lcell_comb \cpu|rf|register[12][27]~feeder (
// Equation(s):
// \cpu|rf|register[12][27]~feeder_combout  = \cpu|link|y[27]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[27]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N30
cycloneii_lcell_comb \cpu|rf|register[4][28]~feeder (
// Equation(s):
// \cpu|rf|register[4][28]~feeder_combout  = \cpu|link|y[28]~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[28]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[4][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[4][28]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[4][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N6
cycloneii_lcell_comb \cpu|rf|register[24][28]~feeder (
// Equation(s):
// \cpu|rf|register[24][28]~feeder_combout  = \cpu|link|y[28]~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[28]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[24][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[24][28]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[24][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N20
cycloneii_lcell_comb \cpu|rf|register[25][0]~feeder (
// Equation(s):
// \cpu|rf|register[25][0]~feeder_combout  = \cpu|link|y[0]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N20
cycloneii_lcell_comb \cpu|rf|register[21][0]~feeder (
// Equation(s):
// \cpu|rf|register[21][0]~feeder_combout  = \cpu|link|y[0]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N8
cycloneii_lcell_comb \cpu|rf|register[18][0]~feeder (
// Equation(s):
// \cpu|rf|register[18][0]~feeder_combout  = \cpu|link|y[0]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[18][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[18][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[18][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N0
cycloneii_lcell_comb \cpu|rf|register[27][4]~feeder (
// Equation(s):
// \cpu|rf|register[27][4]~feeder_combout  = \cpu|link|y[4]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[4]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N20
cycloneii_lcell_comb \cpu|rf|register[23][4]~feeder (
// Equation(s):
// \cpu|rf|register[23][4]~feeder_combout  = \cpu|link|y[4]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[4]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N4
cycloneii_lcell_comb \cpu|rf|register[1][4]~feeder (
// Equation(s):
// \cpu|rf|register[1][4]~feeder_combout  = \cpu|link|y[4]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[4]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneii_lcell_comb \cpu|rf|register[12][4]~feeder (
// Equation(s):
// \cpu|rf|register[12][4]~feeder_combout  = \cpu|link|y[4]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[4]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N16
cycloneii_lcell_comb \cpu|rf|register[3][4]~feeder (
// Equation(s):
// \cpu|rf|register[3][4]~feeder_combout  = \cpu|link|y[4]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[4]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N30
cycloneii_lcell_comb \cpu|rf|register[23][3]~feeder (
// Equation(s):
// \cpu|rf|register[23][3]~feeder_combout  = \cpu|link|y[3]~65_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[3]~65_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N28
cycloneii_lcell_comb \cpu|rf|register[2][3]~feeder (
// Equation(s):
// \cpu|rf|register[2][3]~feeder_combout  = \cpu|link|y[3]~65_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[3]~65_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N16
cycloneii_lcell_comb \cpu|rf|register[9][3]~feeder (
// Equation(s):
// \cpu|rf|register[9][3]~feeder_combout  = \cpu|link|y[3]~65_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[3]~65_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[9][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[9][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneii_lcell_comb \cpu|rf|register[14][2]~feeder (
// Equation(s):
// \cpu|rf|register[14][2]~feeder_combout  = \cpu|link|y[2]~67_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[2]~67_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N16
cycloneii_lcell_comb \cpu|rf|register[31][2]~feeder (
// Equation(s):
// \cpu|rf|register[31][2]~feeder_combout  = \cpu|link|y[2]~67_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[2]~67_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[31][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[31][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[31][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N18
cycloneii_lcell_comb \cpu|rf|register[15][1]~feeder (
// Equation(s):
// \cpu|rf|register[15][1]~feeder_combout  = \cpu|link|y[1]~69_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[1]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N16
cycloneii_lcell_comb \cpu|rf|register[24][1]~feeder (
// Equation(s):
// \cpu|rf|register[24][1]~feeder_combout  = \cpu|link|y[1]~69_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[1]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[24][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[24][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[24][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N12
cycloneii_lcell_comb \cpu|rf|register[23][1]~feeder (
// Equation(s):
// \cpu|rf|register[23][1]~feeder_combout  = \cpu|link|y[1]~69_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[1]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y24_N16
cycloneii_lcell_comb \dmem|io_input_reg|in_reg1[3]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[3]~feeder_combout  = \in_port1~combout [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\in_port1~combout [3]),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[3]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N14
cycloneii_lcell_comb \dmem|io_input_reg|in_reg0[10]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg0[10]~feeder_combout  = \in_port0~combout [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\in_port0~combout [10]),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg0[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg0[10]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg0[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y20_N12
cycloneii_lcell_comb \dmem|io_input_reg|in_reg1[14]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[14]~feeder_combout  = \in_port1~combout [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\in_port1~combout [14]),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[14]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clock~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clock~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clock));
// synopsys translate_off
defparam \clock~I .input_async_reset = "none";
defparam \clock~I .input_power_up = "low";
defparam \clock~I .input_register_mode = "none";
defparam \clock~I .input_sync_reset = "none";
defparam \clock~I .oe_async_reset = "none";
defparam \clock~I .oe_power_up = "low";
defparam \clock~I .oe_register_mode = "none";
defparam \clock~I .oe_sync_reset = "none";
defparam \clock~I .operation_mode = "input";
defparam \clock~I .output_async_reset = "none";
defparam \clock~I .output_power_up = "low";
defparam \clock~I .output_register_mode = "none";
defparam \clock~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \mem_clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\mem_clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_clk));
// synopsys translate_off
defparam \mem_clk~I .input_async_reset = "none";
defparam \mem_clk~I .input_power_up = "low";
defparam \mem_clk~I .input_register_mode = "none";
defparam \mem_clk~I .input_sync_reset = "none";
defparam \mem_clk~I .oe_async_reset = "none";
defparam \mem_clk~I .oe_power_up = "low";
defparam \mem_clk~I .oe_register_mode = "none";
defparam \mem_clk~I .oe_sync_reset = "none";
defparam \mem_clk~I .operation_mode = "input";
defparam \mem_clk~I .output_async_reset = "none";
defparam \mem_clk~I .output_power_up = "low";
defparam \mem_clk~I .output_register_mode = "none";
defparam \mem_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N12
cycloneii_lcell_comb \imem|imem_clk (
// Equation(s):
// \imem|imem_clk~combout  = LCELL((!\mem_clk~combout  & \clock~combout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\mem_clk~combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\imem|imem_clk~combout ),
	.cout());
// synopsys translate_off
defparam \imem|imem_clk .lut_mask = 16'h0F00;
defparam \imem|imem_clk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G0
cycloneii_clkctrl \imem|imem_clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\imem|imem_clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\imem|imem_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \imem|imem_clk~clkctrl .clock_type = "global clock";
defparam \imem|imem_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N2
cycloneii_lcell_comb \cpu|pcplus4|p4[2]~0 (
// Equation(s):
// \cpu|pcplus4|p4[2]~0_combout  = \cpu|ip|q [2] $ (GND)
// \cpu|pcplus4|p4[2]~1  = CARRY(!\cpu|ip|q [2])

	.dataa(vcc),
	.datab(\cpu|ip|q [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|pcplus4|p4[2]~0_combout ),
	.cout(\cpu|pcplus4|p4[2]~1 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[2]~0 .lut_mask = 16'hCC33;
defparam \cpu|pcplus4|p4[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N4
cycloneii_lcell_comb \cpu|pcplus4|p4[3]~2 (
// Equation(s):
// \cpu|pcplus4|p4[3]~2_combout  = (\cpu|ip|q [3] & ((\cpu|pcplus4|p4[2]~1 ) # (GND))) # (!\cpu|ip|q [3] & (!\cpu|pcplus4|p4[2]~1 ))
// \cpu|pcplus4|p4[3]~3  = CARRY((\cpu|ip|q [3]) # (!\cpu|pcplus4|p4[2]~1 ))

	.dataa(\cpu|ip|q [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[2]~1 ),
	.combout(\cpu|pcplus4|p4[3]~2_combout ),
	.cout(\cpu|pcplus4|p4[3]~3 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[3]~2 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X64_Y29
cycloneii_ram_block \imem|irom|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\imem|imem_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(32'b00000000000000000000000000000000),
	.portaaddr({\cpu|ip|q[7]~_wirecell_combout ,\cpu|ip|q[6]~_wirecell_combout ,\cpu|ip|q[5]~_wirecell_combout ,\cpu|ip|q[4]~_wirecell_combout ,\cpu|ip|q[3]~_wirecell_combout ,\cpu|ip|q[2]~_wirecell_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr(6'b000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\imem|irom|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./source/sc_instmem.mif";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sc_instmem:imem|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_mfc1:auto_generated|ALTSYNCRAM";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 6;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 63;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 64;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 6;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \imem|irom|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000008000003AC660000AC450000AC240000008530208C4500008C240000200300882002008420010080;
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N18
cycloneii_lcell_comb \cpu|nextpc|Mux24~0 (
// Equation(s):
// \cpu|nextpc|Mux24~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [5]))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|br_adr|p4[7]~10_combout ))

	.dataa(\cpu|br_adr|p4[7]~10_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux24~0 .lut_mask = 16'hEE22;
defparam \cpu|nextpc|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneii_lcell_comb \cpu|cu|wreg~2 (
// Equation(s):
// \cpu|cu|wreg~2_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & \imem|irom|altsyncram_component|auto_generated|q_a [27])

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\cpu|cu|wreg~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wreg~2 .lut_mask = 16'h3300;
defparam \cpu|cu|wreg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N4
cycloneii_lcell_comb \cpu|cu|jal~0 (
// Equation(s):
// \cpu|cu|jal~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (!\imem|irom|altsyncram_component|auto_generated|q_a [31] & (\cpu|cu|pcsource[0]~4_combout  & \cpu|cu|wreg~2_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datac(\cpu|cu|pcsource[0]~4_combout ),
	.datad(\cpu|cu|wreg~2_combout ),
	.cin(gnd),
	.combout(\cpu|cu|jal~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|jal~0 .lut_mask = 16'h2000;
defparam \cpu|cu|jal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N16
cycloneii_lcell_comb \cpu|cu|i_jr~0 (
// Equation(s):
// \cpu|cu|i_jr~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [5] & !\imem|irom|altsyncram_component|auto_generated|q_a [2])

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cu|i_jr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|i_jr~0 .lut_mask = 16'h0303;
defparam \cpu|cu|i_jr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N0
cycloneii_lcell_comb \cpu|cu|comb~0 (
// Equation(s):
// \cpu|cu|comb~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [29] & (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & (!\imem|irom|altsyncram_component|auto_generated|q_a [27] & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\cpu|cu|comb~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~0 .lut_mask = 16'h0001;
defparam \cpu|cu|comb~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N26
cycloneii_lcell_comb \cpu|cu|comb~2 (
// Equation(s):
// \cpu|cu|comb~2_combout  = (\cpu|cu|comb~1_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & (\cpu|cu|i_jr~0_combout  & \cpu|cu|comb~0_combout )))

	.dataa(\cpu|cu|comb~1_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\cpu|cu|i_jr~0_combout ),
	.datad(\cpu|cu|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|cu|comb~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~2 .lut_mask = 16'h2000;
defparam \cpu|cu|comb~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N12
cycloneii_lcell_comb \cpu|cu|aluc[3]~4 (
// Equation(s):
// \cpu|cu|aluc[3]~4_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [0] & (\cpu|cu|comb~2_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [1]))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\cpu|cu|comb~2_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cpu|cu|aluc[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[3]~4 .lut_mask = 16'hC000;
defparam \cpu|cu|aluc[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N10
cycloneii_lcell_comb \cpu|cu|comb~4 (
// Equation(s):
// \cpu|cu|comb~4_combout  = (\cpu|cu|comb~1_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & (\imem|irom|altsyncram_component|auto_generated|q_a [5] & \cpu|cu|comb~0_combout )))

	.dataa(\cpu|cu|comb~1_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datad(\cpu|cu|comb~0_combout ),
	.cin(gnd),
	.combout(\cpu|cu|comb~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~4 .lut_mask = 16'h2000;
defparam \cpu|cu|comb~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N24
cycloneii_lcell_comb \cpu|cu|aluc[2]~0 (
// Equation(s):
// \cpu|cu|aluc[2]~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [2] & \cpu|cu|comb~4_combout )

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|cu|comb~4_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[2]~0 .lut_mask = 16'hAA00;
defparam \cpu|cu|aluc[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N28
cycloneii_lcell_comb \cpu|cu|aluc[1]~1 (
// Equation(s):
// \cpu|cu|aluc[1]~1_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [0] & ((\cpu|cu|comb~2_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [1] & \cpu|cu|aluc[2]~0_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(\cpu|cu|aluc[2]~0_combout ),
	.datad(\cpu|cu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[1]~1 .lut_mask = 16'h5540;
defparam \cpu|cu|aluc[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N8
cycloneii_lcell_comb \cpu|cu|i_srl~0 (
// Equation(s):
// \cpu|cu|i_srl~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [1] & (\cpu|cu|comb~2_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [0]))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(\cpu|cu|comb~2_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cpu|cu|i_srl~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|i_srl~0 .lut_mask = 16'h00C0;
defparam \cpu|cu|i_srl~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N22
cycloneii_lcell_comb \cpu|cu|aluc[0]~3 (
// Equation(s):
// \cpu|cu|aluc[0]~3_combout  = (!\cpu|cu|i_srl~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [27]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [26])) # (!\cpu|cu|comb~3_combout )))

	.dataa(\cpu|cu|comb~3_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(\cpu|cu|i_srl~0_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|cu|aluc[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[0]~3 .lut_mask = 16'h0D0F;
defparam \cpu|cu|aluc[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N20
cycloneii_lcell_comb \cpu|cu|i_andi~0 (
// Equation(s):
// \cpu|cu|i_andi~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [27] & !\imem|irom|altsyncram_component|auto_generated|q_a [26])

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|cu|i_andi~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|i_andi~0 .lut_mask = 16'h0033;
defparam \cpu|cu|i_andi~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N12
cycloneii_lcell_comb \cpu|cu|aluc[0]~10 (
// Equation(s):
// \cpu|cu|aluc[0]~10_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & ((\cpu|cu|aluc[2]~0_combout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [0] & \cpu|cu|comb~2_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(\cpu|cu|aluc[2]~0_combout ),
	.datad(\cpu|cu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[0]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[0]~10 .lut_mask = 16'h3130;
defparam \cpu|cu|aluc[0]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N30
cycloneii_lcell_comb \cpu|cu|aluc[0]~11 (
// Equation(s):
// \cpu|cu|aluc[0]~11_combout  = ((\cpu|cu|aluc[0]~10_combout ) # ((\cpu|cu|comb~3_combout  & \cpu|cu|i_andi~0_combout ))) # (!\cpu|cu|aluc[0]~3_combout )

	.dataa(\cpu|cu|comb~3_combout ),
	.datab(\cpu|cu|aluc[0]~3_combout ),
	.datac(\cpu|cu|i_andi~0_combout ),
	.datad(\cpu|cu|aluc[0]~10_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[0]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[0]~11 .lut_mask = 16'hFFB3;
defparam \cpu|cu|aluc[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N12
cycloneii_lcell_comb \cpu|al_unit|Mux29~24 (
// Equation(s):
// \cpu|al_unit|Mux29~24_combout  = (\cpu|cu|aluc[0]~11_combout  & ((\cpu|cu|aluc[1]~1_combout ) # ((\cpu|cu|comb~3_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\cpu|cu|comb~3_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(\cpu|cu|aluc[1]~1_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~24 .lut_mask = 16'hF800;
defparam \cpu|al_unit|Mux29~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N4
cycloneii_lcell_comb \cpu|rf|Equal0~0 (
// Equation(s):
// \cpu|rf|Equal0~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu|rf|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N6
cycloneii_lcell_comb \cpu|rf|Equal0~1 (
// Equation(s):
// \cpu|rf|Equal0~1_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & \cpu|rf|Equal0~0_combout )

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(vcc),
	.datac(\cpu|rf|Equal0~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|rf|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Equal0~1 .lut_mask = 16'h5050;
defparam \cpu|rf|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N22
cycloneii_lcell_comb \cpu|link|y[5]~70 (
// Equation(s):
// \cpu|link|y[5]~70_combout  = (((\imem|irom|altsyncram_component|auto_generated|q_a [28]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [26])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [27])) # (!\cpu|cu|pcsource[0]~4_combout )

	.dataa(\cpu|cu|pcsource[0]~4_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|link|y[5]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[5]~70 .lut_mask = 16'hF7FF;
defparam \cpu|link|y[5]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N6
cycloneii_lcell_comb \cpu|pcplus4|p4[4]~4 (
// Equation(s):
// \cpu|pcplus4|p4[4]~4_combout  = (\cpu|ip|q [4] & (!\cpu|pcplus4|p4[3]~3  & VCC)) # (!\cpu|ip|q [4] & (\cpu|pcplus4|p4[3]~3  $ (GND)))
// \cpu|pcplus4|p4[4]~5  = CARRY((!\cpu|ip|q [4] & !\cpu|pcplus4|p4[3]~3 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[3]~3 ),
	.combout(\cpu|pcplus4|p4[4]~4_combout ),
	.cout(\cpu|pcplus4|p4[4]~5 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[4]~4 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N0
cycloneii_lcell_comb \cpu|rf|qa[4]~13 (
// Equation(s):
// \cpu|rf|qa[4]~13_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [25] & \imem|irom|altsyncram_component|auto_generated|q_a [24])

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~13 .lut_mask = 16'h5500;
defparam \cpu|rf|qa[4]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N24
cycloneii_lcell_comb \cpu|cu|shift~0 (
// Equation(s):
// \cpu|cu|shift~0_combout  = (\cpu|cu|comb~2_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [1]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [0])))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\cpu|cu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|cu|shift~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|shift~0 .lut_mask = 16'hF300;
defparam \cpu|cu|shift~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N24
cycloneii_lcell_comb \cpu|rf|Equal1~0 (
// Equation(s):
// \cpu|rf|Equal1~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Equal1~0 .lut_mask = 16'h0001;
defparam \cpu|rf|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N14
cycloneii_lcell_comb \cpu|rf|Equal1~1 (
// Equation(s):
// \cpu|rf|Equal1~1_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & \cpu|rf|Equal1~0_combout )

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(vcc),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|rf|Equal1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Equal1~1 .lut_mask = 16'h5050;
defparam \cpu|rf|Equal1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N18
cycloneii_lcell_comb \cpu|cu|aluimm~4 (
// Equation(s):
// \cpu|cu|aluimm~4_combout  = \imem|irom|altsyncram_component|auto_generated|q_a [26] $ (\imem|irom|altsyncram_component|auto_generated|q_a [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\cpu|cu|aluimm~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluimm~4 .lut_mask = 16'h0FF0;
defparam \cpu|cu|aluimm~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N0
cycloneii_lcell_comb \cpu|cu|m2reg~0 (
// Equation(s):
// \cpu|cu|m2reg~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [26] & \imem|irom|altsyncram_component|auto_generated|q_a [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\cpu|cu|m2reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|m2reg~0 .lut_mask = 16'hF000;
defparam \cpu|cu|m2reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N4
cycloneii_lcell_comb \cpu|cu|aluimm~6 (
// Equation(s):
// \cpu|cu|aluimm~6_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [30]) # (((\imem|irom|altsyncram_component|auto_generated|q_a [28]) # (!\cpu|cu|m2reg~0_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(\cpu|cu|m2reg~0_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluimm~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluimm~6 .lut_mask = 16'hFBFF;
defparam \cpu|cu|aluimm~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N28
cycloneii_lcell_comb \cpu|cu|regrt~4 (
// Equation(s):
// \cpu|cu|regrt~4_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & (!\imem|irom|altsyncram_component|auto_generated|q_a [27] & (!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\cpu|cu|regrt~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|regrt~4 .lut_mask = 16'h0001;
defparam \cpu|cu|regrt~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N26
cycloneii_lcell_comb \cpu|cu|regrt~5 (
// Equation(s):
// \cpu|cu|regrt~5_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [29] & \cpu|cu|regrt~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datad(\cpu|cu|regrt~4_combout ),
	.cin(gnd),
	.combout(\cpu|cu|regrt~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|regrt~5 .lut_mask = 16'hF000;
defparam \cpu|cu|regrt~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N2
cycloneii_lcell_comb \cpu|cu|aluimm~5 (
// Equation(s):
// \cpu|cu|aluimm~5_combout  = ((\cpu|cu|regrt~5_combout ) # ((\cpu|cu|comb~3_combout  & \cpu|cu|aluimm~4_combout ))) # (!\cpu|cu|aluimm~6_combout )

	.dataa(\cpu|cu|comb~3_combout ),
	.datab(\cpu|cu|aluimm~4_combout ),
	.datac(\cpu|cu|aluimm~6_combout ),
	.datad(\cpu|cu|regrt~5_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluimm~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluimm~5 .lut_mask = 16'hFF8F;
defparam \cpu|cu|aluimm~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \resetn~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\resetn~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(resetn));
// synopsys translate_off
defparam \resetn~I .input_async_reset = "none";
defparam \resetn~I .input_power_up = "low";
defparam \resetn~I .input_register_mode = "none";
defparam \resetn~I .input_sync_reset = "none";
defparam \resetn~I .oe_async_reset = "none";
defparam \resetn~I .oe_power_up = "low";
defparam \resetn~I .oe_register_mode = "none";
defparam \resetn~I .oe_sync_reset = "none";
defparam \resetn~I .operation_mode = "input";
defparam \resetn~I .output_async_reset = "none";
defparam \resetn~I .output_power_up = "low";
defparam \resetn~I .output_register_mode = "none";
defparam \resetn~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \resetn~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\resetn~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\resetn~clkctrl_outclk ));
// synopsys translate_off
defparam \resetn~clkctrl .clock_type = "global clock";
defparam \resetn~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N12
cycloneii_lcell_comb \cpu|cu|regrt~6 (
// Equation(s):
// \cpu|cu|regrt~6_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [29] & ((\imem|irom|altsyncram_component|auto_generated|q_a [28]) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [26] & 
// !\imem|irom|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\cpu|cu|regrt~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|regrt~6 .lut_mask = 16'hA0B0;
defparam \cpu|cu|regrt~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N22
cycloneii_lcell_comb \cpu|cu|regrt~7 (
// Equation(s):
// \cpu|cu|regrt~7_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & ((\cpu|cu|regrt~8_combout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [31] & \cpu|cu|regrt~6_combout ))))

	.dataa(\cpu|cu|regrt~8_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datac(\cpu|cu|regrt~6_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\cpu|cu|regrt~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|regrt~7 .lut_mask = 16'h00BA;
defparam \cpu|cu|regrt~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N24
cycloneii_lcell_comb \cpu|wn[3] (
// Equation(s):
// \cpu|wn [3] = (\cpu|cu|jal~0_combout ) # ((\cpu|cu|regrt~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [19]))) # (!\cpu|cu|regrt~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [14])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|cu|regrt~7_combout ),
	.cin(gnd),
	.combout(\cpu|wn [3]),
	.cout());
// synopsys translate_off
defparam \cpu|wn[3] .lut_mask = 16'hFCEE;
defparam \cpu|wn[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N30
cycloneii_lcell_comb \cpu|wn[4] (
// Equation(s):
// \cpu|wn [4] = (\cpu|cu|jal~0_combout ) # ((\cpu|cu|regrt~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [20])) # (!\cpu|cu|regrt~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|cu|regrt~7_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|wn [4]),
	.cout());
// synopsys translate_off
defparam \cpu|wn[4] .lut_mask = 16'hFDEC;
defparam \cpu|wn[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N8
cycloneii_lcell_comb \cpu|wn[0] (
// Equation(s):
// \cpu|wn [0] = (\cpu|cu|jal~0_combout ) # ((\cpu|cu|regrt~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\cpu|cu|regrt~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\cpu|cu|regrt~7_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\cpu|wn [0]),
	.cout());
// synopsys translate_off
defparam \cpu|wn[0] .lut_mask = 16'hFDEC;
defparam \cpu|wn[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N30
cycloneii_lcell_comb \cpu|wn[2] (
// Equation(s):
// \cpu|wn [2] = (\cpu|cu|jal~0_combout ) # ((\cpu|cu|regrt~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (!\cpu|cu|regrt~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\cpu|cu|regrt~7_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\cpu|wn [2]),
	.cout());
// synopsys translate_off
defparam \cpu|wn[2] .lut_mask = 16'hFDF8;
defparam \cpu|wn[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N28
cycloneii_lcell_comb \cpu|rf|Decoder0~47 (
// Equation(s):
// \cpu|rf|Decoder0~47_combout  = (\cpu|cu|wreg~6_combout  & (!\cpu|wn [0] & \cpu|wn [2]))

	.dataa(\cpu|cu|wreg~6_combout ),
	.datab(vcc),
	.datac(\cpu|wn [0]),
	.datad(\cpu|wn [2]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~47 .lut_mask = 16'h0A00;
defparam \cpu|rf|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N20
cycloneii_lcell_comb \cpu|rf|Decoder0~58 (
// Equation(s):
// \cpu|rf|Decoder0~58_combout  = (!\cpu|wn [1] & (\cpu|wn [3] & (!\cpu|wn [4] & \cpu|rf|Decoder0~47_combout )))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [4]),
	.datad(\cpu|rf|Decoder0~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~58 .lut_mask = 16'h0400;
defparam \cpu|rf|Decoder0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y33_N11
cycloneii_lcell_ff \cpu|rf|register[12][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][2]~regout ));

// Location: LCCOMB_X58_Y33_N6
cycloneii_lcell_comb \cpu|rf|qb[2]~225 (
// Equation(s):
// \cpu|rf|qb[2]~225_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[13][2]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[12][2]~regout )))))

	.dataa(\cpu|rf|register[13][2]~regout ),
	.datab(\cpu|rf|register[12][2]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~225_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~225 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[2]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N4
cycloneii_lcell_comb \cpu|rf|qb[2]~226 (
// Equation(s):
// \cpu|rf|qb[2]~226_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[2]~225_combout  & ((\cpu|rf|register[15][2]~regout ))) # (!\cpu|rf|qb[2]~225_combout  & (\cpu|rf|register[14][2]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[2]~225_combout ))))

	.dataa(\cpu|rf|register[14][2]~regout ),
	.datab(\cpu|rf|register[15][2]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[2]~225_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~226_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~226 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[2]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N16
cycloneii_lcell_comb \cpu|rf|qb[2]~66 (
// Equation(s):
// \cpu|rf|qb[2]~66_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [20] & \imem|irom|altsyncram_component|auto_generated|q_a [19])

	.dataa(vcc),
	.datab(vcc),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~66 .lut_mask = 16'h0F00;
defparam \cpu|rf|qb[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N0
cycloneii_lcell_comb \cpu|rf|qb[2]~81 (
// Equation(s):
// \cpu|rf|qb[2]~81_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18]) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & \imem|irom|altsyncram_component|auto_generated|q_a [16]))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(vcc),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~81 .lut_mask = 16'hFFA0;
defparam \cpu|rf|qb[2]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N10
cycloneii_lcell_comb \cpu|rf|qb[2]~78 (
// Equation(s):
// \cpu|rf|qb[2]~78_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & !\imem|irom|altsyncram_component|auto_generated|q_a [18])

	.dataa(vcc),
	.datab(vcc),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~78 .lut_mask = 16'h00F0;
defparam \cpu|rf|qb[2]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N24
cycloneii_lcell_comb \cpu|rf|Decoder0~20 (
// Equation(s):
// \cpu|rf|Decoder0~20_combout  = (\cpu|cu|wreg~6_combout  & (\cpu|wn [0] & !\cpu|wn [2]))

	.dataa(\cpu|cu|wreg~6_combout ),
	.datab(vcc),
	.datac(\cpu|wn [0]),
	.datad(\cpu|wn [2]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~20 .lut_mask = 16'h00A0;
defparam \cpu|rf|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N16
cycloneii_lcell_comb \cpu|rf|Decoder0~49 (
// Equation(s):
// \cpu|rf|Decoder0~49_combout  = (!\cpu|wn [1] & (!\cpu|wn [4] & (\cpu|rf|Decoder0~20_combout  & !\cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|wn [4]),
	.datac(\cpu|rf|Decoder0~20_combout ),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~49 .lut_mask = 16'h0010;
defparam \cpu|rf|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y32_N27
cycloneii_lcell_ff \cpu|rf|register[1][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][2]~regout ));

// Location: LCCOMB_X59_Y32_N26
cycloneii_lcell_comb \cpu|rf|qb[2]~222 (
// Equation(s):
// \cpu|rf|qb[2]~222_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|register[2][2]~regout ) # ((\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|register[1][2]~regout  & !\cpu|rf|qb[2]~81_combout ))))

	.dataa(\cpu|rf|register[2][2]~regout ),
	.datab(\cpu|rf|qb[2]~78_combout ),
	.datac(\cpu|rf|register[1][2]~regout ),
	.datad(\cpu|rf|qb[2]~81_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~222_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~222 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[2]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N10
cycloneii_lcell_comb \cpu|rf|Decoder0~53 (
// Equation(s):
// \cpu|rf|Decoder0~53_combout  = (\cpu|wn [1] & (!\cpu|wn [3] & (!\cpu|wn [4] & \cpu|rf|Decoder0~47_combout )))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [4]),
	.datad(\cpu|rf|Decoder0~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~53 .lut_mask = 16'h0200;
defparam \cpu|rf|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y29_N21
cycloneii_lcell_ff \cpu|rf|register[6][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][2]~regout ));

// Location: LCCOMB_X65_Y24_N4
cycloneii_lcell_comb \cpu|wn[1] (
// Equation(s):
// \cpu|wn [1] = (\cpu|cu|jal~0_combout ) # ((\cpu|cu|regrt~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|cu|regrt~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [12])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|cu|regrt~7_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|wn [1]),
	.cout());
// synopsys translate_off
defparam \cpu|wn[1] .lut_mask = 16'hFECE;
defparam \cpu|wn[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N4
cycloneii_lcell_comb \cpu|rf|Decoder0~22 (
// Equation(s):
// \cpu|rf|Decoder0~22_combout  = (\cpu|cu|wreg~6_combout  & (\cpu|wn [0] & \cpu|wn [2]))

	.dataa(\cpu|cu|wreg~6_combout ),
	.datab(vcc),
	.datac(\cpu|wn [0]),
	.datad(\cpu|wn [2]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~22 .lut_mask = 16'hA000;
defparam \cpu|rf|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N20
cycloneii_lcell_comb \cpu|rf|Decoder0~54 (
// Equation(s):
// \cpu|rf|Decoder0~54_combout  = (!\cpu|wn [3] & (\cpu|wn [1] & (!\cpu|wn [4] & \cpu|rf|Decoder0~22_combout )))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [1]),
	.datac(\cpu|wn [4]),
	.datad(\cpu|rf|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~54 .lut_mask = 16'h0400;
defparam \cpu|rf|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y32_N25
cycloneii_lcell_ff \cpu|rf|register[7][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][2]~regout ));

// Location: LCCOMB_X62_Y23_N6
cycloneii_lcell_comb \cpu|rf|Decoder0~48 (
// Equation(s):
// \cpu|rf|Decoder0~48_combout  = (!\cpu|wn [1] & (!\cpu|wn [3] & (!\cpu|wn [4] & \cpu|rf|Decoder0~47_combout )))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [4]),
	.datad(\cpu|rf|Decoder0~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~48 .lut_mask = 16'h0100;
defparam \cpu|rf|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y29_N19
cycloneii_lcell_ff \cpu|rf|register[4][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][2]~regout ));

// Location: LCCOMB_X63_Y35_N8
cycloneii_lcell_comb \cpu|rf|register[5][2]~feeder (
// Equation(s):
// \cpu|rf|register[5][2]~feeder_combout  = \cpu|link|y[2]~67_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[2]~67_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[5][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[5][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N18
cycloneii_lcell_comb \cpu|rf|Decoder0~46 (
// Equation(s):
// \cpu|rf|Decoder0~46_combout  = (!\cpu|wn [3] & (!\cpu|wn [1] & (!\cpu|wn [4] & \cpu|rf|Decoder0~22_combout )))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [1]),
	.datac(\cpu|wn [4]),
	.datad(\cpu|rf|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~46 .lut_mask = 16'h0100;
defparam \cpu|rf|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y35_N9
cycloneii_lcell_ff \cpu|rf|register[5][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[5][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][2]~regout ));

// Location: LCCOMB_X63_Y29_N18
cycloneii_lcell_comb \cpu|rf|qb[2]~220 (
// Equation(s):
// \cpu|rf|qb[2]~220_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][2]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][2]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[4][2]~regout ),
	.datad(\cpu|rf|register[5][2]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~220_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~220 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[2]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N24
cycloneii_lcell_comb \cpu|rf|qb[2]~221 (
// Equation(s):
// \cpu|rf|qb[2]~221_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[2]~220_combout  & ((\cpu|rf|register[7][2]~regout ))) # (!\cpu|rf|qb[2]~220_combout  & (\cpu|rf|register[6][2]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[2]~220_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[6][2]~regout ),
	.datac(\cpu|rf|register[7][2]~regout ),
	.datad(\cpu|rf|qb[2]~220_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~221_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~221 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[2]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N8
cycloneii_lcell_comb \cpu|rf|qb[2]~223 (
// Equation(s):
// \cpu|rf|qb[2]~223_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[2]~222_combout  & (\cpu|rf|register[3][2]~regout )) # (!\cpu|rf|qb[2]~222_combout  & ((\cpu|rf|qb[2]~221_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[2]~222_combout ))))

	.dataa(\cpu|rf|register[3][2]~regout ),
	.datab(\cpu|rf|qb[2]~81_combout ),
	.datac(\cpu|rf|qb[2]~222_combout ),
	.datad(\cpu|rf|qb[2]~221_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~223_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~223 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qb[2]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N0
cycloneii_lcell_comb \cpu|rf|Decoder0~52 (
// Equation(s):
// \cpu|rf|Decoder0~52_combout  = (\cpu|wn [1] & (!\cpu|wn [4] & (\cpu|rf|Decoder0~20_combout  & \cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|wn [4]),
	.datac(\cpu|rf|Decoder0~20_combout ),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~52 .lut_mask = 16'h2000;
defparam \cpu|rf|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y27_N27
cycloneii_lcell_ff \cpu|rf|register[11][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][2]~regout ));

// Location: LCCOMB_X59_Y31_N30
cycloneii_lcell_comb \cpu|rf|register[9][2]~feeder (
// Equation(s):
// \cpu|rf|register[9][2]~feeder_combout  = \cpu|link|y[2]~67_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[2]~67_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[9][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[9][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N18
cycloneii_lcell_comb \cpu|rf|Decoder0~50 (
// Equation(s):
// \cpu|rf|Decoder0~50_combout  = (!\cpu|wn [1] & (!\cpu|wn [4] & (\cpu|rf|Decoder0~20_combout  & \cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|wn [4]),
	.datac(\cpu|rf|Decoder0~20_combout ),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~50 .lut_mask = 16'h1000;
defparam \cpu|rf|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N31
cycloneii_lcell_ff \cpu|rf|register[9][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[9][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][2]~regout ));

// Location: LCCOMB_X61_Y23_N22
cycloneii_lcell_comb \cpu|cu|wreg~3 (
// Equation(s):
// \cpu|cu|wreg~3_combout  = (\cpu|cu|comb~4_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [2] & !\imem|irom|altsyncram_component|auto_generated|q_a [1])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [0])))

	.dataa(\cpu|cu|comb~4_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cpu|cu|wreg~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wreg~3 .lut_mask = 16'h0A8A;
defparam \cpu|cu|wreg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N4
cycloneii_lcell_comb \cpu|cu|wreg~4 (
// Equation(s):
// \cpu|cu|wreg~4_combout  = (\cpu|cu|wreg~3_combout ) # ((\cpu|cu|comb~2_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [0] & !\imem|irom|altsyncram_component|auto_generated|q_a [1])))

	.dataa(\cpu|cu|comb~2_combout ),
	.datab(\cpu|cu|wreg~3_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.combout(\cpu|cu|wreg~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wreg~4 .lut_mask = 16'hCCCE;
defparam \cpu|cu|wreg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N16
cycloneii_lcell_comb \cpu|cu|comb~3 (
// Equation(s):
// \cpu|cu|comb~3_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & (\imem|irom|altsyncram_component|auto_generated|q_a [29] & (\imem|irom|altsyncram_component|auto_generated|q_a [28] & !\imem|irom|altsyncram_component|auto_generated|q_a 
// [31])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\cpu|cu|comb~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~3 .lut_mask = 16'h0040;
defparam \cpu|cu|comb~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N26
cycloneii_lcell_comb \cpu|cu|aluc[2]~5 (
// Equation(s):
// \cpu|cu|aluc[2]~5_combout  = (!\cpu|cu|aluc[3]~4_combout  & (((!\cpu|cu|comb~3_combout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [27])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [26])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(\cpu|cu|comb~3_combout ),
	.datad(\cpu|cu|aluc[3]~4_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[2]~5 .lut_mask = 16'h007F;
defparam \cpu|cu|aluc[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N14
cycloneii_lcell_comb \cpu|cu|wreg~6 (
// Equation(s):
// \cpu|cu|wreg~6_combout  = (\cpu|cu|wreg~7_combout ) # ((\cpu|cu|wreg~4_combout ) # ((!\cpu|cu|aluc[0]~3_combout ) # (!\cpu|cu|aluc[2]~5_combout )))

	.dataa(\cpu|cu|wreg~7_combout ),
	.datab(\cpu|cu|wreg~4_combout ),
	.datac(\cpu|cu|aluc[2]~5_combout ),
	.datad(\cpu|cu|aluc[0]~3_combout ),
	.cin(gnd),
	.combout(\cpu|cu|wreg~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wreg~6 .lut_mask = 16'hEFFF;
defparam \cpu|cu|wreg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N16
cycloneii_lcell_comb \cpu|rf|Decoder0~33 (
// Equation(s):
// \cpu|rf|Decoder0~33_combout  = (!\cpu|wn [1] & (\cpu|cu|wreg~6_combout  & !\cpu|wn [2]))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|cu|wreg~6_combout ),
	.datac(vcc),
	.datad(\cpu|wn [2]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~33 .lut_mask = 16'h0044;
defparam \cpu|rf|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N2
cycloneii_lcell_comb \cpu|rf|Decoder0~51 (
// Equation(s):
// \cpu|rf|Decoder0~51_combout  = (!\cpu|wn [0] & (\cpu|rf|Decoder0~33_combout  & (!\cpu|wn [4] & \cpu|wn [3])))

	.dataa(\cpu|wn [0]),
	.datab(\cpu|rf|Decoder0~33_combout ),
	.datac(\cpu|wn [4]),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~51 .lut_mask = 16'h0400;
defparam \cpu|rf|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y31_N7
cycloneii_lcell_ff \cpu|rf|register[8][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][2]~regout ));

// Location: LCCOMB_X65_Y31_N6
cycloneii_lcell_comb \cpu|rf|qb[2]~218 (
// Equation(s):
// \cpu|rf|qb[2]~218_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][2]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][2]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[10][2]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[8][2]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~218_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~218 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[2]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N28
cycloneii_lcell_comb \cpu|rf|qb[2]~219 (
// Equation(s):
// \cpu|rf|qb[2]~219_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[2]~218_combout  & (\cpu|rf|register[11][2]~regout )) # (!\cpu|rf|qb[2]~218_combout  & ((\cpu|rf|register[9][2]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[2]~218_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[11][2]~regout ),
	.datac(\cpu|rf|register[9][2]~regout ),
	.datad(\cpu|rf|qb[2]~218_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~219_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~219 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[2]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N14
cycloneii_lcell_comb \cpu|rf|qb[2]~224 (
// Equation(s):
// \cpu|rf|qb[2]~224_combout  = (\cpu|rf|qb[2]~77_combout  & (\cpu|rf|qb[2]~66_combout )) # (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[2]~219_combout ))) # (!\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[2]~223_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[2]~223_combout ),
	.datad(\cpu|rf|qb[2]~219_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~224_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~224 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[2]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N18
cycloneii_lcell_comb \cpu|rf|Decoder0~37 (
// Equation(s):
// \cpu|rf|Decoder0~37_combout  = (\cpu|wn [1] & (\cpu|rf|Decoder0~20_combout  & (\cpu|wn [4] & \cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~20_combout ),
	.datac(\cpu|wn [4]),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~37 .lut_mask = 16'h8000;
defparam \cpu|rf|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y32_N19
cycloneii_lcell_ff \cpu|rf|register[27][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][2]~regout ));

// Location: LCCOMB_X63_Y23_N0
cycloneii_lcell_comb \cpu|rf|Decoder0~39 (
// Equation(s):
// \cpu|rf|Decoder0~39_combout  = (\cpu|wn [1] & (\cpu|rf|Decoder0~20_combout  & (\cpu|wn [4] & !\cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~20_combout ),
	.datac(\cpu|wn [4]),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~39 .lut_mask = 16'h0080;
defparam \cpu|rf|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y32_N29
cycloneii_lcell_ff \cpu|rf|register[19][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][2]~regout ));

// Location: LCCOMB_X67_Y32_N16
cycloneii_lcell_comb \cpu|rf|qb[2]~215 (
// Equation(s):
// \cpu|rf|qb[2]~215_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][2]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][2]~regout )))))

	.dataa(\cpu|rf|register[23][2]~regout ),
	.datab(\cpu|rf|register[19][2]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~215_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~215 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[2]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N18
cycloneii_lcell_comb \cpu|rf|qb[2]~216 (
// Equation(s):
// \cpu|rf|qb[2]~216_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[2]~215_combout  & (\cpu|rf|register[31][2]~regout )) # (!\cpu|rf|qb[2]~215_combout  & ((\cpu|rf|register[27][2]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[2]~215_combout ))))

	.dataa(\cpu|rf|register[31][2]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[27][2]~regout ),
	.datad(\cpu|rf|qb[2]~215_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~216_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~216 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[2]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N14
cycloneii_lcell_comb \cpu|rf|Decoder0~26 (
// Equation(s):
// \cpu|rf|Decoder0~26_combout  = (\cpu|wn [2] & (\cpu|cu|wreg~6_combout  & (\cpu|wn [4] & !\cpu|wn [0])))

	.dataa(\cpu|wn [2]),
	.datab(\cpu|cu|wreg~6_combout ),
	.datac(\cpu|wn [4]),
	.datad(\cpu|wn [0]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~26 .lut_mask = 16'h0080;
defparam \cpu|rf|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N8
cycloneii_lcell_comb \cpu|rf|Decoder0~31 (
// Equation(s):
// \cpu|rf|Decoder0~31_combout  = (\cpu|wn [1] & (\cpu|rf|Decoder0~26_combout  & \cpu|wn [3]))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~26_combout ),
	.datac(vcc),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~31 .lut_mask = 16'h8800;
defparam \cpu|rf|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y28_N1
cycloneii_lcell_ff \cpu|rf|register[30][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][2]~regout ));

// Location: LCCOMB_X63_Y23_N26
cycloneii_lcell_comb \cpu|rf|Decoder0~28 (
// Equation(s):
// \cpu|rf|Decoder0~28_combout  = (\cpu|wn [4] & (!\cpu|wn [2] & !\cpu|wn [0]))

	.dataa(\cpu|wn [4]),
	.datab(vcc),
	.datac(\cpu|wn [2]),
	.datad(\cpu|wn [0]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~28 .lut_mask = 16'h000A;
defparam \cpu|rf|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N20
cycloneii_lcell_comb \cpu|rf|Decoder0~29 (
// Equation(s):
// \cpu|rf|Decoder0~29_combout  = (\cpu|wn [1] & (\cpu|rf|Decoder0~28_combout  & (\cpu|cu|wreg~6_combout  & \cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~28_combout ),
	.datac(\cpu|cu|wreg~6_combout ),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~29 .lut_mask = 16'h8000;
defparam \cpu|rf|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y29_N19
cycloneii_lcell_ff \cpu|rf|register[26][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][2]~regout ));

// Location: LCCOMB_X70_Y29_N18
cycloneii_lcell_comb \cpu|rf|qb[2]~208 (
// Equation(s):
// \cpu|rf|qb[2]~208_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][2]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][2]~regout ))))

	.dataa(\cpu|rf|register[18][2]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[26][2]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~208_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~208 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[2]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N0
cycloneii_lcell_comb \cpu|rf|qb[2]~209 (
// Equation(s):
// \cpu|rf|qb[2]~209_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[2]~208_combout  & ((\cpu|rf|register[30][2]~regout ))) # (!\cpu|rf|qb[2]~208_combout  & (\cpu|rf|register[22][2]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[2]~208_combout ))))

	.dataa(\cpu|rf|register[22][2]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[30][2]~regout ),
	.datad(\cpu|rf|qb[2]~208_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~209_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~209 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[2]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N10
cycloneii_lcell_comb \cpu|rf|Decoder0~32 (
// Equation(s):
// \cpu|rf|Decoder0~32_combout  = (!\cpu|wn [1] & (\cpu|rf|Decoder0~26_combout  & !\cpu|wn [3]))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~26_combout ),
	.datac(vcc),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~32 .lut_mask = 16'h0044;
defparam \cpu|rf|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N19
cycloneii_lcell_ff \cpu|rf|register[20][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][2]~regout ));

// Location: LCCOMB_X63_Y23_N12
cycloneii_lcell_comb \cpu|rf|Decoder0~34 (
// Equation(s):
// \cpu|rf|Decoder0~34_combout  = (!\cpu|wn [0] & (\cpu|rf|Decoder0~33_combout  & (\cpu|wn [4] & \cpu|wn [3])))

	.dataa(\cpu|wn [0]),
	.datab(\cpu|rf|Decoder0~33_combout ),
	.datac(\cpu|wn [4]),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~34 .lut_mask = 16'h4000;
defparam \cpu|rf|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N9
cycloneii_lcell_ff \cpu|rf|register[24][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][2]~regout ));

// Location: LCCOMB_X68_Y25_N8
cycloneii_lcell_comb \cpu|rf|qb[2]~212 (
// Equation(s):
// \cpu|rf|qb[2]~212_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][2]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][2]~regout ))))

	.dataa(\cpu|rf|register[16][2]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[24][2]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~212_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~212 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[2]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N18
cycloneii_lcell_comb \cpu|rf|qb[2]~213 (
// Equation(s):
// \cpu|rf|qb[2]~213_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[2]~212_combout  & (\cpu|rf|register[28][2]~regout )) # (!\cpu|rf|qb[2]~212_combout  & ((\cpu|rf|register[20][2]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[2]~212_combout ))))

	.dataa(\cpu|rf|register[28][2]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][2]~regout ),
	.datad(\cpu|rf|qb[2]~212_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~213_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~213 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[2]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N14
cycloneii_lcell_comb \cpu|rf|Decoder0~21 (
// Equation(s):
// \cpu|rf|Decoder0~21_combout  = (!\cpu|wn [1] & (\cpu|wn [4] & (\cpu|rf|Decoder0~20_combout  & \cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|wn [4]),
	.datac(\cpu|rf|Decoder0~20_combout ),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~21 .lut_mask = 16'h4000;
defparam \cpu|rf|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N15
cycloneii_lcell_ff \cpu|rf|register[25][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][2]~regout ));

// Location: LCCOMB_X71_Y29_N2
cycloneii_lcell_comb \cpu|rf|Decoder0~23 (
// Equation(s):
// \cpu|rf|Decoder0~23_combout  = (!\cpu|wn [3] & (!\cpu|wn [1] & (\cpu|wn [4] & \cpu|rf|Decoder0~22_combout )))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [1]),
	.datac(\cpu|wn [4]),
	.datad(\cpu|rf|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~23 .lut_mask = 16'h1000;
defparam \cpu|rf|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y27_N5
cycloneii_lcell_ff \cpu|rf|register[21][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][2]~regout ));

// Location: LCCOMB_X69_Y27_N14
cycloneii_lcell_comb \cpu|rf|qb[2]~210 (
// Equation(s):
// \cpu|rf|qb[2]~210_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][2]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][2]~regout ))))

	.dataa(\cpu|rf|register[17][2]~regout ),
	.datab(\cpu|rf|register[21][2]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~210_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~210 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[2]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N6
cycloneii_lcell_comb \cpu|rf|qb[2]~211 (
// Equation(s):
// \cpu|rf|qb[2]~211_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[2]~210_combout  & (\cpu|rf|register[29][2]~regout )) # (!\cpu|rf|qb[2]~210_combout  & ((\cpu|rf|register[25][2]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[2]~210_combout ))))

	.dataa(\cpu|rf|register[29][2]~regout ),
	.datab(\cpu|rf|register[25][2]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[2]~210_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~211_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~211 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[2]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N0
cycloneii_lcell_comb \cpu|rf|qb[2]~214 (
// Equation(s):
// \cpu|rf|qb[2]~214_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|qb[2]~211_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[2]~213_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[2]~213_combout ),
	.datad(\cpu|rf|qb[2]~211_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~214_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~214 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[2]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N26
cycloneii_lcell_comb \cpu|rf|qb[2]~217 (
// Equation(s):
// \cpu|rf|qb[2]~217_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[2]~214_combout  & (\cpu|rf|qb[2]~216_combout )) # (!\cpu|rf|qb[2]~214_combout  & ((\cpu|rf|qb[2]~209_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[2]~214_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[2]~216_combout ),
	.datac(\cpu|rf|qb[2]~209_combout ),
	.datad(\cpu|rf|qb[2]~214_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~217_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~217 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[2]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N12
cycloneii_lcell_comb \cpu|rf|qb[2]~227 (
// Equation(s):
// \cpu|rf|qb[2]~227_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~224_combout  & (\cpu|rf|qb[2]~226_combout )) # (!\cpu|rf|qb[2]~224_combout  & ((\cpu|rf|qb[2]~217_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[2]~224_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~226_combout ),
	.datac(\cpu|rf|qb[2]~224_combout ),
	.datad(\cpu|rf|qb[2]~217_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~227_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~227 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[2]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N2
cycloneii_lcell_comb \cpu|alu_b|y[2]~34 (
// Equation(s):
// \cpu|alu_b|y[2]~34_combout  = (\cpu|cu|aluimm~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [2])) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[2]~227_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[2]~227_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[2]~34 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N20
cycloneii_lcell_comb \cpu|immediate[16]~0 (
// Equation(s):
// \cpu|immediate[16]~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [15] & (((!\imem|irom|altsyncram_component|auto_generated|q_a [28] & \cpu|cu|regrt~5_combout )) # (!\cpu|cu|aluimm~6_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|cu|aluimm~6_combout ),
	.datad(\cpu|cu|regrt~5_combout ),
	.cin(gnd),
	.combout(\cpu|immediate[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|immediate[16]~0 .lut_mask = 16'h4C0C;
defparam \cpu|immediate[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N24
cycloneii_lcell_comb \cpu|link|y[3]~64 (
// Equation(s):
// \cpu|link|y[3]~64_combout  = (\cpu|al_unit|Mux28~8_combout  & ((\cpu|link|y[5]~70_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[3]~2_combout )))) # (!\cpu|al_unit|Mux28~8_combout  & (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[3]~2_combout ))))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|link|y[5]~70_combout ),
	.datad(\cpu|pcplus4|p4[3]~2_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[3]~64 .lut_mask = 16'hECA0;
defparam \cpu|link|y[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N4
cycloneii_lcell_comb \cpu|al_unit|Mux29~8 (
// Equation(s):
// \cpu|al_unit|Mux29~8_combout  = (\cpu|alu_a|y[3]~9_combout ) # ((!\cpu|alu_a|y[2]~10_combout  & \cpu|alu_a|y[1]~12_combout ))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(vcc),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~8 .lut_mask = 16'hBBAA;
defparam \cpu|al_unit|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N16
cycloneii_lcell_comb \cpu|alu_a|y[0]~7 (
// Equation(s):
// \cpu|alu_a|y[0]~7_combout  = (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [6])))) # (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~1_combout  & ((\cpu|rf|qa[0]~563_combout ))))

	.dataa(\cpu|rf|Equal0~1_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datac(\cpu|cu|shift~0_combout ),
	.datad(\cpu|rf|qa[0]~563_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[0]~7 .lut_mask = 16'hC5C0;
defparam \cpu|alu_a|y[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N15
cycloneii_lcell_ff \cpu|rf|register[11][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][12]~regout ));

// Location: LCCOMB_X61_Y23_N0
cycloneii_lcell_comb \cpu|rf|Decoder0~41 (
// Equation(s):
// \cpu|rf|Decoder0~41_combout  = (!\cpu|wn [4] & \cpu|wn [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|wn [4]),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~41 .lut_mask = 16'h0F00;
defparam \cpu|rf|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N2
cycloneii_lcell_comb \cpu|rf|Decoder0~42 (
// Equation(s):
// \cpu|rf|Decoder0~42_combout  = (!\cpu|wn [0] & !\cpu|wn [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|wn [0]),
	.datad(\cpu|wn [2]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~42 .lut_mask = 16'h000F;
defparam \cpu|rf|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N26
cycloneii_lcell_comb \cpu|rf|Decoder0~43 (
// Equation(s):
// \cpu|rf|Decoder0~43_combout  = (\cpu|wn [1] & (\cpu|rf|Decoder0~41_combout  & (\cpu|cu|wreg~6_combout  & \cpu|rf|Decoder0~42_combout )))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~41_combout ),
	.datac(\cpu|cu|wreg~6_combout ),
	.datad(\cpu|rf|Decoder0~42_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~43 .lut_mask = 16'h8000;
defparam \cpu|rf|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y32_N11
cycloneii_lcell_ff \cpu|rf|register[10][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][12]~regout ));

// Location: LCFF_X65_Y31_N23
cycloneii_lcell_ff \cpu|rf|register[8][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][12]~regout ));

// Location: LCCOMB_X65_Y31_N22
cycloneii_lcell_comb \cpu|rf|qa[12]~144 (
// Equation(s):
// \cpu|rf|qa[12]~144_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[10][12]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[8][12]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[10][12]~regout ),
	.datac(\cpu|rf|register[8][12]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~144 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[12]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N14
cycloneii_lcell_comb \cpu|rf|qa[12]~145 (
// Equation(s):
// \cpu|rf|qa[12]~145_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[12]~144_combout  & ((\cpu|rf|register[11][12]~regout ))) # (!\cpu|rf|qa[12]~144_combout  & (\cpu|rf|register[9][12]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[12]~144_combout ))))

	.dataa(\cpu|rf|register[9][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[11][12]~regout ),
	.datad(\cpu|rf|qa[12]~144_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~145 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[12]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N22
cycloneii_lcell_comb \cpu|rf|Decoder0~57 (
// Equation(s):
// \cpu|rf|Decoder0~57_combout  = (\cpu|wn [1] & (\cpu|wn [3] & (!\cpu|wn [4] & \cpu|rf|Decoder0~47_combout )))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|wn [3]),
	.datac(\cpu|wn [4]),
	.datad(\cpu|rf|Decoder0~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~57 .lut_mask = 16'h0800;
defparam \cpu|rf|Decoder0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y35_N5
cycloneii_lcell_ff \cpu|rf|register[14][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][12]~regout ));

// Location: LCFF_X63_Y35_N25
cycloneii_lcell_ff \cpu|rf|register[12][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][12]~regout ));

// Location: LCCOMB_X63_Y35_N24
cycloneii_lcell_comb \cpu|rf|qa[12]~161 (
// Equation(s):
// \cpu|rf|qa[12]~161_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][12]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[12][12]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[13][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[12][12]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~161 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[12]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneii_lcell_comb \cpu|rf|qa[12]~162 (
// Equation(s):
// \cpu|rf|qa[12]~162_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[12]~161_combout  & (\cpu|rf|register[15][12]~regout )) # (!\cpu|rf|qa[12]~161_combout  & ((\cpu|rf|register[14][12]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[12]~161_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[15][12]~regout ),
	.datac(\cpu|rf|register[14][12]~regout ),
	.datad(\cpu|rf|qa[12]~161_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~162 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[12]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N26
cycloneii_lcell_comb \cpu|rf|qa[4]~10 (
// Equation(s):
// \cpu|rf|qa[4]~10_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [25]) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & \imem|irom|altsyncram_component|auto_generated|q_a [24]))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(vcc),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~10 .lut_mask = 16'hFAF0;
defparam \cpu|rf|qa[4]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N28
cycloneii_lcell_comb \cpu|rf|Decoder0~27 (
// Equation(s):
// \cpu|rf|Decoder0~27_combout  = (\cpu|wn [1] & (\cpu|rf|Decoder0~26_combout  & !\cpu|wn [3]))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~26_combout ),
	.datac(vcc),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~27 .lut_mask = 16'h0088;
defparam \cpu|rf|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N31
cycloneii_lcell_ff \cpu|rf|register[22][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][12]~regout ));

// Location: LCFF_X70_Y29_N3
cycloneii_lcell_ff \cpu|rf|register[26][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][12]~regout ));

// Location: LCCOMB_X63_Y23_N6
cycloneii_lcell_comb \cpu|rf|Decoder0~30 (
// Equation(s):
// \cpu|rf|Decoder0~30_combout  = (\cpu|wn [1] & (\cpu|rf|Decoder0~28_combout  & (\cpu|cu|wreg~6_combout  & !\cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~28_combout ),
	.datac(\cpu|cu|wreg~6_combout ),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~30 .lut_mask = 16'h0080;
defparam \cpu|rf|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N1
cycloneii_lcell_ff \cpu|rf|register[18][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][12]~regout ));

// Location: LCCOMB_X69_Y29_N0
cycloneii_lcell_comb \cpu|rf|qa[12]~146 (
// Equation(s):
// \cpu|rf|qa[12]~146_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][12]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][12]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][12]~regout ),
	.datac(\cpu|rf|register[18][12]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~146 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[12]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N30
cycloneii_lcell_comb \cpu|rf|qa[12]~147 (
// Equation(s):
// \cpu|rf|qa[12]~147_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[12]~146_combout  & (\cpu|rf|register[30][12]~regout )) # (!\cpu|rf|qa[12]~146_combout  & ((\cpu|rf|register[22][12]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[12]~146_combout ))))

	.dataa(\cpu|rf|register[30][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[22][12]~regout ),
	.datad(\cpu|rf|qa[12]~146_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~147 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[12]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N26
cycloneii_lcell_comb \cpu|rf|register[16][12]~feeder (
// Equation(s):
// \cpu|rf|register[16][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[16][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[16][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[16][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N30
cycloneii_lcell_comb \cpu|rf|Decoder0~35 (
// Equation(s):
// \cpu|rf|Decoder0~35_combout  = (!\cpu|wn [1] & (\cpu|rf|Decoder0~28_combout  & (\cpu|cu|wreg~6_combout  & !\cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~28_combout ),
	.datac(\cpu|cu|wreg~6_combout ),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~35 .lut_mask = 16'h0040;
defparam \cpu|rf|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y29_N27
cycloneii_lcell_ff \cpu|rf|register[16][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[16][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][12]~regout ));

// Location: LCCOMB_X62_Y29_N4
cycloneii_lcell_comb \cpu|rf|qa[12]~150 (
// Equation(s):
// \cpu|rf|qa[12]~150_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][12]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][12]~regout )))))

	.dataa(\cpu|rf|register[24][12]~regout ),
	.datab(\cpu|rf|register[16][12]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~150 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[12]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N20
cycloneii_lcell_comb \cpu|rf|register[20][12]~feeder (
// Equation(s):
// \cpu|rf|register[20][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N21
cycloneii_lcell_ff \cpu|rf|register[20][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[20][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][12]~regout ));

// Location: LCCOMB_X62_Y29_N24
cycloneii_lcell_comb \cpu|rf|qa[12]~151 (
// Equation(s):
// \cpu|rf|qa[12]~151_combout  = (\cpu|rf|qa[12]~150_combout  & ((\cpu|rf|register[28][12]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[12]~150_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [23] 
// & \cpu|rf|register[20][12]~regout ))))

	.dataa(\cpu|rf|register[28][12]~regout ),
	.datab(\cpu|rf|qa[12]~150_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|register[20][12]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~151 .lut_mask = 16'hBC8C;
defparam \cpu|rf|qa[12]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N30
cycloneii_lcell_comb \cpu|rf|register[25][12]~feeder (
// Equation(s):
// \cpu|rf|register[25][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y27_N31
cycloneii_lcell_ff \cpu|rf|register[25][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[25][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][12]~regout ));

// Location: LCCOMB_X67_Y27_N10
cycloneii_lcell_comb \cpu|rf|register[29][12]~feeder (
// Equation(s):
// \cpu|rf|register[29][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[29][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[29][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N4
cycloneii_lcell_comb \cpu|rf|Decoder0~25 (
// Equation(s):
// \cpu|rf|Decoder0~25_combout  = (\cpu|wn [3] & (!\cpu|wn [1] & (\cpu|wn [4] & \cpu|rf|Decoder0~22_combout )))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [1]),
	.datac(\cpu|wn [4]),
	.datad(\cpu|rf|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~25 .lut_mask = 16'h2000;
defparam \cpu|rf|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y27_N11
cycloneii_lcell_ff \cpu|rf|register[29][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[29][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][12]~regout ));

// Location: LCFF_X69_Y27_N27
cycloneii_lcell_ff \cpu|rf|register[21][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][12]~regout ));

// Location: LCCOMB_X65_Y27_N6
cycloneii_lcell_comb \cpu|rf|qa[12]~148 (
// Equation(s):
// \cpu|rf|qa[12]~148_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][12]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][12]~regout ))))

	.dataa(\cpu|rf|register[17][12]~regout ),
	.datab(\cpu|rf|register[21][12]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~148 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[12]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N12
cycloneii_lcell_comb \cpu|rf|qa[12]~149 (
// Equation(s):
// \cpu|rf|qa[12]~149_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[12]~148_combout  & ((\cpu|rf|register[29][12]~regout ))) # (!\cpu|rf|qa[12]~148_combout  & (\cpu|rf|register[25][12]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[12]~148_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][12]~regout ),
	.datac(\cpu|rf|register[29][12]~regout ),
	.datad(\cpu|rf|qa[12]~148_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~149 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[12]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N22
cycloneii_lcell_comb \cpu|rf|qa[12]~152 (
// Equation(s):
// \cpu|rf|qa[12]~152_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[12]~149_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[12]~151_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[12]~151_combout ),
	.datad(\cpu|rf|qa[12]~149_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~152 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[12]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N8
cycloneii_lcell_comb \cpu|rf|qa[12]~155 (
// Equation(s):
// \cpu|rf|qa[12]~155_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[12]~152_combout  & (\cpu|rf|qa[12]~154_combout )) # (!\cpu|rf|qa[12]~152_combout  & ((\cpu|rf|qa[12]~147_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[12]~152_combout ))))

	.dataa(\cpu|rf|qa[12]~154_combout ),
	.datab(\cpu|rf|qa[12]~147_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[12]~152_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~155 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[12]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N20
cycloneii_lcell_comb \cpu|rf|qa[4]~14 (
// Equation(s):
// \cpu|rf|qa[4]~14_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & !\imem|irom|altsyncram_component|auto_generated|q_a [23])

	.dataa(vcc),
	.datab(vcc),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~14 .lut_mask = 16'h00F0;
defparam \cpu|rf|qa[4]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N16
cycloneii_lcell_comb \cpu|rf|Decoder0~44 (
// Equation(s):
// \cpu|rf|Decoder0~44_combout  = (!\cpu|wn [4] & !\cpu|wn [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|wn [4]),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~44 .lut_mask = 16'h000F;
defparam \cpu|rf|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N6
cycloneii_lcell_comb \cpu|rf|Decoder0~45 (
// Equation(s):
// \cpu|rf|Decoder0~45_combout  = (\cpu|wn [1] & (\cpu|cu|wreg~6_combout  & (\cpu|rf|Decoder0~44_combout  & \cpu|rf|Decoder0~42_combout )))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|cu|wreg~6_combout ),
	.datac(\cpu|rf|Decoder0~44_combout ),
	.datad(\cpu|rf|Decoder0~42_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~45 .lut_mask = 16'h8000;
defparam \cpu|rf|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y31_N3
cycloneii_lcell_ff \cpu|rf|register[2][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][12]~regout ));

// Location: LCCOMB_X61_Y29_N28
cycloneii_lcell_comb \cpu|rf|qa[4]~17 (
// Equation(s):
// \cpu|rf|qa[4]~17_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & \imem|irom|altsyncram_component|auto_generated|q_a [21]))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~17 .lut_mask = 16'hEEAA;
defparam \cpu|rf|qa[4]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N2
cycloneii_lcell_comb \cpu|rf|qa[12]~158 (
// Equation(s):
// \cpu|rf|qa[12]~158_combout  = (\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|register[2][12]~regout ) # (\cpu|rf|qa[4]~17_combout )))) # (!\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[1][12]~regout  & ((!\cpu|rf|qa[4]~17_combout ))))

	.dataa(\cpu|rf|register[1][12]~regout ),
	.datab(\cpu|rf|qa[4]~14_combout ),
	.datac(\cpu|rf|register[2][12]~regout ),
	.datad(\cpu|rf|qa[4]~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~158 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[12]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N12
cycloneii_lcell_comb \cpu|rf|Decoder0~55 (
// Equation(s):
// \cpu|rf|Decoder0~55_combout  = (\cpu|wn [1] & (!\cpu|wn [4] & (\cpu|rf|Decoder0~20_combout  & !\cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|wn [4]),
	.datac(\cpu|rf|Decoder0~20_combout ),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~55 .lut_mask = 16'h0020;
defparam \cpu|rf|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y31_N29
cycloneii_lcell_ff \cpu|rf|register[3][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][12]~regout ));

// Location: LCFF_X63_Y32_N9
cycloneii_lcell_ff \cpu|rf|register[7][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][12]~regout ));

// Location: LCFF_X63_Y31_N7
cycloneii_lcell_ff \cpu|rf|register[4][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][12]~regout ));

// Location: LCCOMB_X63_Y31_N6
cycloneii_lcell_comb \cpu|rf|qa[12]~156 (
// Equation(s):
// \cpu|rf|qa[12]~156_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][12]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[4][12]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[5][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[4][12]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~156 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[12]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N8
cycloneii_lcell_comb \cpu|rf|qa[12]~157 (
// Equation(s):
// \cpu|rf|qa[12]~157_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[12]~156_combout  & ((\cpu|rf|register[7][12]~regout ))) # (!\cpu|rf|qa[12]~156_combout  & (\cpu|rf|register[6][12]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[12]~156_combout ))))

	.dataa(\cpu|rf|register[6][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[7][12]~regout ),
	.datad(\cpu|rf|qa[12]~156_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~157 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[12]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N28
cycloneii_lcell_comb \cpu|rf|qa[12]~159 (
// Equation(s):
// \cpu|rf|qa[12]~159_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[12]~158_combout  & (\cpu|rf|register[3][12]~regout )) # (!\cpu|rf|qa[12]~158_combout  & ((\cpu|rf|qa[12]~157_combout ))))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|qa[12]~158_combout 
// ))

	.dataa(\cpu|rf|qa[4]~17_combout ),
	.datab(\cpu|rf|qa[12]~158_combout ),
	.datac(\cpu|rf|register[3][12]~regout ),
	.datad(\cpu|rf|qa[12]~157_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~159 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qa[12]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N22
cycloneii_lcell_comb \cpu|rf|qa[12]~160 (
// Equation(s):
// \cpu|rf|qa[12]~160_combout  = (\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[4]~10_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[12]~155_combout )) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[12]~159_combout )))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[12]~155_combout ),
	.datad(\cpu|rf|qa[12]~159_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~160 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[12]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N0
cycloneii_lcell_comb \cpu|rf|qa[12]~163 (
// Equation(s):
// \cpu|rf|qa[12]~163_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[12]~160_combout  & ((\cpu|rf|qa[12]~162_combout ))) # (!\cpu|rf|qa[12]~160_combout  & (\cpu|rf|qa[12]~145_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[12]~160_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[12]~145_combout ),
	.datac(\cpu|rf|qa[12]~162_combout ),
	.datad(\cpu|rf|qa[12]~160_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[12]~163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[12]~163 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[12]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N30
cycloneii_lcell_comb \cpu|nextpc|Mux19~1 (
// Equation(s):
// \cpu|nextpc|Mux19~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (!\cpu|rf|Equal0~1_combout  & ((\cpu|rf|qa[12]~163_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (((\cpu|pcplus4|p4[12]~20_combout ))))

	.dataa(\cpu|rf|Equal0~1_combout ),
	.datab(\cpu|pcplus4|p4[12]~20_combout ),
	.datac(\cpu|cu|pcsource[1]~7_combout ),
	.datad(\cpu|rf|qa[12]~163_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux19~1 .lut_mask = 16'h5C0C;
defparam \cpu|nextpc|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N0
cycloneii_lcell_comb \cpu|nextpc|Mux19~2 (
// Equation(s):
// \cpu|nextpc|Mux19~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux19~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux19~1_combout )))

	.dataa(\cpu|nextpc|Mux19~0_combout ),
	.datab(vcc),
	.datac(\cpu|nextpc|Mux19~1_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux19~2 .lut_mask = 16'h550F;
defparam \cpu|nextpc|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y23_N1
cycloneii_lcell_ff \cpu|ip|q[12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux19~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [12]));

// Location: LCCOMB_X70_Y23_N8
cycloneii_lcell_comb \cpu|pcplus4|p4[5]~6 (
// Equation(s):
// \cpu|pcplus4|p4[5]~6_combout  = (\cpu|ip|q [5] & ((\cpu|pcplus4|p4[4]~5 ) # (GND))) # (!\cpu|ip|q [5] & (!\cpu|pcplus4|p4[4]~5 ))
// \cpu|pcplus4|p4[5]~7  = CARRY((\cpu|ip|q [5]) # (!\cpu|pcplus4|p4[4]~5 ))

	.dataa(\cpu|ip|q [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[4]~5 ),
	.combout(\cpu|pcplus4|p4[5]~6_combout ),
	.cout(\cpu|pcplus4|p4[5]~7 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[5]~6 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N12
cycloneii_lcell_comb \cpu|pcplus4|p4[7]~10 (
// Equation(s):
// \cpu|pcplus4|p4[7]~10_combout  = (\cpu|ip|q [7] & ((\cpu|pcplus4|p4[6]~9 ) # (GND))) # (!\cpu|ip|q [7] & (!\cpu|pcplus4|p4[6]~9 ))
// \cpu|pcplus4|p4[7]~11  = CARRY((\cpu|ip|q [7]) # (!\cpu|pcplus4|p4[6]~9 ))

	.dataa(\cpu|ip|q [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[6]~9 ),
	.combout(\cpu|pcplus4|p4[7]~10_combout ),
	.cout(\cpu|pcplus4|p4[7]~11 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[7]~10 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N14
cycloneii_lcell_comb \cpu|pcplus4|p4[8]~12 (
// Equation(s):
// \cpu|pcplus4|p4[8]~12_combout  = (\cpu|ip|q [8] & (!\cpu|pcplus4|p4[7]~11  & VCC)) # (!\cpu|ip|q [8] & (\cpu|pcplus4|p4[7]~11  $ (GND)))
// \cpu|pcplus4|p4[8]~13  = CARRY((!\cpu|ip|q [8] & !\cpu|pcplus4|p4[7]~11 ))

	.dataa(\cpu|ip|q [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[7]~11 ),
	.combout(\cpu|pcplus4|p4[8]~12_combout ),
	.cout(\cpu|pcplus4|p4[8]~13 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[8]~12 .lut_mask = 16'h5A05;
defparam \cpu|pcplus4|p4[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N16
cycloneii_lcell_comb \cpu|pcplus4|p4[9]~14 (
// Equation(s):
// \cpu|pcplus4|p4[9]~14_combout  = (\cpu|ip|q [9] & ((\cpu|pcplus4|p4[8]~13 ) # (GND))) # (!\cpu|ip|q [9] & (!\cpu|pcplus4|p4[8]~13 ))
// \cpu|pcplus4|p4[9]~15  = CARRY((\cpu|ip|q [9]) # (!\cpu|pcplus4|p4[8]~13 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[8]~13 ),
	.combout(\cpu|pcplus4|p4[9]~14_combout ),
	.cout(\cpu|pcplus4|p4[9]~15 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[9]~14 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N18
cycloneii_lcell_comb \cpu|nextpc|Mux22~1 (
// Equation(s):
// \cpu|nextpc|Mux22~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\cpu|rf|qa[9]~103_combout  & (!\cpu|rf|Equal0~1_combout ))) # (!\cpu|cu|pcsource[1]~7_combout  & (((\cpu|pcplus4|p4[9]~14_combout ))))

	.dataa(\cpu|rf|qa[9]~103_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|rf|Equal0~1_combout ),
	.datad(\cpu|pcplus4|p4[9]~14_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux22~1 .lut_mask = 16'h3B08;
defparam \cpu|nextpc|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N4
cycloneii_lcell_comb \cpu|br_adr|p4[3]~2 (
// Equation(s):
// \cpu|br_adr|p4[3]~2_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [1] & ((\cpu|pcplus4|p4[3]~2_combout  & (\cpu|br_adr|p4[2]~1  & VCC)) # (!\cpu|pcplus4|p4[3]~2_combout  & (!\cpu|br_adr|p4[2]~1 )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & ((\cpu|pcplus4|p4[3]~2_combout  & (!\cpu|br_adr|p4[2]~1 )) # (!\cpu|pcplus4|p4[3]~2_combout  & ((\cpu|br_adr|p4[2]~1 ) # (GND)))))
// \cpu|br_adr|p4[3]~3  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [1] & (!\cpu|pcplus4|p4[3]~2_combout  & !\cpu|br_adr|p4[2]~1 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [1] & ((!\cpu|br_adr|p4[2]~1 ) # 
// (!\cpu|pcplus4|p4[3]~2_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\cpu|pcplus4|p4[3]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[2]~1 ),
	.combout(\cpu|br_adr|p4[3]~2_combout ),
	.cout(\cpu|br_adr|p4[3]~3 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[3]~2 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N6
cycloneii_lcell_comb \cpu|br_adr|p4[4]~4 (
// Equation(s):
// \cpu|br_adr|p4[4]~4_combout  = ((\cpu|pcplus4|p4[4]~4_combout  $ (\imem|irom|altsyncram_component|auto_generated|q_a [2] $ (!\cpu|br_adr|p4[3]~3 )))) # (GND)
// \cpu|br_adr|p4[4]~5  = CARRY((\cpu|pcplus4|p4[4]~4_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [2]) # (!\cpu|br_adr|p4[3]~3 ))) # (!\cpu|pcplus4|p4[4]~4_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [2] & 
// !\cpu|br_adr|p4[3]~3 )))

	.dataa(\cpu|pcplus4|p4[4]~4_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[3]~3 ),
	.combout(\cpu|br_adr|p4[4]~4_combout ),
	.cout(\cpu|br_adr|p4[4]~5 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[4]~4 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N8
cycloneii_lcell_comb \cpu|br_adr|p4[5]~6 (
// Equation(s):
// \cpu|br_adr|p4[5]~6_combout  = (\cpu|pcplus4|p4[5]~6_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [3] & (\cpu|br_adr|p4[4]~5  & VCC)) # (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & (!\cpu|br_adr|p4[4]~5 )))) # 
// (!\cpu|pcplus4|p4[5]~6_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [3] & (!\cpu|br_adr|p4[4]~5 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & ((\cpu|br_adr|p4[4]~5 ) # (GND)))))
// \cpu|br_adr|p4[5]~7  = CARRY((\cpu|pcplus4|p4[5]~6_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [3] & !\cpu|br_adr|p4[4]~5 )) # (!\cpu|pcplus4|p4[5]~6_combout  & ((!\cpu|br_adr|p4[4]~5 ) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\cpu|pcplus4|p4[5]~6_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[4]~5 ),
	.combout(\cpu|br_adr|p4[5]~6_combout ),
	.cout(\cpu|br_adr|p4[5]~7 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[5]~6 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N16
cycloneii_lcell_comb \cpu|br_adr|p4[9]~14 (
// Equation(s):
// \cpu|br_adr|p4[9]~14_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [7] & ((\cpu|pcplus4|p4[9]~14_combout  & (\cpu|br_adr|p4[8]~13  & VCC)) # (!\cpu|pcplus4|p4[9]~14_combout  & (!\cpu|br_adr|p4[8]~13 )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [7] & ((\cpu|pcplus4|p4[9]~14_combout  & (!\cpu|br_adr|p4[8]~13 )) # (!\cpu|pcplus4|p4[9]~14_combout  & ((\cpu|br_adr|p4[8]~13 ) # (GND)))))
// \cpu|br_adr|p4[9]~15  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [7] & (!\cpu|pcplus4|p4[9]~14_combout  & !\cpu|br_adr|p4[8]~13 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [7] & ((!\cpu|br_adr|p4[8]~13 ) # 
// (!\cpu|pcplus4|p4[9]~14_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|pcplus4|p4[9]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[8]~13 ),
	.combout(\cpu|br_adr|p4[9]~14_combout ),
	.cout(\cpu|br_adr|p4[9]~15 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[9]~14 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N28
cycloneii_lcell_comb \cpu|nextpc|Mux22~0 (
// Equation(s):
// \cpu|nextpc|Mux22~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [7])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[9]~14_combout )))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datac(\cpu|br_adr|p4[9]~14_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux22~0 .lut_mask = 16'hCCF0;
defparam \cpu|nextpc|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N20
cycloneii_lcell_comb \cpu|nextpc|Mux22~2 (
// Equation(s):
// \cpu|nextpc|Mux22~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux22~0_combout ))) # (!\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux22~1_combout ))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux22~1_combout ),
	.datac(\cpu|cu|pcsource[0]~5_combout ),
	.datad(\cpu|nextpc|Mux22~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux22~2 .lut_mask = 16'h03F3;
defparam \cpu|nextpc|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y23_N21
cycloneii_lcell_ff \cpu|ip|q[9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux22~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [9]));

// Location: LCCOMB_X70_Y23_N18
cycloneii_lcell_comb \cpu|pcplus4|p4[10]~16 (
// Equation(s):
// \cpu|pcplus4|p4[10]~16_combout  = (\cpu|ip|q [10] & (!\cpu|pcplus4|p4[9]~15  & VCC)) # (!\cpu|ip|q [10] & (\cpu|pcplus4|p4[9]~15  $ (GND)))
// \cpu|pcplus4|p4[10]~17  = CARRY((!\cpu|ip|q [10] & !\cpu|pcplus4|p4[9]~15 ))

	.dataa(\cpu|ip|q [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[9]~15 ),
	.combout(\cpu|pcplus4|p4[10]~16_combout ),
	.cout(\cpu|pcplus4|p4[10]~17 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[10]~16 .lut_mask = 16'h5A05;
defparam \cpu|pcplus4|p4[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N20
cycloneii_lcell_comb \cpu|pcplus4|p4[11]~18 (
// Equation(s):
// \cpu|pcplus4|p4[11]~18_combout  = (\cpu|ip|q [11] & ((\cpu|pcplus4|p4[10]~17 ) # (GND))) # (!\cpu|ip|q [11] & (!\cpu|pcplus4|p4[10]~17 ))
// \cpu|pcplus4|p4[11]~19  = CARRY((\cpu|ip|q [11]) # (!\cpu|pcplus4|p4[10]~17 ))

	.dataa(\cpu|ip|q [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[10]~17 ),
	.combout(\cpu|pcplus4|p4[11]~18_combout ),
	.cout(\cpu|pcplus4|p4[11]~19 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[11]~18 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N22
cycloneii_lcell_comb \cpu|pcplus4|p4[12]~20 (
// Equation(s):
// \cpu|pcplus4|p4[12]~20_combout  = (\cpu|ip|q [12] & (!\cpu|pcplus4|p4[11]~19  & VCC)) # (!\cpu|ip|q [12] & (\cpu|pcplus4|p4[11]~19  $ (GND)))
// \cpu|pcplus4|p4[12]~21  = CARRY((!\cpu|ip|q [12] & !\cpu|pcplus4|p4[11]~19 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[11]~19 ),
	.combout(\cpu|pcplus4|p4[12]~20_combout ),
	.cout(\cpu|pcplus4|p4[12]~21 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[12]~20 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~23 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~23_combout  = (!\cpu|cu|aluimm~5_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(vcc),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|cu|aluimm~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~23 .lut_mask = 16'h00AF;
defparam \cpu|al_unit|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N16
cycloneii_lcell_comb \cpu|alu_b|y[31]~44 (
// Equation(s):
// \cpu|alu_b|y[31]~44_combout  = (\cpu|cu|aluimm~5_combout  & (((\cpu|immediate[16]~0_combout )))) # (!\cpu|cu|aluimm~5_combout  & (!\cpu|rf|Equal1~1_combout  & (\cpu|rf|qb[31]~87_combout )))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|rf|qb[31]~87_combout ),
	.datad(\cpu|immediate[16]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[31]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[31]~44 .lut_mask = 16'hBA10;
defparam \cpu|alu_b|y[31]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N20
cycloneii_lcell_comb \cpu|alu_a|y[0]~0 (
// Equation(s):
// \cpu|alu_a|y[0]~0_combout  = (!\cpu|rf|Equal0~1_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [0] & !\imem|irom|altsyncram_component|auto_generated|q_a [1])) # (!\cpu|cu|comb~2_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datab(\cpu|cu|comb~2_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\cpu|rf|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[0]~0 .lut_mask = 16'h003B;
defparam \cpu|alu_a|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y32_N29
cycloneii_lcell_ff \cpu|rf|register[20][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][31]~regout ));

// Location: LCCOMB_X63_Y23_N4
cycloneii_lcell_comb \cpu|rf|Decoder0~36 (
// Equation(s):
// \cpu|rf|Decoder0~36_combout  = (!\cpu|wn [1] & (\cpu|rf|Decoder0~26_combout  & \cpu|wn [3]))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~26_combout ),
	.datac(vcc),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~36 .lut_mask = 16'h4400;
defparam \cpu|rf|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N17
cycloneii_lcell_ff \cpu|rf|register[28][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][31]~regout ));

// Location: LCFF_X68_Y29_N25
cycloneii_lcell_ff \cpu|rf|register[24][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][31]~regout ));

// Location: LCFF_X68_Y29_N15
cycloneii_lcell_ff \cpu|rf|register[16][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][31]~regout ));

// Location: LCCOMB_X68_Y29_N24
cycloneii_lcell_comb \cpu|rf|qa[31]~288 (
// Equation(s):
// \cpu|rf|qa[31]~288_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[24][31]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[16][31]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[24][31]~regout ),
	.datad(\cpu|rf|register[16][31]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~288_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~288 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[31]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N16
cycloneii_lcell_comb \cpu|rf|qa[31]~289 (
// Equation(s):
// \cpu|rf|qa[31]~289_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[31]~288_combout  & ((\cpu|rf|register[28][31]~regout ))) # (!\cpu|rf|qa[31]~288_combout  & (\cpu|rf|register[20][31]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[31]~288_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][31]~regout ),
	.datac(\cpu|rf|register[28][31]~regout ),
	.datad(\cpu|rf|qa[31]~288_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~289_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~289 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[31]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N26
cycloneii_lcell_comb \cpu|rf|register[22][31]~feeder (
// Equation(s):
// \cpu|rf|register[22][31]~feeder_combout  = \cpu|link|y[31]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[31]~35_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y30_N27
cycloneii_lcell_ff \cpu|rf|register[22][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[22][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][31]~regout ));

// Location: LCFF_X69_Y32_N19
cycloneii_lcell_ff \cpu|rf|register[18][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][31]~regout ));

// Location: LCCOMB_X68_Y30_N28
cycloneii_lcell_comb \cpu|rf|qa[31]~286 (
// Equation(s):
// \cpu|rf|qa[31]~286_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][31]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][31]~regout )))))

	.dataa(\cpu|rf|register[26][31]~regout ),
	.datab(\cpu|rf|register[18][31]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~286_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~286 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[31]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N4
cycloneii_lcell_comb \cpu|rf|qa[31]~287 (
// Equation(s):
// \cpu|rf|qa[31]~287_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[31]~286_combout  & (\cpu|rf|register[30][31]~regout )) # (!\cpu|rf|qa[31]~286_combout  & ((\cpu|rf|register[22][31]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[31]~286_combout ))))

	.dataa(\cpu|rf|register[30][31]~regout ),
	.datab(\cpu|rf|register[22][31]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[31]~286_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~287_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~287 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[31]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N8
cycloneii_lcell_comb \cpu|rf|qa[31]~290 (
// Equation(s):
// \cpu|rf|qa[31]~290_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[31]~287_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[31]~289_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[31]~289_combout ),
	.datad(\cpu|rf|qa[31]~287_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~290_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~290 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[31]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N12
cycloneii_lcell_comb \cpu|rf|register[31][31]~feeder (
// Equation(s):
// \cpu|rf|register[31][31]~feeder_combout  = \cpu|link|y[31]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[31]~35_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[31][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[31][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[31][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N28
cycloneii_lcell_comb \cpu|rf|Decoder0~40 (
// Equation(s):
// \cpu|rf|Decoder0~40_combout  = (\cpu|wn [3] & (\cpu|wn [1] & (\cpu|wn [4] & \cpu|rf|Decoder0~22_combout )))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [1]),
	.datac(\cpu|wn [4]),
	.datad(\cpu|rf|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~40 .lut_mask = 16'h8000;
defparam \cpu|rf|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y32_N13
cycloneii_lcell_ff \cpu|rf|register[31][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[31][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][31]~regout ));

// Location: LCCOMB_X66_Y28_N20
cycloneii_lcell_comb \cpu|rf|register[27][31]~feeder (
// Equation(s):
// \cpu|rf|register[27][31]~feeder_combout  = \cpu|link|y[31]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[31]~35_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y28_N21
cycloneii_lcell_ff \cpu|rf|register[27][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[27][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][31]~regout ));

// Location: LCFF_X67_Y28_N15
cycloneii_lcell_ff \cpu|rf|register[19][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][31]~regout ));

// Location: LCCOMB_X71_Y29_N30
cycloneii_lcell_comb \cpu|rf|Decoder0~38 (
// Equation(s):
// \cpu|rf|Decoder0~38_combout  = (!\cpu|wn [3] & (\cpu|wn [1] & (\cpu|wn [4] & \cpu|rf|Decoder0~22_combout )))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [1]),
	.datac(\cpu|wn [4]),
	.datad(\cpu|rf|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~38 .lut_mask = 16'h4000;
defparam \cpu|rf|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y28_N19
cycloneii_lcell_ff \cpu|rf|register[23][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][31]~regout ));

// Location: LCCOMB_X68_Y28_N18
cycloneii_lcell_comb \cpu|rf|qa[31]~291 (
// Equation(s):
// \cpu|rf|qa[31]~291_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|register[23][31]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[19][31]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[19][31]~regout ),
	.datac(\cpu|rf|register[23][31]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~291_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~291 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[31]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N0
cycloneii_lcell_comb \cpu|rf|qa[31]~292 (
// Equation(s):
// \cpu|rf|qa[31]~292_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[31]~291_combout  & (\cpu|rf|register[31][31]~regout )) # (!\cpu|rf|qa[31]~291_combout  & ((\cpu|rf|register[27][31]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[31]~291_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[31][31]~regout ),
	.datac(\cpu|rf|register[27][31]~regout ),
	.datad(\cpu|rf|qa[31]~291_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~292_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~292 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[31]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N30
cycloneii_lcell_comb \cpu|rf|qa[31]~293 (
// Equation(s):
// \cpu|rf|qa[31]~293_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[31]~290_combout  & ((\cpu|rf|qa[31]~292_combout ))) # (!\cpu|rf|qa[31]~290_combout  & (\cpu|rf|qa[31]~285_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[31]~290_combout ))))

	.dataa(\cpu|rf|qa[31]~285_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[31]~290_combout ),
	.datad(\cpu|rf|qa[31]~292_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~293_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~293 .lut_mask = 16'hF838;
defparam \cpu|rf|qa[31]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y23_N26
cycloneii_lcell_comb \cpu|rf|Decoder0~59 (
// Equation(s):
// \cpu|rf|Decoder0~59_combout  = (\cpu|wn [1] & (\cpu|rf|Decoder0~22_combout  & (!\cpu|wn [4] & \cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~22_combout ),
	.datac(\cpu|wn [4]),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~59 .lut_mask = 16'h0800;
defparam \cpu|rf|Decoder0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y35_N15
cycloneii_lcell_ff \cpu|rf|register[15][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][31]~regout ));

// Location: LCFF_X62_Y35_N17
cycloneii_lcell_ff \cpu|rf|register[14][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][31]~regout ));

// Location: LCCOMB_X62_Y35_N16
cycloneii_lcell_comb \cpu|rf|qa[31]~301 (
// Equation(s):
// \cpu|rf|qa[31]~301_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[14][31]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[12][31]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[12][31]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[14][31]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~301_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~301 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[31]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneii_lcell_comb \cpu|rf|qa[31]~302 (
// Equation(s):
// \cpu|rf|qa[31]~302_combout  = (\cpu|rf|qa[31]~301_combout  & (((\cpu|rf|register[15][31]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[31]~301_combout  & (\cpu|rf|register[13][31]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[13][31]~regout ),
	.datab(\cpu|rf|register[15][31]~regout ),
	.datac(\cpu|rf|qa[31]~301_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~302_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~302 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[31]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N20
cycloneii_lcell_comb \cpu|rf|register[9][31]~feeder (
// Equation(s):
// \cpu|rf|register[9][31]~feeder_combout  = \cpu|link|y[31]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[31]~35_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[9][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[9][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y32_N21
cycloneii_lcell_ff \cpu|rf|register[9][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[9][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][31]~regout ));

// Location: LCFF_X66_Y26_N9
cycloneii_lcell_ff \cpu|rf|register[8][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][31]~regout ));

// Location: LCCOMB_X66_Y26_N8
cycloneii_lcell_comb \cpu|rf|qa[31]~294 (
// Equation(s):
// \cpu|rf|qa[31]~294_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][31]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][31]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[9][31]~regout ),
	.datac(\cpu|rf|register[8][31]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~294_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~294 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[31]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N27
cycloneii_lcell_ff \cpu|rf|register[11][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][31]~regout ));

// Location: LCCOMB_X66_Y26_N26
cycloneii_lcell_comb \cpu|rf|qa[31]~295 (
// Equation(s):
// \cpu|rf|qa[31]~295_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[31]~294_combout  & (\cpu|rf|register[11][31]~regout )) # (!\cpu|rf|qa[31]~294_combout  & ((\cpu|rf|register[10][31]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[31]~294_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[31]~294_combout ),
	.datac(\cpu|rf|register[11][31]~regout ),
	.datad(\cpu|rf|register[10][31]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~295_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~295 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qa[31]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y32_N9
cycloneii_lcell_ff \cpu|rf|register[2][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][31]~regout ));

// Location: LCFF_X62_Y32_N11
cycloneii_lcell_ff \cpu|rf|register[3][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][31]~regout ));

// Location: LCFF_X61_Y29_N13
cycloneii_lcell_ff \cpu|rf|register[1][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][31]~regout ));

// Location: LCCOMB_X63_Y32_N4
cycloneii_lcell_comb \cpu|rf|register[7][31]~feeder (
// Equation(s):
// \cpu|rf|register[7][31]~feeder_combout  = \cpu|link|y[31]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[31]~35_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][31]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y32_N5
cycloneii_lcell_ff \cpu|rf|register[7][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[7][31]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][31]~regout ));

// Location: LCFF_X63_Y29_N15
cycloneii_lcell_ff \cpu|rf|register[4][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][31]~regout ));

// Location: LCFF_X63_Y29_N13
cycloneii_lcell_ff \cpu|rf|register[6][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][31]~regout ));

// Location: LCCOMB_X63_Y29_N12
cycloneii_lcell_comb \cpu|rf|qa[31]~296 (
// Equation(s):
// \cpu|rf|qa[31]~296_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[6][31]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[4][31]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[4][31]~regout ),
	.datac(\cpu|rf|register[6][31]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~296_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~296 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[31]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N26
cycloneii_lcell_comb \cpu|rf|qa[31]~297 (
// Equation(s):
// \cpu|rf|qa[31]~297_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[31]~296_combout  & ((\cpu|rf|register[7][31]~regout ))) # (!\cpu|rf|qa[31]~296_combout  & (\cpu|rf|register[5][31]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[31]~296_combout ))))

	.dataa(\cpu|rf|register[5][31]~regout ),
	.datab(\cpu|rf|register[7][31]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[31]~296_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~297_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~297 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[31]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N28
cycloneii_lcell_comb \cpu|rf|qa[31]~298 (
// Equation(s):
// \cpu|rf|qa[31]~298_combout  = (\cpu|rf|qa[4]~14_combout  & (\cpu|rf|qa[4]~17_combout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[31]~297_combout ))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][31]~regout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][31]~regout ),
	.datad(\cpu|rf|qa[31]~297_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~298_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~298 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[31]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N10
cycloneii_lcell_comb \cpu|rf|qa[31]~299 (
// Equation(s):
// \cpu|rf|qa[31]~299_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[31]~298_combout  & ((\cpu|rf|register[3][31]~regout ))) # (!\cpu|rf|qa[31]~298_combout  & (\cpu|rf|register[2][31]~regout )))) # (!\cpu|rf|qa[4]~14_combout  & 
// (((\cpu|rf|qa[31]~298_combout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|register[2][31]~regout ),
	.datac(\cpu|rf|register[3][31]~regout ),
	.datad(\cpu|rf|qa[31]~298_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~299_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~299 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[31]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N12
cycloneii_lcell_comb \cpu|rf|qa[31]~300 (
// Equation(s):
// \cpu|rf|qa[31]~300_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[31]~295_combout ) # ((\cpu|rf|qa[4]~10_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[31]~299_combout  & !\cpu|rf|qa[4]~10_combout ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[31]~295_combout ),
	.datac(\cpu|rf|qa[31]~299_combout ),
	.datad(\cpu|rf|qa[4]~10_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~300_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~300 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[31]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N10
cycloneii_lcell_comb \cpu|rf|qa[31]~303 (
// Equation(s):
// \cpu|rf|qa[31]~303_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[31]~300_combout  & ((\cpu|rf|qa[31]~302_combout ))) # (!\cpu|rf|qa[31]~300_combout  & (\cpu|rf|qa[31]~293_combout )))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[31]~300_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[31]~293_combout ),
	.datac(\cpu|rf|qa[31]~302_combout ),
	.datad(\cpu|rf|qa[31]~300_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[31]~303_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[31]~303 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[31]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N20
cycloneii_lcell_comb \cpu|alu_a|y[31]~34 (
// Equation(s):
// \cpu|alu_a|y[31]~34_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[31]~303_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[31]~303_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|alu_a|y[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[31]~34 .lut_mask = 16'hC0C0;
defparam \cpu|alu_a|y[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N14
cycloneii_lcell_comb \cpu|cu|aluc[2]~6 (
// Equation(s):
// \cpu|cu|aluc[2]~6_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [2] & (\imem|irom|altsyncram_component|auto_generated|q_a [1] & !\imem|irom|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cpu|cu|aluc[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[2]~6 .lut_mask = 16'h0044;
defparam \cpu|cu|aluc[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N4
cycloneii_lcell_comb \cpu|cu|aluc[2]~7 (
// Equation(s):
// \cpu|cu|aluc[2]~7_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [28] & (!\cpu|cu|comb~0_combout  & ((!\cpu|cu|comb~4_combout ) # (!\cpu|cu|aluc[2]~6_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & 
// (((!\cpu|cu|comb~4_combout ) # (!\cpu|cu|aluc[2]~6_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datab(\cpu|cu|comb~0_combout ),
	.datac(\cpu|cu|aluc[2]~6_combout ),
	.datad(\cpu|cu|comb~4_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[2]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[2]~7 .lut_mask = 16'h0777;
defparam \cpu|cu|aluc[2]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N18
cycloneii_lcell_comb \cpu|cu|aluc[2]~8 (
// Equation(s):
// \cpu|cu|aluc[2]~8_combout  = (\cpu|cu|aluc[2]~7_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [1]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [0])) # (!\cpu|cu|aluc[2]~0_combout )))

	.dataa(\cpu|cu|aluc[2]~0_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datac(\cpu|cu|aluc[2]~7_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cpu|cu|aluc[2]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[2]~8 .lut_mask = 16'hD0F0;
defparam \cpu|cu|aluc[2]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N4
cycloneii_lcell_comb \cpu|cu|aluc[2]~9 (
// Equation(s):
// \cpu|cu|aluc[2]~9_combout  = (\cpu|cu|aluc[0]~3_combout  & (\cpu|cu|aluc[2]~5_combout  & \cpu|cu|aluc[2]~8_combout ))

	.dataa(\cpu|cu|aluc[0]~3_combout ),
	.datab(vcc),
	.datac(\cpu|cu|aluc[2]~5_combout ),
	.datad(\cpu|cu|aluc[2]~8_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[2]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[2]~9 .lut_mask = 16'hA000;
defparam \cpu|cu|aluc[2]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N4
cycloneii_lcell_comb \cpu|al_unit|Add0~144 (
// Equation(s):
// \cpu|al_unit|Add0~144_combout  = (\cpu|cu|aluc[2]~9_combout  & ((\cpu|alu_a|y[31]~34_combout  $ (\cpu|alu_b|y[31]~44_combout )))) # (!\cpu|cu|aluc[2]~9_combout  & (\cpu|alu_b|y[15]~36_combout ))

	.dataa(\cpu|alu_b|y[15]~36_combout ),
	.datab(\cpu|alu_a|y[31]~34_combout ),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|alu_b|y[31]~44_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~144 .lut_mask = 16'h3ACA;
defparam \cpu|al_unit|Add0~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N10
cycloneii_lcell_comb \cpu|al_unit|Add0~178 (
// Equation(s):
// \cpu|al_unit|Add0~178_combout  = (\cpu|cu|aluc[2]~9_combout  & (\cpu|rf|qa[31]~303_combout  & (\cpu|alu_a|y[0]~0_combout  & \cpu|alu_b|y[31]~44_combout ))) # (!\cpu|cu|aluc[2]~9_combout  & ((\cpu|alu_b|y[31]~44_combout ) # ((\cpu|rf|qa[31]~303_combout  & 
// \cpu|alu_a|y[0]~0_combout ))))

	.dataa(\cpu|rf|qa[31]~303_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|alu_b|y[31]~44_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~178 .lut_mask = 16'h8F08;
defparam \cpu|al_unit|Add0~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N14
cycloneii_lcell_comb \cpu|al_unit|Add0~179 (
// Equation(s):
// \cpu|al_unit|Add0~179_combout  = \cpu|alu_b|y[31]~44_combout  $ (((\cpu|cu|aluc[2]~8_combout  & (\cpu|cu|aluc[2]~5_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~8_combout ),
	.datab(\cpu|cu|aluc[2]~5_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|alu_b|y[31]~44_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~179 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[23]));
// synopsys translate_off
defparam \in_port0[23]~I .input_async_reset = "none";
defparam \in_port0[23]~I .input_power_up = "low";
defparam \in_port0[23]~I .input_register_mode = "none";
defparam \in_port0[23]~I .input_sync_reset = "none";
defparam \in_port0[23]~I .oe_async_reset = "none";
defparam \in_port0[23]~I .oe_power_up = "low";
defparam \in_port0[23]~I .oe_register_mode = "none";
defparam \in_port0[23]~I .oe_sync_reset = "none";
defparam \in_port0[23]~I .operation_mode = "input";
defparam \in_port0[23]~I .output_async_reset = "none";
defparam \in_port0[23]~I .output_power_up = "low";
defparam \in_port0[23]~I .output_register_mode = "none";
defparam \in_port0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X60_Y23_N17
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[23] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [23]));

// Location: LCFF_X59_Y29_N27
cycloneii_lcell_ff \cpu|rf|register[3][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][7]~regout ));

// Location: LCFF_X61_Y27_N25
cycloneii_lcell_ff \cpu|rf|register[2][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][7]~regout ));

// Location: LCFF_X61_Y27_N11
cycloneii_lcell_ff \cpu|rf|register[1][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][7]~regout ));

// Location: LCFF_X59_Y29_N9
cycloneii_lcell_ff \cpu|rf|register[5][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][7]~regout ));

// Location: LCFF_X63_Y30_N9
cycloneii_lcell_ff \cpu|rf|register[6][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][7]~regout ));

// Location: LCFF_X60_Y31_N29
cycloneii_lcell_ff \cpu|rf|register[4][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][7]~regout ));

// Location: LCCOMB_X60_Y31_N16
cycloneii_lcell_comb \cpu|rf|qb[7]~340 (
// Equation(s):
// \cpu|rf|qb[7]~340_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][7]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[4][7]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[6][7]~regout ),
	.datac(\cpu|rf|register[4][7]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~340_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~340 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[7]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N0
cycloneii_lcell_comb \cpu|rf|register[7][7]~feeder (
// Equation(s):
// \cpu|rf|register[7][7]~feeder_combout  = \cpu|link|y[7]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[7]~10_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y31_N1
cycloneii_lcell_ff \cpu|rf|register[7][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[7][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][7]~regout ));

// Location: LCCOMB_X59_Y29_N28
cycloneii_lcell_comb \cpu|rf|qb[7]~341 (
// Equation(s):
// \cpu|rf|qb[7]~341_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[7]~340_combout  & ((\cpu|rf|register[7][7]~regout ))) # (!\cpu|rf|qb[7]~340_combout  & (\cpu|rf|register[5][7]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[7]~340_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[5][7]~regout ),
	.datac(\cpu|rf|qb[7]~340_combout ),
	.datad(\cpu|rf|register[7][7]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~341_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~341 .lut_mask = 16'hF858;
defparam \cpu|rf|qb[7]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N6
cycloneii_lcell_comb \cpu|rf|qb[7]~342 (
// Equation(s):
// \cpu|rf|qb[7]~342_combout  = (\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[7]~341_combout ))) # (!\cpu|rf|qb[2]~81_combout  & (\cpu|rf|register[1][7]~regout ))))

	.dataa(\cpu|rf|qb[2]~78_combout ),
	.datab(\cpu|rf|register[1][7]~regout ),
	.datac(\cpu|rf|qb[2]~81_combout ),
	.datad(\cpu|rf|qb[7]~341_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~342_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~342 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[7]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N12
cycloneii_lcell_comb \cpu|rf|qb[7]~343 (
// Equation(s):
// \cpu|rf|qb[7]~343_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[7]~342_combout  & (\cpu|rf|register[3][7]~regout )) # (!\cpu|rf|qb[7]~342_combout  & ((\cpu|rf|register[2][7]~regout ))))) # (!\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|qb[7]~342_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~78_combout ),
	.datab(\cpu|rf|register[3][7]~regout ),
	.datac(\cpu|rf|register[2][7]~regout ),
	.datad(\cpu|rf|qb[7]~342_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~343_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~343 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[7]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N22
cycloneii_lcell_comb \cpu|rf|qb[2]~77 (
// Equation(s):
// \cpu|rf|qb[2]~77_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [20]) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & \imem|irom|altsyncram_component|auto_generated|q_a [19]))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~77 .lut_mask = 16'hFCF0;
defparam \cpu|rf|qb[2]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N23
cycloneii_lcell_ff \cpu|rf|register[25][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[7]~10_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][7]~regout ));

// Location: LCCOMB_X71_Y26_N16
cycloneii_lcell_comb \cpu|rf|register[21][7]~feeder (
// Equation(s):
// \cpu|rf|register[21][7]~feeder_combout  = \cpu|link|y[7]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[7]~10_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y26_N17
cycloneii_lcell_ff \cpu|rf|register[21][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[21][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][7]~regout ));

// Location: LCCOMB_X69_Y26_N0
cycloneii_lcell_comb \cpu|rf|qb[7]~330 (
// Equation(s):
// \cpu|rf|qb[7]~330_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][7]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][7]~regout ))))

	.dataa(\cpu|rf|register[17][7]~regout ),
	.datab(\cpu|rf|register[21][7]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~330_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~330 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[7]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N30
cycloneii_lcell_comb \cpu|rf|qb[7]~331 (
// Equation(s):
// \cpu|rf|qb[7]~331_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[7]~330_combout  & (\cpu|rf|register[29][7]~regout )) # (!\cpu|rf|qb[7]~330_combout  & ((\cpu|rf|register[25][7]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[7]~330_combout ))))

	.dataa(\cpu|rf|register[29][7]~regout ),
	.datab(\cpu|rf|register[25][7]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[7]~330_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~331_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~331 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[7]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y29_N11
cycloneii_lcell_ff \cpu|rf|register[22][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][7]~regout ));

// Location: LCFF_X70_Y29_N17
cycloneii_lcell_ff \cpu|rf|register[26][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][7]~regout ));

// Location: LCCOMB_X70_Y29_N16
cycloneii_lcell_comb \cpu|rf|qb[7]~332 (
// Equation(s):
// \cpu|rf|qb[7]~332_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][7]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][7]~regout ))))

	.dataa(\cpu|rf|register[18][7]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[26][7]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~332_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~332 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[7]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N10
cycloneii_lcell_comb \cpu|rf|qb[7]~333 (
// Equation(s):
// \cpu|rf|qb[7]~333_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[7]~332_combout  & (\cpu|rf|register[30][7]~regout )) # (!\cpu|rf|qb[7]~332_combout  & ((\cpu|rf|register[22][7]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[7]~332_combout ))))

	.dataa(\cpu|rf|register[30][7]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[22][7]~regout ),
	.datad(\cpu|rf|qb[7]~332_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~333_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~333 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[7]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N5
cycloneii_lcell_ff \cpu|rf|register[24][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][7]~regout ));

// Location: LCCOMB_X68_Y25_N4
cycloneii_lcell_comb \cpu|rf|qb[7]~334 (
// Equation(s):
// \cpu|rf|qb[7]~334_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[24][7]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[16][7]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[16][7]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[24][7]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~334_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~334 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[7]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N3
cycloneii_lcell_ff \cpu|rf|register[20][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][7]~regout ));

// Location: LCCOMB_X68_Y25_N2
cycloneii_lcell_comb \cpu|rf|qb[7]~335 (
// Equation(s):
// \cpu|rf|qb[7]~335_combout  = (\cpu|rf|qb[7]~334_combout  & ((\cpu|rf|register[28][7]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[7]~334_combout  & (((\cpu|rf|register[20][7]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[28][7]~regout ),
	.datab(\cpu|rf|qb[7]~334_combout ),
	.datac(\cpu|rf|register[20][7]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~335_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~335 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[7]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N24
cycloneii_lcell_comb \cpu|rf|qb[7]~336 (
// Equation(s):
// \cpu|rf|qb[7]~336_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[7]~333_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[7]~335_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[7]~333_combout ),
	.datad(\cpu|rf|qb[7]~335_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~336_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~336 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[7]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N15
cycloneii_lcell_ff \cpu|rf|register[31][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][7]~regout ));

// Location: LCFF_X67_Y31_N9
cycloneii_lcell_ff \cpu|rf|register[27][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][7]~regout ));

// Location: LCFF_X68_Y27_N25
cycloneii_lcell_ff \cpu|rf|register[19][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][7]~regout ));

// Location: LCCOMB_X67_Y31_N2
cycloneii_lcell_comb \cpu|rf|qb[7]~337 (
// Equation(s):
// \cpu|rf|qb[7]~337_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][7]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][7]~regout )))))

	.dataa(\cpu|rf|register[23][7]~regout ),
	.datab(\cpu|rf|register[19][7]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~337_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~337 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[7]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N8
cycloneii_lcell_comb \cpu|rf|qb[7]~338 (
// Equation(s):
// \cpu|rf|qb[7]~338_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[7]~337_combout  & (\cpu|rf|register[31][7]~regout )) # (!\cpu|rf|qb[7]~337_combout  & ((\cpu|rf|register[27][7]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[7]~337_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[31][7]~regout ),
	.datac(\cpu|rf|register[27][7]~regout ),
	.datad(\cpu|rf|qb[7]~337_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~338_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~338 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[7]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N10
cycloneii_lcell_comb \cpu|rf|qb[7]~339 (
// Equation(s):
// \cpu|rf|qb[7]~339_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[7]~336_combout  & ((\cpu|rf|qb[7]~338_combout ))) # (!\cpu|rf|qb[7]~336_combout  & (\cpu|rf|qb[7]~331_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[7]~336_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[7]~331_combout ),
	.datac(\cpu|rf|qb[7]~336_combout ),
	.datad(\cpu|rf|qb[7]~338_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~339_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~339 .lut_mask = 16'hF858;
defparam \cpu|rf|qb[7]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N20
cycloneii_lcell_comb \cpu|rf|qb[7]~344 (
// Equation(s):
// \cpu|rf|qb[7]~344_combout  = (\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[2]~77_combout )))) # (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[7]~339_combout ))) # (!\cpu|rf|qb[2]~77_combout  & (\cpu|rf|qb[7]~343_combout ))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[7]~343_combout ),
	.datac(\cpu|rf|qb[2]~77_combout ),
	.datad(\cpu|rf|qb[7]~339_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~344_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~344 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[7]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N26
cycloneii_lcell_comb \cpu|rf|Decoder0~56 (
// Equation(s):
// \cpu|rf|Decoder0~56_combout  = (\cpu|wn [3] & (!\cpu|wn [1] & (!\cpu|wn [4] & \cpu|rf|Decoder0~22_combout )))

	.dataa(\cpu|wn [3]),
	.datab(\cpu|wn [1]),
	.datac(\cpu|wn [4]),
	.datad(\cpu|rf|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~56 .lut_mask = 16'h0200;
defparam \cpu|rf|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y33_N31
cycloneii_lcell_ff \cpu|rf|register[13][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][7]~regout ));

// Location: LCCOMB_X62_Y33_N28
cycloneii_lcell_comb \cpu|rf|register[14][7]~feeder (
// Equation(s):
// \cpu|rf|register[14][7]~feeder_combout  = \cpu|link|y[7]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[7]~10_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y33_N29
cycloneii_lcell_ff \cpu|rf|register[14][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[14][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][7]~regout ));

// Location: LCCOMB_X62_Y33_N22
cycloneii_lcell_comb \cpu|rf|qb[7]~345 (
// Equation(s):
// \cpu|rf|qb[7]~345_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|register[14][7]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[12][7]~regout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[12][7]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|register[14][7]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~345_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~345 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qb[7]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneii_lcell_comb \cpu|rf|qb[7]~346 (
// Equation(s):
// \cpu|rf|qb[7]~346_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[7]~345_combout  & (\cpu|rf|register[15][7]~regout )) # (!\cpu|rf|qb[7]~345_combout  & ((\cpu|rf|register[13][7]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[7]~345_combout ))))

	.dataa(\cpu|rf|register[15][7]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[13][7]~regout ),
	.datad(\cpu|rf|qb[7]~345_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~346_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~346 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[7]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N18
cycloneii_lcell_comb \cpu|rf|qb[7]~347 (
// Equation(s):
// \cpu|rf|qb[7]~347_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[7]~344_combout  & ((\cpu|rf|qb[7]~346_combout ))) # (!\cpu|rf|qb[7]~344_combout  & (\cpu|rf|qb[7]~329_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[7]~344_combout ))))

	.dataa(\cpu|rf|qb[7]~329_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[7]~344_combout ),
	.datad(\cpu|rf|qb[7]~346_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~347_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~347 .lut_mask = 16'hF838;
defparam \cpu|rf|qb[7]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N8
cycloneii_lcell_comb \cpu|alu_b|y[7]~40 (
// Equation(s):
// \cpu|alu_b|y[7]~40_combout  = (\cpu|cu|aluimm~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [7])) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[7]~347_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[7]~347_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[7]~40 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N2
cycloneii_lcell_comb \cpu|cu|aluc[1]~2 (
// Equation(s):
// \cpu|cu|aluc[1]~2_combout  = (\cpu|cu|aluc[1]~1_combout ) # ((\cpu|cu|comb~3_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [27]))

	.dataa(\cpu|cu|comb~3_combout ),
	.datab(vcc),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datad(\cpu|cu|aluc[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|cu|aluc[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|aluc[1]~2 .lut_mask = 16'hFFA0;
defparam \cpu|cu|aluc[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N10
cycloneii_lcell_comb \cpu|al_unit|Mux29~16 (
// Equation(s):
// \cpu|al_unit|Mux29~16_combout  = (!\cpu|cu|aluc[3]~4_combout  & (!\cpu|cu|aluc[1]~2_combout  & \cpu|cu|aluc[0]~11_combout ))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(vcc),
	.datac(\cpu|cu|aluc[1]~2_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~16 .lut_mask = 16'h0500;
defparam \cpu|al_unit|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y28_N5
cycloneii_lcell_ff \cpu|rf|register[8][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][8]~regout ));

// Location: LCFF_X66_Y27_N9
cycloneii_lcell_ff \cpu|rf|register[10][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][8]~regout ));

// Location: LCCOMB_X66_Y27_N8
cycloneii_lcell_comb \cpu|rf|qa[8]~64 (
// Equation(s):
// \cpu|rf|qa[8]~64_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[10][8]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[8][8]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[8][8]~regout ),
	.datac(\cpu|rf|register[10][8]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~64 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[8]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y27_N15
cycloneii_lcell_ff \cpu|rf|register[11][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][8]~regout ));

// Location: LCCOMB_X66_Y27_N14
cycloneii_lcell_comb \cpu|rf|qa[8]~65 (
// Equation(s):
// \cpu|rf|qa[8]~65_combout  = (\cpu|rf|qa[8]~64_combout  & (((\cpu|rf|register[11][8]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[8]~64_combout  & (\cpu|rf|register[9][8]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[9][8]~regout ),
	.datab(\cpu|rf|qa[8]~64_combout ),
	.datac(\cpu|rf|register[11][8]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~65 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[8]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N14
cycloneii_lcell_comb \cpu|rf|register[30][8]~feeder (
// Equation(s):
// \cpu|rf|register[30][8]~feeder_combout  = \cpu|link|y[8]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[8]~12_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[30][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[30][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[30][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y28_N15
cycloneii_lcell_ff \cpu|rf|register[30][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[30][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][8]~regout ));

// Location: LCFF_X68_Y26_N3
cycloneii_lcell_ff \cpu|rf|register[22][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][8]~regout ));

// Location: LCCOMB_X68_Y26_N2
cycloneii_lcell_comb \cpu|rf|qa[8]~67 (
// Equation(s):
// \cpu|rf|qa[8]~67_combout  = (\cpu|rf|qa[8]~66_combout  & ((\cpu|rf|register[30][8]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[8]~66_combout  & (((\cpu|rf|register[22][8]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|qa[8]~66_combout ),
	.datab(\cpu|rf|register[30][8]~regout ),
	.datac(\cpu|rf|register[22][8]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~67 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qa[8]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y31_N3
cycloneii_lcell_ff \cpu|rf|register[31][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][8]~regout ));

// Location: LCFF_X68_Y31_N5
cycloneii_lcell_ff \cpu|rf|register[27][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][8]~regout ));

// Location: LCFF_X68_Y27_N17
cycloneii_lcell_ff \cpu|rf|register[19][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][8]~regout ));

// Location: LCCOMB_X68_Y32_N8
cycloneii_lcell_comb \cpu|rf|register[23][8]~feeder (
// Equation(s):
// \cpu|rf|register[23][8]~feeder_combout  = \cpu|link|y[8]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[8]~12_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y32_N9
cycloneii_lcell_ff \cpu|rf|register[23][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][8]~regout ));

// Location: LCCOMB_X68_Y27_N16
cycloneii_lcell_comb \cpu|rf|qa[8]~73 (
// Equation(s):
// \cpu|rf|qa[8]~73_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\imem|irom|altsyncram_component|auto_generated|q_a [24]) # ((\cpu|rf|register[23][8]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[19][8]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[19][8]~regout ),
	.datad(\cpu|rf|register[23][8]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~73 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[8]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N4
cycloneii_lcell_comb \cpu|rf|qa[8]~74 (
// Equation(s):
// \cpu|rf|qa[8]~74_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[8]~73_combout  & (\cpu|rf|register[31][8]~regout )) # (!\cpu|rf|qa[8]~73_combout  & ((\cpu|rf|register[27][8]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[8]~73_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[31][8]~regout ),
	.datac(\cpu|rf|register[27][8]~regout ),
	.datad(\cpu|rf|qa[8]~73_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~74 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[8]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N16
cycloneii_lcell_comb \cpu|rf|register[29][8]~feeder (
// Equation(s):
// \cpu|rf|register[29][8]~feeder_combout  = \cpu|link|y[8]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[8]~12_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[29][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[29][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y25_N17
cycloneii_lcell_ff \cpu|rf|register[29][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[29][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][8]~regout ));

// Location: LCFF_X65_Y27_N5
cycloneii_lcell_ff \cpu|rf|register[25][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][8]~regout ));

// Location: LCCOMB_X70_Y25_N22
cycloneii_lcell_comb \cpu|rf|register[21][8]~feeder (
// Equation(s):
// \cpu|rf|register[21][8]~feeder_combout  = \cpu|link|y[8]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[8]~12_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y25_N23
cycloneii_lcell_ff \cpu|rf|register[21][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[21][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][8]~regout ));

// Location: LCCOMB_X65_Y27_N0
cycloneii_lcell_comb \cpu|rf|qa[8]~68 (
// Equation(s):
// \cpu|rf|qa[8]~68_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][8]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][8]~regout ))))

	.dataa(\cpu|rf|register[17][8]~regout ),
	.datab(\cpu|rf|register[21][8]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~68 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[8]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N4
cycloneii_lcell_comb \cpu|rf|qa[8]~69 (
// Equation(s):
// \cpu|rf|qa[8]~69_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[8]~68_combout  & (\cpu|rf|register[29][8]~regout )) # (!\cpu|rf|qa[8]~68_combout  & ((\cpu|rf|register[25][8]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[8]~68_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[29][8]~regout ),
	.datac(\cpu|rf|register[25][8]~regout ),
	.datad(\cpu|rf|qa[8]~68_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~69 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[8]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N14
cycloneii_lcell_comb \cpu|rf|register[20][8]~feeder (
// Equation(s):
// \cpu|rf|register[20][8]~feeder_combout  = \cpu|link|y[8]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[8]~12_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y23_N15
cycloneii_lcell_ff \cpu|rf|register[20][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[20][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][8]~regout ));

// Location: LCFF_X67_Y25_N19
cycloneii_lcell_ff \cpu|rf|register[16][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][8]~regout ));

// Location: LCFF_X68_Y25_N7
cycloneii_lcell_ff \cpu|rf|register[24][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][8]~regout ));

// Location: LCCOMB_X67_Y25_N18
cycloneii_lcell_comb \cpu|rf|qa[8]~70 (
// Equation(s):
// \cpu|rf|qa[8]~70_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[24][8]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][8]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[16][8]~regout ),
	.datad(\cpu|rf|register[24][8]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~70 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[8]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N4
cycloneii_lcell_comb \cpu|rf|qa[8]~71 (
// Equation(s):
// \cpu|rf|qa[8]~71_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[8]~70_combout  & (\cpu|rf|register[28][8]~regout )) # (!\cpu|rf|qa[8]~70_combout  & ((\cpu|rf|register[20][8]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[8]~70_combout ))))

	.dataa(\cpu|rf|register[28][8]~regout ),
	.datab(\cpu|rf|register[20][8]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[8]~70_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~71 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[8]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N26
cycloneii_lcell_comb \cpu|rf|qa[8]~72 (
// Equation(s):
// \cpu|rf|qa[8]~72_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|qa[8]~69_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[8]~71_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[8]~69_combout ),
	.datad(\cpu|rf|qa[8]~71_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~72 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[8]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N20
cycloneii_lcell_comb \cpu|rf|qa[8]~75 (
// Equation(s):
// \cpu|rf|qa[8]~75_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[8]~72_combout  & ((\cpu|rf|qa[8]~74_combout ))) # (!\cpu|rf|qa[8]~72_combout  & (\cpu|rf|qa[8]~67_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[8]~72_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[8]~67_combout ),
	.datac(\cpu|rf|qa[8]~74_combout ),
	.datad(\cpu|rf|qa[8]~72_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~75 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[8]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N27
cycloneii_lcell_ff \cpu|rf|register[3][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][8]~regout ));

// Location: LCCOMB_X58_Y31_N8
cycloneii_lcell_comb \cpu|rf|register[7][8]~feeder (
// Equation(s):
// \cpu|rf|register[7][8]~feeder_combout  = \cpu|link|y[8]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[8]~12_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y31_N9
cycloneii_lcell_ff \cpu|rf|register[7][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[7][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][8]~regout ));

// Location: LCFF_X63_Y31_N29
cycloneii_lcell_ff \cpu|rf|register[5][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][8]~regout ));

// Location: LCFF_X63_Y31_N27
cycloneii_lcell_ff \cpu|rf|register[4][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][8]~regout ));

// Location: LCCOMB_X63_Y31_N26
cycloneii_lcell_comb \cpu|rf|qa[8]~76 (
// Equation(s):
// \cpu|rf|qa[8]~76_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[5][8]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][8]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[5][8]~regout ),
	.datac(\cpu|rf|register[4][8]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~76 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[8]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N30
cycloneii_lcell_comb \cpu|rf|qa[8]~77 (
// Equation(s):
// \cpu|rf|qa[8]~77_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[8]~76_combout  & ((\cpu|rf|register[7][8]~regout ))) # (!\cpu|rf|qa[8]~76_combout  & (\cpu|rf|register[6][8]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[8]~76_combout ))))

	.dataa(\cpu|rf|register[6][8]~regout ),
	.datab(\cpu|rf|register[7][8]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[8]~76_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~77 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[8]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N3
cycloneii_lcell_ff \cpu|rf|register[1][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][8]~regout ));

// Location: LCCOMB_X61_Y27_N2
cycloneii_lcell_comb \cpu|rf|qa[8]~78 (
// Equation(s):
// \cpu|rf|qa[8]~78_combout  = (\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[4]~14_combout )))) # (!\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[2][8]~regout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|register[1][8]~regout )))))

	.dataa(\cpu|rf|register[2][8]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][8]~regout ),
	.datad(\cpu|rf|qa[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~78 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[8]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N24
cycloneii_lcell_comb \cpu|rf|qa[8]~79 (
// Equation(s):
// \cpu|rf|qa[8]~79_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[8]~78_combout  & (\cpu|rf|register[3][8]~regout )) # (!\cpu|rf|qa[8]~78_combout  & ((\cpu|rf|qa[8]~77_combout ))))) # (!\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[8]~78_combout ))))

	.dataa(\cpu|rf|qa[4]~17_combout ),
	.datab(\cpu|rf|register[3][8]~regout ),
	.datac(\cpu|rf|qa[8]~77_combout ),
	.datad(\cpu|rf|qa[8]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~79 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[8]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N2
cycloneii_lcell_comb \cpu|rf|qa[8]~80 (
// Equation(s):
// \cpu|rf|qa[8]~80_combout  = (\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[4]~10_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[8]~75_combout )) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[8]~79_combout )))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[8]~75_combout ),
	.datad(\cpu|rf|qa[8]~79_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~80 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[8]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N16
cycloneii_lcell_comb \cpu|rf|qa[8]~83 (
// Equation(s):
// \cpu|rf|qa[8]~83_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[8]~80_combout  & (\cpu|rf|qa[8]~82_combout )) # (!\cpu|rf|qa[8]~80_combout  & ((\cpu|rf|qa[8]~65_combout ))))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[8]~80_combout ))))

	.dataa(\cpu|rf|qa[8]~82_combout ),
	.datab(\cpu|rf|qa[8]~65_combout ),
	.datac(\cpu|rf|qa[4]~13_combout ),
	.datad(\cpu|rf|qa[8]~80_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[8]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[8]~83 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[8]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N4
cycloneii_lcell_comb \cpu|alu_a|y[8]~13 (
// Equation(s):
// \cpu|alu_a|y[8]~13_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[8]~83_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qa[8]~83_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[8]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[8]~13 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[8]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N8
cycloneii_lcell_comb \cpu|al_unit|Mux29~17 (
// Equation(s):
// \cpu|al_unit|Mux29~17_combout  = (\cpu|cu|aluc[3]~4_combout ) # ((!\cpu|cu|aluc[2]~9_combout  & (!\cpu|cu|aluc[1]~2_combout  & \cpu|cu|aluc[0]~11_combout )))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|cu|aluc[2]~9_combout ),
	.datac(\cpu|cu|aluc[1]~2_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~17 .lut_mask = 16'hABAA;
defparam \cpu|al_unit|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~33 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~33_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|rf|qb[31]~87_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight1~32_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~32_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|rf|qb[31]~87_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~33 .lut_mask = 16'hC088;
defparam \cpu|al_unit|ShiftRight1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~35 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~35_combout  = (\cpu|al_unit|ShiftRight1~33_combout ) # ((\cpu|al_unit|ShiftRight0~56_combout  & !\cpu|alu_a|y[2]~10_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~56_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight1~33_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~35 .lut_mask = 16'hF2F2;
defparam \cpu|al_unit|ShiftRight1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N26
cycloneii_lcell_comb \cpu|alu_a|y[12]~5 (
// Equation(s):
// \cpu|alu_a|y[12]~5_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[12]~163_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qa[12]~163_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[12]~5 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N8
cycloneii_lcell_comb \cpu|nextpc|Mux17~1 (
// Equation(s):
// \cpu|nextpc|Mux17~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((\cpu|rf|qa[14]~203_combout  & !\cpu|rf|Equal0~1_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[14]~24_combout ))

	.dataa(\cpu|pcplus4|p4[14]~24_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|rf|qa[14]~203_combout ),
	.datad(\cpu|rf|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux17~1 .lut_mask = 16'h22E2;
defparam \cpu|nextpc|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N20
cycloneii_lcell_comb \cpu|br_adr|p4[11]~18 (
// Equation(s):
// \cpu|br_adr|p4[11]~18_combout  = (\cpu|pcplus4|p4[11]~18_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [9] & (\cpu|br_adr|p4[10]~17  & VCC)) # (!\imem|irom|altsyncram_component|auto_generated|q_a [9] & (!\cpu|br_adr|p4[10]~17 )))) # 
// (!\cpu|pcplus4|p4[11]~18_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [9] & (!\cpu|br_adr|p4[10]~17 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [9] & ((\cpu|br_adr|p4[10]~17 ) # (GND)))))
// \cpu|br_adr|p4[11]~19  = CARRY((\cpu|pcplus4|p4[11]~18_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [9] & !\cpu|br_adr|p4[10]~17 )) # (!\cpu|pcplus4|p4[11]~18_combout  & ((!\cpu|br_adr|p4[10]~17 ) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\cpu|pcplus4|p4[11]~18_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[10]~17 ),
	.combout(\cpu|br_adr|p4[11]~18_combout ),
	.cout(\cpu|br_adr|p4[11]~19 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[11]~18 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N24
cycloneii_lcell_comb \cpu|br_adr|p4[13]~22 (
// Equation(s):
// \cpu|br_adr|p4[13]~22_combout  = (\cpu|pcplus4|p4[13]~22_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [11] & (\cpu|br_adr|p4[12]~21  & VCC)) # (!\imem|irom|altsyncram_component|auto_generated|q_a [11] & (!\cpu|br_adr|p4[12]~21 )))) # 
// (!\cpu|pcplus4|p4[13]~22_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [11] & (!\cpu|br_adr|p4[12]~21 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [11] & ((\cpu|br_adr|p4[12]~21 ) # (GND)))))
// \cpu|br_adr|p4[13]~23  = CARRY((\cpu|pcplus4|p4[13]~22_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [11] & !\cpu|br_adr|p4[12]~21 )) # (!\cpu|pcplus4|p4[13]~22_combout  & ((!\cpu|br_adr|p4[12]~21 ) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [11]))))

	.dataa(\cpu|pcplus4|p4[13]~22_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[12]~21 ),
	.combout(\cpu|br_adr|p4[13]~22_combout ),
	.cout(\cpu|br_adr|p4[13]~23 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[13]~22 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N26
cycloneii_lcell_comb \cpu|br_adr|p4[14]~24 (
// Equation(s):
// \cpu|br_adr|p4[14]~24_combout  = ((\cpu|pcplus4|p4[14]~24_combout  $ (\imem|irom|altsyncram_component|auto_generated|q_a [12] $ (!\cpu|br_adr|p4[13]~23 )))) # (GND)
// \cpu|br_adr|p4[14]~25  = CARRY((\cpu|pcplus4|p4[14]~24_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [12]) # (!\cpu|br_adr|p4[13]~23 ))) # (!\cpu|pcplus4|p4[14]~24_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [12] & 
// !\cpu|br_adr|p4[13]~23 )))

	.dataa(\cpu|pcplus4|p4[14]~24_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[13]~23 ),
	.combout(\cpu|br_adr|p4[14]~24_combout ),
	.cout(\cpu|br_adr|p4[14]~25 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[14]~24 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N10
cycloneii_lcell_comb \cpu|nextpc|Mux17~0 (
// Equation(s):
// \cpu|nextpc|Mux17~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [12])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[14]~24_combout )))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.datac(\cpu|br_adr|p4[14]~24_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux17~0 .lut_mask = 16'hCCF0;
defparam \cpu|nextpc|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N2
cycloneii_lcell_comb \cpu|nextpc|Mux17~2 (
// Equation(s):
// \cpu|nextpc|Mux17~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux17~0_combout ))) # (!\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux17~1_combout ))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux17~1_combout ),
	.datac(\cpu|cu|pcsource[0]~5_combout ),
	.datad(\cpu|nextpc|Mux17~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux17~2 .lut_mask = 16'h03F3;
defparam \cpu|nextpc|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y23_N3
cycloneii_lcell_ff \cpu|ip|q[14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux17~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [14]));

// Location: LCCOMB_X67_Y23_N8
cycloneii_lcell_comb \cpu|nextpc|Mux18~0 (
// Equation(s):
// \cpu|nextpc|Mux18~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [11])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[13]~22_combout )))

	.dataa(vcc),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.datad(\cpu|br_adr|p4[13]~22_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux18~0 .lut_mask = 16'hF3C0;
defparam \cpu|nextpc|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N24
cycloneii_lcell_comb \cpu|pcplus4|p4[13]~22 (
// Equation(s):
// \cpu|pcplus4|p4[13]~22_combout  = (\cpu|ip|q [13] & ((\cpu|pcplus4|p4[12]~21 ) # (GND))) # (!\cpu|ip|q [13] & (!\cpu|pcplus4|p4[12]~21 ))
// \cpu|pcplus4|p4[13]~23  = CARRY((\cpu|ip|q [13]) # (!\cpu|pcplus4|p4[12]~21 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[12]~21 ),
	.combout(\cpu|pcplus4|p4[13]~22_combout ),
	.cout(\cpu|pcplus4|p4[13]~23 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[13]~22 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N22
cycloneii_lcell_comb \cpu|pcplus4|p4[28]~52 (
// Equation(s):
// \cpu|pcplus4|p4[28]~52_combout  = (\cpu|ip|q [28] & (!\cpu|pcplus4|p4[27]~51  & VCC)) # (!\cpu|ip|q [28] & (\cpu|pcplus4|p4[27]~51  $ (GND)))
// \cpu|pcplus4|p4[28]~53  = CARRY((!\cpu|ip|q [28] & !\cpu|pcplus4|p4[27]~51 ))

	.dataa(\cpu|ip|q [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[27]~51 ),
	.combout(\cpu|pcplus4|p4[28]~52_combout ),
	.cout(\cpu|pcplus4|p4[28]~53 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[28]~52 .lut_mask = 16'h5A05;
defparam \cpu|pcplus4|p4[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N18
cycloneii_lcell_comb \cpu|al_unit|Mux2~18 (
// Equation(s):
// \cpu|al_unit|Mux2~18_combout  = (!\cpu|cu|aluc[0]~11_combout  & ((\cpu|cu|aluc[1]~1_combout ) # ((\cpu|cu|comb~3_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\cpu|cu|comb~3_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(\cpu|cu|aluc[1]~1_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~18 .lut_mask = 16'h00F8;
defparam \cpu|al_unit|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N14
cycloneii_lcell_comb \cpu|al_unit|Mux2~4 (
// Equation(s):
// \cpu|al_unit|Mux2~4_combout  = (\cpu|cu|aluc[3]~4_combout  & (\cpu|alu_a|y[4]~8_combout )) # (!\cpu|cu|aluc[3]~4_combout  & (((!\cpu|cu|aluc[2]~9_combout  & \cpu|al_unit|Mux2~18_combout ))))

	.dataa(\cpu|alu_a|y[4]~8_combout ),
	.datab(\cpu|cu|aluc[3]~4_combout ),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|al_unit|Mux2~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~4 .lut_mask = 16'h8B88;
defparam \cpu|al_unit|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N4
cycloneii_lcell_comb \cpu|alu_b|y[28]~55 (
// Equation(s):
// \cpu|alu_b|y[28]~55_combout  = (\cpu|cu|aluimm~5_combout  & (((\cpu|immediate[16]~0_combout )))) # (!\cpu|cu|aluimm~5_combout  & (\cpu|rf|qb[28]~467_combout  & (!\cpu|rf|Equal1~1_combout )))

	.dataa(\cpu|rf|qb[28]~467_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|immediate[16]~0_combout ),
	.datad(\cpu|cu|aluimm~5_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[28]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[28]~55 .lut_mask = 16'hF022;
defparam \cpu|alu_b|y[28]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N22
cycloneii_lcell_comb \cpu|al_unit|Mux2~7 (
// Equation(s):
// \cpu|al_unit|Mux2~7_combout  = ((\cpu|cu|aluc[1]~2_combout  & ((!\cpu|al_unit|ShiftLeft0~18_combout ) # (!\cpu|cu|aluc[2]~9_combout )))) # (!\cpu|cu|aluc[0]~11_combout )

	.dataa(\cpu|cu|aluc[0]~11_combout ),
	.datab(\cpu|cu|aluc[2]~9_combout ),
	.datac(\cpu|cu|aluc[1]~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~7 .lut_mask = 16'h75F5;
defparam \cpu|al_unit|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N8
cycloneii_lcell_comb \cpu|al_unit|Mux6~4 (
// Equation(s):
// \cpu|al_unit|Mux6~4_combout  = (\cpu|cu|aluc[1]~2_combout ) # ((!\cpu|cu|aluc[2]~9_combout  & \cpu|cu|aluc[0]~11_combout ))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(vcc),
	.datad(\cpu|cu|aluc[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~4 .lut_mask = 16'hFF44;
defparam \cpu|al_unit|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N4
cycloneii_lcell_comb \cpu|al_unit|Mux2~19 (
// Equation(s):
// \cpu|al_unit|Mux2~19_combout  = (\cpu|cu|aluc[2]~5_combout  & (\cpu|cu|aluc[0]~3_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|cu|aluc[0]~11_combout )))

	.dataa(\cpu|cu|aluc[2]~5_combout ),
	.datab(\cpu|cu|aluc[0]~3_combout ),
	.datac(\cpu|cu|aluc[2]~8_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~19 .lut_mask = 16'h8000;
defparam \cpu|al_unit|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~51 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~51_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[6]~41_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[8]~32_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_b|y[6]~41_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|alu_b|y[8]~32_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~51 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneii_lcell_comb \cpu|rf|register[15][5]~feeder (
// Equation(s):
// \cpu|rf|register[15][5]~feeder_combout  = \cpu|link|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[5]~6_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y33_N1
cycloneii_lcell_ff \cpu|rf|register[15][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[15][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][5]~regout ));

// Location: LCCOMB_X61_Y35_N12
cycloneii_lcell_comb \cpu|rf|register[12][5]~feeder (
// Equation(s):
// \cpu|rf|register[12][5]~feeder_combout  = \cpu|link|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[5]~6_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y35_N13
cycloneii_lcell_ff \cpu|rf|register[12][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[12][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][5]~regout ));

// Location: LCCOMB_X58_Y33_N22
cycloneii_lcell_comb \cpu|rf|qb[5]~385 (
// Equation(s):
// \cpu|rf|qb[5]~385_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[14][5]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[12][5]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[14][5]~regout ),
	.datab(\cpu|rf|register[12][5]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~385_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~385 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[5]~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneii_lcell_comb \cpu|rf|qb[5]~386 (
// Equation(s):
// \cpu|rf|qb[5]~386_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[5]~385_combout  & ((\cpu|rf|register[15][5]~regout ))) # (!\cpu|rf|qb[5]~385_combout  & (\cpu|rf|register[13][5]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[5]~385_combout ))))

	.dataa(\cpu|rf|register[13][5]~regout ),
	.datab(\cpu|rf|register[15][5]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[5]~385_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~386_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~386 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[5]~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N5
cycloneii_lcell_ff \cpu|rf|register[10][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][5]~regout ));

// Location: LCCOMB_X59_Y31_N8
cycloneii_lcell_comb \cpu|rf|register[9][5]~feeder (
// Equation(s):
// \cpu|rf|register[9][5]~feeder_combout  = \cpu|link|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[5]~6_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[9][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[9][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N9
cycloneii_lcell_ff \cpu|rf|register[9][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[9][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][5]~regout ));

// Location: LCCOMB_X59_Y31_N2
cycloneii_lcell_comb \cpu|rf|qb[5]~368 (
// Equation(s):
// \cpu|rf|qb[5]~368_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[9][5]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[8][5]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[8][5]~regout ),
	.datab(\cpu|rf|register[9][5]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~368_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~368 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[5]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N4
cycloneii_lcell_comb \cpu|rf|qb[5]~369 (
// Equation(s):
// \cpu|rf|qb[5]~369_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[5]~368_combout  & (\cpu|rf|register[11][5]~regout )) # (!\cpu|rf|qb[5]~368_combout  & ((\cpu|rf|register[10][5]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[5]~368_combout ))))

	.dataa(\cpu|rf|register[11][5]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[10][5]~regout ),
	.datad(\cpu|rf|qb[5]~368_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~369_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~369 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[5]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N14
cycloneii_lcell_comb \cpu|rf|register[3][5]~feeder (
// Equation(s):
// \cpu|rf|register[3][5]~feeder_combout  = \cpu|link|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[5]~6_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N15
cycloneii_lcell_ff \cpu|rf|register[3][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[3][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][5]~regout ));

// Location: LCFF_X61_Y27_N29
cycloneii_lcell_ff \cpu|rf|register[2][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][5]~regout ));

// Location: LCFF_X61_Y27_N31
cycloneii_lcell_ff \cpu|rf|register[1][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][5]~regout ));

// Location: LCFF_X60_Y31_N13
cycloneii_lcell_ff \cpu|rf|register[5][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][5]~regout ));

// Location: LCFF_X60_Y31_N7
cycloneii_lcell_ff \cpu|rf|register[4][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][5]~regout ));

// Location: LCCOMB_X57_Y32_N2
cycloneii_lcell_comb \cpu|rf|qb[5]~380 (
// Equation(s):
// \cpu|rf|qb[5]~380_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][5]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[4][5]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[6][5]~regout ),
	.datab(\cpu|rf|register[4][5]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~380_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~380 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[5]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N12
cycloneii_lcell_comb \cpu|rf|qb[5]~381 (
// Equation(s):
// \cpu|rf|qb[5]~381_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[5]~380_combout  & (\cpu|rf|register[7][5]~regout )) # (!\cpu|rf|qb[5]~380_combout  & ((\cpu|rf|register[5][5]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[5]~380_combout ))))

	.dataa(\cpu|rf|register[7][5]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[5][5]~regout ),
	.datad(\cpu|rf|qb[5]~380_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~381_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~381 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[5]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N12
cycloneii_lcell_comb \cpu|rf|qb[5]~382 (
// Equation(s):
// \cpu|rf|qb[5]~382_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[2]~78_combout ) # ((\cpu|rf|qb[5]~381_combout )))) # (!\cpu|rf|qb[2]~81_combout  & (!\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[1][5]~regout )))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|qb[2]~78_combout ),
	.datac(\cpu|rf|register[1][5]~regout ),
	.datad(\cpu|rf|qb[5]~381_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~382_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~382 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[5]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N18
cycloneii_lcell_comb \cpu|rf|qb[5]~383 (
// Equation(s):
// \cpu|rf|qb[5]~383_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[5]~382_combout  & (\cpu|rf|register[3][5]~regout )) # (!\cpu|rf|qb[5]~382_combout  & ((\cpu|rf|register[2][5]~regout ))))) # (!\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|qb[5]~382_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~78_combout ),
	.datab(\cpu|rf|register[3][5]~regout ),
	.datac(\cpu|rf|register[2][5]~regout ),
	.datad(\cpu|rf|qb[5]~382_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~383_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~383 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[5]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N7
cycloneii_lcell_ff \cpu|rf|register[31][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][5]~regout ));

// Location: LCFF_X65_Y32_N17
cycloneii_lcell_ff \cpu|rf|register[27][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][5]~regout ));

// Location: LCFF_X68_Y32_N17
cycloneii_lcell_ff \cpu|rf|register[23][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][5]~regout ));

// Location: LCCOMB_X68_Y32_N16
cycloneii_lcell_comb \cpu|rf|qb[5]~377 (
// Equation(s):
// \cpu|rf|qb[5]~377_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][5]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][5]~regout ))))

	.dataa(\cpu|rf|register[19][5]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[23][5]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~377_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~377 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[5]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N16
cycloneii_lcell_comb \cpu|rf|qb[5]~378 (
// Equation(s):
// \cpu|rf|qb[5]~378_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[5]~377_combout  & (\cpu|rf|register[31][5]~regout )) # (!\cpu|rf|qb[5]~377_combout  & ((\cpu|rf|register[27][5]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[5]~377_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[31][5]~regout ),
	.datac(\cpu|rf|register[27][5]~regout ),
	.datad(\cpu|rf|qb[5]~377_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~378_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~378 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[5]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y24_N1
cycloneii_lcell_ff \cpu|rf|register[20][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][5]~regout ));

// Location: LCFF_X67_Y25_N21
cycloneii_lcell_ff \cpu|rf|register[28][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][5]~regout ));

// Location: LCFF_X68_Y24_N31
cycloneii_lcell_ff \cpu|rf|register[16][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][5]~regout ));

// Location: LCFF_X68_Y25_N21
cycloneii_lcell_ff \cpu|rf|register[24][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][5]~regout ));

// Location: LCCOMB_X68_Y25_N20
cycloneii_lcell_comb \cpu|rf|qb[5]~374 (
// Equation(s):
// \cpu|rf|qb[5]~374_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][5]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][5]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][5]~regout ),
	.datac(\cpu|rf|register[24][5]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~374_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~374 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[5]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N20
cycloneii_lcell_comb \cpu|rf|qb[5]~375 (
// Equation(s):
// \cpu|rf|qb[5]~375_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[5]~374_combout  & ((\cpu|rf|register[28][5]~regout ))) # (!\cpu|rf|qb[5]~374_combout  & (\cpu|rf|register[20][5]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[5]~374_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][5]~regout ),
	.datac(\cpu|rf|register[28][5]~regout ),
	.datad(\cpu|rf|qb[5]~374_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~375_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~375 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[5]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y26_N5
cycloneii_lcell_ff \cpu|rf|register[30][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][5]~regout ));

// Location: LCFF_X70_Y29_N9
cycloneii_lcell_ff \cpu|rf|register[26][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][5]~regout ));

// Location: LCCOMB_X70_Y29_N8
cycloneii_lcell_comb \cpu|rf|qb[5]~372 (
// Equation(s):
// \cpu|rf|qb[5]~372_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][5]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][5]~regout ))))

	.dataa(\cpu|rf|register[18][5]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[26][5]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~372_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~372 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[5]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N24
cycloneii_lcell_comb \cpu|rf|qb[5]~373 (
// Equation(s):
// \cpu|rf|qb[5]~373_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[5]~372_combout  & ((\cpu|rf|register[30][5]~regout ))) # (!\cpu|rf|qb[5]~372_combout  & (\cpu|rf|register[22][5]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[5]~372_combout ))))

	.dataa(\cpu|rf|register[22][5]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[30][5]~regout ),
	.datad(\cpu|rf|qb[5]~372_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~373_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~373 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[5]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N22
cycloneii_lcell_comb \cpu|rf|qb[5]~376 (
// Equation(s):
// \cpu|rf|qb[5]~376_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[5]~373_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[5]~375_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[5]~375_combout ),
	.datad(\cpu|rf|qb[5]~373_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~376_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~376 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[5]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N6
cycloneii_lcell_comb \cpu|rf|qb[5]~379 (
// Equation(s):
// \cpu|rf|qb[5]~379_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[5]~376_combout  & ((\cpu|rf|qb[5]~378_combout ))) # (!\cpu|rf|qb[5]~376_combout  & (\cpu|rf|qb[5]~371_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[5]~376_combout ))))

	.dataa(\cpu|rf|qb[5]~371_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[5]~378_combout ),
	.datad(\cpu|rf|qb[5]~376_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~379_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~379 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[5]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N12
cycloneii_lcell_comb \cpu|rf|qb[5]~384 (
// Equation(s):
// \cpu|rf|qb[5]~384_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[5]~379_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[5]~383_combout )))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[5]~383_combout ),
	.datad(\cpu|rf|qb[5]~379_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~384_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~384 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[5]~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N22
cycloneii_lcell_comb \cpu|rf|qb[5]~387 (
// Equation(s):
// \cpu|rf|qb[5]~387_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[5]~384_combout  & (\cpu|rf|qb[5]~386_combout )) # (!\cpu|rf|qb[5]~384_combout  & ((\cpu|rf|qb[5]~369_combout ))))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[5]~384_combout ))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[5]~386_combout ),
	.datac(\cpu|rf|qb[5]~369_combout ),
	.datad(\cpu|rf|qb[5]~384_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~387_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~387 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[5]~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N28
cycloneii_lcell_comb \cpu|alu_b|y[5]~42 (
// Equation(s):
// \cpu|alu_b|y[5]~42_combout  = (\cpu|cu|aluimm~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [5])) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[5]~387_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[5]~387_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[5]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[5]~42 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[5]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~50 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~50_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[5]~42_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[7]~40_combout ))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|alu_b|y[7]~40_combout ),
	.datad(\cpu|alu_b|y[5]~42_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~50 .lut_mask = 16'hC840;
defparam \cpu|al_unit|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~52 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~52_combout  = (\cpu|al_unit|ShiftLeft0~50_combout ) # ((!\cpu|alu_a|y[0]~7_combout  & \cpu|al_unit|ShiftLeft0~51_combout ))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~51_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~52 .lut_mask = 16'hFF50;
defparam \cpu|al_unit|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~69 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~69_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[10]~31_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[12]~39_combout )))

	.dataa(\cpu|alu_b|y[10]~31_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(vcc),
	.datad(\cpu|alu_b|y[12]~39_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~69 .lut_mask = 16'hBB88;
defparam \cpu|al_unit|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X1_Y25_N28
cycloneii_lcell_comb \dmem|dmem_clk (
// Equation(s):
// \dmem|dmem_clk~combout  = LCELL((\mem_clk~combout  & !\clock~combout ))

	.dataa(vcc),
	.datab(vcc),
	.datac(\mem_clk~combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\dmem|dmem_clk~combout ),
	.cout());
// synopsys translate_off
defparam \dmem|dmem_clk .lut_mask = 16'h00F0;
defparam \dmem|dmem_clk .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \dmem|dmem_clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\dmem|dmem_clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\dmem|dmem_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \dmem|dmem_clk~clkctrl .clock_type = "global clock";
defparam \dmem|dmem_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~25 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~25_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[7]~40_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[6]~41_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_b|y[6]~41_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|alu_b|y[7]~40_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~25 .lut_mask = 16'hE040;
defparam \cpu|al_unit|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N25
cycloneii_lcell_ff \cpu|rf|register[15][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][4]~regout ));

// Location: LCFF_X62_Y33_N7
cycloneii_lcell_ff \cpu|rf|register[14][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][4]~regout ));

// Location: LCFF_X63_Y33_N9
cycloneii_lcell_ff \cpu|rf|register[13][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][4]~regout ));

// Location: LCCOMB_X63_Y33_N28
cycloneii_lcell_comb \cpu|rf|qb[4]~405 (
// Equation(s):
// \cpu|rf|qb[4]~405_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][4]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[12][4]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[12][4]~regout ),
	.datab(\cpu|rf|register[13][4]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~405_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~405 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[4]~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneii_lcell_comb \cpu|rf|qb[4]~406 (
// Equation(s):
// \cpu|rf|qb[4]~406_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[4]~405_combout  & (\cpu|rf|register[15][4]~regout )) # (!\cpu|rf|qb[4]~405_combout  & ((\cpu|rf|register[14][4]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[4]~405_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[15][4]~regout ),
	.datac(\cpu|rf|register[14][4]~regout ),
	.datad(\cpu|rf|qb[4]~405_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~406_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~406 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[4]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y26_N27
cycloneii_lcell_ff \cpu|rf|register[30][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][4]~regout ));

// Location: LCFF_X68_Y26_N19
cycloneii_lcell_ff \cpu|rf|register[18][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][4]~regout ));

// Location: LCCOMB_X67_Y26_N22
cycloneii_lcell_comb \cpu|rf|qb[4]~388 (
// Equation(s):
// \cpu|rf|qb[4]~388_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][4]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][4]~regout )))))

	.dataa(\cpu|rf|register[26][4]~regout ),
	.datab(\cpu|rf|register[18][4]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~388_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~388 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[4]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N26
cycloneii_lcell_comb \cpu|rf|qb[4]~389 (
// Equation(s):
// \cpu|rf|qb[4]~389_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[4]~388_combout  & ((\cpu|rf|register[30][4]~regout ))) # (!\cpu|rf|qb[4]~388_combout  & (\cpu|rf|register[22][4]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[4]~388_combout ))))

	.dataa(\cpu|rf|register[22][4]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[30][4]~regout ),
	.datad(\cpu|rf|qb[4]~388_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~389_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~389 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[4]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N1
cycloneii_lcell_ff \cpu|rf|register[20][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][4]~regout ));

// Location: LCFF_X63_Y27_N23
cycloneii_lcell_ff \cpu|rf|register[16][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][4]~regout ));

// Location: LCCOMB_X63_Y27_N22
cycloneii_lcell_comb \cpu|rf|qb[4]~392 (
// Equation(s):
// \cpu|rf|qb[4]~392_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][4]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][4]~regout )))))

	.dataa(\cpu|rf|register[24][4]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[16][4]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~392_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~392 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[4]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N0
cycloneii_lcell_comb \cpu|rf|qb[4]~393 (
// Equation(s):
// \cpu|rf|qb[4]~393_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[4]~392_combout  & (\cpu|rf|register[28][4]~regout )) # (!\cpu|rf|qb[4]~392_combout  & ((\cpu|rf|register[20][4]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[4]~392_combout ))))

	.dataa(\cpu|rf|register[28][4]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][4]~regout ),
	.datad(\cpu|rf|qb[4]~392_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~393_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~393 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[4]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N24
cycloneii_lcell_comb \cpu|rf|Decoder0~24 (
// Equation(s):
// \cpu|rf|Decoder0~24_combout  = (!\cpu|wn [1] & (\cpu|rf|Decoder0~20_combout  & (\cpu|wn [4] & !\cpu|wn [3])))

	.dataa(\cpu|wn [1]),
	.datab(\cpu|rf|Decoder0~20_combout ),
	.datac(\cpu|wn [4]),
	.datad(\cpu|wn [3]),
	.cin(gnd),
	.combout(\cpu|rf|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|Decoder0~24 .lut_mask = 16'h0040;
defparam \cpu|rf|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N9
cycloneii_lcell_ff \cpu|rf|register[17][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][4]~regout ));

// Location: LCCOMB_X66_Y29_N8
cycloneii_lcell_comb \cpu|rf|qb[4]~390 (
// Equation(s):
// \cpu|rf|qb[4]~390_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][4]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][4]~regout )))))

	.dataa(\cpu|rf|register[21][4]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[17][4]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~390_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~390 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[4]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N23
cycloneii_lcell_ff \cpu|rf|register[25][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][4]~regout ));

// Location: LCCOMB_X65_Y33_N10
cycloneii_lcell_comb \cpu|rf|register[29][4]~feeder (
// Equation(s):
// \cpu|rf|register[29][4]~feeder_combout  = \cpu|link|y[4]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[4]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[29][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[29][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y33_N11
cycloneii_lcell_ff \cpu|rf|register[29][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[29][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][4]~regout ));

// Location: LCCOMB_X66_Y29_N22
cycloneii_lcell_comb \cpu|rf|qb[4]~391 (
// Equation(s):
// \cpu|rf|qb[4]~391_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[4]~390_combout  & ((\cpu|rf|register[29][4]~regout ))) # (!\cpu|rf|qb[4]~390_combout  & (\cpu|rf|register[25][4]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|qb[4]~390_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|qb[4]~390_combout ),
	.datac(\cpu|rf|register[25][4]~regout ),
	.datad(\cpu|rf|register[29][4]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~391_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~391 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[4]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N28
cycloneii_lcell_comb \cpu|rf|qb[4]~394 (
// Equation(s):
// \cpu|rf|qb[4]~394_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[4]~391_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[4]~393_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[4]~393_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[4]~391_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~394_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~394 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qb[4]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N14
cycloneii_lcell_comb \cpu|rf|qb[4]~397 (
// Equation(s):
// \cpu|rf|qb[4]~397_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[4]~394_combout  & (\cpu|rf|qb[4]~396_combout )) # (!\cpu|rf|qb[4]~394_combout  & ((\cpu|rf|qb[4]~389_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[4]~394_combout ))))

	.dataa(\cpu|rf|qb[4]~396_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[4]~389_combout ),
	.datad(\cpu|rf|qb[4]~394_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~397_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~397 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[4]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y27_N23
cycloneii_lcell_ff \cpu|rf|register[10][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][4]~regout ));

// Location: LCCOMB_X67_Y31_N12
cycloneii_lcell_comb \cpu|rf|register[8][4]~feeder (
// Equation(s):
// \cpu|rf|register[8][4]~feeder_combout  = \cpu|link|y[4]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[4]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[8][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[8][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y31_N13
cycloneii_lcell_ff \cpu|rf|register[8][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[8][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][4]~regout ));

// Location: LCCOMB_X66_Y27_N22
cycloneii_lcell_comb \cpu|rf|qb[4]~398 (
// Equation(s):
// \cpu|rf|qb[4]~398_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|register[10][4]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][4]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[10][4]~regout ),
	.datad(\cpu|rf|register[8][4]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~398_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~398 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[4]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y24_N11
cycloneii_lcell_ff \cpu|rf|register[9][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][4]~regout ));

// Location: LCCOMB_X66_Y27_N24
cycloneii_lcell_comb \cpu|rf|qb[4]~399 (
// Equation(s):
// \cpu|rf|qb[4]~399_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[4]~398_combout  & (\cpu|rf|register[11][4]~regout )) # (!\cpu|rf|qb[4]~398_combout  & ((\cpu|rf|register[9][4]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[4]~398_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[4]~398_combout ),
	.datac(\cpu|rf|register[11][4]~regout ),
	.datad(\cpu|rf|register[9][4]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~399_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~399 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[4]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y33_N11
cycloneii_lcell_ff \cpu|rf|register[7][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][4]~regout ));

// Location: LCFF_X63_Y29_N1
cycloneii_lcell_ff \cpu|rf|register[6][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][4]~regout ));

// Location: LCFF_X63_Y29_N3
cycloneii_lcell_ff \cpu|rf|register[4][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][4]~regout ));

// Location: LCCOMB_X63_Y35_N0
cycloneii_lcell_comb \cpu|rf|register[5][4]~feeder (
// Equation(s):
// \cpu|rf|register[5][4]~feeder_combout  = \cpu|link|y[4]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[4]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[5][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[5][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y35_N1
cycloneii_lcell_ff \cpu|rf|register[5][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[5][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][4]~regout ));

// Location: LCCOMB_X63_Y29_N2
cycloneii_lcell_comb \cpu|rf|qb[4]~400 (
// Equation(s):
// \cpu|rf|qb[4]~400_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][4]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][4]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[4][4]~regout ),
	.datad(\cpu|rf|register[5][4]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~400_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~400 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[4]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N0
cycloneii_lcell_comb \cpu|rf|qb[4]~401 (
// Equation(s):
// \cpu|rf|qb[4]~401_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[4]~400_combout  & (\cpu|rf|register[7][4]~regout )) # (!\cpu|rf|qb[4]~400_combout  & ((\cpu|rf|register[6][4]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[4]~400_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[7][4]~regout ),
	.datac(\cpu|rf|register[6][4]~regout ),
	.datad(\cpu|rf|qb[4]~400_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~401_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~401 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[4]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N8
cycloneii_lcell_comb \cpu|rf|register[2][4]~feeder (
// Equation(s):
// \cpu|rf|register[2][4]~feeder_combout  = \cpu|link|y[4]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[4]~63_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y30_N9
cycloneii_lcell_ff \cpu|rf|register[2][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[2][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][4]~regout ));

// Location: LCCOMB_X60_Y30_N0
cycloneii_lcell_comb \cpu|rf|qb[4]~402 (
// Equation(s):
// \cpu|rf|qb[4]~402_combout  = (\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|register[2][4]~regout ) # (\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[1][4]~regout  & ((!\cpu|rf|qb[2]~81_combout ))))

	.dataa(\cpu|rf|register[1][4]~regout ),
	.datab(\cpu|rf|register[2][4]~regout ),
	.datac(\cpu|rf|qb[2]~78_combout ),
	.datad(\cpu|rf|qb[2]~81_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~402_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~402 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[4]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N2
cycloneii_lcell_comb \cpu|rf|qb[4]~403 (
// Equation(s):
// \cpu|rf|qb[4]~403_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[4]~402_combout  & (\cpu|rf|register[3][4]~regout )) # (!\cpu|rf|qb[4]~402_combout  & ((\cpu|rf|qb[4]~401_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[4]~402_combout ))))

	.dataa(\cpu|rf|register[3][4]~regout ),
	.datab(\cpu|rf|qb[2]~81_combout ),
	.datac(\cpu|rf|qb[4]~401_combout ),
	.datad(\cpu|rf|qb[4]~402_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~403_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~403 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[4]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N10
cycloneii_lcell_comb \cpu|rf|qb[4]~404 (
// Equation(s):
// \cpu|rf|qb[4]~404_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[2]~77_combout ) # ((\cpu|rf|qb[4]~399_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[4]~403_combout ))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[2]~77_combout ),
	.datac(\cpu|rf|qb[4]~399_combout ),
	.datad(\cpu|rf|qb[4]~403_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~404_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~404 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[4]~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N12
cycloneii_lcell_comb \cpu|rf|qb[4]~407 (
// Equation(s):
// \cpu|rf|qb[4]~407_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[4]~404_combout  & (\cpu|rf|qb[4]~406_combout )) # (!\cpu|rf|qb[4]~404_combout  & ((\cpu|rf|qb[4]~397_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[4]~404_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[4]~406_combout ),
	.datac(\cpu|rf|qb[4]~397_combout ),
	.datad(\cpu|rf|qb[4]~404_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~407_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~407 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[4]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N10
cycloneii_lcell_comb \cpu|alu_b|y[4]~43 (
// Equation(s):
// \cpu|alu_b|y[4]~43_combout  = (\cpu|cu|aluimm~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [4])) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[4]~407_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[4]~407_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[4]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[4]~43 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[4]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~22 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~22_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[5]~42_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[4]~43_combout ))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|alu_b|y[4]~43_combout ),
	.datad(\cpu|alu_b|y[5]~42_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~22 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~26 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~26_combout  = (\cpu|al_unit|ShiftRight0~25_combout ) # ((!\cpu|alu_a|y[1]~12_combout  & \cpu|al_unit|ShiftRight1~22_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftRight0~25_combout ),
	.datad(\cpu|al_unit|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~26 .lut_mask = 16'hF3F0;
defparam \cpu|al_unit|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N10
cycloneii_lcell_comb \cpu|nextpc|Mux16~1 (
// Equation(s):
// \cpu|nextpc|Mux16~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\cpu|rf|qa[15]~223_combout  & ((!\cpu|rf|Equal0~1_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (((\cpu|pcplus4|p4[15]~26_combout ))))

	.dataa(\cpu|rf|qa[15]~223_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|pcplus4|p4[15]~26_combout ),
	.datad(\cpu|rf|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux16~1 .lut_mask = 16'h30B8;
defparam \cpu|nextpc|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N16
cycloneii_lcell_comb \cpu|nextpc|Mux16~2 (
// Equation(s):
// \cpu|nextpc|Mux16~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux16~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux16~1_combout )))

	.dataa(\cpu|nextpc|Mux16~0_combout ),
	.datab(vcc),
	.datac(\cpu|nextpc|Mux16~1_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux16~2 .lut_mask = 16'h550F;
defparam \cpu|nextpc|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y24_N17
cycloneii_lcell_ff \cpu|ip|q[15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux16~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [15]));

// Location: LCCOMB_X70_Y23_N26
cycloneii_lcell_comb \cpu|pcplus4|p4[14]~24 (
// Equation(s):
// \cpu|pcplus4|p4[14]~24_combout  = (\cpu|ip|q [14] & (!\cpu|pcplus4|p4[13]~23  & VCC)) # (!\cpu|ip|q [14] & (\cpu|pcplus4|p4[13]~23  $ (GND)))
// \cpu|pcplus4|p4[14]~25  = CARRY((!\cpu|ip|q [14] & !\cpu|pcplus4|p4[13]~23 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[13]~23 ),
	.combout(\cpu|pcplus4|p4[14]~24_combout ),
	.cout(\cpu|pcplus4|p4[14]~25 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[14]~24 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X70_Y23_N28
cycloneii_lcell_comb \cpu|pcplus4|p4[15]~26 (
// Equation(s):
// \cpu|pcplus4|p4[15]~26_combout  = (\cpu|ip|q [15] & ((\cpu|pcplus4|p4[14]~25 ) # (GND))) # (!\cpu|ip|q [15] & (!\cpu|pcplus4|p4[14]~25 ))
// \cpu|pcplus4|p4[15]~27  = CARRY((\cpu|ip|q [15]) # (!\cpu|pcplus4|p4[14]~25 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[14]~25 ),
	.combout(\cpu|pcplus4|p4[15]~26_combout ),
	.cout(\cpu|pcplus4|p4[15]~27 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[15]~26 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N14
cycloneii_lcell_comb \cpu|link|y[15]~25 (
// Equation(s):
// \cpu|link|y[15]~25_combout  = (\cpu|pcplus4|p4[15]~26_combout  & \cpu|cu|jal~0_combout )

	.dataa(vcc),
	.datab(\cpu|pcplus4|p4[15]~26_combout ),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|link|y[15]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[15]~25 .lut_mask = 16'hC0C0;
defparam \cpu|link|y[15]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N11
cycloneii_lcell_ff \cpu|rf|register[22][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][14]~regout ));

// Location: LCCOMB_X69_Y28_N8
cycloneii_lcell_comb \cpu|rf|register[30][14]~feeder (
// Equation(s):
// \cpu|rf|register[30][14]~feeder_combout  = \cpu|link|y[14]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[14]~24_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[30][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[30][14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[30][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y28_N9
cycloneii_lcell_ff \cpu|rf|register[30][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[30][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][14]~regout ));

// Location: LCCOMB_X68_Y29_N22
cycloneii_lcell_comb \cpu|rf|qb[14]~289 (
// Equation(s):
// \cpu|rf|qb[14]~289_combout  = (\cpu|rf|qb[14]~288_combout  & (((\cpu|rf|register[30][14]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[14]~288_combout  & (\cpu|rf|register[22][14]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|qb[14]~288_combout ),
	.datab(\cpu|rf|register[22][14]~regout ),
	.datac(\cpu|rf|register[30][14]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~289_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~289 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[14]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y31_N9
cycloneii_lcell_ff \cpu|rf|register[31][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][14]~regout ));

// Location: LCFF_X67_Y33_N15
cycloneii_lcell_ff \cpu|rf|register[19][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][14]~regout ));

// Location: LCCOMB_X67_Y33_N14
cycloneii_lcell_comb \cpu|rf|qb[14]~295 (
// Equation(s):
// \cpu|rf|qb[14]~295_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][14]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][14]~regout )))))

	.dataa(\cpu|rf|register[23][14]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[19][14]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~295_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~295 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[14]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N8
cycloneii_lcell_comb \cpu|rf|qb[14]~296 (
// Equation(s):
// \cpu|rf|qb[14]~296_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[14]~295_combout  & ((\cpu|rf|register[31][14]~regout ))) # (!\cpu|rf|qb[14]~295_combout  & (\cpu|rf|register[27][14]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[14]~295_combout ))))

	.dataa(\cpu|rf|register[27][14]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[31][14]~regout ),
	.datad(\cpu|rf|qb[14]~295_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~296_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~296 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[14]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N3
cycloneii_lcell_ff \cpu|rf|register[20][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[14]~24_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][14]~regout ));

// Location: LCFF_X65_Y28_N21
cycloneii_lcell_ff \cpu|rf|register[16][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][14]~regout ));

// Location: LCCOMB_X68_Y25_N26
cycloneii_lcell_comb \cpu|rf|qb[14]~292 (
// Equation(s):
// \cpu|rf|qb[14]~292_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][14]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][14]~regout )))))

	.dataa(\cpu|rf|register[24][14]~regout ),
	.datab(\cpu|rf|register[16][14]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~292_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~292 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[14]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N4
cycloneii_lcell_comb \cpu|rf|qb[14]~293 (
// Equation(s):
// \cpu|rf|qb[14]~293_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[14]~292_combout  & (\cpu|rf|register[28][14]~regout )) # (!\cpu|rf|qb[14]~292_combout  & ((\cpu|rf|register[20][14]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[14]~292_combout ))))

	.dataa(\cpu|rf|register[28][14]~regout ),
	.datab(\cpu|rf|register[20][14]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[14]~292_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~293_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~293 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[14]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N8
cycloneii_lcell_comb \cpu|rf|register[25][14]~feeder (
// Equation(s):
// \cpu|rf|register[25][14]~feeder_combout  = \cpu|link|y[14]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[14]~24_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y25_N9
cycloneii_lcell_ff \cpu|rf|register[25][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[25][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][14]~regout ));

// Location: LCFF_X65_Y25_N19
cycloneii_lcell_ff \cpu|rf|register[29][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][14]~regout ));

// Location: LCFF_X69_Y27_N7
cycloneii_lcell_ff \cpu|rf|register[21][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][14]~regout ));

// Location: LCCOMB_X69_Y27_N6
cycloneii_lcell_comb \cpu|rf|qb[14]~290 (
// Equation(s):
// \cpu|rf|qb[14]~290_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[21][14]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[17][14]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[17][14]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[21][14]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~290_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~290 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[14]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N18
cycloneii_lcell_comb \cpu|rf|qb[14]~291 (
// Equation(s):
// \cpu|rf|qb[14]~291_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[14]~290_combout  & ((\cpu|rf|register[29][14]~regout ))) # (!\cpu|rf|qb[14]~290_combout  & (\cpu|rf|register[25][14]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[14]~290_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][14]~regout ),
	.datac(\cpu|rf|register[29][14]~regout ),
	.datad(\cpu|rf|qb[14]~290_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~291_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~291 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[14]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N10
cycloneii_lcell_comb \cpu|rf|qb[14]~294 (
// Equation(s):
// \cpu|rf|qb[14]~294_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[14]~291_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[14]~293_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[14]~293_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[14]~291_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~294_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~294 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[14]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N16
cycloneii_lcell_comb \cpu|rf|qb[14]~297 (
// Equation(s):
// \cpu|rf|qb[14]~297_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[14]~294_combout  & ((\cpu|rf|qb[14]~296_combout ))) # (!\cpu|rf|qb[14]~294_combout  & (\cpu|rf|qb[14]~289_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[14]~294_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[14]~289_combout ),
	.datac(\cpu|rf|qb[14]~296_combout ),
	.datad(\cpu|rf|qb[14]~294_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~297_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~297 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[14]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y31_N5
cycloneii_lcell_ff \cpu|rf|register[3][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][14]~regout ));

// Location: LCFF_X62_Y31_N15
cycloneii_lcell_ff \cpu|rf|register[2][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][14]~regout ));

// Location: LCCOMB_X62_Y31_N14
cycloneii_lcell_comb \cpu|rf|qb[14]~302 (
// Equation(s):
// \cpu|rf|qb[14]~302_combout  = (\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|register[2][14]~regout ) # (\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[1][14]~regout  & ((!\cpu|rf|qb[2]~81_combout ))))

	.dataa(\cpu|rf|register[1][14]~regout ),
	.datab(\cpu|rf|qb[2]~78_combout ),
	.datac(\cpu|rf|register[2][14]~regout ),
	.datad(\cpu|rf|qb[2]~81_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~302_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~302 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[14]~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N11
cycloneii_lcell_ff \cpu|rf|register[6][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][14]~regout ));

// Location: LCFF_X63_Y31_N11
cycloneii_lcell_ff \cpu|rf|register[5][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][14]~regout ));

// Location: LCCOMB_X63_Y34_N12
cycloneii_lcell_comb \cpu|rf|qb[14]~300 (
// Equation(s):
// \cpu|rf|qb[14]~300_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][14]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][14]~regout ))))

	.dataa(\cpu|rf|register[4][14]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[5][14]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~300_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~300 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[14]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N6
cycloneii_lcell_comb \cpu|rf|qb[14]~301 (
// Equation(s):
// \cpu|rf|qb[14]~301_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[14]~300_combout  & (\cpu|rf|register[7][14]~regout )) # (!\cpu|rf|qb[14]~300_combout  & ((\cpu|rf|register[6][14]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[14]~300_combout ))))

	.dataa(\cpu|rf|register[7][14]~regout ),
	.datab(\cpu|rf|register[6][14]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[14]~300_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~301_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~301 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[14]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N10
cycloneii_lcell_comb \cpu|rf|qb[14]~303 (
// Equation(s):
// \cpu|rf|qb[14]~303_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[14]~302_combout  & (\cpu|rf|register[3][14]~regout )) # (!\cpu|rf|qb[14]~302_combout  & ((\cpu|rf|qb[14]~301_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & 
// (((\cpu|rf|qb[14]~302_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[3][14]~regout ),
	.datac(\cpu|rf|qb[14]~302_combout ),
	.datad(\cpu|rf|qb[14]~301_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~303_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~303 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[14]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N18
cycloneii_lcell_comb \cpu|rf|qb[14]~304 (
// Equation(s):
// \cpu|rf|qb[14]~304_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[14]~299_combout ) # ((\cpu|rf|qb[2]~77_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (((!\cpu|rf|qb[2]~77_combout  & \cpu|rf|qb[14]~303_combout ))))

	.dataa(\cpu|rf|qb[14]~299_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[2]~77_combout ),
	.datad(\cpu|rf|qb[14]~303_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~304_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~304 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qb[14]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N0
cycloneii_lcell_comb \cpu|rf|qb[14]~307 (
// Equation(s):
// \cpu|rf|qb[14]~307_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[14]~304_combout  & (\cpu|rf|qb[14]~306_combout )) # (!\cpu|rf|qb[14]~304_combout  & ((\cpu|rf|qb[14]~297_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[14]~304_combout 
// ))))

	.dataa(\cpu|rf|qb[14]~306_combout ),
	.datab(\cpu|rf|qb[2]~77_combout ),
	.datac(\cpu|rf|qb[14]~297_combout ),
	.datad(\cpu|rf|qb[14]~304_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~307_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~307 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[14]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N24
cycloneii_lcell_comb \cpu|rf|qb[14]~726 (
// Equation(s):
// \cpu|rf|qb[14]~726_combout  = (\cpu|rf|qb[14]~307_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(vcc),
	.datac(\cpu|rf|qb[14]~307_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[14]~726_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[14]~726 .lut_mask = 16'hF050;
defparam \cpu|rf|qb[14]~726 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N28
cycloneii_lcell_comb \cpu|rf|qb[15]~727 (
// Equation(s):
// \cpu|rf|qb[15]~727_combout  = (\cpu|rf|qb[15]~267_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(vcc),
	.datac(\cpu|rf|qb[15]~267_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~727_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~727 .lut_mask = 16'hF050;
defparam \cpu|rf|qb[15]~727 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[16]));
// synopsys translate_off
defparam \in_port1[16]~I .input_async_reset = "none";
defparam \in_port1[16]~I .input_power_up = "low";
defparam \in_port1[16]~I .input_register_mode = "none";
defparam \in_port1[16]~I .input_sync_reset = "none";
defparam \in_port1[16]~I .oe_async_reset = "none";
defparam \in_port1[16]~I .oe_power_up = "low";
defparam \in_port1[16]~I .oe_register_mode = "none";
defparam \in_port1[16]~I .oe_sync_reset = "none";
defparam \in_port1[16]~I .operation_mode = "input";
defparam \in_port1[16]~I .output_async_reset = "none";
defparam \in_port1[16]~I .output_power_up = "low";
defparam \in_port1[16]~I .output_register_mode = "none";
defparam \in_port1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X58_Y20_N1
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[16] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [16]));

// Location: LCCOMB_X58_Y20_N0
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector15~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector15~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg1 [16] & !\cpu|al_unit|Mux28~8_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [16]),
	.datad(\cpu|al_unit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector15~0 .lut_mask = 16'h0080;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N0
cycloneii_lcell_comb \cpu|nextpc|Mux14~1 (
// Equation(s):
// \cpu|nextpc|Mux14~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\cpu|rf|qa[17]~323_combout  & (!\cpu|rf|Equal0~1_combout ))) # (!\cpu|cu|pcsource[1]~7_combout  & (((\cpu|pcplus4|p4[17]~30_combout ))))

	.dataa(\cpu|rf|qa[17]~323_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|pcplus4|p4[17]~30_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux14~1 .lut_mask = 16'h22F0;
defparam \cpu|nextpc|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y23_N30
cycloneii_lcell_comb \cpu|br_adr|p4[16]~28 (
// Equation(s):
// \cpu|br_adr|p4[16]~28_combout  = ((\imem|irom|altsyncram_component|auto_generated|q_a [14] $ (\cpu|pcplus4|p4[16]~28_combout  $ (!\cpu|br_adr|p4[15]~27 )))) # (GND)
// \cpu|br_adr|p4[16]~29  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [14] & ((\cpu|pcplus4|p4[16]~28_combout ) # (!\cpu|br_adr|p4[15]~27 ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [14] & (\cpu|pcplus4|p4[16]~28_combout  & 
// !\cpu|br_adr|p4[15]~27 )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu|pcplus4|p4[16]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[15]~27 ),
	.combout(\cpu|br_adr|p4[16]~28_combout ),
	.cout(\cpu|br_adr|p4[16]~29 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[16]~28 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N0
cycloneii_lcell_comb \cpu|nextpc|Mux15~0 (
// Equation(s):
// \cpu|nextpc|Mux15~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [14])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[16]~28_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(vcc),
	.datad(\cpu|br_adr|p4[16]~28_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux15~0 .lut_mask = 16'hBB88;
defparam \cpu|nextpc|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneii_lcell_comb \cpu|rf|register[15][16]~feeder (
// Equation(s):
// \cpu|rf|register[15][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y34_N23
cycloneii_lcell_ff \cpu|rf|register[15][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[15][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][16]~regout ));

// Location: LCFF_X59_Y33_N1
cycloneii_lcell_ff \cpu|rf|register[13][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][16]~regout ));

// Location: LCCOMB_X63_Y36_N18
cycloneii_lcell_comb \cpu|rf|qa[16]~241 (
// Equation(s):
// \cpu|rf|qa[16]~241_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[13][16]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[12][16]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[12][16]~regout ),
	.datab(\cpu|rf|register[13][16]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~241_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~241 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[16]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneii_lcell_comb \cpu|rf|qa[16]~242 (
// Equation(s):
// \cpu|rf|qa[16]~242_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[16]~241_combout  & ((\cpu|rf|register[15][16]~regout ))) # (!\cpu|rf|qa[16]~241_combout  & (\cpu|rf|register[14][16]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[16]~241_combout ))))

	.dataa(\cpu|rf|register[14][16]~regout ),
	.datab(\cpu|rf|register[15][16]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[16]~241_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~242_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~242 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[16]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N18
cycloneii_lcell_comb \cpu|rf|register[22][16]~feeder (
// Equation(s):
// \cpu|rf|register[22][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y28_N19
cycloneii_lcell_ff \cpu|rf|register[22][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[22][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][16]~regout ));

// Location: LCFF_X69_Y28_N17
cycloneii_lcell_ff \cpu|rf|register[30][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][16]~regout ));

// Location: LCCOMB_X69_Y28_N16
cycloneii_lcell_comb \cpu|rf|qa[16]~227 (
// Equation(s):
// \cpu|rf|qa[16]~227_combout  = (\cpu|rf|qa[16]~226_combout  & (((\cpu|rf|register[30][16]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[16]~226_combout  & (\cpu|rf|register[22][16]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|qa[16]~226_combout ),
	.datab(\cpu|rf|register[22][16]~regout ),
	.datac(\cpu|rf|register[30][16]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~227_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~227 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[16]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N28
cycloneii_lcell_comb \cpu|rf|register[27][16]~feeder (
// Equation(s):
// \cpu|rf|register[27][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y33_N29
cycloneii_lcell_ff \cpu|rf|register[27][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[27][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][16]~regout ));

// Location: LCFF_X68_Y33_N9
cycloneii_lcell_ff \cpu|rf|register[31][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][16]~regout ));

// Location: LCFF_X67_Y33_N11
cycloneii_lcell_ff \cpu|rf|register[19][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][16]~regout ));

// Location: LCCOMB_X67_Y33_N10
cycloneii_lcell_comb \cpu|rf|qa[16]~233 (
// Equation(s):
// \cpu|rf|qa[16]~233_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][16]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][16]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[23][16]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][16]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~233_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~233 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[16]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N8
cycloneii_lcell_comb \cpu|rf|qa[16]~234 (
// Equation(s):
// \cpu|rf|qa[16]~234_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[16]~233_combout  & ((\cpu|rf|register[31][16]~regout ))) # (!\cpu|rf|qa[16]~233_combout  & (\cpu|rf|register[27][16]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[16]~233_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][16]~regout ),
	.datac(\cpu|rf|register[31][16]~regout ),
	.datad(\cpu|rf|qa[16]~233_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~234_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~234 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[16]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N28
cycloneii_lcell_comb \cpu|rf|qa[16]~235 (
// Equation(s):
// \cpu|rf|qa[16]~235_combout  = (\cpu|rf|qa[16]~232_combout  & (((\cpu|rf|qa[16]~234_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22]))) # (!\cpu|rf|qa[16]~232_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[16]~227_combout )))

	.dataa(\cpu|rf|qa[16]~232_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[16]~227_combout ),
	.datad(\cpu|rf|qa[16]~234_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~235_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~235 .lut_mask = 16'hEA62;
defparam \cpu|rf|qa[16]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y33_N17
cycloneii_lcell_ff \cpu|rf|register[1][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][16]~regout ));

// Location: LCCOMB_X61_Y33_N16
cycloneii_lcell_comb \cpu|rf|qa[16]~238 (
// Equation(s):
// \cpu|rf|qa[16]~238_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|register[2][16]~regout ) # ((\cpu|rf|qa[4]~17_combout )))) # (!\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|register[1][16]~regout  & !\cpu|rf|qa[4]~17_combout ))))

	.dataa(\cpu|rf|register[2][16]~regout ),
	.datab(\cpu|rf|qa[4]~14_combout ),
	.datac(\cpu|rf|register[1][16]~regout ),
	.datad(\cpu|rf|qa[4]~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~238_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~238 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[16]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y31_N19
cycloneii_lcell_ff \cpu|rf|register[5][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][16]~regout ));

// Location: LCFF_X63_Y31_N1
cycloneii_lcell_ff \cpu|rf|register[4][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][16]~regout ));

// Location: LCCOMB_X63_Y31_N0
cycloneii_lcell_comb \cpu|rf|qa[16]~236 (
// Equation(s):
// \cpu|rf|qa[16]~236_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[5][16]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][16]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[5][16]~regout ),
	.datac(\cpu|rf|register[4][16]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~236_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~236 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[16]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y32_N13
cycloneii_lcell_ff \cpu|rf|register[7][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][16]~regout ));

// Location: LCCOMB_X63_Y32_N12
cycloneii_lcell_comb \cpu|rf|qa[16]~237 (
// Equation(s):
// \cpu|rf|qa[16]~237_combout  = (\cpu|rf|qa[16]~236_combout  & (((\cpu|rf|register[7][16]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[16]~236_combout  & (\cpu|rf|register[6][16]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[6][16]~regout ),
	.datab(\cpu|rf|qa[16]~236_combout ),
	.datac(\cpu|rf|register[7][16]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~237_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~237 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[16]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N18
cycloneii_lcell_comb \cpu|rf|qa[16]~239 (
// Equation(s):
// \cpu|rf|qa[16]~239_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[16]~238_combout  & (\cpu|rf|register[3][16]~regout )) # (!\cpu|rf|qa[16]~238_combout  & ((\cpu|rf|qa[16]~237_combout ))))) # (!\cpu|rf|qa[4]~17_combout  & 
// (((\cpu|rf|qa[16]~238_combout ))))

	.dataa(\cpu|rf|register[3][16]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|qa[16]~238_combout ),
	.datad(\cpu|rf|qa[16]~237_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~239_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~239 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[16]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N28
cycloneii_lcell_comb \cpu|rf|qa[16]~240 (
// Equation(s):
// \cpu|rf|qa[16]~240_combout  = (\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[4]~10_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[16]~235_combout )) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[16]~239_combout )))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[16]~235_combout ),
	.datad(\cpu|rf|qa[16]~239_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~240_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~240 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[16]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N14
cycloneii_lcell_comb \cpu|rf|qa[16]~243 (
// Equation(s):
// \cpu|rf|qa[16]~243_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[16]~240_combout  & ((\cpu|rf|qa[16]~242_combout ))) # (!\cpu|rf|qa[16]~240_combout  & (\cpu|rf|qa[16]~225_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[16]~240_combout 
// ))))

	.dataa(\cpu|rf|qa[16]~225_combout ),
	.datab(\cpu|rf|qa[16]~242_combout ),
	.datac(\cpu|rf|qa[4]~13_combout ),
	.datad(\cpu|rf|qa[16]~240_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[16]~243_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[16]~243 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[16]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N14
cycloneii_lcell_comb \cpu|nextpc|Mux15~1 (
// Equation(s):
// \cpu|nextpc|Mux15~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((\cpu|rf|qa[16]~243_combout  & !\cpu|rf|Equal0~1_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[16]~28_combout ))

	.dataa(\cpu|pcplus4|p4[16]~28_combout ),
	.datab(\cpu|rf|qa[16]~243_combout ),
	.datac(\cpu|cu|pcsource[1]~7_combout ),
	.datad(\cpu|rf|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux15~1 .lut_mask = 16'h0ACA;
defparam \cpu|nextpc|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N26
cycloneii_lcell_comb \cpu|nextpc|Mux15~2 (
// Equation(s):
// \cpu|nextpc|Mux15~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux15~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux15~1_combout )))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux15~0_combout ),
	.datac(\cpu|nextpc|Mux15~1_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux15~2 .lut_mask = 16'h330F;
defparam \cpu|nextpc|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y24_N27
cycloneii_lcell_ff \cpu|ip|q[16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux15~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [16]));

// Location: LCCOMB_X70_Y23_N30
cycloneii_lcell_comb \cpu|pcplus4|p4[16]~28 (
// Equation(s):
// \cpu|pcplus4|p4[16]~28_combout  = (\cpu|ip|q [16] & (!\cpu|pcplus4|p4[15]~27  & VCC)) # (!\cpu|ip|q [16] & (\cpu|pcplus4|p4[15]~27  $ (GND)))
// \cpu|pcplus4|p4[16]~29  = CARRY((!\cpu|ip|q [16] & !\cpu|pcplus4|p4[15]~27 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[15]~27 ),
	.combout(\cpu|pcplus4|p4[16]~28_combout ),
	.cout(\cpu|pcplus4|p4[16]~29 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[16]~28 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N0
cycloneii_lcell_comb \cpu|br_adr|p4[17]~30 (
// Equation(s):
// \cpu|br_adr|p4[17]~30_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [15] & ((\cpu|pcplus4|p4[17]~30_combout  & (\cpu|br_adr|p4[16]~29  & VCC)) # (!\cpu|pcplus4|p4[17]~30_combout  & (!\cpu|br_adr|p4[16]~29 )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [15] & ((\cpu|pcplus4|p4[17]~30_combout  & (!\cpu|br_adr|p4[16]~29 )) # (!\cpu|pcplus4|p4[17]~30_combout  & ((\cpu|br_adr|p4[16]~29 ) # (GND)))))
// \cpu|br_adr|p4[17]~31  = CARRY((\imem|irom|altsyncram_component|auto_generated|q_a [15] & (!\cpu|pcplus4|p4[17]~30_combout  & !\cpu|br_adr|p4[16]~29 )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [15] & ((!\cpu|br_adr|p4[16]~29 ) # 
// (!\cpu|pcplus4|p4[17]~30_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|pcplus4|p4[17]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[16]~29 ),
	.combout(\cpu|br_adr|p4[17]~30_combout ),
	.cout(\cpu|br_adr|p4[17]~31 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[17]~30 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N30
cycloneii_lcell_comb \cpu|nextpc|Mux14~0 (
// Equation(s):
// \cpu|nextpc|Mux14~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [15])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[17]~30_combout )))

	.dataa(vcc),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|br_adr|p4[17]~30_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux14~0 .lut_mask = 16'hF3C0;
defparam \cpu|nextpc|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N16
cycloneii_lcell_comb \cpu|nextpc|Mux14~2 (
// Equation(s):
// \cpu|nextpc|Mux14~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux14~0_combout ))) # (!\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux14~1_combout ))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux14~1_combout ),
	.datac(\cpu|nextpc|Mux14~0_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux14~2 .lut_mask = 16'h0F33;
defparam \cpu|nextpc|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y22_N17
cycloneii_lcell_ff \cpu|ip|q[17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux14~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [17]));

// Location: LCCOMB_X70_Y22_N0
cycloneii_lcell_comb \cpu|pcplus4|p4[17]~30 (
// Equation(s):
// \cpu|pcplus4|p4[17]~30_combout  = (\cpu|ip|q [17] & ((\cpu|pcplus4|p4[16]~29 ) # (GND))) # (!\cpu|ip|q [17] & (!\cpu|pcplus4|p4[16]~29 ))
// \cpu|pcplus4|p4[17]~31  = CARRY((\cpu|ip|q [17]) # (!\cpu|pcplus4|p4[16]~29 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[16]~29 ),
	.combout(\cpu|pcplus4|p4[17]~30_combout ),
	.cout(\cpu|pcplus4|p4[17]~31 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[17]~30 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N22
cycloneii_lcell_comb \cpu|alu_b|y[17]~46 (
// Equation(s):
// \cpu|alu_b|y[17]~46_combout  = (\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[17]~687_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[17]~687_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[17]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[17]~46 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[17]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y22_N17
cycloneii_lcell_ff \cpu|rf|register[15][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][18]~regout ));

// Location: LCFF_X63_Y36_N23
cycloneii_lcell_ff \cpu|rf|register[12][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][18]~regout ));

// Location: LCCOMB_X63_Y36_N12
cycloneii_lcell_comb \cpu|rf|qa[18]~341 (
// Equation(s):
// \cpu|rf|qa[18]~341_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][18]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[12][18]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[13][18]~regout ),
	.datab(\cpu|rf|register[12][18]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~341_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~341 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[18]~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneii_lcell_comb \cpu|rf|qa[18]~342 (
// Equation(s):
// \cpu|rf|qa[18]~342_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[18]~341_combout  & (\cpu|rf|register[15][18]~regout )) # (!\cpu|rf|qa[18]~341_combout  & ((\cpu|rf|register[14][18]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[18]~341_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[15][18]~regout ),
	.datac(\cpu|rf|register[14][18]~regout ),
	.datad(\cpu|rf|qa[18]~341_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~342_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~342 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[18]~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N24
cycloneii_lcell_comb \cpu|rf|register[22][18]~feeder (
// Equation(s):
// \cpu|rf|register[22][18]~feeder_combout  = \cpu|link|y[18]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[18]~39_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y30_N25
cycloneii_lcell_ff \cpu|rf|register[22][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[22][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][18]~regout ));

// Location: LCFF_X67_Y30_N31
cycloneii_lcell_ff \cpu|rf|register[30][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][18]~regout ));

// Location: LCCOMB_X67_Y30_N30
cycloneii_lcell_comb \cpu|rf|qa[18]~327 (
// Equation(s):
// \cpu|rf|qa[18]~327_combout  = (\cpu|rf|qa[18]~326_combout  & (((\cpu|rf|register[30][18]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[18]~326_combout  & (\cpu|rf|register[22][18]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|qa[18]~326_combout ),
	.datab(\cpu|rf|register[22][18]~regout ),
	.datac(\cpu|rf|register[30][18]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~327_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~327 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[18]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N22
cycloneii_lcell_comb \cpu|rf|register[31][18]~feeder (
// Equation(s):
// \cpu|rf|register[31][18]~feeder_combout  = \cpu|link|y[18]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[18]~39_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[31][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[31][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[31][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y33_N23
cycloneii_lcell_ff \cpu|rf|register[31][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[31][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][18]~regout ));

// Location: LCFF_X67_Y33_N27
cycloneii_lcell_ff \cpu|rf|register[27][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][18]~regout ));

// Location: LCFF_X67_Y33_N1
cycloneii_lcell_ff \cpu|rf|register[19][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][18]~regout ));

// Location: LCCOMB_X67_Y33_N0
cycloneii_lcell_comb \cpu|rf|qa[18]~333 (
// Equation(s):
// \cpu|rf|qa[18]~333_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][18]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][18]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[23][18]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][18]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~333_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~333 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[18]~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N26
cycloneii_lcell_comb \cpu|rf|qa[18]~334 (
// Equation(s):
// \cpu|rf|qa[18]~334_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[18]~333_combout  & (\cpu|rf|register[31][18]~regout )) # (!\cpu|rf|qa[18]~333_combout  & ((\cpu|rf|register[27][18]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[18]~333_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[31][18]~regout ),
	.datac(\cpu|rf|register[27][18]~regout ),
	.datad(\cpu|rf|qa[18]~333_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~334_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~334 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[18]~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y25_N25
cycloneii_lcell_ff \cpu|rf|register[28][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][18]~regout ));

// Location: LCFF_X68_Y29_N27
cycloneii_lcell_ff \cpu|rf|register[24][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][18]~regout ));

// Location: LCFF_X67_Y25_N7
cycloneii_lcell_ff \cpu|rf|register[16][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][18]~regout ));

// Location: LCCOMB_X67_Y25_N6
cycloneii_lcell_comb \cpu|rf|qa[18]~330 (
// Equation(s):
// \cpu|rf|qa[18]~330_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][18]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][18]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[24][18]~regout ),
	.datac(\cpu|rf|register[16][18]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~330_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~330 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[18]~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N24
cycloneii_lcell_comb \cpu|rf|qa[18]~331 (
// Equation(s):
// \cpu|rf|qa[18]~331_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[18]~330_combout  & ((\cpu|rf|register[28][18]~regout ))) # (!\cpu|rf|qa[18]~330_combout  & (\cpu|rf|register[20][18]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[18]~330_combout ))))

	.dataa(\cpu|rf|register[20][18]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[28][18]~regout ),
	.datad(\cpu|rf|qa[18]~330_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~331_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~331 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[18]~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N6
cycloneii_lcell_comb \cpu|rf|register[25][18]~feeder (
// Equation(s):
// \cpu|rf|register[25][18]~feeder_combout  = \cpu|link|y[18]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[18]~39_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y30_N7
cycloneii_lcell_ff \cpu|rf|register[25][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[25][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][18]~regout ));

// Location: LCFF_X65_Y25_N17
cycloneii_lcell_ff \cpu|rf|register[29][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][18]~regout ));

// Location: LCFF_X65_Y29_N9
cycloneii_lcell_ff \cpu|rf|register[21][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][18]~regout ));

// Location: LCFF_X65_Y25_N11
cycloneii_lcell_ff \cpu|rf|register[17][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][18]~regout ));

// Location: LCCOMB_X65_Y25_N10
cycloneii_lcell_comb \cpu|rf|qa[18]~328 (
// Equation(s):
// \cpu|rf|qa[18]~328_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][18]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][18]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[21][18]~regout ),
	.datac(\cpu|rf|register[17][18]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~328_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~328 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[18]~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N16
cycloneii_lcell_comb \cpu|rf|qa[18]~329 (
// Equation(s):
// \cpu|rf|qa[18]~329_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[18]~328_combout  & ((\cpu|rf|register[29][18]~regout ))) # (!\cpu|rf|qa[18]~328_combout  & (\cpu|rf|register[25][18]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[18]~328_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][18]~regout ),
	.datac(\cpu|rf|register[29][18]~regout ),
	.datad(\cpu|rf|qa[18]~328_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~329_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~329 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[18]~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N2
cycloneii_lcell_comb \cpu|rf|qa[18]~332 (
// Equation(s):
// \cpu|rf|qa[18]~332_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|qa[18]~329_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[18]~331_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[18]~331_combout ),
	.datad(\cpu|rf|qa[18]~329_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~332_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~332 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[18]~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N20
cycloneii_lcell_comb \cpu|rf|qa[18]~335 (
// Equation(s):
// \cpu|rf|qa[18]~335_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[18]~332_combout  & ((\cpu|rf|qa[18]~334_combout ))) # (!\cpu|rf|qa[18]~332_combout  & (\cpu|rf|qa[18]~327_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[18]~332_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[18]~327_combout ),
	.datac(\cpu|rf|qa[18]~334_combout ),
	.datad(\cpu|rf|qa[18]~332_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~335_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~335 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[18]~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y34_N31
cycloneii_lcell_ff \cpu|rf|register[3][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][18]~regout ));

// Location: LCFF_X61_Y33_N9
cycloneii_lcell_ff \cpu|rf|register[1][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][18]~regout ));

// Location: LCCOMB_X61_Y33_N8
cycloneii_lcell_comb \cpu|rf|qa[18]~338 (
// Equation(s):
// \cpu|rf|qa[18]~338_combout  = (\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[4]~14_combout )))) # (!\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[2][18]~regout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|register[1][18]~regout 
// )))))

	.dataa(\cpu|rf|register[2][18]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][18]~regout ),
	.datad(\cpu|rf|qa[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~338_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~338 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[18]~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneii_lcell_comb \cpu|rf|register[7][18]~feeder (
// Equation(s):
// \cpu|rf|register[7][18]~feeder_combout  = \cpu|link|y[18]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[18]~39_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y34_N23
cycloneii_lcell_ff \cpu|rf|register[7][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[7][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][18]~regout ));

// Location: LCFF_X61_Y33_N23
cycloneii_lcell_ff \cpu|rf|register[5][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][18]~regout ));

// Location: LCCOMB_X61_Y34_N16
cycloneii_lcell_comb \cpu|rf|qa[18]~336 (
// Equation(s):
// \cpu|rf|qa[18]~336_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[5][18]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[4][18]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[4][18]~regout ),
	.datab(\cpu|rf|register[5][18]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~336_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~336 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[18]~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneii_lcell_comb \cpu|rf|qa[18]~337 (
// Equation(s):
// \cpu|rf|qa[18]~337_combout  = (\cpu|rf|qa[18]~336_combout  & (((\cpu|rf|register[7][18]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[18]~336_combout  & (\cpu|rf|register[6][18]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[6][18]~regout ),
	.datab(\cpu|rf|register[7][18]~regout ),
	.datac(\cpu|rf|qa[18]~336_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~337_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~337 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[18]~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneii_lcell_comb \cpu|rf|qa[18]~339 (
// Equation(s):
// \cpu|rf|qa[18]~339_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[18]~338_combout  & (\cpu|rf|register[3][18]~regout )) # (!\cpu|rf|qa[18]~338_combout  & ((\cpu|rf|qa[18]~337_combout ))))) # (!\cpu|rf|qa[4]~17_combout  & 
// (((\cpu|rf|qa[18]~338_combout ))))

	.dataa(\cpu|rf|qa[4]~17_combout ),
	.datab(\cpu|rf|register[3][18]~regout ),
	.datac(\cpu|rf|qa[18]~338_combout ),
	.datad(\cpu|rf|qa[18]~337_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~339_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~339 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[18]~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N10
cycloneii_lcell_comb \cpu|rf|qa[18]~340 (
// Equation(s):
// \cpu|rf|qa[18]~340_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~13_combout ) # ((\cpu|rf|qa[18]~335_combout )))) # (!\cpu|rf|qa[4]~10_combout  & (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[18]~339_combout ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[4]~13_combout ),
	.datac(\cpu|rf|qa[18]~335_combout ),
	.datad(\cpu|rf|qa[18]~339_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~340_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~340 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[18]~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N28
cycloneii_lcell_comb \cpu|rf|qa[18]~343 (
// Equation(s):
// \cpu|rf|qa[18]~343_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[18]~340_combout  & ((\cpu|rf|qa[18]~342_combout ))) # (!\cpu|rf|qa[18]~340_combout  & (\cpu|rf|qa[18]~325_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[18]~340_combout 
// ))))

	.dataa(\cpu|rf|qa[18]~325_combout ),
	.datab(\cpu|rf|qa[4]~13_combout ),
	.datac(\cpu|rf|qa[18]~342_combout ),
	.datad(\cpu|rf|qa[18]~340_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[18]~343_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[18]~343 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[18]~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N20
cycloneii_lcell_comb \cpu|nextpc|Mux13~1 (
// Equation(s):
// \cpu|nextpc|Mux13~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((!\cpu|rf|Equal0~1_combout  & \cpu|rf|qa[18]~343_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[18]~32_combout ))

	.dataa(\cpu|pcplus4|p4[18]~32_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|rf|qa[18]~343_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux13~1 .lut_mask = 16'h30AA;
defparam \cpu|nextpc|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N18
cycloneii_lcell_comb \cpu|nextpc|Mux13~2 (
// Equation(s):
// \cpu|nextpc|Mux13~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux13~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux13~1_combout )))

	.dataa(\cpu|nextpc|Mux13~0_combout ),
	.datab(vcc),
	.datac(\cpu|nextpc|Mux13~1_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux13~2 .lut_mask = 16'h550F;
defparam \cpu|nextpc|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N19
cycloneii_lcell_ff \cpu|ip|q[18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux13~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [18]));

// Location: LCCOMB_X70_Y22_N2
cycloneii_lcell_comb \cpu|pcplus4|p4[18]~32 (
// Equation(s):
// \cpu|pcplus4|p4[18]~32_combout  = (\cpu|ip|q [18] & (!\cpu|pcplus4|p4[17]~31  & VCC)) # (!\cpu|ip|q [18] & (\cpu|pcplus4|p4[17]~31  $ (GND)))
// \cpu|pcplus4|p4[18]~33  = CARRY((!\cpu|ip|q [18] & !\cpu|pcplus4|p4[17]~31 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[17]~31 ),
	.combout(\cpu|pcplus4|p4[18]~32_combout ),
	.cout(\cpu|pcplus4|p4[18]~33 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[18]~32 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N18
cycloneii_lcell_comb \cpu|link|y[18]~38 (
// Equation(s):
// \cpu|link|y[18]~38_combout  = (\cpu|al_unit|Mux13~8_combout  & ((\cpu|link|y[5]~70_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[18]~32_combout )))) # (!\cpu|al_unit|Mux13~8_combout  & (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[18]~32_combout 
// ))))

	.dataa(\cpu|al_unit|Mux13~8_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|link|y[5]~70_combout ),
	.datad(\cpu|pcplus4|p4[18]~32_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[18]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[18]~38 .lut_mask = 16'hECA0;
defparam \cpu|link|y[18]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[18]));
// synopsys translate_off
defparam \in_port0[18]~I .input_async_reset = "none";
defparam \in_port0[18]~I .input_power_up = "low";
defparam \in_port0[18]~I .input_register_mode = "none";
defparam \in_port0[18]~I .input_sync_reset = "none";
defparam \in_port0[18]~I .oe_async_reset = "none";
defparam \in_port0[18]~I .oe_power_up = "low";
defparam \in_port0[18]~I .oe_register_mode = "none";
defparam \in_port0[18]~I .oe_sync_reset = "none";
defparam \in_port0[18]~I .operation_mode = "input";
defparam \in_port0[18]~I .output_async_reset = "none";
defparam \in_port0[18]~I .output_power_up = "low";
defparam \in_port0[18]~I .output_register_mode = "none";
defparam \in_port0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X58_Y20_N21
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[18] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [18]));

// Location: LCCOMB_X58_Y20_N20
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector13~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector13~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg0 [18] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [18]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector13~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[18]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [18]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[18]));
// synopsys translate_off
defparam \in_port1[18]~I .input_async_reset = "none";
defparam \in_port1[18]~I .input_power_up = "low";
defparam \in_port1[18]~I .input_register_mode = "none";
defparam \in_port1[18]~I .input_sync_reset = "none";
defparam \in_port1[18]~I .oe_async_reset = "none";
defparam \in_port1[18]~I .oe_power_up = "low";
defparam \in_port1[18]~I .oe_register_mode = "none";
defparam \in_port1[18]~I .oe_sync_reset = "none";
defparam \in_port1[18]~I .operation_mode = "input";
defparam \in_port1[18]~I .output_async_reset = "none";
defparam \in_port1[18]~I .output_power_up = "low";
defparam \in_port1[18]~I .output_register_mode = "none";
defparam \in_port1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X58_Y20_N11
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[18] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [18]));

// Location: LCCOMB_X58_Y20_N10
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector13~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector13~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [18] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [18]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector13~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N22
cycloneii_lcell_comb \dmem|io_data_mux|y[18]~18 (
// Equation(s):
// \dmem|io_data_mux|y[18]~18_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector13~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector13~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [18]))

	.dataa(\dmem|dram|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|al_unit|Mux24~7_combout ),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector13~1_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector13~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[18]~18 .lut_mask = 16'hEEE2;
defparam \dmem|io_data_mux|y[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N8
cycloneii_lcell_comb \cpu|link|y[18]~39 (
// Equation(s):
// \cpu|link|y[18]~39_combout  = (\cpu|link|y[18]~38_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[18]~18_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(\cpu|link|y[18]~38_combout ),
	.datac(vcc),
	.datad(\dmem|io_data_mux|y[18]~18_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[18]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[18]~39 .lut_mask = 16'hEECC;
defparam \cpu|link|y[18]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y36_N21
cycloneii_lcell_ff \cpu|rf|register[14][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][18]~regout ));

// Location: LCFF_X61_Y35_N29
cycloneii_lcell_ff \cpu|rf|register[13][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][18]~regout ));

// Location: LCCOMB_X62_Y34_N4
cycloneii_lcell_comb \cpu|rf|qb[18]~665 (
// Equation(s):
// \cpu|rf|qb[18]~665_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][18]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[12][18]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[13][18]~regout ),
	.datac(\cpu|rf|register[12][18]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~665_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~665 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[18]~665 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneii_lcell_comb \cpu|rf|qb[18]~666 (
// Equation(s):
// \cpu|rf|qb[18]~666_combout  = (\cpu|rf|qb[18]~665_combout  & ((\cpu|rf|register[15][18]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[18]~665_combout  & (((\cpu|rf|register[14][18]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[15][18]~regout ),
	.datab(\cpu|rf|register[14][18]~regout ),
	.datac(\cpu|rf|qb[18]~665_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~666_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~666 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[18]~666 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y34_N25
cycloneii_lcell_ff \cpu|rf|register[9][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][18]~regout ));

// Location: LCCOMB_X66_Y34_N30
cycloneii_lcell_comb \cpu|rf|register[10][18]~feeder (
// Equation(s):
// \cpu|rf|register[10][18]~feeder_combout  = \cpu|link|y[18]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[18]~39_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[10][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[10][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[10][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y34_N31
cycloneii_lcell_ff \cpu|rf|register[10][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[10][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][18]~regout ));

// Location: LCCOMB_X66_Y34_N14
cycloneii_lcell_comb \cpu|rf|qb[18]~658 (
// Equation(s):
// \cpu|rf|qb[18]~658_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[10][18]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[8][18]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[8][18]~regout ),
	.datab(\cpu|rf|register[10][18]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~658_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~658 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[18]~658 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneii_lcell_comb \cpu|rf|qb[18]~659 (
// Equation(s):
// \cpu|rf|qb[18]~659_combout  = (\cpu|rf|qb[18]~658_combout  & ((\cpu|rf|register[11][18]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[18]~658_combout  & (((\cpu|rf|register[9][18]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[11][18]~regout ),
	.datab(\cpu|rf|register[9][18]~regout ),
	.datac(\cpu|rf|qb[18]~658_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~659_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~659 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[18]~659 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneii_lcell_comb \cpu|rf|qb[18]~662 (
// Equation(s):
// \cpu|rf|qb[18]~662_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|register[2][18]~regout ) # ((\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|register[1][18]~regout  & !\cpu|rf|qb[2]~81_combout ))))

	.dataa(\cpu|rf|register[2][18]~regout ),
	.datab(\cpu|rf|register[1][18]~regout ),
	.datac(\cpu|rf|qb[2]~78_combout ),
	.datad(\cpu|rf|qb[2]~81_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~662_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~662 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[18]~662 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y34_N11
cycloneii_lcell_ff \cpu|rf|register[6][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[18]~39_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][18]~regout ));

// Location: LCCOMB_X61_Y33_N10
cycloneii_lcell_comb \cpu|rf|qb[18]~660 (
// Equation(s):
// \cpu|rf|qb[18]~660_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][18]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][18]~regout ))))

	.dataa(\cpu|rf|register[4][18]~regout ),
	.datab(\cpu|rf|register[5][18]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~660_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~660 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[18]~660 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneii_lcell_comb \cpu|rf|qb[18]~661 (
// Equation(s):
// \cpu|rf|qb[18]~661_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[18]~660_combout  & (\cpu|rf|register[7][18]~regout )) # (!\cpu|rf|qb[18]~660_combout  & ((\cpu|rf|register[6][18]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[18]~660_combout ))))

	.dataa(\cpu|rf|register[7][18]~regout ),
	.datab(\cpu|rf|register[6][18]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[18]~660_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~661_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~661 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[18]~661 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneii_lcell_comb \cpu|rf|qb[18]~663 (
// Equation(s):
// \cpu|rf|qb[18]~663_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[18]~662_combout  & (\cpu|rf|register[3][18]~regout )) # (!\cpu|rf|qb[18]~662_combout  & ((\cpu|rf|qb[18]~661_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & 
// (((\cpu|rf|qb[18]~662_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[3][18]~regout ),
	.datac(\cpu|rf|qb[18]~662_combout ),
	.datad(\cpu|rf|qb[18]~661_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~663_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~663 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[18]~663 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N14
cycloneii_lcell_comb \cpu|rf|qb[18]~664 (
// Equation(s):
// \cpu|rf|qb[18]~664_combout  = (\cpu|rf|qb[2]~77_combout  & (\cpu|rf|qb[2]~66_combout )) # (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[18]~659_combout )) # (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[18]~663_combout )))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[18]~659_combout ),
	.datad(\cpu|rf|qb[18]~663_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~664_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~664 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[18]~664 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N20
cycloneii_lcell_comb \cpu|rf|register[26][18]~feeder (
// Equation(s):
// \cpu|rf|register[26][18]~feeder_combout  = \cpu|link|y[18]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[18]~39_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y30_N21
cycloneii_lcell_ff \cpu|rf|register[26][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[26][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][18]~regout ));

// Location: LCCOMB_X69_Y30_N12
cycloneii_lcell_comb \cpu|rf|qb[18]~648 (
// Equation(s):
// \cpu|rf|qb[18]~648_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[26][18]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[18][18]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[18][18]~regout ),
	.datab(\cpu|rf|register[26][18]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~648_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~648 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[18]~648 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N10
cycloneii_lcell_comb \cpu|rf|qb[18]~649 (
// Equation(s):
// \cpu|rf|qb[18]~649_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[18]~648_combout  & ((\cpu|rf|register[30][18]~regout ))) # (!\cpu|rf|qb[18]~648_combout  & (\cpu|rf|register[22][18]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[18]~648_combout ))))

	.dataa(\cpu|rf|register[22][18]~regout ),
	.datab(\cpu|rf|register[30][18]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[18]~648_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~649_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~649 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[18]~649 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N8
cycloneii_lcell_comb \cpu|rf|qb[18]~650 (
// Equation(s):
// \cpu|rf|qb[18]~650_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][18]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][18]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[17][18]~regout ),
	.datac(\cpu|rf|register[21][18]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~650_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~650 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[18]~650 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N0
cycloneii_lcell_comb \cpu|rf|qb[18]~651 (
// Equation(s):
// \cpu|rf|qb[18]~651_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[18]~650_combout  & (\cpu|rf|register[29][18]~regout )) # (!\cpu|rf|qb[18]~650_combout  & ((\cpu|rf|register[25][18]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[18]~650_combout ))))

	.dataa(\cpu|rf|register[29][18]~regout ),
	.datab(\cpu|rf|register[25][18]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[18]~650_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~651_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~651 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[18]~651 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N26
cycloneii_lcell_comb \cpu|rf|qb[18]~652 (
// Equation(s):
// \cpu|rf|qb[18]~652_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][18]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][18]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][18]~regout ),
	.datac(\cpu|rf|register[24][18]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~652_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~652 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[18]~652 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N4
cycloneii_lcell_comb \cpu|rf|qb[18]~653 (
// Equation(s):
// \cpu|rf|qb[18]~653_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[18]~652_combout  & ((\cpu|rf|register[28][18]~regout ))) # (!\cpu|rf|qb[18]~652_combout  & (\cpu|rf|register[20][18]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[18]~652_combout ))))

	.dataa(\cpu|rf|register[20][18]~regout ),
	.datab(\cpu|rf|register[28][18]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[18]~652_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~653_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~653 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[18]~653 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneii_lcell_comb \cpu|rf|qb[18]~654 (
// Equation(s):
// \cpu|rf|qb[18]~654_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[18]~651_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [17] & \cpu|rf|qb[18]~653_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[18]~651_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[18]~653_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~654_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~654 .lut_mask = 16'hADA8;
defparam \cpu|rf|qb[18]~654 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N4
cycloneii_lcell_comb \cpu|rf|register[23][18]~feeder (
// Equation(s):
// \cpu|rf|register[23][18]~feeder_combout  = \cpu|link|y[18]~39_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[18]~39_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y33_N5
cycloneii_lcell_ff \cpu|rf|register[23][18] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][18]~regout ));

// Location: LCCOMB_X67_Y34_N2
cycloneii_lcell_comb \cpu|rf|qb[18]~655 (
// Equation(s):
// \cpu|rf|qb[18]~655_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][18]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][18]~regout ))))

	.dataa(\cpu|rf|register[19][18]~regout ),
	.datab(\cpu|rf|register[23][18]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~655_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~655 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[18]~655 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y34_N8
cycloneii_lcell_comb \cpu|rf|qb[18]~656 (
// Equation(s):
// \cpu|rf|qb[18]~656_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[18]~655_combout  & (\cpu|rf|register[31][18]~regout )) # (!\cpu|rf|qb[18]~655_combout  & ((\cpu|rf|register[27][18]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[18]~655_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[31][18]~regout ),
	.datac(\cpu|rf|register[27][18]~regout ),
	.datad(\cpu|rf|qb[18]~655_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~656_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~656 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[18]~656 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneii_lcell_comb \cpu|rf|qb[18]~657 (
// Equation(s):
// \cpu|rf|qb[18]~657_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[18]~654_combout  & ((\cpu|rf|qb[18]~656_combout ))) # (!\cpu|rf|qb[18]~654_combout  & (\cpu|rf|qb[18]~649_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[18]~654_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[18]~649_combout ),
	.datac(\cpu|rf|qb[18]~654_combout ),
	.datad(\cpu|rf|qb[18]~656_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~657_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~657 .lut_mask = 16'hF858;
defparam \cpu|rf|qb[18]~657 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneii_lcell_comb \cpu|rf|qb[18]~667 (
// Equation(s):
// \cpu|rf|qb[18]~667_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[18]~664_combout  & (\cpu|rf|qb[18]~666_combout )) # (!\cpu|rf|qb[18]~664_combout  & ((\cpu|rf|qb[18]~657_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[18]~664_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[18]~666_combout ),
	.datac(\cpu|rf|qb[18]~664_combout ),
	.datad(\cpu|rf|qb[18]~657_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~667_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~667 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[18]~667 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N22
cycloneii_lcell_comb \cpu|rf|qb[18]~729 (
// Equation(s):
// \cpu|rf|qb[18]~729_combout  = (\cpu|rf|qb[18]~667_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(\cpu|rf|qb[18]~667_combout ),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[18]~729_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[18]~729 .lut_mask = 16'hCC44;
defparam \cpu|rf|qb[18]~729 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N13
cycloneii_lcell_ff \cpu|rf|register[10][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][19]~regout ));

// Location: LCCOMB_X66_Y31_N12
cycloneii_lcell_comb \cpu|rf|qa[19]~355 (
// Equation(s):
// \cpu|rf|qa[19]~355_combout  = (\cpu|rf|qa[19]~354_combout  & ((\cpu|rf|register[11][19]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[19]~354_combout  & (((\cpu|rf|register[10][19]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|qa[19]~354_combout ),
	.datab(\cpu|rf|register[11][19]~regout ),
	.datac(\cpu|rf|register[10][19]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~355_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~355 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qa[19]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N18
cycloneii_lcell_comb \cpu|rf|register[3][19]~feeder (
// Equation(s):
// \cpu|rf|register[3][19]~feeder_combout  = \cpu|link|y[19]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[19]~41_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[3][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[3][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y32_N19
cycloneii_lcell_ff \cpu|rf|register[3][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[3][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][19]~regout ));

// Location: LCCOMB_X62_Y32_N4
cycloneii_lcell_comb \cpu|rf|register[2][19]~feeder (
// Equation(s):
// \cpu|rf|register[2][19]~feeder_combout  = \cpu|link|y[19]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[19]~41_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y32_N5
cycloneii_lcell_ff \cpu|rf|register[2][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[2][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][19]~regout ));

// Location: LCFF_X61_Y31_N3
cycloneii_lcell_ff \cpu|rf|register[1][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][19]~regout ));

// Location: LCFF_X61_Y31_N29
cycloneii_lcell_ff \cpu|rf|register[5][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][19]~regout ));

// Location: LCFF_X60_Y33_N25
cycloneii_lcell_ff \cpu|rf|register[6][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][19]~regout ));

// Location: LCFF_X60_Y31_N27
cycloneii_lcell_ff \cpu|rf|register[4][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][19]~regout ));

// Location: LCCOMB_X60_Y31_N26
cycloneii_lcell_comb \cpu|rf|qa[19]~356 (
// Equation(s):
// \cpu|rf|qa[19]~356_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][19]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][19]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[6][19]~regout ),
	.datac(\cpu|rf|register[4][19]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~356_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~356 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[19]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N28
cycloneii_lcell_comb \cpu|rf|qa[19]~357 (
// Equation(s):
// \cpu|rf|qa[19]~357_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[19]~356_combout  & (\cpu|rf|register[7][19]~regout )) # (!\cpu|rf|qa[19]~356_combout  & ((\cpu|rf|register[5][19]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[19]~356_combout ))))

	.dataa(\cpu|rf|register[7][19]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[5][19]~regout ),
	.datad(\cpu|rf|qa[19]~356_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~357_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~357 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[19]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N2
cycloneii_lcell_comb \cpu|rf|qa[19]~358 (
// Equation(s):
// \cpu|rf|qa[19]~358_combout  = (\cpu|rf|qa[4]~14_combout  & (\cpu|rf|qa[4]~17_combout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[19]~357_combout ))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][19]~regout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][19]~regout ),
	.datad(\cpu|rf|qa[19]~357_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~358_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~358 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[19]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N12
cycloneii_lcell_comb \cpu|rf|qa[19]~359 (
// Equation(s):
// \cpu|rf|qa[19]~359_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[19]~358_combout  & (\cpu|rf|register[3][19]~regout )) # (!\cpu|rf|qa[19]~358_combout  & ((\cpu|rf|register[2][19]~regout ))))) # (!\cpu|rf|qa[4]~14_combout  & 
// (((\cpu|rf|qa[19]~358_combout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|register[3][19]~regout ),
	.datac(\cpu|rf|register[2][19]~regout ),
	.datad(\cpu|rf|qa[19]~358_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~359_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~359 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[19]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N14
cycloneii_lcell_comb \cpu|rf|qa[19]~360 (
// Equation(s):
// \cpu|rf|qa[19]~360_combout  = (\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[4]~13_combout )) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[19]~355_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[19]~359_combout )))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[4]~13_combout ),
	.datac(\cpu|rf|qa[19]~355_combout ),
	.datad(\cpu|rf|qa[19]~359_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~360_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~360 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[19]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N2
cycloneii_lcell_comb \cpu|rf|register[22][19]~feeder (
// Equation(s):
// \cpu|rf|register[22][19]~feeder_combout  = \cpu|link|y[19]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[19]~41_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y26_N3
cycloneii_lcell_ff \cpu|rf|register[22][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[22][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][19]~regout ));

// Location: LCFF_X72_Y26_N13
cycloneii_lcell_ff \cpu|rf|register[18][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][19]~regout ));

// Location: LCCOMB_X71_Y26_N0
cycloneii_lcell_comb \cpu|rf|qa[19]~346 (
// Equation(s):
// \cpu|rf|qa[19]~346_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][19]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][19]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[26][19]~regout ),
	.datab(\cpu|rf|register[18][19]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~346_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~346 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[19]~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y26_N22
cycloneii_lcell_comb \cpu|rf|qa[19]~347 (
// Equation(s):
// \cpu|rf|qa[19]~347_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[19]~346_combout  & (\cpu|rf|register[30][19]~regout )) # (!\cpu|rf|qa[19]~346_combout  & ((\cpu|rf|register[22][19]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[19]~346_combout ))))

	.dataa(\cpu|rf|register[30][19]~regout ),
	.datab(\cpu|rf|register[22][19]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[19]~346_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~347_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~347 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[19]~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N6
cycloneii_lcell_comb \cpu|rf|register[20][19]~feeder (
// Equation(s):
// \cpu|rf|register[20][19]~feeder_combout  = \cpu|link|y[19]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[19]~41_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y32_N7
cycloneii_lcell_ff \cpu|rf|register[20][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[20][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][19]~regout ));

// Location: LCCOMB_X67_Y30_N28
cycloneii_lcell_comb \cpu|rf|register[28][19]~feeder (
// Equation(s):
// \cpu|rf|register[28][19]~feeder_combout  = \cpu|link|y[19]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[19]~41_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[28][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[28][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N29
cycloneii_lcell_ff \cpu|rf|register[28][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[28][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][19]~regout ));

// Location: LCFF_X68_Y29_N29
cycloneii_lcell_ff \cpu|rf|register[16][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][19]~regout ));

// Location: LCFF_X68_Y32_N1
cycloneii_lcell_ff \cpu|rf|register[24][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][19]~regout ));

// Location: LCCOMB_X68_Y29_N28
cycloneii_lcell_comb \cpu|rf|qa[19]~348 (
// Equation(s):
// \cpu|rf|qa[19]~348_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[24][19]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][19]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[16][19]~regout ),
	.datad(\cpu|rf|register[24][19]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~348_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~348 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[19]~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N26
cycloneii_lcell_comb \cpu|rf|qa[19]~349 (
// Equation(s):
// \cpu|rf|qa[19]~349_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[19]~348_combout  & ((\cpu|rf|register[28][19]~regout ))) # (!\cpu|rf|qa[19]~348_combout  & (\cpu|rf|register[20][19]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[19]~348_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][19]~regout ),
	.datac(\cpu|rf|register[28][19]~regout ),
	.datad(\cpu|rf|qa[19]~348_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~349_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~349 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[19]~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N4
cycloneii_lcell_comb \cpu|rf|qa[19]~350 (
// Equation(s):
// \cpu|rf|qa[19]~350_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[19]~347_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[19]~349_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[19]~347_combout ),
	.datad(\cpu|rf|qa[19]~349_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~350_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~350 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[19]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N19
cycloneii_lcell_ff \cpu|rf|register[29][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][19]~regout ));

// Location: LCFF_X66_Y30_N13
cycloneii_lcell_ff \cpu|rf|register[17][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][19]~regout ));

// Location: LCCOMB_X66_Y34_N8
cycloneii_lcell_comb \cpu|rf|register[21][19]~feeder (
// Equation(s):
// \cpu|rf|register[21][19]~feeder_combout  = \cpu|link|y[19]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[19]~41_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y34_N9
cycloneii_lcell_ff \cpu|rf|register[21][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[21][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][19]~regout ));

// Location: LCCOMB_X66_Y30_N12
cycloneii_lcell_comb \cpu|rf|qa[19]~344 (
// Equation(s):
// \cpu|rf|qa[19]~344_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][19]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][19]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[17][19]~regout ),
	.datad(\cpu|rf|register[21][19]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~344_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~344 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[19]~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N18
cycloneii_lcell_comb \cpu|rf|qa[19]~345 (
// Equation(s):
// \cpu|rf|qa[19]~345_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[19]~344_combout  & ((\cpu|rf|register[29][19]~regout ))) # (!\cpu|rf|qa[19]~344_combout  & (\cpu|rf|register[25][19]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[19]~344_combout ))))

	.dataa(\cpu|rf|register[25][19]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[29][19]~regout ),
	.datad(\cpu|rf|qa[19]~344_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~345_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~345 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[19]~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y32_N25
cycloneii_lcell_ff \cpu|rf|register[31][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][19]~regout ));

// Location: LCFF_X67_Y33_N19
cycloneii_lcell_ff \cpu|rf|register[27][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][19]~regout ));

// Location: LCFF_X67_Y33_N13
cycloneii_lcell_ff \cpu|rf|register[19][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][19]~regout ));

// Location: LCCOMB_X67_Y33_N12
cycloneii_lcell_comb \cpu|rf|qa[19]~351 (
// Equation(s):
// \cpu|rf|qa[19]~351_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][19]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][19]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[23][19]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][19]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~351_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~351 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[19]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N18
cycloneii_lcell_comb \cpu|rf|qa[19]~352 (
// Equation(s):
// \cpu|rf|qa[19]~352_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[19]~351_combout  & (\cpu|rf|register[31][19]~regout )) # (!\cpu|rf|qa[19]~351_combout  & ((\cpu|rf|register[27][19]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[19]~351_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[31][19]~regout ),
	.datac(\cpu|rf|register[27][19]~regout ),
	.datad(\cpu|rf|qa[19]~351_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~352_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~352 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[19]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N18
cycloneii_lcell_comb \cpu|rf|qa[19]~353 (
// Equation(s):
// \cpu|rf|qa[19]~353_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[19]~350_combout  & ((\cpu|rf|qa[19]~352_combout ))) # (!\cpu|rf|qa[19]~350_combout  & (\cpu|rf|qa[19]~345_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[19]~350_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[19]~350_combout ),
	.datac(\cpu|rf|qa[19]~345_combout ),
	.datad(\cpu|rf|qa[19]~352_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~353_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~353 .lut_mask = 16'hEC64;
defparam \cpu|rf|qa[19]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N24
cycloneii_lcell_comb \cpu|rf|qa[19]~363 (
// Equation(s):
// \cpu|rf|qa[19]~363_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[19]~360_combout  & (\cpu|rf|qa[19]~362_combout )) # (!\cpu|rf|qa[19]~360_combout  & ((\cpu|rf|qa[19]~353_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[19]~360_combout 
// ))))

	.dataa(\cpu|rf|qa[19]~362_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[19]~360_combout ),
	.datad(\cpu|rf|qa[19]~353_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[19]~363_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[19]~363 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[19]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N4
cycloneii_lcell_comb \cpu|alu_a|y[19]~21 (
// Equation(s):
// \cpu|alu_a|y[19]~21_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[19]~363_combout )

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qa[19]~363_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[19]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[19]~21 .lut_mask = 16'hAA00;
defparam \cpu|alu_a|y[19]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~28 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~28_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[2]~34_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[3]~33_combout ))

	.dataa(\cpu|alu_b|y[3]~33_combout ),
	.datab(vcc),
	.datac(\cpu|alu_b|y[2]~34_combout ),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~28 .lut_mask = 16'hF0AA;
defparam \cpu|al_unit|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y35_N25
cycloneii_lcell_ff \cpu|rf|register[13][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][1]~regout ));

// Location: LCFF_X60_Y35_N5
cycloneii_lcell_ff \cpu|rf|register[14][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][1]~regout ));

// Location: LCCOMB_X60_Y35_N26
cycloneii_lcell_comb \cpu|rf|qb[1]~245 (
// Equation(s):
// \cpu|rf|qb[1]~245_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[14][1]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[12][1]~regout ))))

	.dataa(\cpu|rf|register[12][1]~regout ),
	.datab(\cpu|rf|register[14][1]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~245_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~245 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[1]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneii_lcell_comb \cpu|rf|qb[1]~246 (
// Equation(s):
// \cpu|rf|qb[1]~246_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[1]~245_combout  & (\cpu|rf|register[15][1]~regout )) # (!\cpu|rf|qb[1]~245_combout  & ((\cpu|rf|register[13][1]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[1]~245_combout ))))

	.dataa(\cpu|rf|register[15][1]~regout ),
	.datab(\cpu|rf|register[13][1]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[1]~245_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~246_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~246 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[1]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y34_N31
cycloneii_lcell_ff \cpu|rf|register[11][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][1]~regout ));

// Location: LCCOMB_X65_Y33_N14
cycloneii_lcell_comb \cpu|rf|register[8][1]~feeder (
// Equation(s):
// \cpu|rf|register[8][1]~feeder_combout  = \cpu|link|y[1]~69_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[1]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[8][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[8][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y33_N15
cycloneii_lcell_ff \cpu|rf|register[8][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[8][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][1]~regout ));

// Location: LCCOMB_X65_Y34_N28
cycloneii_lcell_comb \cpu|rf|qb[1]~228 (
// Equation(s):
// \cpu|rf|qb[1]~228_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][1]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[8][1]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[9][1]~regout ),
	.datab(\cpu|rf|register[8][1]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~228_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~228 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[1]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneii_lcell_comb \cpu|rf|qb[1]~229 (
// Equation(s):
// \cpu|rf|qb[1]~229_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[1]~228_combout  & ((\cpu|rf|register[11][1]~regout ))) # (!\cpu|rf|qb[1]~228_combout  & (\cpu|rf|register[10][1]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[1]~228_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[10][1]~regout ),
	.datac(\cpu|rf|register[11][1]~regout ),
	.datad(\cpu|rf|qb[1]~228_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~229_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~229 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[1]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N1
cycloneii_lcell_ff \cpu|rf|register[19][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][1]~regout ));

// Location: LCCOMB_X67_Y28_N0
cycloneii_lcell_comb \cpu|rf|qb[1]~237 (
// Equation(s):
// \cpu|rf|qb[1]~237_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][1]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[19][1]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[23][1]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[19][1]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~237_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~237 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[1]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N19
cycloneii_lcell_ff \cpu|rf|register[31][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][1]~regout ));

// Location: LCCOMB_X67_Y28_N18
cycloneii_lcell_comb \cpu|rf|qb[1]~238 (
// Equation(s):
// \cpu|rf|qb[1]~238_combout  = (\cpu|rf|qb[1]~237_combout  & (((\cpu|rf|register[31][1]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[1]~237_combout  & (\cpu|rf|register[27][1]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[27][1]~regout ),
	.datab(\cpu|rf|qb[1]~237_combout ),
	.datac(\cpu|rf|register[31][1]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~238_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~238 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[1]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N17
cycloneii_lcell_ff \cpu|rf|register[25][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][1]~regout ));

// Location: LCFF_X66_Y29_N19
cycloneii_lcell_ff \cpu|rf|register[17][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][1]~regout ));

// Location: LCCOMB_X65_Y29_N6
cycloneii_lcell_comb \cpu|rf|qb[1]~230 (
// Equation(s):
// \cpu|rf|qb[1]~230_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][1]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[17][1]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[21][1]~regout ),
	.datab(\cpu|rf|register[17][1]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~230_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~230 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[1]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N26
cycloneii_lcell_comb \cpu|rf|qb[1]~231 (
// Equation(s):
// \cpu|rf|qb[1]~231_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[1]~230_combout  & (\cpu|rf|register[29][1]~regout )) # (!\cpu|rf|qb[1]~230_combout  & ((\cpu|rf|register[25][1]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[1]~230_combout ))))

	.dataa(\cpu|rf|register[29][1]~regout ),
	.datab(\cpu|rf|register[25][1]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[1]~230_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~231_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~231 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[1]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y26_N7
cycloneii_lcell_ff \cpu|rf|register[30][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][1]~regout ));

// Location: LCFF_X65_Y30_N17
cycloneii_lcell_ff \cpu|rf|register[22][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][1]~regout ));

// Location: LCFF_X67_Y26_N29
cycloneii_lcell_ff \cpu|rf|register[26][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][1]~regout ));

// Location: LCCOMB_X65_Y30_N22
cycloneii_lcell_comb \cpu|rf|qb[1]~232 (
// Equation(s):
// \cpu|rf|qb[1]~232_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[26][1]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[18][1]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[18][1]~regout ),
	.datab(\cpu|rf|register[26][1]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~232_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~232 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[1]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N16
cycloneii_lcell_comb \cpu|rf|qb[1]~233 (
// Equation(s):
// \cpu|rf|qb[1]~233_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[1]~232_combout  & (\cpu|rf|register[30][1]~regout )) # (!\cpu|rf|qb[1]~232_combout  & ((\cpu|rf|register[22][1]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[1]~232_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[30][1]~regout ),
	.datac(\cpu|rf|register[22][1]~regout ),
	.datad(\cpu|rf|qb[1]~232_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~233_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~233 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[1]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N27
cycloneii_lcell_ff \cpu|rf|register[16][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][1]~regout ));

// Location: LCCOMB_X63_Y27_N26
cycloneii_lcell_comb \cpu|rf|qb[1]~234 (
// Equation(s):
// \cpu|rf|qb[1]~234_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][1]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[16][1]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[24][1]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[16][1]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~234_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~234 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[1]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N9
cycloneii_lcell_ff \cpu|rf|register[20][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][1]~regout ));

// Location: LCCOMB_X63_Y27_N8
cycloneii_lcell_comb \cpu|rf|qb[1]~235 (
// Equation(s):
// \cpu|rf|qb[1]~235_combout  = (\cpu|rf|qb[1]~234_combout  & ((\cpu|rf|register[28][1]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[1]~234_combout  & (((\cpu|rf|register[20][1]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[28][1]~regout ),
	.datab(\cpu|rf|qb[1]~234_combout ),
	.datac(\cpu|rf|register[20][1]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~235_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~235 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[1]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N10
cycloneii_lcell_comb \cpu|rf|qb[1]~236 (
// Equation(s):
// \cpu|rf|qb[1]~236_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[1]~233_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[1]~235_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[1]~233_combout ),
	.datad(\cpu|rf|qb[1]~235_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~236_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~236 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[1]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N4
cycloneii_lcell_comb \cpu|rf|qb[1]~239 (
// Equation(s):
// \cpu|rf|qb[1]~239_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[1]~236_combout  & (\cpu|rf|qb[1]~238_combout )) # (!\cpu|rf|qb[1]~236_combout  & ((\cpu|rf|qb[1]~231_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[1]~236_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[1]~238_combout ),
	.datac(\cpu|rf|qb[1]~231_combout ),
	.datad(\cpu|rf|qb[1]~236_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~239_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~239 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[1]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N6
cycloneii_lcell_comb \cpu|rf|register[2][1]~feeder (
// Equation(s):
// \cpu|rf|register[2][1]~feeder_combout  = \cpu|link|y[1]~69_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[1]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y28_N7
cycloneii_lcell_ff \cpu|rf|register[2][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[2][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][1]~regout ));

// Location: LCFF_X59_Y29_N1
cycloneii_lcell_ff \cpu|rf|register[3][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][1]~regout ));

// Location: LCFF_X59_Y32_N31
cycloneii_lcell_ff \cpu|rf|register[1][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][1]~regout ));

// Location: LCCOMB_X57_Y29_N24
cycloneii_lcell_comb \cpu|rf|register[5][1]~feeder (
// Equation(s):
// \cpu|rf|register[5][1]~feeder_combout  = \cpu|link|y[1]~69_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[1]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[5][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[5][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N25
cycloneii_lcell_ff \cpu|rf|register[5][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[5][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][1]~regout ));

// Location: LCFF_X63_Y29_N11
cycloneii_lcell_ff \cpu|rf|register[4][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][1]~regout ));

// Location: LCFF_X63_Y29_N29
cycloneii_lcell_ff \cpu|rf|register[6][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][1]~regout ));

// Location: LCCOMB_X63_Y29_N10
cycloneii_lcell_comb \cpu|rf|qb[1]~240 (
// Equation(s):
// \cpu|rf|qb[1]~240_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|register[6][1]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][1]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[4][1]~regout ),
	.datad(\cpu|rf|register[6][1]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~240_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~240 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[1]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N0
cycloneii_lcell_comb \cpu|rf|qb[1]~241 (
// Equation(s):
// \cpu|rf|qb[1]~241_combout  = (\cpu|rf|qb[1]~240_combout  & ((\cpu|rf|register[7][1]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[1]~240_combout  & (((\cpu|rf|register[5][1]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[7][1]~regout ),
	.datab(\cpu|rf|register[5][1]~regout ),
	.datac(\cpu|rf|qb[1]~240_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~241_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~241 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[1]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N30
cycloneii_lcell_comb \cpu|rf|qb[1]~242 (
// Equation(s):
// \cpu|rf|qb[1]~242_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[2]~78_combout ) # ((\cpu|rf|qb[1]~241_combout )))) # (!\cpu|rf|qb[2]~81_combout  & (!\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[1][1]~regout )))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|qb[2]~78_combout ),
	.datac(\cpu|rf|register[1][1]~regout ),
	.datad(\cpu|rf|qb[1]~241_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~242_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~242 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[1]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N0
cycloneii_lcell_comb \cpu|rf|qb[1]~243 (
// Equation(s):
// \cpu|rf|qb[1]~243_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[1]~242_combout  & ((\cpu|rf|register[3][1]~regout ))) # (!\cpu|rf|qb[1]~242_combout  & (\cpu|rf|register[2][1]~regout )))) # (!\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|qb[1]~242_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~78_combout ),
	.datab(\cpu|rf|register[2][1]~regout ),
	.datac(\cpu|rf|register[3][1]~regout ),
	.datad(\cpu|rf|qb[1]~242_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~243_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~243 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[1]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N18
cycloneii_lcell_comb \cpu|rf|qb[1]~244 (
// Equation(s):
// \cpu|rf|qb[1]~244_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[1]~239_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[1]~243_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[1]~239_combout ),
	.datad(\cpu|rf|qb[1]~243_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~244_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~244 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[1]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N20
cycloneii_lcell_comb \cpu|rf|qb[1]~247 (
// Equation(s):
// \cpu|rf|qb[1]~247_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[1]~244_combout  & (\cpu|rf|qb[1]~246_combout )) # (!\cpu|rf|qb[1]~244_combout  & ((\cpu|rf|qb[1]~229_combout ))))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[1]~244_combout ))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[1]~246_combout ),
	.datac(\cpu|rf|qb[1]~229_combout ),
	.datad(\cpu|rf|qb[1]~244_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~247_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~247 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[1]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N2
cycloneii_lcell_comb \cpu|alu_b|y[1]~35 (
// Equation(s):
// \cpu|alu_b|y[1]~35_combout  = (\cpu|cu|aluimm~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [1])) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[1]~247_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|rf|qb[1]~247_combout ),
	.datad(\cpu|cu|aluimm~5_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[1]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[1]~35 .lut_mask = 16'hAA30;
defparam \cpu|alu_b|y[1]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~25 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~25_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[0]~28_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[1]~35_combout )))

	.dataa(\cpu|alu_b|y[0]~28_combout ),
	.datab(vcc),
	.datac(\cpu|alu_b|y[1]~35_combout ),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~25 .lut_mask = 16'hAAF0;
defparam \cpu|al_unit|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N2
cycloneii_lcell_comb \cpu|al_unit|Mux12~0 (
// Equation(s):
// \cpu|al_unit|Mux12~0_combout  = (\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftLeft0~25_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftLeft0~28_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~28_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~0 .lut_mask = 16'hA820;
defparam \cpu|al_unit|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N22
cycloneii_lcell_comb \cpu|al_unit|Mux12~2 (
// Equation(s):
// \cpu|al_unit|Mux12~2_combout  = (!\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|Mux12~0_combout )

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|al_unit|Mux12~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~2 .lut_mask = 16'h3030;
defparam \cpu|al_unit|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N24
cycloneii_lcell_comb \cpu|al_unit|Mux9~2 (
// Equation(s):
// \cpu|al_unit|Mux9~2_combout  = ((\cpu|alu_a|y[3]~9_combout  & (!\cpu|al_unit|ShiftLeft0~18_combout  & !\cpu|alu_a|y[4]~8_combout ))) # (!\cpu|cu|aluc[2]~9_combout )

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|alu_a|y[4]~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~2 .lut_mask = 16'h0F2F;
defparam \cpu|al_unit|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N16
cycloneii_lcell_comb \cpu|alu_b|y[20]~49 (
// Equation(s):
// \cpu|alu_b|y[20]~49_combout  = (\cpu|cu|aluimm~5_combout  & (((\cpu|immediate[16]~0_combout )))) # (!\cpu|cu|aluimm~5_combout  & (!\cpu|rf|Equal1~1_combout  & ((\cpu|rf|qb[20]~627_combout ))))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|immediate[16]~0_combout ),
	.datad(\cpu|rf|qb[20]~627_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[20]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[20]~49 .lut_mask = 16'hB1A0;
defparam \cpu|alu_b|y[20]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~23 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~23_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[29]~447_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[28]~467_combout ))

	.dataa(vcc),
	.datab(\cpu|rf|qb[28]~467_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|rf|qb[29]~447_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~23 .lut_mask = 16'hFC0C;
defparam \cpu|al_unit|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y32_N11
cycloneii_lcell_ff \cpu|rf|register[3][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][30]~regout ));

// Location: LCFF_X59_Y32_N5
cycloneii_lcell_ff \cpu|rf|register[1][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][30]~regout ));

// Location: LCCOMB_X59_Y32_N4
cycloneii_lcell_comb \cpu|rf|qb[30]~422 (
// Equation(s):
// \cpu|rf|qb[30]~422_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|register[2][30]~regout ) # ((\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|register[1][30]~regout  & !\cpu|rf|qb[2]~81_combout ))))

	.dataa(\cpu|rf|register[2][30]~regout ),
	.datab(\cpu|rf|qb[2]~78_combout ),
	.datac(\cpu|rf|register[1][30]~regout ),
	.datad(\cpu|rf|qb[2]~81_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~422_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~422 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[30]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneii_lcell_comb \cpu|rf|register[6][30]~feeder (
// Equation(s):
// \cpu|rf|register[6][30]~feeder_combout  = \cpu|link|y[30]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[30]~33_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y34_N13
cycloneii_lcell_ff \cpu|rf|register[6][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[6][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][30]~regout ));

// Location: LCFF_X59_Y32_N19
cycloneii_lcell_ff \cpu|rf|register[7][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][30]~regout ));

// Location: LCFF_X60_Y31_N5
cycloneii_lcell_ff \cpu|rf|register[5][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][30]~regout ));

// Location: LCFF_X60_Y31_N23
cycloneii_lcell_ff \cpu|rf|register[4][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][30]~regout ));

// Location: LCCOMB_X60_Y31_N22
cycloneii_lcell_comb \cpu|rf|qb[30]~420 (
// Equation(s):
// \cpu|rf|qb[30]~420_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][30]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][30]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[5][30]~regout ),
	.datac(\cpu|rf|register[4][30]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~420_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~420 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[30]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N18
cycloneii_lcell_comb \cpu|rf|qb[30]~421 (
// Equation(s):
// \cpu|rf|qb[30]~421_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[30]~420_combout  & ((\cpu|rf|register[7][30]~regout ))) # (!\cpu|rf|qb[30]~420_combout  & (\cpu|rf|register[6][30]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[30]~420_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[6][30]~regout ),
	.datac(\cpu|rf|register[7][30]~regout ),
	.datad(\cpu|rf|qb[30]~420_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~421_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~421 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[30]~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N14
cycloneii_lcell_comb \cpu|rf|qb[30]~423 (
// Equation(s):
// \cpu|rf|qb[30]~423_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[30]~422_combout  & (\cpu|rf|register[3][30]~regout )) # (!\cpu|rf|qb[30]~422_combout  & ((\cpu|rf|qb[30]~421_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & 
// (((\cpu|rf|qb[30]~422_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[3][30]~regout ),
	.datac(\cpu|rf|qb[30]~422_combout ),
	.datad(\cpu|rf|qb[30]~421_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~423_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~423 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[30]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N4
cycloneii_lcell_comb \cpu|rf|qb[30]~424 (
// Equation(s):
// \cpu|rf|qb[30]~424_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[30]~419_combout ) # ((\cpu|rf|qb[2]~77_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[30]~423_combout  & !\cpu|rf|qb[2]~77_combout ))))

	.dataa(\cpu|rf|qb[30]~419_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[30]~423_combout ),
	.datad(\cpu|rf|qb[2]~77_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~424_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~424 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[30]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y32_N3
cycloneii_lcell_ff \cpu|rf|register[31][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][30]~regout ));

// Location: LCFF_X67_Y33_N23
cycloneii_lcell_ff \cpu|rf|register[19][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][30]~regout ));

// Location: LCFF_X67_Y32_N1
cycloneii_lcell_ff \cpu|rf|register[23][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][30]~regout ));

// Location: LCCOMB_X67_Y32_N0
cycloneii_lcell_comb \cpu|rf|qb[30]~415 (
// Equation(s):
// \cpu|rf|qb[30]~415_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][30]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][30]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[19][30]~regout ),
	.datac(\cpu|rf|register[23][30]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~415_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~415 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[30]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N2
cycloneii_lcell_comb \cpu|rf|qb[30]~416 (
// Equation(s):
// \cpu|rf|qb[30]~416_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[30]~415_combout  & ((\cpu|rf|register[31][30]~regout ))) # (!\cpu|rf|qb[30]~415_combout  & (\cpu|rf|register[27][30]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[30]~415_combout ))))

	.dataa(\cpu|rf|register[27][30]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[31][30]~regout ),
	.datad(\cpu|rf|qb[30]~415_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~416_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~416 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[30]~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N28
cycloneii_lcell_comb \cpu|rf|register[22][30]~feeder (
// Equation(s):
// \cpu|rf|register[22][30]~feeder_combout  = \cpu|link|y[30]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[30]~33_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y30_N29
cycloneii_lcell_ff \cpu|rf|register[22][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[22][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][30]~regout ));

// Location: LCFF_X70_Y29_N13
cycloneii_lcell_ff \cpu|rf|register[26][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][30]~regout ));

// Location: LCCOMB_X70_Y29_N12
cycloneii_lcell_comb \cpu|rf|qb[30]~408 (
// Equation(s):
// \cpu|rf|qb[30]~408_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[26][30]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[18][30]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[18][30]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[26][30]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~408_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~408 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[30]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N8
cycloneii_lcell_comb \cpu|rf|qb[30]~409 (
// Equation(s):
// \cpu|rf|qb[30]~409_combout  = (\cpu|rf|qb[30]~408_combout  & ((\cpu|rf|register[30][30]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[30]~408_combout  & (((\cpu|rf|register[22][30]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[30][30]~regout ),
	.datab(\cpu|rf|register[22][30]~regout ),
	.datac(\cpu|rf|qb[30]~408_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~409_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~409 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[30]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N11
cycloneii_lcell_ff \cpu|rf|register[28][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][30]~regout ));

// Location: LCFF_X67_Y29_N23
cycloneii_lcell_ff \cpu|rf|register[16][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][30]~regout ));

// Location: LCFF_X68_Y29_N7
cycloneii_lcell_ff \cpu|rf|register[24][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][30]~regout ));

// Location: LCCOMB_X68_Y29_N6
cycloneii_lcell_comb \cpu|rf|qb[30]~412 (
// Equation(s):
// \cpu|rf|qb[30]~412_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][30]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][30]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][30]~regout ),
	.datac(\cpu|rf|register[24][30]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~412_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~412 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[30]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N26
cycloneii_lcell_comb \cpu|rf|qb[30]~413 (
// Equation(s):
// \cpu|rf|qb[30]~413_combout  = (\cpu|rf|qb[30]~412_combout  & (((\cpu|rf|register[28][30]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[30]~412_combout  & (\cpu|rf|register[20][30]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[20][30]~regout ),
	.datab(\cpu|rf|register[28][30]~regout ),
	.datac(\cpu|rf|qb[30]~412_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~413_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~413 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[30]~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N21
cycloneii_lcell_ff \cpu|rf|register[29][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][30]~regout ));

// Location: LCFF_X69_Y27_N9
cycloneii_lcell_ff \cpu|rf|register[21][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][30]~regout ));

// Location: LCCOMB_X69_Y27_N8
cycloneii_lcell_comb \cpu|rf|qb[30]~410 (
// Equation(s):
// \cpu|rf|qb[30]~410_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[21][30]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[17][30]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[17][30]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[21][30]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~410_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~410 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[30]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N0
cycloneii_lcell_comb \cpu|rf|qb[30]~411 (
// Equation(s):
// \cpu|rf|qb[30]~411_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[30]~410_combout  & ((\cpu|rf|register[29][30]~regout ))) # (!\cpu|rf|qb[30]~410_combout  & (\cpu|rf|register[25][30]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[30]~410_combout ))))

	.dataa(\cpu|rf|register[25][30]~regout ),
	.datab(\cpu|rf|register[29][30]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[30]~410_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~411_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~411 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[30]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N0
cycloneii_lcell_comb \cpu|rf|qb[30]~414 (
// Equation(s):
// \cpu|rf|qb[30]~414_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[30]~411_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[30]~413_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[30]~413_combout ),
	.datad(\cpu|rf|qb[30]~411_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~414_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~414 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[30]~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N2
cycloneii_lcell_comb \cpu|rf|qb[30]~417 (
// Equation(s):
// \cpu|rf|qb[30]~417_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[30]~414_combout  & (\cpu|rf|qb[30]~416_combout )) # (!\cpu|rf|qb[30]~414_combout  & ((\cpu|rf|qb[30]~409_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[30]~414_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[30]~416_combout ),
	.datac(\cpu|rf|qb[30]~409_combout ),
	.datad(\cpu|rf|qb[30]~414_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~417_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~417 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[30]~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N22
cycloneii_lcell_comb \cpu|rf|qb[30]~427 (
// Equation(s):
// \cpu|rf|qb[30]~427_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[30]~424_combout  & (\cpu|rf|qb[30]~426_combout )) # (!\cpu|rf|qb[30]~424_combout  & ((\cpu|rf|qb[30]~417_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[30]~424_combout 
// ))))

	.dataa(\cpu|rf|qb[30]~426_combout ),
	.datab(\cpu|rf|qb[2]~77_combout ),
	.datac(\cpu|rf|qb[30]~424_combout ),
	.datad(\cpu|rf|qb[30]~417_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~427_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~427 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qb[30]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~29 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~29_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[31]~87_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[30]~427_combout )))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|rf|qb[31]~87_combout ),
	.datad(\cpu|rf|qb[30]~427_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~29 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~30 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~30_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~29_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight1~23_combout ))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight1~23_combout ),
	.datad(\cpu|al_unit|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~30 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[21]));
// synopsys translate_off
defparam \in_port0[21]~I .input_async_reset = "none";
defparam \in_port0[21]~I .input_power_up = "low";
defparam \in_port0[21]~I .input_register_mode = "none";
defparam \in_port0[21]~I .input_sync_reset = "none";
defparam \in_port0[21]~I .oe_async_reset = "none";
defparam \in_port0[21]~I .oe_power_up = "low";
defparam \in_port0[21]~I .oe_register_mode = "none";
defparam \in_port0[21]~I .oe_sync_reset = "none";
defparam \in_port0[21]~I .operation_mode = "input";
defparam \in_port0[21]~I .output_async_reset = "none";
defparam \in_port0[21]~I .output_power_up = "low";
defparam \in_port0[21]~I .output_register_mode = "none";
defparam \in_port0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X57_Y30_N31
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[21] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [21]));

// Location: LCCOMB_X57_Y30_N30
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector10~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector10~1_combout  = (!\cpu|al_unit|Mux28~8_combout  & (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [21] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [21]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector10~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector10~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N8
cycloneii_lcell_comb \cpu|rf|qb[21]~732 (
// Equation(s):
// \cpu|rf|qb[21]~732_combout  = (\cpu|rf|qb[21]~607_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(vcc),
	.datac(\cpu|rf|qb[21]~607_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~732_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~732 .lut_mask = 16'hF050;
defparam \cpu|rf|qb[21]~732 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N18
cycloneii_lcell_comb \cpu|rf|qb[22]~733 (
// Equation(s):
// \cpu|rf|qb[22]~733_combout  = (\cpu|rf|qb[22]~587_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(\cpu|rf|qb[22]~587_combout ),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~733_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~733 .lut_mask = 16'hCC44;
defparam \cpu|rf|qb[22]~733 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N27
cycloneii_lcell_ff \cpu|rf|register[15][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][23]~regout ));

// Location: LCFF_X59_Y33_N31
cycloneii_lcell_ff \cpu|rf|register[12][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][23]~regout ));

// Location: LCCOMB_X58_Y33_N2
cycloneii_lcell_comb \cpu|rf|qb[23]~565 (
// Equation(s):
// \cpu|rf|qb[23]~565_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[14][23]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[12][23]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[14][23]~regout ),
	.datab(\cpu|rf|register[12][23]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~565_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~565 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[23]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N2
cycloneii_lcell_comb \cpu|rf|qb[23]~566 (
// Equation(s):
// \cpu|rf|qb[23]~566_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[23]~565_combout  & ((\cpu|rf|register[15][23]~regout ))) # (!\cpu|rf|qb[23]~565_combout  & (\cpu|rf|register[13][23]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[23]~565_combout ))))

	.dataa(\cpu|rf|register[13][23]~regout ),
	.datab(\cpu|rf|register[15][23]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[23]~565_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~566_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~566 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[23]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N15
cycloneii_lcell_ff \cpu|rf|register[11][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][23]~regout ));

// Location: LCFF_X66_Y32_N7
cycloneii_lcell_ff \cpu|rf|register[9][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][23]~regout ));

// Location: LCCOMB_X66_Y26_N10
cycloneii_lcell_comb \cpu|rf|qb[23]~548 (
// Equation(s):
// \cpu|rf|qb[23]~548_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][23]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][23]~regout ))))

	.dataa(\cpu|rf|register[8][23]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|register[9][23]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~548_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~548 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qb[23]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N14
cycloneii_lcell_comb \cpu|rf|qb[23]~549 (
// Equation(s):
// \cpu|rf|qb[23]~549_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[23]~548_combout  & ((\cpu|rf|register[11][23]~regout ))) # (!\cpu|rf|qb[23]~548_combout  & (\cpu|rf|register[10][23]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[23]~548_combout ))))

	.dataa(\cpu|rf|register[10][23]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[11][23]~regout ),
	.datad(\cpu|rf|qb[23]~548_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~549_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~549 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[23]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N22
cycloneii_lcell_comb \cpu|rf|register[27][23]~feeder (
// Equation(s):
// \cpu|rf|register[27][23]~feeder_combout  = \cpu|link|y[23]~49_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[23]~49_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][23]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y28_N23
cycloneii_lcell_ff \cpu|rf|register[27][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[27][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][23]~regout ));

// Location: LCFF_X67_Y28_N5
cycloneii_lcell_ff \cpu|rf|register[19][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][23]~regout ));

// Location: LCCOMB_X67_Y28_N4
cycloneii_lcell_comb \cpu|rf|qb[23]~557 (
// Equation(s):
// \cpu|rf|qb[23]~557_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][23]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[19][23]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[23][23]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[19][23]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~557_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~557 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[23]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N6
cycloneii_lcell_comb \cpu|rf|qb[23]~558 (
// Equation(s):
// \cpu|rf|qb[23]~558_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[23]~557_combout  & (\cpu|rf|register[31][23]~regout )) # (!\cpu|rf|qb[23]~557_combout  & ((\cpu|rf|register[27][23]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[23]~557_combout ))))

	.dataa(\cpu|rf|register[31][23]~regout ),
	.datab(\cpu|rf|register[27][23]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[23]~557_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~558_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~558 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[23]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N3
cycloneii_lcell_ff \cpu|rf|register[25][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][23]~regout ));

// Location: LCFF_X67_Y27_N29
cycloneii_lcell_ff \cpu|rf|register[29][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][23]~regout ));

// Location: LCFF_X66_Y29_N25
cycloneii_lcell_ff \cpu|rf|register[17][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][23]~regout ));

// Location: LCCOMB_X66_Y29_N24
cycloneii_lcell_comb \cpu|rf|qb[23]~550 (
// Equation(s):
// \cpu|rf|qb[23]~550_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][23]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][23]~regout )))))

	.dataa(\cpu|rf|register[21][23]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[17][23]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~550_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~550 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[23]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N28
cycloneii_lcell_comb \cpu|rf|qb[23]~551 (
// Equation(s):
// \cpu|rf|qb[23]~551_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[23]~550_combout  & ((\cpu|rf|register[29][23]~regout ))) # (!\cpu|rf|qb[23]~550_combout  & (\cpu|rf|register[25][23]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[23]~550_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][23]~regout ),
	.datac(\cpu|rf|register[29][23]~regout ),
	.datad(\cpu|rf|qb[23]~550_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~551_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~551 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[23]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y24_N9
cycloneii_lcell_ff \cpu|rf|register[20][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][23]~regout ));

// Location: LCFF_X63_Y24_N25
cycloneii_lcell_ff \cpu|rf|register[28][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][23]~regout ));

// Location: LCFF_X63_Y27_N21
cycloneii_lcell_ff \cpu|rf|register[16][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][23]~regout ));

// Location: LCCOMB_X63_Y27_N20
cycloneii_lcell_comb \cpu|rf|qb[23]~554 (
// Equation(s):
// \cpu|rf|qb[23]~554_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][23]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][23]~regout )))))

	.dataa(\cpu|rf|register[24][23]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[16][23]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~554_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~554 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[23]~554 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N24
cycloneii_lcell_comb \cpu|rf|qb[23]~555 (
// Equation(s):
// \cpu|rf|qb[23]~555_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[23]~554_combout  & ((\cpu|rf|register[28][23]~regout ))) # (!\cpu|rf|qb[23]~554_combout  & (\cpu|rf|register[20][23]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[23]~554_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][23]~regout ),
	.datac(\cpu|rf|register[28][23]~regout ),
	.datad(\cpu|rf|qb[23]~554_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~555_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~555 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[23]~555 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y26_N9
cycloneii_lcell_ff \cpu|rf|register[30][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][23]~regout ));

// Location: LCFF_X67_Y26_N15
cycloneii_lcell_ff \cpu|rf|register[26][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][23]~regout ));

// Location: LCFF_X68_Y26_N29
cycloneii_lcell_ff \cpu|rf|register[18][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][23]~regout ));

// Location: LCCOMB_X68_Y26_N28
cycloneii_lcell_comb \cpu|rf|qb[23]~552 (
// Equation(s):
// \cpu|rf|qb[23]~552_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][23]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][23]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[26][23]~regout ),
	.datac(\cpu|rf|register[18][23]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~552_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~552 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[23]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N8
cycloneii_lcell_comb \cpu|rf|qb[23]~553 (
// Equation(s):
// \cpu|rf|qb[23]~553_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[23]~552_combout  & ((\cpu|rf|register[30][23]~regout ))) # (!\cpu|rf|qb[23]~552_combout  & (\cpu|rf|register[22][23]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[23]~552_combout ))))

	.dataa(\cpu|rf|register[22][23]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[30][23]~regout ),
	.datad(\cpu|rf|qb[23]~552_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~553_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~553 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[23]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N28
cycloneii_lcell_comb \cpu|rf|qb[23]~556 (
// Equation(s):
// \cpu|rf|qb[23]~556_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[23]~553_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[23]~555_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[23]~555_combout ),
	.datad(\cpu|rf|qb[23]~553_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~556_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~556 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[23]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N14
cycloneii_lcell_comb \cpu|rf|qb[23]~559 (
// Equation(s):
// \cpu|rf|qb[23]~559_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[23]~556_combout  & (\cpu|rf|qb[23]~558_combout )) # (!\cpu|rf|qb[23]~556_combout  & ((\cpu|rf|qb[23]~551_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[23]~556_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[23]~558_combout ),
	.datac(\cpu|rf|qb[23]~551_combout ),
	.datad(\cpu|rf|qb[23]~556_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~559_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~559 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[23]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N21
cycloneii_lcell_ff \cpu|rf|register[3][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][23]~regout ));

// Location: LCFF_X61_Y31_N7
cycloneii_lcell_ff \cpu|rf|register[1][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][23]~regout ));

// Location: LCFF_X61_Y31_N13
cycloneii_lcell_ff \cpu|rf|register[5][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][23]~regout ));

// Location: LCCOMB_X61_Y32_N20
cycloneii_lcell_comb \cpu|rf|register[6][23]~feeder (
// Equation(s):
// \cpu|rf|register[6][23]~feeder_combout  = \cpu|link|y[23]~49_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[23]~49_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][23]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y32_N21
cycloneii_lcell_ff \cpu|rf|register[6][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[6][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][23]~regout ));

// Location: LCCOMB_X61_Y32_N10
cycloneii_lcell_comb \cpu|rf|qb[23]~560 (
// Equation(s):
// \cpu|rf|qb[23]~560_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[6][23]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[4][23]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[4][23]~regout ),
	.datab(\cpu|rf|register[6][23]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~560_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~560 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[23]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N12
cycloneii_lcell_comb \cpu|rf|qb[23]~561 (
// Equation(s):
// \cpu|rf|qb[23]~561_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[23]~560_combout  & (\cpu|rf|register[7][23]~regout )) # (!\cpu|rf|qb[23]~560_combout  & ((\cpu|rf|register[5][23]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[23]~560_combout ))))

	.dataa(\cpu|rf|register[7][23]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[5][23]~regout ),
	.datad(\cpu|rf|qb[23]~560_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~561_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~561 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[23]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N10
cycloneii_lcell_comb \cpu|rf|qb[23]~562 (
// Equation(s):
// \cpu|rf|qb[23]~562_combout  = (\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[23]~561_combout ))) # (!\cpu|rf|qb[2]~81_combout  & (\cpu|rf|register[1][23]~regout ))))

	.dataa(\cpu|rf|qb[2]~78_combout ),
	.datab(\cpu|rf|register[1][23]~regout ),
	.datac(\cpu|rf|qb[2]~81_combout ),
	.datad(\cpu|rf|qb[23]~561_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~562_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~562 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[23]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N24
cycloneii_lcell_comb \cpu|rf|qb[23]~563 (
// Equation(s):
// \cpu|rf|qb[23]~563_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[23]~562_combout  & ((\cpu|rf|register[3][23]~regout ))) # (!\cpu|rf|qb[23]~562_combout  & (\cpu|rf|register[2][23]~regout )))) # (!\cpu|rf|qb[2]~78_combout  & 
// (((\cpu|rf|qb[23]~562_combout ))))

	.dataa(\cpu|rf|register[2][23]~regout ),
	.datab(\cpu|rf|register[3][23]~regout ),
	.datac(\cpu|rf|qb[2]~78_combout ),
	.datad(\cpu|rf|qb[23]~562_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~563_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~563 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[23]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N0
cycloneii_lcell_comb \cpu|rf|qb[23]~564 (
// Equation(s):
// \cpu|rf|qb[23]~564_combout  = (\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[2]~77_combout )) # (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[2]~77_combout  & (\cpu|rf|qb[23]~559_combout )) # (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[23]~563_combout )))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[2]~77_combout ),
	.datac(\cpu|rf|qb[23]~559_combout ),
	.datad(\cpu|rf|qb[23]~563_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~564_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~564 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[23]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N4
cycloneii_lcell_comb \cpu|rf|qb[23]~567 (
// Equation(s):
// \cpu|rf|qb[23]~567_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[23]~564_combout  & (\cpu|rf|qb[23]~566_combout )) # (!\cpu|rf|qb[23]~564_combout  & ((\cpu|rf|qb[23]~549_combout ))))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[23]~564_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[23]~566_combout ),
	.datac(\cpu|rf|qb[23]~549_combout ),
	.datad(\cpu|rf|qb[23]~564_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~567_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~567 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[23]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N4
cycloneii_lcell_comb \cpu|rf|qb[23]~734 (
// Equation(s):
// \cpu|rf|qb[23]~734_combout  = (\cpu|rf|qb[23]~567_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(vcc),
	.datad(\cpu|rf|qb[23]~567_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[23]~734_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[23]~734 .lut_mask = 16'hDD00;
defparam \cpu|rf|qb[23]~734 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N14
cycloneii_lcell_comb \cpu|pcplus4|p4[24]~44 (
// Equation(s):
// \cpu|pcplus4|p4[24]~44_combout  = (\cpu|ip|q [24] & (!\cpu|pcplus4|p4[23]~43  & VCC)) # (!\cpu|ip|q [24] & (\cpu|pcplus4|p4[23]~43  $ (GND)))
// \cpu|pcplus4|p4[24]~45  = CARRY((!\cpu|ip|q [24] & !\cpu|pcplus4|p4[23]~43 ))

	.dataa(\cpu|ip|q [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[23]~43 ),
	.combout(\cpu|pcplus4|p4[24]~44_combout ),
	.cout(\cpu|pcplus4|p4[24]~45 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[24]~44 .lut_mask = 16'h5A05;
defparam \cpu|pcplus4|p4[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~16 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~16_combout  = (\cpu|cu|aluimm~5_combout  & \cpu|immediate[16]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|immediate[16]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~16 .lut_mask = 16'hF000;
defparam \cpu|al_unit|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N10
cycloneii_lcell_comb \cpu|al_unit|Mux6~12 (
// Equation(s):
// \cpu|al_unit|Mux6~12_combout  = (!\cpu|cu|aluc[1]~1_combout  & (\cpu|cu|aluc[0]~11_combout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [27]) # (!\cpu|cu|comb~3_combout ))))

	.dataa(\cpu|cu|comb~3_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datac(\cpu|cu|aluc[1]~1_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~12 .lut_mask = 16'h0700;
defparam \cpu|al_unit|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y31_N23
cycloneii_lcell_ff \cpu|rf|register[11][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][24]~regout ));

// Location: LCFF_X62_Y26_N23
cycloneii_lcell_ff \cpu|rf|register[10][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][24]~regout ));

// Location: LCCOMB_X70_Y31_N12
cycloneii_lcell_comb \cpu|rf|qa[24]~444 (
// Equation(s):
// \cpu|rf|qa[24]~444_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][24]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][24]~regout ))))

	.dataa(\cpu|rf|register[8][24]~regout ),
	.datab(\cpu|rf|register[10][24]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~444_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~444 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[24]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N16
cycloneii_lcell_comb \cpu|rf|qa[24]~445 (
// Equation(s):
// \cpu|rf|qa[24]~445_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[24]~444_combout  & ((\cpu|rf|register[11][24]~regout ))) # (!\cpu|rf|qa[24]~444_combout  & (\cpu|rf|register[9][24]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[24]~444_combout ))))

	.dataa(\cpu|rf|register[9][24]~regout ),
	.datab(\cpu|rf|register[11][24]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[24]~444_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~445_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~445 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[24]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y33_N1
cycloneii_lcell_ff \cpu|rf|register[14][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][24]~regout ));

// Location: LCFF_X59_Y33_N7
cycloneii_lcell_ff \cpu|rf|register[12][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][24]~regout ));

// Location: LCCOMB_X59_Y33_N6
cycloneii_lcell_comb \cpu|rf|qa[24]~461 (
// Equation(s):
// \cpu|rf|qa[24]~461_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][24]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[12][24]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[13][24]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[12][24]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~461_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~461 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[24]~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneii_lcell_comb \cpu|rf|qa[24]~462 (
// Equation(s):
// \cpu|rf|qa[24]~462_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[24]~461_combout  & (\cpu|rf|register[15][24]~regout )) # (!\cpu|rf|qa[24]~461_combout  & ((\cpu|rf|register[14][24]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[24]~461_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[15][24]~regout ),
	.datac(\cpu|rf|register[14][24]~regout ),
	.datad(\cpu|rf|qa[24]~461_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~462_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~462 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[24]~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y33_N3
cycloneii_lcell_ff \cpu|rf|register[1][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][24]~regout ));

// Location: LCCOMB_X61_Y33_N2
cycloneii_lcell_comb \cpu|rf|qa[24]~458 (
// Equation(s):
// \cpu|rf|qa[24]~458_combout  = (\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[4]~14_combout )))) # (!\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[2][24]~regout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|register[1][24]~regout 
// )))))

	.dataa(\cpu|rf|register[2][24]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][24]~regout ),
	.datad(\cpu|rf|qa[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~458_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~458 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[24]~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N5
cycloneii_lcell_ff \cpu|rf|register[7][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][24]~regout ));

// Location: LCFF_X61_Y32_N7
cycloneii_lcell_ff \cpu|rf|register[6][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][24]~regout ));

// Location: LCFF_X62_Y30_N3
cycloneii_lcell_ff \cpu|rf|register[4][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][24]~regout ));

// Location: LCCOMB_X63_Y31_N16
cycloneii_lcell_comb \cpu|rf|register[5][24]~feeder (
// Equation(s):
// \cpu|rf|register[5][24]~feeder_combout  = \cpu|link|y[24]~51_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[24]~51_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[5][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[5][24]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[5][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y31_N17
cycloneii_lcell_ff \cpu|rf|register[5][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[5][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][24]~regout ));

// Location: LCCOMB_X62_Y30_N2
cycloneii_lcell_comb \cpu|rf|qa[24]~456 (
// Equation(s):
// \cpu|rf|qa[24]~456_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|register[5][24]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[4][24]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[4][24]~regout ),
	.datad(\cpu|rf|register[5][24]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~456_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~456 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[24]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N6
cycloneii_lcell_comb \cpu|rf|qa[24]~457 (
// Equation(s):
// \cpu|rf|qa[24]~457_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[24]~456_combout  & (\cpu|rf|register[7][24]~regout )) # (!\cpu|rf|qa[24]~456_combout  & ((\cpu|rf|register[6][24]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[24]~456_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[7][24]~regout ),
	.datac(\cpu|rf|register[6][24]~regout ),
	.datad(\cpu|rf|qa[24]~456_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~457_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~457 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[24]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N4
cycloneii_lcell_comb \cpu|rf|qa[24]~459 (
// Equation(s):
// \cpu|rf|qa[24]~459_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[24]~458_combout  & (\cpu|rf|register[3][24]~regout )) # (!\cpu|rf|qa[24]~458_combout  & ((\cpu|rf|qa[24]~457_combout ))))) # (!\cpu|rf|qa[4]~17_combout  & 
// (((\cpu|rf|qa[24]~458_combout ))))

	.dataa(\cpu|rf|register[3][24]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|qa[24]~458_combout ),
	.datad(\cpu|rf|qa[24]~457_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~459_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~459 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[24]~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N21
cycloneii_lcell_ff \cpu|rf|register[31][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][24]~regout ));

// Location: LCFF_X67_Y32_N9
cycloneii_lcell_ff \cpu|rf|register[23][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][24]~regout ));

// Location: LCFF_X65_Y32_N25
cycloneii_lcell_ff \cpu|rf|register[19][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][24]~regout ));

// Location: LCCOMB_X65_Y32_N24
cycloneii_lcell_comb \cpu|rf|qa[24]~453 (
// Equation(s):
// \cpu|rf|qa[24]~453_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][24]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][24]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[23][24]~regout ),
	.datac(\cpu|rf|register[19][24]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~453_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~453 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[24]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N20
cycloneii_lcell_comb \cpu|rf|qa[24]~454 (
// Equation(s):
// \cpu|rf|qa[24]~454_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[24]~453_combout  & ((\cpu|rf|register[31][24]~regout ))) # (!\cpu|rf|qa[24]~453_combout  & (\cpu|rf|register[27][24]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[24]~453_combout ))))

	.dataa(\cpu|rf|register[27][24]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[31][24]~regout ),
	.datad(\cpu|rf|qa[24]~453_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~454_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~454 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[24]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y30_N15
cycloneii_lcell_ff \cpu|rf|register[22][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][24]~regout ));

// Location: LCFF_X68_Y30_N25
cycloneii_lcell_ff \cpu|rf|register[30][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][24]~regout ));

// Location: LCFF_X68_Y30_N31
cycloneii_lcell_ff \cpu|rf|register[18][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][24]~regout ));

// Location: LCCOMB_X68_Y30_N30
cycloneii_lcell_comb \cpu|rf|qa[24]~446 (
// Equation(s):
// \cpu|rf|qa[24]~446_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][24]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][24]~regout )))))

	.dataa(\cpu|rf|register[26][24]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[18][24]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~446_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~446 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[24]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N24
cycloneii_lcell_comb \cpu|rf|qa[24]~447 (
// Equation(s):
// \cpu|rf|qa[24]~447_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[24]~446_combout  & ((\cpu|rf|register[30][24]~regout ))) # (!\cpu|rf|qa[24]~446_combout  & (\cpu|rf|register[22][24]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[24]~446_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][24]~regout ),
	.datac(\cpu|rf|register[30][24]~regout ),
	.datad(\cpu|rf|qa[24]~446_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~447_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~447 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[24]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y23_N17
cycloneii_lcell_ff \cpu|rf|register[20][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][24]~regout ));

// Location: LCCOMB_X65_Y28_N30
cycloneii_lcell_comb \cpu|rf|register[16][24]~feeder (
// Equation(s):
// \cpu|rf|register[16][24]~feeder_combout  = \cpu|link|y[24]~51_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[24]~51_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[16][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[16][24]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[16][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y28_N31
cycloneii_lcell_ff \cpu|rf|register[16][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[16][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][24]~regout ));

// Location: LCFF_X65_Y29_N23
cycloneii_lcell_ff \cpu|rf|register[24][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][24]~regout ));

// Location: LCCOMB_X65_Y29_N16
cycloneii_lcell_comb \cpu|rf|qa[24]~450 (
// Equation(s):
// \cpu|rf|qa[24]~450_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[24][24]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][24]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[16][24]~regout ),
	.datad(\cpu|rf|register[24][24]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~450_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~450 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[24]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y23_N22
cycloneii_lcell_comb \cpu|rf|qa[24]~451 (
// Equation(s):
// \cpu|rf|qa[24]~451_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[24]~450_combout  & (\cpu|rf|register[28][24]~regout )) # (!\cpu|rf|qa[24]~450_combout  & ((\cpu|rf|register[20][24]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[24]~450_combout ))))

	.dataa(\cpu|rf|register[28][24]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[20][24]~regout ),
	.datad(\cpu|rf|qa[24]~450_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~451_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~451 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[24]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N20
cycloneii_lcell_comb \cpu|rf|qa[24]~452 (
// Equation(s):
// \cpu|rf|qa[24]~452_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[24]~449_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|qa[24]~451_combout ))))

	.dataa(\cpu|rf|qa[24]~449_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[24]~451_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~452_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~452 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qa[24]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneii_lcell_comb \cpu|rf|qa[24]~455 (
// Equation(s):
// \cpu|rf|qa[24]~455_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[24]~452_combout  & (\cpu|rf|qa[24]~454_combout )) # (!\cpu|rf|qa[24]~452_combout  & ((\cpu|rf|qa[24]~447_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[24]~452_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[24]~454_combout ),
	.datac(\cpu|rf|qa[24]~447_combout ),
	.datad(\cpu|rf|qa[24]~452_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~455_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~455 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[24]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N2
cycloneii_lcell_comb \cpu|rf|qa[24]~460 (
// Equation(s):
// \cpu|rf|qa[24]~460_combout  = (\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[4]~10_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[24]~455_combout ))) # (!\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[24]~459_combout ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[24]~459_combout ),
	.datad(\cpu|rf|qa[24]~455_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~460_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~460 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[24]~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N12
cycloneii_lcell_comb \cpu|rf|qa[24]~463 (
// Equation(s):
// \cpu|rf|qa[24]~463_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[24]~460_combout  & ((\cpu|rf|qa[24]~462_combout ))) # (!\cpu|rf|qa[24]~460_combout  & (\cpu|rf|qa[24]~445_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[24]~460_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[24]~445_combout ),
	.datac(\cpu|rf|qa[24]~462_combout ),
	.datad(\cpu|rf|qa[24]~460_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[24]~463_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[24]~463 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[24]~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N20
cycloneii_lcell_comb \cpu|alu_a|y[24]~27 (
// Equation(s):
// \cpu|alu_a|y[24]~27_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[24]~463_combout )

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qa[24]~463_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[24]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[24]~27 .lut_mask = 16'hAA00;
defparam \cpu|alu_a|y[24]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N20
cycloneii_lcell_comb \cpu|al_unit|s~54 (
// Equation(s):
// \cpu|al_unit|s~54_combout  = (\cpu|alu_a|y[24]~27_combout  & ((\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & ((\cpu|rf|qb[24]~709_combout )))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|alu_a|y[24]~27_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[24]~709_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~54 .lut_mask = 16'h8C80;
defparam \cpu|al_unit|s~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N4
cycloneii_lcell_comb \cpu|alu_b|y[23]~52 (
// Equation(s):
// \cpu|alu_b|y[23]~52_combout  = (\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[23]~567_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[23]~567_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[23]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[23]~52 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[23]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N26
cycloneii_lcell_comb \cpu|al_unit|Add0~170 (
// Equation(s):
// \cpu|al_unit|Add0~170_combout  = \cpu|alu_b|y[23]~52_combout  $ (((\cpu|cu|aluc[2]~8_combout  & (\cpu|cu|aluc[0]~3_combout  & \cpu|cu|aluc[2]~5_combout ))))

	.dataa(\cpu|cu|aluc[2]~8_combout ),
	.datab(\cpu|alu_b|y[23]~52_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|cu|aluc[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~170_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~170 .lut_mask = 16'h6CCC;
defparam \cpu|al_unit|Add0~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N0
cycloneii_lcell_comb \cpu|alu_b|y[22]~51 (
// Equation(s):
// \cpu|alu_b|y[22]~51_combout  = (\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[22]~587_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|rf|qb[22]~587_combout ),
	.datad(\cpu|cu|aluimm~5_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[22]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[22]~51 .lut_mask = 16'hAA30;
defparam \cpu|alu_b|y[22]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N22
cycloneii_lcell_comb \cpu|al_unit|Add0~169 (
// Equation(s):
// \cpu|al_unit|Add0~169_combout  = \cpu|alu_b|y[22]~51_combout  $ (((\cpu|cu|aluc[2]~5_combout  & (\cpu|cu|aluc[0]~3_combout  & \cpu|cu|aluc[2]~8_combout ))))

	.dataa(\cpu|cu|aluc[2]~5_combout ),
	.datab(\cpu|cu|aluc[0]~3_combout ),
	.datac(\cpu|cu|aluc[2]~8_combout ),
	.datad(\cpu|alu_b|y[22]~51_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~169_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~169 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N12
cycloneii_lcell_comb \cpu|alu_b|y[21]~50 (
// Equation(s):
// \cpu|alu_b|y[21]~50_combout  = (\cpu|cu|aluimm~5_combout  & (((\cpu|immediate[16]~0_combout )))) # (!\cpu|cu|aluimm~5_combout  & (\cpu|rf|qb[21]~607_combout  & ((!\cpu|rf|Equal1~1_combout ))))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\cpu|rf|qb[21]~607_combout ),
	.datac(\cpu|immediate[16]~0_combout ),
	.datad(\cpu|rf|Equal1~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[21]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[21]~50 .lut_mask = 16'hA0E4;
defparam \cpu|alu_b|y[21]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N0
cycloneii_lcell_comb \cpu|al_unit|Add0~168 (
// Equation(s):
// \cpu|al_unit|Add0~168_combout  = \cpu|alu_b|y[21]~50_combout  $ (((\cpu|cu|aluc[2]~5_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~5_combout ),
	.datab(\cpu|cu|aluc[2]~8_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|alu_b|y[21]~50_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~168_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~168 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N10
cycloneii_lcell_comb \cpu|al_unit|Add0~167 (
// Equation(s):
// \cpu|al_unit|Add0~167_combout  = \cpu|alu_b|y[20]~49_combout  $ (((\cpu|cu|aluc[2]~5_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~5_combout ),
	.datab(\cpu|cu|aluc[2]~8_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|alu_b|y[20]~49_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~167_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~167 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N10
cycloneii_lcell_comb \cpu|al_unit|Add0~165 (
// Equation(s):
// \cpu|al_unit|Add0~165_combout  = \cpu|alu_b|y[18]~47_combout  $ (((\cpu|cu|aluc[0]~3_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|cu|aluc[2]~5_combout ))))

	.dataa(\cpu|alu_b|y[18]~47_combout ),
	.datab(\cpu|cu|aluc[0]~3_combout ),
	.datac(\cpu|cu|aluc[2]~8_combout ),
	.datad(\cpu|cu|aluc[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~165_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~165 .lut_mask = 16'h6AAA;
defparam \cpu|al_unit|Add0~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N5
cycloneii_lcell_ff \cpu|rf|register[28][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][17]~regout ));

// Location: LCFF_X68_Y29_N21
cycloneii_lcell_ff \cpu|rf|register[24][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][17]~regout ));

// Location: LCFF_X67_Y29_N27
cycloneii_lcell_ff \cpu|rf|register[16][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][17]~regout ));

// Location: LCCOMB_X67_Y29_N26
cycloneii_lcell_comb \cpu|rf|qa[17]~308 (
// Equation(s):
// \cpu|rf|qa[17]~308_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][17]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][17]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[24][17]~regout ),
	.datac(\cpu|rf|register[16][17]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~308_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~308 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[17]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N4
cycloneii_lcell_comb \cpu|rf|qa[17]~309 (
// Equation(s):
// \cpu|rf|qa[17]~309_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[17]~308_combout  & ((\cpu|rf|register[28][17]~regout ))) # (!\cpu|rf|qa[17]~308_combout  & (\cpu|rf|register[20][17]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[17]~308_combout ))))

	.dataa(\cpu|rf|register[20][17]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[28][17]~regout ),
	.datad(\cpu|rf|qa[17]~308_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~309_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~309 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[17]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N23
cycloneii_lcell_ff \cpu|rf|register[30][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][17]~regout ));

// Location: LCCOMB_X68_Y30_N26
cycloneii_lcell_comb \cpu|rf|register[18][17]~feeder (
// Equation(s):
// \cpu|rf|register[18][17]~feeder_combout  = \cpu|link|y[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[17]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[18][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[18][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[18][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y30_N27
cycloneii_lcell_ff \cpu|rf|register[18][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[18][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][17]~regout ));

// Location: LCCOMB_X67_Y30_N12
cycloneii_lcell_comb \cpu|rf|qa[17]~306 (
// Equation(s):
// \cpu|rf|qa[17]~306_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][17]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][17]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[26][17]~regout ),
	.datab(\cpu|rf|register[18][17]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~306_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~306 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[17]~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N22
cycloneii_lcell_comb \cpu|rf|qa[17]~307 (
// Equation(s):
// \cpu|rf|qa[17]~307_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[17]~306_combout  & ((\cpu|rf|register[30][17]~regout ))) # (!\cpu|rf|qa[17]~306_combout  & (\cpu|rf|register[22][17]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[17]~306_combout ))))

	.dataa(\cpu|rf|register[22][17]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[30][17]~regout ),
	.datad(\cpu|rf|qa[17]~306_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~307_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~307 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[17]~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N30
cycloneii_lcell_comb \cpu|rf|qa[17]~310 (
// Equation(s):
// \cpu|rf|qa[17]~310_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[17]~307_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[17]~309_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[17]~309_combout ),
	.datac(\cpu|rf|qa[17]~307_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~310_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~310 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[17]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N11
cycloneii_lcell_ff \cpu|rf|register[29][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][17]~regout ));

// Location: LCFF_X70_Y26_N15
cycloneii_lcell_ff \cpu|rf|register[17][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][17]~regout ));

// Location: LCCOMB_X70_Y26_N20
cycloneii_lcell_comb \cpu|rf|qa[17]~304 (
// Equation(s):
// \cpu|rf|qa[17]~304_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][17]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][17]~regout )))))

	.dataa(\cpu|rf|register[21][17]~regout ),
	.datab(\cpu|rf|register[17][17]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~304_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~304 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[17]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N28
cycloneii_lcell_comb \cpu|rf|qa[17]~305 (
// Equation(s):
// \cpu|rf|qa[17]~305_combout  = (\cpu|rf|qa[17]~304_combout  & (((\cpu|rf|register[29][17]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[17]~304_combout  & (\cpu|rf|register[25][17]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[25][17]~regout ),
	.datab(\cpu|rf|register[29][17]~regout ),
	.datac(\cpu|rf|qa[17]~304_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~305_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~305 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[17]~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N30
cycloneii_lcell_comb \cpu|rf|register[27][17]~feeder (
// Equation(s):
// \cpu|rf|register[27][17]~feeder_combout  = \cpu|link|y[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[17]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y33_N31
cycloneii_lcell_ff \cpu|rf|register[27][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[27][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][17]~regout ));

// Location: LCFF_X68_Y33_N11
cycloneii_lcell_ff \cpu|rf|register[31][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][17]~regout ));

// Location: LCCOMB_X68_Y33_N2
cycloneii_lcell_comb \cpu|rf|register[23][17]~feeder (
// Equation(s):
// \cpu|rf|register[23][17]~feeder_combout  = \cpu|link|y[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[17]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y33_N3
cycloneii_lcell_ff \cpu|rf|register[23][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][17]~regout ));

// Location: LCCOMB_X68_Y33_N28
cycloneii_lcell_comb \cpu|rf|qa[17]~311 (
// Equation(s):
// \cpu|rf|qa[17]~311_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][17]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][17]~regout ))))

	.dataa(\cpu|rf|register[19][17]~regout ),
	.datab(\cpu|rf|register[23][17]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~311_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~311 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[17]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N10
cycloneii_lcell_comb \cpu|rf|qa[17]~312 (
// Equation(s):
// \cpu|rf|qa[17]~312_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[17]~311_combout  & ((\cpu|rf|register[31][17]~regout ))) # (!\cpu|rf|qa[17]~311_combout  & (\cpu|rf|register[27][17]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[17]~311_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][17]~regout ),
	.datac(\cpu|rf|register[31][17]~regout ),
	.datad(\cpu|rf|qa[17]~311_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~312_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~312 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[17]~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N16
cycloneii_lcell_comb \cpu|rf|qa[17]~313 (
// Equation(s):
// \cpu|rf|qa[17]~313_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[17]~310_combout  & ((\cpu|rf|qa[17]~312_combout ))) # (!\cpu|rf|qa[17]~310_combout  & (\cpu|rf|qa[17]~305_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[17]~310_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[17]~310_combout ),
	.datac(\cpu|rf|qa[17]~305_combout ),
	.datad(\cpu|rf|qa[17]~312_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~313_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~313 .lut_mask = 16'hEC64;
defparam \cpu|rf|qa[17]~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y26_N23
cycloneii_lcell_ff \cpu|rf|register[2][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][17]~regout ));

// Location: LCFF_X63_Y26_N5
cycloneii_lcell_ff \cpu|rf|register[1][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][17]~regout ));

// Location: LCFF_X60_Y31_N25
cycloneii_lcell_ff \cpu|rf|register[5][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][17]~regout ));

// Location: LCFF_X59_Y34_N5
cycloneii_lcell_ff \cpu|rf|register[6][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][17]~regout ));

// Location: LCFF_X60_Y31_N3
cycloneii_lcell_ff \cpu|rf|register[4][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][17]~regout ));

// Location: LCCOMB_X60_Y31_N2
cycloneii_lcell_comb \cpu|rf|qa[17]~316 (
// Equation(s):
// \cpu|rf|qa[17]~316_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[6][17]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[4][17]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[6][17]~regout ),
	.datac(\cpu|rf|register[4][17]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~316_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~316 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[17]~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N24
cycloneii_lcell_comb \cpu|rf|qa[17]~317 (
// Equation(s):
// \cpu|rf|qa[17]~317_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[17]~316_combout  & (\cpu|rf|register[7][17]~regout )) # (!\cpu|rf|qa[17]~316_combout  & ((\cpu|rf|register[5][17]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[17]~316_combout ))))

	.dataa(\cpu|rf|register[7][17]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[5][17]~regout ),
	.datad(\cpu|rf|qa[17]~316_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~317_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~317 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[17]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N26
cycloneii_lcell_comb \cpu|rf|qa[17]~318 (
// Equation(s):
// \cpu|rf|qa[17]~318_combout  = (\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[4]~14_combout ) # (\cpu|rf|qa[17]~317_combout )))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][17]~regout  & (!\cpu|rf|qa[4]~14_combout )))

	.dataa(\cpu|rf|qa[4]~17_combout ),
	.datab(\cpu|rf|register[1][17]~regout ),
	.datac(\cpu|rf|qa[4]~14_combout ),
	.datad(\cpu|rf|qa[17]~317_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~318_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~318 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[17]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N12
cycloneii_lcell_comb \cpu|rf|qa[17]~319 (
// Equation(s):
// \cpu|rf|qa[17]~319_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[17]~318_combout  & (\cpu|rf|register[3][17]~regout )) # (!\cpu|rf|qa[17]~318_combout  & ((\cpu|rf|register[2][17]~regout ))))) # (!\cpu|rf|qa[4]~14_combout  & 
// (((\cpu|rf|qa[17]~318_combout ))))

	.dataa(\cpu|rf|register[3][17]~regout ),
	.datab(\cpu|rf|register[2][17]~regout ),
	.datac(\cpu|rf|qa[4]~14_combout ),
	.datad(\cpu|rf|qa[17]~318_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~319_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~319 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[17]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N6
cycloneii_lcell_comb \cpu|rf|qa[17]~320 (
// Equation(s):
// \cpu|rf|qa[17]~320_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[17]~315_combout ) # ((\cpu|rf|qa[4]~10_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (((!\cpu|rf|qa[4]~10_combout  & \cpu|rf|qa[17]~319_combout ))))

	.dataa(\cpu|rf|qa[17]~315_combout ),
	.datab(\cpu|rf|qa[4]~13_combout ),
	.datac(\cpu|rf|qa[4]~10_combout ),
	.datad(\cpu|rf|qa[17]~319_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~320_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~320 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qa[17]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y26_N8
cycloneii_lcell_comb \cpu|rf|qa[17]~323 (
// Equation(s):
// \cpu|rf|qa[17]~323_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[17]~320_combout  & (\cpu|rf|qa[17]~322_combout )) # (!\cpu|rf|qa[17]~320_combout  & ((\cpu|rf|qa[17]~313_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[17]~320_combout 
// ))))

	.dataa(\cpu|rf|qa[17]~322_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[17]~313_combout ),
	.datad(\cpu|rf|qa[17]~320_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[17]~323_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[17]~323 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[17]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N22
cycloneii_lcell_comb \cpu|alu_a|y[17]~19 (
// Equation(s):
// \cpu|alu_a|y[17]~19_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[17]~323_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qa[17]~323_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[17]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[17]~19 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[17]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N10
cycloneii_lcell_comb \cpu|alu_a|y[16]~18 (
// Equation(s):
// \cpu|alu_a|y[16]~18_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[16]~243_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[16]~243_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[16]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[16]~18 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[16]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y33_N1
cycloneii_lcell_ff \cpu|rf|register[15][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][15]~regout ));

// Location: LCCOMB_X57_Y33_N26
cycloneii_lcell_comb \cpu|rf|qa[15]~221 (
// Equation(s):
// \cpu|rf|qa[15]~221_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][15]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[12][15]~regout ))))

	.dataa(\cpu|rf|register[12][15]~regout ),
	.datab(\cpu|rf|register[14][15]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~221_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~221 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[15]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneii_lcell_comb \cpu|rf|qa[15]~222 (
// Equation(s):
// \cpu|rf|qa[15]~222_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[15]~221_combout  & ((\cpu|rf|register[15][15]~regout ))) # (!\cpu|rf|qa[15]~221_combout  & (\cpu|rf|register[13][15]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[15]~221_combout ))))

	.dataa(\cpu|rf|register[13][15]~regout ),
	.datab(\cpu|rf|register[15][15]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[15]~221_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~222_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~222 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[15]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y34_N17
cycloneii_lcell_ff \cpu|rf|register[10][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][15]~regout ));

// Location: LCFF_X66_Y33_N5
cycloneii_lcell_ff \cpu|rf|register[9][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][15]~regout ));

// Location: LCFF_X65_Y31_N31
cycloneii_lcell_ff \cpu|rf|register[8][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][15]~regout ));

// Location: LCCOMB_X65_Y31_N30
cycloneii_lcell_comb \cpu|rf|qa[15]~214 (
// Equation(s):
// \cpu|rf|qa[15]~214_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][15]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[8][15]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][15]~regout ),
	.datac(\cpu|rf|register[8][15]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~214_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~214 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[15]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N30
cycloneii_lcell_comb \cpu|rf|qa[15]~215 (
// Equation(s):
// \cpu|rf|qa[15]~215_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[15]~214_combout  & (\cpu|rf|register[11][15]~regout )) # (!\cpu|rf|qa[15]~214_combout  & ((\cpu|rf|register[10][15]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[15]~214_combout ))))

	.dataa(\cpu|rf|register[11][15]~regout ),
	.datab(\cpu|rf|register[10][15]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[15]~214_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~215_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~215 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[15]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneii_lcell_comb \cpu|rf|register[2][15]~feeder (
// Equation(s):
// \cpu|rf|register[2][15]~feeder_combout  = \cpu|link|y[15]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[15]~27_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N5
cycloneii_lcell_ff \cpu|rf|register[2][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[2][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][15]~regout ));

// Location: LCFF_X61_Y31_N15
cycloneii_lcell_ff \cpu|rf|register[1][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][15]~regout ));

// Location: LCFF_X61_Y31_N1
cycloneii_lcell_ff \cpu|rf|register[5][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][15]~regout ));

// Location: LCFF_X60_Y33_N21
cycloneii_lcell_ff \cpu|rf|register[6][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][15]~regout ));

// Location: LCFF_X63_Y31_N13
cycloneii_lcell_ff \cpu|rf|register[4][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][15]~regout ));

// Location: LCCOMB_X63_Y31_N12
cycloneii_lcell_comb \cpu|rf|qa[15]~216 (
// Equation(s):
// \cpu|rf|qa[15]~216_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][15]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][15]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[6][15]~regout ),
	.datac(\cpu|rf|register[4][15]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~216_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~216 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[15]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N0
cycloneii_lcell_comb \cpu|rf|qa[15]~217 (
// Equation(s):
// \cpu|rf|qa[15]~217_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[15]~216_combout  & (\cpu|rf|register[7][15]~regout )) # (!\cpu|rf|qa[15]~216_combout  & ((\cpu|rf|register[5][15]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[15]~216_combout ))))

	.dataa(\cpu|rf|register[7][15]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[5][15]~regout ),
	.datad(\cpu|rf|qa[15]~216_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~217_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~217 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[15]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N14
cycloneii_lcell_comb \cpu|rf|qa[15]~218 (
// Equation(s):
// \cpu|rf|qa[15]~218_combout  = (\cpu|rf|qa[4]~14_combout  & (\cpu|rf|qa[4]~17_combout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[15]~217_combout ))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][15]~regout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][15]~regout ),
	.datad(\cpu|rf|qa[15]~217_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~218_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~218 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[15]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N22
cycloneii_lcell_comb \cpu|rf|qa[15]~219 (
// Equation(s):
// \cpu|rf|qa[15]~219_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[15]~218_combout  & (\cpu|rf|register[3][15]~regout )) # (!\cpu|rf|qa[15]~218_combout  & ((\cpu|rf|register[2][15]~regout ))))) # (!\cpu|rf|qa[4]~14_combout  & 
// (((\cpu|rf|qa[15]~218_combout ))))

	.dataa(\cpu|rf|register[3][15]~regout ),
	.datab(\cpu|rf|register[2][15]~regout ),
	.datac(\cpu|rf|qa[4]~14_combout ),
	.datad(\cpu|rf|qa[15]~218_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~219_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~219 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[15]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N16
cycloneii_lcell_comb \cpu|rf|qa[15]~220 (
// Equation(s):
// \cpu|rf|qa[15]~220_combout  = (\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[4]~13_combout )))) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[15]~215_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[15]~219_combout )))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[15]~215_combout ),
	.datac(\cpu|rf|qa[4]~13_combout ),
	.datad(\cpu|rf|qa[15]~219_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~220_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~220 .lut_mask = 16'hE5E0;
defparam \cpu|rf|qa[15]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N0
cycloneii_lcell_comb \cpu|rf|register[22][15]~feeder (
// Equation(s):
// \cpu|rf|register[22][15]~feeder_combout  = \cpu|link|y[15]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[15]~27_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y24_N1
cycloneii_lcell_ff \cpu|rf|register[22][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[22][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][15]~regout ));

// Location: LCFF_X69_Y29_N3
cycloneii_lcell_ff \cpu|rf|register[18][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][15]~regout ));

// Location: LCCOMB_X69_Y29_N2
cycloneii_lcell_comb \cpu|rf|qa[15]~206 (
// Equation(s):
// \cpu|rf|qa[15]~206_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][15]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][15]~regout )))))

	.dataa(\cpu|rf|register[26][15]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[18][15]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~206_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~206 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[15]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N24
cycloneii_lcell_comb \cpu|rf|qa[15]~207 (
// Equation(s):
// \cpu|rf|qa[15]~207_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[15]~206_combout  & (\cpu|rf|register[30][15]~regout )) # (!\cpu|rf|qa[15]~206_combout  & ((\cpu|rf|register[22][15]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[15]~206_combout ))))

	.dataa(\cpu|rf|register[30][15]~regout ),
	.datab(\cpu|rf|register[22][15]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[15]~206_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~207_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~207 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[15]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N22
cycloneii_lcell_comb \cpu|rf|qa[15]~210 (
// Equation(s):
// \cpu|rf|qa[15]~210_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[15]~207_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[15]~209_combout ))))

	.dataa(\cpu|rf|qa[15]~209_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[15]~207_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~210_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~210 .lut_mask = 16'hF2C2;
defparam \cpu|rf|qa[15]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y31_N27
cycloneii_lcell_ff \cpu|rf|register[27][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][15]~regout ));

// Location: LCFF_X68_Y31_N31
cycloneii_lcell_ff \cpu|rf|register[31][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][15]~regout ));

// Location: LCFF_X68_Y32_N23
cycloneii_lcell_ff \cpu|rf|register[23][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][15]~regout ));

// Location: LCCOMB_X68_Y31_N28
cycloneii_lcell_comb \cpu|rf|qa[15]~211 (
// Equation(s):
// \cpu|rf|qa[15]~211_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][15]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][15]~regout ))))

	.dataa(\cpu|rf|register[19][15]~regout ),
	.datab(\cpu|rf|register[23][15]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~211_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~211 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[15]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N30
cycloneii_lcell_comb \cpu|rf|qa[15]~212 (
// Equation(s):
// \cpu|rf|qa[15]~212_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[15]~211_combout  & ((\cpu|rf|register[31][15]~regout ))) # (!\cpu|rf|qa[15]~211_combout  & (\cpu|rf|register[27][15]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[15]~211_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][15]~regout ),
	.datac(\cpu|rf|register[31][15]~regout ),
	.datad(\cpu|rf|qa[15]~211_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~212_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~212 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[15]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y33_N31
cycloneii_lcell_ff \cpu|rf|register[25][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][15]~regout ));

// Location: LCFF_X70_Y25_N15
cycloneii_lcell_ff \cpu|rf|register[21][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][15]~regout ));

// Location: LCFF_X65_Y25_N5
cycloneii_lcell_ff \cpu|rf|register[17][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][15]~regout ));

// Location: LCCOMB_X65_Y25_N4
cycloneii_lcell_comb \cpu|rf|qa[15]~204 (
// Equation(s):
// \cpu|rf|qa[15]~204_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][15]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][15]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[21][15]~regout ),
	.datac(\cpu|rf|register[17][15]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~204_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~204 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[15]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N30
cycloneii_lcell_comb \cpu|rf|qa[15]~205 (
// Equation(s):
// \cpu|rf|qa[15]~205_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[15]~204_combout  & (\cpu|rf|register[29][15]~regout )) # (!\cpu|rf|qa[15]~204_combout  & ((\cpu|rf|register[25][15]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[15]~204_combout ))))

	.dataa(\cpu|rf|register[29][15]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[25][15]~regout ),
	.datad(\cpu|rf|qa[15]~204_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~205_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~205 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[15]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N8
cycloneii_lcell_comb \cpu|rf|qa[15]~213 (
// Equation(s):
// \cpu|rf|qa[15]~213_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[15]~210_combout  & (\cpu|rf|qa[15]~212_combout )) # (!\cpu|rf|qa[15]~210_combout  & ((\cpu|rf|qa[15]~205_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[15]~210_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[15]~210_combout ),
	.datac(\cpu|rf|qa[15]~212_combout ),
	.datad(\cpu|rf|qa[15]~205_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~213_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~213 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qa[15]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N18
cycloneii_lcell_comb \cpu|rf|qa[15]~223 (
// Equation(s):
// \cpu|rf|qa[15]~223_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[15]~220_combout  & (\cpu|rf|qa[15]~222_combout )) # (!\cpu|rf|qa[15]~220_combout  & ((\cpu|rf|qa[15]~213_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[15]~220_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[15]~222_combout ),
	.datac(\cpu|rf|qa[15]~220_combout ),
	.datad(\cpu|rf|qa[15]~213_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[15]~223_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[15]~223 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[15]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N30
cycloneii_lcell_comb \cpu|alu_a|y[15]~17 (
// Equation(s):
// \cpu|alu_a|y[15]~17_combout  = (\cpu|rf|qa[15]~223_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(vcc),
	.datab(\cpu|rf|qa[15]~223_combout ),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|alu_a|y[15]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[15]~17 .lut_mask = 16'hC0C0;
defparam \cpu|alu_a|y[15]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N26
cycloneii_lcell_comb \cpu|alu_b|y[14]~38 (
// Equation(s):
// \cpu|alu_b|y[14]~38_combout  = (\cpu|cu|aluimm~5_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [14])))) # (!\cpu|cu|aluimm~5_combout  & (!\cpu|rf|Equal1~1_combout  & ((\cpu|rf|qb[14]~307_combout ))))

	.dataa(\cpu|rf|Equal1~1_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[14]~307_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[14]~38 .lut_mask = 16'hC5C0;
defparam \cpu|alu_b|y[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N20
cycloneii_lcell_comb \cpu|al_unit|Add0~159 (
// Equation(s):
// \cpu|al_unit|Add0~159_combout  = \cpu|alu_b|y[14]~38_combout  $ (((\cpu|cu|aluc[2]~5_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~5_combout ),
	.datab(\cpu|cu|aluc[2]~8_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|alu_b|y[14]~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~159 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y35_N1
cycloneii_lcell_ff \cpu|rf|register[14][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][13]~regout ));

// Location: LCCOMB_X59_Y35_N2
cycloneii_lcell_comb \cpu|rf|qb[13]~285 (
// Equation(s):
// \cpu|rf|qb[13]~285_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[14][13]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[12][13]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[12][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[14][13]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~285_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~285 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[13]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneii_lcell_comb \cpu|rf|qb[13]~286 (
// Equation(s):
// \cpu|rf|qb[13]~286_combout  = (\cpu|rf|qb[13]~285_combout  & (((\cpu|rf|register[15][13]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[13]~285_combout  & (\cpu|rf|register[13][13]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[13][13]~regout ),
	.datab(\cpu|rf|qb[13]~285_combout ),
	.datac(\cpu|rf|register[15][13]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~286_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~286 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[13]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N31
cycloneii_lcell_ff \cpu|rf|register[20][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][13]~regout ));

// Location: LCFF_X68_Y29_N3
cycloneii_lcell_ff \cpu|rf|register[24][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][13]~regout ));

// Location: LCCOMB_X68_Y29_N2
cycloneii_lcell_comb \cpu|rf|qb[13]~274 (
// Equation(s):
// \cpu|rf|qb[13]~274_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[24][13]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[16][13]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[16][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[24][13]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~274_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~274 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[13]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N18
cycloneii_lcell_comb \cpu|rf|qb[13]~275 (
// Equation(s):
// \cpu|rf|qb[13]~275_combout  = (\cpu|rf|qb[13]~274_combout  & ((\cpu|rf|register[28][13]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[13]~274_combout  & (((\cpu|rf|register[20][13]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[28][13]~regout ),
	.datab(\cpu|rf|register[20][13]~regout ),
	.datac(\cpu|rf|qb[13]~274_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~275_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~275 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[13]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y28_N31
cycloneii_lcell_ff \cpu|rf|register[30][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][13]~regout ));

// Location: LCCOMB_X70_Y29_N24
cycloneii_lcell_comb \cpu|rf|register[26][13]~feeder (
// Equation(s):
// \cpu|rf|register[26][13]~feeder_combout  = \cpu|link|y[13]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[13]~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[26][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[26][13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[26][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y29_N25
cycloneii_lcell_ff \cpu|rf|register[26][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[26][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][13]~regout ));

// Location: LCCOMB_X69_Y28_N10
cycloneii_lcell_comb \cpu|rf|qb[13]~272 (
// Equation(s):
// \cpu|rf|qb[13]~272_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][13]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][13]~regout ))))

	.dataa(\cpu|rf|register[18][13]~regout ),
	.datab(\cpu|rf|register[26][13]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~272_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~272 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[13]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N30
cycloneii_lcell_comb \cpu|rf|qb[13]~273 (
// Equation(s):
// \cpu|rf|qb[13]~273_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[13]~272_combout  & ((\cpu|rf|register[30][13]~regout ))) # (!\cpu|rf|qb[13]~272_combout  & (\cpu|rf|register[22][13]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[13]~272_combout ))))

	.dataa(\cpu|rf|register[22][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[30][13]~regout ),
	.datad(\cpu|rf|qb[13]~272_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~273_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~273 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[13]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N8
cycloneii_lcell_comb \cpu|rf|qb[13]~276 (
// Equation(s):
// \cpu|rf|qb[13]~276_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[13]~273_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[13]~275_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[13]~275_combout ),
	.datad(\cpu|rf|qb[13]~273_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~276_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~276 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[13]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y27_N25
cycloneii_lcell_ff \cpu|rf|register[21][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][13]~regout ));

// Location: LCCOMB_X69_Y27_N24
cycloneii_lcell_comb \cpu|rf|qb[13]~270 (
// Equation(s):
// \cpu|rf|qb[13]~270_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[21][13]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[17][13]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[17][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[21][13]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~270_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~270 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[13]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N15
cycloneii_lcell_ff \cpu|rf|register[29][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][13]~regout ));

// Location: LCCOMB_X56_Y31_N2
cycloneii_lcell_comb \cpu|rf|qb[13]~271 (
// Equation(s):
// \cpu|rf|qb[13]~271_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[13]~270_combout  & ((\cpu|rf|register[29][13]~regout ))) # (!\cpu|rf|qb[13]~270_combout  & (\cpu|rf|register[25][13]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[13]~270_combout ))))

	.dataa(\cpu|rf|register[25][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|qb[13]~270_combout ),
	.datad(\cpu|rf|register[29][13]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~271_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~271 .lut_mask = 16'hF838;
defparam \cpu|rf|qb[13]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N14
cycloneii_lcell_comb \cpu|rf|qb[13]~279 (
// Equation(s):
// \cpu|rf|qb[13]~279_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[13]~276_combout  & (\cpu|rf|qb[13]~278_combout )) # (!\cpu|rf|qb[13]~276_combout  & ((\cpu|rf|qb[13]~271_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[13]~276_combout ))))

	.dataa(\cpu|rf|qb[13]~278_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[13]~276_combout ),
	.datad(\cpu|rf|qb[13]~271_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~279_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~279 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qb[13]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y28_N21
cycloneii_lcell_ff \cpu|rf|register[3][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][13]~regout ));

// Location: LCFF_X61_Y31_N23
cycloneii_lcell_ff \cpu|rf|register[1][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][13]~regout ));

// Location: LCFF_X58_Y31_N17
cycloneii_lcell_ff \cpu|rf|register[7][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][13]~regout ));

// Location: LCFF_X61_Y31_N9
cycloneii_lcell_ff \cpu|rf|register[5][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][13]~regout ));

// Location: LCCOMB_X61_Y31_N8
cycloneii_lcell_comb \cpu|rf|qb[13]~281 (
// Equation(s):
// \cpu|rf|qb[13]~281_combout  = (\cpu|rf|qb[13]~280_combout  & ((\cpu|rf|register[7][13]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[13]~280_combout  & (((\cpu|rf|register[5][13]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|qb[13]~280_combout ),
	.datab(\cpu|rf|register[7][13]~regout ),
	.datac(\cpu|rf|register[5][13]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~281_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~281 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[13]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N4
cycloneii_lcell_comb \cpu|rf|qb[13]~282 (
// Equation(s):
// \cpu|rf|qb[13]~282_combout  = (\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[13]~281_combout ) # (\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[2]~81_combout  & (\cpu|rf|register[1][13]~regout  & ((!\cpu|rf|qb[2]~78_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[1][13]~regout ),
	.datac(\cpu|rf|qb[13]~281_combout ),
	.datad(\cpu|rf|qb[2]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~282_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~282 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[13]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N20
cycloneii_lcell_comb \cpu|rf|qb[13]~283 (
// Equation(s):
// \cpu|rf|qb[13]~283_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[13]~282_combout  & ((\cpu|rf|register[3][13]~regout ))) # (!\cpu|rf|qb[13]~282_combout  & (\cpu|rf|register[2][13]~regout )))) # (!\cpu|rf|qb[2]~78_combout  & 
// (((\cpu|rf|qb[13]~282_combout ))))

	.dataa(\cpu|rf|register[2][13]~regout ),
	.datab(\cpu|rf|qb[2]~78_combout ),
	.datac(\cpu|rf|register[3][13]~regout ),
	.datad(\cpu|rf|qb[13]~282_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~283_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~283 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[13]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N4
cycloneii_lcell_comb \cpu|rf|qb[13]~284 (
// Equation(s):
// \cpu|rf|qb[13]~284_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[13]~279_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[13]~283_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[13]~279_combout ),
	.datad(\cpu|rf|qb[13]~283_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~284_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~284 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[13]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N23
cycloneii_lcell_ff \cpu|rf|register[11][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][13]~regout ));

// Location: LCCOMB_X66_Y32_N18
cycloneii_lcell_comb \cpu|rf|register[9][13]~feeder (
// Equation(s):
// \cpu|rf|register[9][13]~feeder_combout  = \cpu|link|y[13]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[13]~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[9][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[9][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y32_N19
cycloneii_lcell_ff \cpu|rf|register[9][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[9][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][13]~regout ));

// Location: LCCOMB_X66_Y32_N0
cycloneii_lcell_comb \cpu|rf|qb[13]~268 (
// Equation(s):
// \cpu|rf|qb[13]~268_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][13]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[8][13]~regout ))))

	.dataa(\cpu|rf|register[8][13]~regout ),
	.datab(\cpu|rf|register[9][13]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~268_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~268 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[13]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N22
cycloneii_lcell_comb \cpu|rf|qb[13]~269 (
// Equation(s):
// \cpu|rf|qb[13]~269_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[13]~268_combout  & ((\cpu|rf|register[11][13]~regout ))) # (!\cpu|rf|qb[13]~268_combout  & (\cpu|rf|register[10][13]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[13]~268_combout ))))

	.dataa(\cpu|rf|register[10][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[11][13]~regout ),
	.datad(\cpu|rf|qb[13]~268_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~269_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~269 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[13]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N22
cycloneii_lcell_comb \cpu|rf|qb[13]~287 (
// Equation(s):
// \cpu|rf|qb[13]~287_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[13]~284_combout  & (\cpu|rf|qb[13]~286_combout )) # (!\cpu|rf|qb[13]~284_combout  & ((\cpu|rf|qb[13]~269_combout ))))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[13]~284_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[13]~286_combout ),
	.datac(\cpu|rf|qb[13]~284_combout ),
	.datad(\cpu|rf|qb[13]~269_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~287_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~287 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[13]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N16
cycloneii_lcell_comb \cpu|alu_b|y[13]~37 (
// Equation(s):
// \cpu|alu_b|y[13]~37_combout  = (\cpu|cu|aluimm~5_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [13])))) # (!\cpu|cu|aluimm~5_combout  & (!\cpu|rf|Equal1~1_combout  & ((\cpu|rf|qb[13]~287_combout ))))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.datad(\cpu|rf|qb[13]~287_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[13]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[13]~37 .lut_mask = 16'hB1A0;
defparam \cpu|alu_b|y[13]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N14
cycloneii_lcell_comb \cpu|al_unit|Add0~158 (
// Equation(s):
// \cpu|al_unit|Add0~158_combout  = \cpu|alu_b|y[13]~37_combout  $ (((\cpu|cu|aluc[2]~5_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~5_combout ),
	.datab(\cpu|cu|aluc[2]~8_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|alu_b|y[13]~37_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~158 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N2
cycloneii_lcell_comb \cpu|al_unit|Add0~157 (
// Equation(s):
// \cpu|al_unit|Add0~157_combout  = \cpu|alu_b|y[12]~39_combout  $ (((\cpu|cu|aluc[2]~8_combout  & (\cpu|cu|aluc[0]~3_combout  & \cpu|cu|aluc[2]~5_combout ))))

	.dataa(\cpu|cu|aluc[2]~8_combout ),
	.datab(\cpu|alu_b|y[12]~39_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|cu|aluc[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~157 .lut_mask = 16'h6CCC;
defparam \cpu|al_unit|Add0~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y25_N9
cycloneii_lcell_ff \cpu|rf|register[2][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][11]~regout ));

// Location: LCFF_X61_Y25_N31
cycloneii_lcell_ff \cpu|rf|register[1][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][11]~regout ));

// Location: LCFF_X63_Y28_N29
cycloneii_lcell_ff \cpu|rf|register[4][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][11]~regout ));

// Location: LCCOMB_X63_Y28_N28
cycloneii_lcell_comb \cpu|rf|qa[11]~136 (
// Equation(s):
// \cpu|rf|qa[11]~136_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][11]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][11]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[6][11]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[4][11]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~136 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[11]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y28_N15
cycloneii_lcell_ff \cpu|rf|register[7][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][11]~regout ));

// Location: LCCOMB_X63_Y28_N14
cycloneii_lcell_comb \cpu|rf|qa[11]~137 (
// Equation(s):
// \cpu|rf|qa[11]~137_combout  = (\cpu|rf|qa[11]~136_combout  & (((\cpu|rf|register[7][11]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[11]~136_combout  & (\cpu|rf|register[5][11]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[5][11]~regout ),
	.datab(\cpu|rf|qa[11]~136_combout ),
	.datac(\cpu|rf|register[7][11]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~137 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[11]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N30
cycloneii_lcell_comb \cpu|rf|qa[11]~138 (
// Equation(s):
// \cpu|rf|qa[11]~138_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[4]~14_combout ) # ((\cpu|rf|qa[11]~137_combout )))) # (!\cpu|rf|qa[4]~17_combout  & (!\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[1][11]~regout )))

	.dataa(\cpu|rf|qa[4]~17_combout ),
	.datab(\cpu|rf|qa[4]~14_combout ),
	.datac(\cpu|rf|register[1][11]~regout ),
	.datad(\cpu|rf|qa[11]~137_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~138 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[11]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N8
cycloneii_lcell_comb \cpu|rf|qa[11]~139 (
// Equation(s):
// \cpu|rf|qa[11]~139_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[11]~138_combout  & (\cpu|rf|register[3][11]~regout )) # (!\cpu|rf|qa[11]~138_combout  & ((\cpu|rf|register[2][11]~regout ))))) # (!\cpu|rf|qa[4]~14_combout  & 
// (((\cpu|rf|qa[11]~138_combout ))))

	.dataa(\cpu|rf|register[3][11]~regout ),
	.datab(\cpu|rf|qa[4]~14_combout ),
	.datac(\cpu|rf|register[2][11]~regout ),
	.datad(\cpu|rf|qa[11]~138_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~139 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[11]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N4
cycloneii_lcell_comb \cpu|rf|register[8][11]~feeder (
// Equation(s):
// \cpu|rf|register[8][11]~feeder_combout  = \cpu|link|y[11]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[11]~18_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[8][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[8][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y31_N5
cycloneii_lcell_ff \cpu|rf|register[8][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[8][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][11]~regout ));

// Location: LCCOMB_X67_Y31_N22
cycloneii_lcell_comb \cpu|rf|qa[11]~134 (
// Equation(s):
// \cpu|rf|qa[11]~134_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][11]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[8][11]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[9][11]~regout ),
	.datab(\cpu|rf|register[8][11]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~134 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[11]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N30
cycloneii_lcell_comb \cpu|rf|qa[11]~135 (
// Equation(s):
// \cpu|rf|qa[11]~135_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[11]~134_combout  & (\cpu|rf|register[11][11]~regout )) # (!\cpu|rf|qa[11]~134_combout  & ((\cpu|rf|register[10][11]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[11]~134_combout ))))

	.dataa(\cpu|rf|register[11][11]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[10][11]~regout ),
	.datad(\cpu|rf|qa[11]~134_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~135 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[11]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N24
cycloneii_lcell_comb \cpu|rf|qa[11]~140 (
// Equation(s):
// \cpu|rf|qa[11]~140_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout ) # ((\cpu|rf|qa[11]~135_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (!\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[11]~139_combout )))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[11]~139_combout ),
	.datad(\cpu|rf|qa[11]~135_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~140 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[11]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N5
cycloneii_lcell_ff \cpu|rf|register[31][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][11]~regout ));

// Location: LCFF_X66_Y28_N17
cycloneii_lcell_ff \cpu|rf|register[27][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][11]~regout ));

// Location: LCFF_X68_Y28_N11
cycloneii_lcell_ff \cpu|rf|register[23][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][11]~regout ));

// Location: LCFF_X68_Y27_N27
cycloneii_lcell_ff \cpu|rf|register[19][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][11]~regout ));

// Location: LCCOMB_X68_Y27_N26
cycloneii_lcell_comb \cpu|rf|qa[11]~131 (
// Equation(s):
// \cpu|rf|qa[11]~131_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][11]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][11]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[23][11]~regout ),
	.datac(\cpu|rf|register[19][11]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~131 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[11]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N16
cycloneii_lcell_comb \cpu|rf|qa[11]~132 (
// Equation(s):
// \cpu|rf|qa[11]~132_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[11]~131_combout  & (\cpu|rf|register[31][11]~regout )) # (!\cpu|rf|qa[11]~131_combout  & ((\cpu|rf|register[27][11]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[11]~131_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[31][11]~regout ),
	.datac(\cpu|rf|register[27][11]~regout ),
	.datad(\cpu|rf|qa[11]~131_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~132 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[11]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneii_lcell_comb \cpu|rf|register[21][11]~feeder (
// Equation(s):
// \cpu|rf|register[21][11]~feeder_combout  = \cpu|link|y[11]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[11]~18_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y32_N17
cycloneii_lcell_ff \cpu|rf|register[21][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[21][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][11]~regout ));

// Location: LCFF_X65_Y25_N29
cycloneii_lcell_ff \cpu|rf|register[17][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][11]~regout ));

// Location: LCCOMB_X65_Y25_N28
cycloneii_lcell_comb \cpu|rf|qa[11]~124 (
// Equation(s):
// \cpu|rf|qa[11]~124_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][11]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][11]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[21][11]~regout ),
	.datac(\cpu|rf|register[17][11]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~124 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[11]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N27
cycloneii_lcell_ff \cpu|rf|register[29][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][11]~regout ));

// Location: LCCOMB_X65_Y25_N26
cycloneii_lcell_comb \cpu|rf|qa[11]~125 (
// Equation(s):
// \cpu|rf|qa[11]~125_combout  = (\cpu|rf|qa[11]~124_combout  & (((\cpu|rf|register[29][11]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[11]~124_combout  & (\cpu|rf|register[25][11]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[25][11]~regout ),
	.datab(\cpu|rf|qa[11]~124_combout ),
	.datac(\cpu|rf|register[29][11]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~125 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[11]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N13
cycloneii_lcell_ff \cpu|rf|register[28][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][11]~regout ));

// Location: LCFF_X62_Y25_N9
cycloneii_lcell_ff \cpu|rf|register[20][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][11]~regout ));

// Location: LCFF_X62_Y25_N23
cycloneii_lcell_ff \cpu|rf|register[16][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][11]~regout ));

// Location: LCFF_X63_Y25_N25
cycloneii_lcell_ff \cpu|rf|register[24][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][11]~regout ));

// Location: LCCOMB_X62_Y25_N22
cycloneii_lcell_comb \cpu|rf|qa[11]~128 (
// Equation(s):
// \cpu|rf|qa[11]~128_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[24][11]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][11]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[16][11]~regout ),
	.datad(\cpu|rf|register[24][11]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~128 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[11]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N8
cycloneii_lcell_comb \cpu|rf|qa[11]~129 (
// Equation(s):
// \cpu|rf|qa[11]~129_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[11]~128_combout  & (\cpu|rf|register[28][11]~regout )) # (!\cpu|rf|qa[11]~128_combout  & ((\cpu|rf|register[20][11]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[11]~128_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[28][11]~regout ),
	.datac(\cpu|rf|register[20][11]~regout ),
	.datad(\cpu|rf|qa[11]~128_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~129 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[11]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y28_N25
cycloneii_lcell_ff \cpu|rf|register[30][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][11]~regout ));

// Location: LCFF_X69_Y29_N7
cycloneii_lcell_ff \cpu|rf|register[22][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][11]~regout ));

// Location: LCFF_X70_Y28_N11
cycloneii_lcell_ff \cpu|rf|register[26][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][11]~regout ));

// Location: LCFF_X69_Y29_N13
cycloneii_lcell_ff \cpu|rf|register[18][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][11]~regout ));

// Location: LCCOMB_X69_Y29_N12
cycloneii_lcell_comb \cpu|rf|qa[11]~126 (
// Equation(s):
// \cpu|rf|qa[11]~126_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][11]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][11]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[26][11]~regout ),
	.datac(\cpu|rf|register[18][11]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~126 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[11]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N6
cycloneii_lcell_comb \cpu|rf|qa[11]~127 (
// Equation(s):
// \cpu|rf|qa[11]~127_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[11]~126_combout  & (\cpu|rf|register[30][11]~regout )) # (!\cpu|rf|qa[11]~126_combout  & ((\cpu|rf|register[22][11]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[11]~126_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[30][11]~regout ),
	.datac(\cpu|rf|register[22][11]~regout ),
	.datad(\cpu|rf|qa[11]~126_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~127 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[11]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N0
cycloneii_lcell_comb \cpu|rf|qa[11]~130 (
// Equation(s):
// \cpu|rf|qa[11]~130_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # (\cpu|rf|qa[11]~127_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|qa[11]~129_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[11]~129_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[11]~127_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~130 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[11]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N18
cycloneii_lcell_comb \cpu|rf|qa[11]~133 (
// Equation(s):
// \cpu|rf|qa[11]~133_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[11]~130_combout  & (\cpu|rf|qa[11]~132_combout )) # (!\cpu|rf|qa[11]~130_combout  & ((\cpu|rf|qa[11]~125_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[11]~130_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[11]~132_combout ),
	.datac(\cpu|rf|qa[11]~125_combout ),
	.datad(\cpu|rf|qa[11]~130_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~133 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[11]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N10
cycloneii_lcell_comb \cpu|rf|qa[11]~143 (
// Equation(s):
// \cpu|rf|qa[11]~143_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[11]~140_combout  & (\cpu|rf|qa[11]~142_combout )) # (!\cpu|rf|qa[11]~140_combout  & ((\cpu|rf|qa[11]~133_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[11]~140_combout 
// ))))

	.dataa(\cpu|rf|qa[11]~142_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[11]~140_combout ),
	.datad(\cpu|rf|qa[11]~133_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[11]~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[11]~143 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[11]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N16
cycloneii_lcell_comb \cpu|alu_a|y[11]~4 (
// Equation(s):
// \cpu|alu_a|y[11]~4_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[11]~143_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qa[11]~143_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[11]~4 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~36 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~36_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[19]~647_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[18]~667_combout ))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|rf|qb[18]~667_combout ),
	.datad(\cpu|rf|qb[19]~647_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~36 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~46 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~46_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight1~25_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~36_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftRight1~25_combout ),
	.datad(\cpu|al_unit|ShiftRight0~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~46 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~109 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~109_combout  = (\cpu|al_unit|ShiftRight0~69_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & (\cpu|al_unit|ShiftRight1~46_combout  & !\cpu|alu_a|y[2]~10_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~69_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftRight1~46_combout ),
	.datad(\cpu|alu_a|y[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~109 .lut_mask = 16'hAAEA;
defparam \cpu|al_unit|ShiftRight0~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~40 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~40_combout  = (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[15]~36_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[14]~38_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_b|y[14]~38_combout ),
	.datad(\cpu|alu_b|y[15]~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~40 .lut_mask = 16'h3210;
defparam \cpu|al_unit|ShiftRight1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~41 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~41_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[17]~687_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[16]~707_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|rf|qb[16]~707_combout ),
	.datad(\cpu|rf|qb[17]~687_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~41 .lut_mask = 16'hC840;
defparam \cpu|al_unit|ShiftRight1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~42 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~42_combout  = (\cpu|al_unit|ShiftRight1~40_combout ) # ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # (\cpu|al_unit|ShiftRight1~41_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftRight1~40_combout ),
	.datad(\cpu|al_unit|ShiftRight1~41_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~42 .lut_mask = 16'hFCF8;
defparam \cpu|al_unit|ShiftRight1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~65 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~65_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight1~42_combout ))) # (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight1~44_combout ))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight1~44_combout ),
	.datad(\cpu|al_unit|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~65 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N8
cycloneii_lcell_comb \cpu|al_unit|Mux21~0 (
// Equation(s):
// \cpu|al_unit|Mux21~0_combout  = (\cpu|al_unit|Mux29~21_combout  & ((\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~109_combout )) # (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~65_combout )))))

	.dataa(\cpu|al_unit|Mux29~21_combout ),
	.datab(\cpu|al_unit|ShiftRight0~109_combout ),
	.datac(\cpu|alu_a|y[3]~9_combout ),
	.datad(\cpu|al_unit|ShiftRight0~65_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~0 .lut_mask = 16'h8A80;
defparam \cpu|al_unit|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~48 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~48_combout  = (\cpu|alu_a|y[0]~7_combout  & (((\cpu|rf|qb[31]~87_combout )))) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & (\cpu|rf|qb[31]~87_combout )) # (!\cpu|alu_a|y[1]~12_combout  & 
// ((\cpu|rf|qb[30]~427_combout )))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|rf|qb[31]~87_combout ),
	.datad(\cpu|rf|qb[30]~427_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~48 .lut_mask = 16'hF1E0;
defparam \cpu|al_unit|ShiftRight1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N20
cycloneii_lcell_comb \cpu|pcplus4|p4[27]~50 (
// Equation(s):
// \cpu|pcplus4|p4[27]~50_combout  = (\cpu|ip|q [27] & ((\cpu|pcplus4|p4[26]~49 ) # (GND))) # (!\cpu|ip|q [27] & (!\cpu|pcplus4|p4[26]~49 ))
// \cpu|pcplus4|p4[27]~51  = CARRY((\cpu|ip|q [27]) # (!\cpu|pcplus4|p4[26]~49 ))

	.dataa(\cpu|ip|q [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[26]~49 ),
	.combout(\cpu|pcplus4|p4[27]~50_combout ),
	.cout(\cpu|pcplus4|p4[27]~51 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[27]~50 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~24 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~24_combout  = (!\cpu|alu_a|y[3]~9_combout  & !\cpu|alu_a|y[2]~10_combout )

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(vcc),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~24 .lut_mask = 16'h0505;
defparam \cpu|al_unit|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N24
cycloneii_lcell_comb \cpu|al_unit|Mux4~2 (
// Equation(s):
// \cpu|al_unit|Mux4~2_combout  = (\cpu|al_unit|Mux29~20_combout  & ((\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|al_unit|ShiftRight1~60_combout ))) # (!\cpu|al_unit|ShiftLeft0~24_combout  & (\cpu|rf|qb[31]~87_combout )))) # (!\cpu|al_unit|Mux29~20_combout  
// & (\cpu|rf|qb[31]~87_combout ))

	.dataa(\cpu|rf|qb[31]~87_combout ),
	.datab(\cpu|al_unit|Mux29~20_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datad(\cpu|al_unit|ShiftRight1~60_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~2 .lut_mask = 16'hEA2A;
defparam \cpu|al_unit|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N18
cycloneii_lcell_comb \cpu|al_unit|Mux4~3 (
// Equation(s):
// \cpu|al_unit|Mux4~3_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|Mux4~2_combout  & \cpu|al_unit|ShiftLeft0~23_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|Mux4~2_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|cu|aluc[3]~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~3 .lut_mask = 16'hEA00;
defparam \cpu|al_unit|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N26
cycloneii_lcell_comb \cpu|alu_b|y[27]~54 (
// Equation(s):
// \cpu|alu_b|y[27]~54_combout  = (\cpu|cu|aluimm~5_combout  & (((\cpu|immediate[16]~0_combout )))) # (!\cpu|cu|aluimm~5_combout  & (!\cpu|rf|Equal1~1_combout  & ((\cpu|rf|qb[27]~487_combout ))))

	.dataa(\cpu|rf|Equal1~1_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(\cpu|rf|qb[27]~487_combout ),
	.datad(\cpu|cu|aluimm~5_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[27]~54 .lut_mask = 16'hCC50;
defparam \cpu|alu_b|y[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N22
cycloneii_lcell_comb \cpu|al_unit|Add0~174 (
// Equation(s):
// \cpu|al_unit|Add0~174_combout  = \cpu|alu_b|y[27]~54_combout  $ (((\cpu|cu|aluc[2]~8_combout  & (\cpu|cu|aluc[0]~3_combout  & \cpu|cu|aluc[2]~5_combout ))))

	.dataa(\cpu|cu|aluc[2]~8_combout ),
	.datab(\cpu|alu_b|y[27]~54_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|cu|aluc[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~174_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~174 .lut_mask = 16'h6CCC;
defparam \cpu|al_unit|Add0~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N0
cycloneii_lcell_comb \cpu|al_unit|Mux5~5 (
// Equation(s):
// \cpu|al_unit|Mux5~5_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|Mux7~7_combout  & (\cpu|al_unit|ShiftRight1~50_combout )) # (!\cpu|al_unit|Mux7~7_combout  & ((\cpu|rf|qb[31]~87_combout )))))

	.dataa(\cpu|al_unit|Mux7~7_combout ),
	.datab(\cpu|al_unit|ShiftRight1~50_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|rf|qb[31]~87_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~5 .lut_mask = 16'hD080;
defparam \cpu|al_unit|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y28_N15
cycloneii_lcell_ff \cpu|rf|register[22][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][26]~regout ));

// Location: LCFF_X70_Y28_N21
cycloneii_lcell_ff \cpu|rf|register[26][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][26]~regout ));

// Location: LCCOMB_X70_Y28_N20
cycloneii_lcell_comb \cpu|rf|qb[26]~488 (
// Equation(s):
// \cpu|rf|qb[26]~488_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][26]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][26]~regout ))))

	.dataa(\cpu|rf|register[18][26]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[26][26]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~488_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~488 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[26]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N14
cycloneii_lcell_comb \cpu|rf|qb[26]~489 (
// Equation(s):
// \cpu|rf|qb[26]~489_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[26]~488_combout  & (\cpu|rf|register[30][26]~regout )) # (!\cpu|rf|qb[26]~488_combout  & ((\cpu|rf|register[22][26]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[26]~488_combout ))))

	.dataa(\cpu|rf|register[30][26]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[22][26]~regout ),
	.datad(\cpu|rf|qb[26]~488_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~489_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~489 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[26]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y29_N17
cycloneii_lcell_ff \cpu|rf|register[25][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][26]~regout ));

// Location: LCCOMB_X72_Y29_N18
cycloneii_lcell_comb \cpu|rf|register[21][26]~feeder (
// Equation(s):
// \cpu|rf|register[21][26]~feeder_combout  = \cpu|link|y[26]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[26]~55_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][26]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y29_N19
cycloneii_lcell_ff \cpu|rf|register[21][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[21][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][26]~regout ));

// Location: LCCOMB_X72_Y29_N26
cycloneii_lcell_comb \cpu|rf|qb[26]~490 (
// Equation(s):
// \cpu|rf|qb[26]~490_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[21][26]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[17][26]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[17][26]~regout ),
	.datab(\cpu|rf|register[21][26]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~490_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~490 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[26]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N16
cycloneii_lcell_comb \cpu|rf|qb[26]~491 (
// Equation(s):
// \cpu|rf|qb[26]~491_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[26]~490_combout  & (\cpu|rf|register[29][26]~regout )) # (!\cpu|rf|qb[26]~490_combout  & ((\cpu|rf|register[25][26]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[26]~490_combout ))))

	.dataa(\cpu|rf|register[29][26]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[25][26]~regout ),
	.datad(\cpu|rf|qb[26]~490_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~491_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~491 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[26]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N16
cycloneii_lcell_comb \cpu|rf|register[20][26]~feeder (
// Equation(s):
// \cpu|rf|register[20][26]~feeder_combout  = \cpu|link|y[26]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[26]~55_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][26]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y26_N17
cycloneii_lcell_ff \cpu|rf|register[20][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[20][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][26]~regout ));

// Location: LCFF_X65_Y28_N19
cycloneii_lcell_ff \cpu|rf|register[28][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][26]~regout ));

// Location: LCCOMB_X65_Y28_N18
cycloneii_lcell_comb \cpu|rf|qb[26]~493 (
// Equation(s):
// \cpu|rf|qb[26]~493_combout  = (\cpu|rf|qb[26]~492_combout  & (((\cpu|rf|register[28][26]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[26]~492_combout  & (\cpu|rf|register[20][26]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|qb[26]~492_combout ),
	.datab(\cpu|rf|register[20][26]~regout ),
	.datac(\cpu|rf|register[28][26]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~493_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~493 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[26]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N4
cycloneii_lcell_comb \cpu|rf|qb[26]~494 (
// Equation(s):
// \cpu|rf|qb[26]~494_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|qb[26]~491_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[26]~493_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[26]~491_combout ),
	.datad(\cpu|rf|qb[26]~493_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~494_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~494 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[26]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y32_N3
cycloneii_lcell_ff \cpu|rf|register[31][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][26]~regout ));

// Location: LCFF_X65_Y32_N5
cycloneii_lcell_ff \cpu|rf|register[19][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][26]~regout ));

// Location: LCCOMB_X66_Y32_N28
cycloneii_lcell_comb \cpu|rf|qb[26]~495 (
// Equation(s):
// \cpu|rf|qb[26]~495_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][26]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][26]~regout )))))

	.dataa(\cpu|rf|register[23][26]~regout ),
	.datab(\cpu|rf|register[19][26]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~495_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~495 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[26]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N2
cycloneii_lcell_comb \cpu|rf|qb[26]~496 (
// Equation(s):
// \cpu|rf|qb[26]~496_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[26]~495_combout  & ((\cpu|rf|register[31][26]~regout ))) # (!\cpu|rf|qb[26]~495_combout  & (\cpu|rf|register[27][26]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[26]~495_combout ))))

	.dataa(\cpu|rf|register[27][26]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[31][26]~regout ),
	.datad(\cpu|rf|qb[26]~495_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~496_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~496 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[26]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N14
cycloneii_lcell_comb \cpu|rf|qb[26]~497 (
// Equation(s):
// \cpu|rf|qb[26]~497_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[26]~494_combout  & ((\cpu|rf|qb[26]~496_combout ))) # (!\cpu|rf|qb[26]~494_combout  & (\cpu|rf|qb[26]~489_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[26]~494_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[26]~489_combout ),
	.datac(\cpu|rf|qb[26]~494_combout ),
	.datad(\cpu|rf|qb[26]~496_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~497_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~497 .lut_mask = 16'hF858;
defparam \cpu|rf|qb[26]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y27_N31
cycloneii_lcell_ff \cpu|rf|register[10][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][26]~regout ));

// Location: LCFF_X65_Y33_N29
cycloneii_lcell_ff \cpu|rf|register[8][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][26]~regout ));

// Location: LCCOMB_X65_Y33_N28
cycloneii_lcell_comb \cpu|rf|qb[26]~498 (
// Equation(s):
// \cpu|rf|qb[26]~498_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][26]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][26]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[10][26]~regout ),
	.datac(\cpu|rf|register[8][26]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~498_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~498 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[26]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N24
cycloneii_lcell_comb \cpu|rf|qb[26]~499 (
// Equation(s):
// \cpu|rf|qb[26]~499_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[26]~498_combout  & (\cpu|rf|register[11][26]~regout )) # (!\cpu|rf|qb[26]~498_combout  & ((\cpu|rf|register[9][26]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[26]~498_combout ))))

	.dataa(\cpu|rf|register[11][26]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[9][26]~regout ),
	.datad(\cpu|rf|qb[26]~498_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~499_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~499 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[26]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y34_N15
cycloneii_lcell_ff \cpu|rf|register[6][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][26]~regout ));

// Location: LCFF_X62_Y30_N9
cycloneii_lcell_ff \cpu|rf|register[4][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][26]~regout ));

// Location: LCFF_X61_Y29_N3
cycloneii_lcell_ff \cpu|rf|register[5][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][26]~regout ));

// Location: LCCOMB_X61_Y29_N2
cycloneii_lcell_comb \cpu|rf|qb[26]~500 (
// Equation(s):
// \cpu|rf|qb[26]~500_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][26]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][26]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[4][26]~regout ),
	.datac(\cpu|rf|register[5][26]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~500_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~500 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[26]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneii_lcell_comb \cpu|rf|qb[26]~501 (
// Equation(s):
// \cpu|rf|qb[26]~501_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[26]~500_combout  & (\cpu|rf|register[7][26]~regout )) # (!\cpu|rf|qb[26]~500_combout  & ((\cpu|rf|register[6][26]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[26]~500_combout ))))

	.dataa(\cpu|rf|register[7][26]~regout ),
	.datab(\cpu|rf|register[6][26]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[26]~500_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~501_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~501 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[26]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y34_N31
cycloneii_lcell_ff \cpu|rf|register[2][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][26]~regout ));

// Location: LCCOMB_X60_Y34_N14
cycloneii_lcell_comb \cpu|rf|qb[26]~502 (
// Equation(s):
// \cpu|rf|qb[26]~502_combout  = (\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|register[2][26]~regout ))) # (!\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[1][26]~regout 
// ))))

	.dataa(\cpu|rf|register[1][26]~regout ),
	.datab(\cpu|rf|register[2][26]~regout ),
	.datac(\cpu|rf|qb[2]~81_combout ),
	.datad(\cpu|rf|qb[2]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~502_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~502 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[26]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneii_lcell_comb \cpu|rf|qb[26]~503 (
// Equation(s):
// \cpu|rf|qb[26]~503_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[26]~502_combout  & (\cpu|rf|register[3][26]~regout )) # (!\cpu|rf|qb[26]~502_combout  & ((\cpu|rf|qb[26]~501_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & 
// (((\cpu|rf|qb[26]~502_combout ))))

	.dataa(\cpu|rf|register[3][26]~regout ),
	.datab(\cpu|rf|qb[2]~81_combout ),
	.datac(\cpu|rf|qb[26]~501_combout ),
	.datad(\cpu|rf|qb[26]~502_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~503_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~503 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[26]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N0
cycloneii_lcell_comb \cpu|rf|qb[26]~504 (
// Equation(s):
// \cpu|rf|qb[26]~504_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[2]~77_combout ) # ((\cpu|rf|qb[26]~499_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[26]~503_combout ))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[2]~77_combout ),
	.datac(\cpu|rf|qb[26]~499_combout ),
	.datad(\cpu|rf|qb[26]~503_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~504_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~504 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[26]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N6
cycloneii_lcell_comb \cpu|rf|qb[26]~507 (
// Equation(s):
// \cpu|rf|qb[26]~507_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[26]~504_combout  & (\cpu|rf|qb[26]~506_combout )) # (!\cpu|rf|qb[26]~504_combout  & ((\cpu|rf|qb[26]~497_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[26]~504_combout 
// ))))

	.dataa(\cpu|rf|qb[26]~506_combout ),
	.datab(\cpu|rf|qb[2]~77_combout ),
	.datac(\cpu|rf|qb[26]~497_combout ),
	.datad(\cpu|rf|qb[26]~504_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~507_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~507 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[26]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N30
cycloneii_lcell_comb \cpu|rf|qb[26]~710 (
// Equation(s):
// \cpu|rf|qb[26]~710_combout  = (\cpu|rf|qb[26]~507_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(vcc),
	.datac(\cpu|rf|qb[26]~507_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[26]~710_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[26]~710 .lut_mask = 16'hF050;
defparam \cpu|rf|qb[26]~710 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N2
cycloneii_lcell_comb \cpu|al_unit|s~59 (
// Equation(s):
// \cpu|al_unit|s~59_combout  = (\cpu|alu_a|y[26]~29_combout ) # ((\cpu|cu|aluimm~5_combout  & ((\cpu|immediate[16]~0_combout ))) # (!\cpu|cu|aluimm~5_combout  & (\cpu|rf|qb[26]~710_combout )))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\cpu|rf|qb[26]~710_combout ),
	.datac(\cpu|immediate[16]~0_combout ),
	.datad(\cpu|alu_a|y[26]~29_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~59 .lut_mask = 16'hFFE4;
defparam \cpu|al_unit|s~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y33_N27
cycloneii_lcell_ff \cpu|rf|register[12][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][25]~regout ));

// Location: LCCOMB_X59_Y33_N26
cycloneii_lcell_comb \cpu|rf|qa[25]~481 (
// Equation(s):
// \cpu|rf|qa[25]~481_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][25]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[12][25]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[14][25]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[12][25]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~481_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~481 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[25]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneii_lcell_comb \cpu|rf|qa[25]~482 (
// Equation(s):
// \cpu|rf|qa[25]~482_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[25]~481_combout  & (\cpu|rf|register[15][25]~regout )) # (!\cpu|rf|qa[25]~481_combout  & ((\cpu|rf|register[13][25]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[25]~481_combout ))))

	.dataa(\cpu|rf|register[15][25]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][25]~regout ),
	.datad(\cpu|rf|qa[25]~481_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~482_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~482 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[25]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N30
cycloneii_lcell_comb \cpu|rf|register[29][25]~feeder (
// Equation(s):
// \cpu|rf|register[29][25]~feeder_combout  = \cpu|link|y[25]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[25]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[29][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][25]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[29][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y27_N31
cycloneii_lcell_ff \cpu|rf|register[29][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[29][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][25]~regout ));

// Location: LCFF_X66_Y29_N7
cycloneii_lcell_ff \cpu|rf|register[25][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][25]~regout ));

// Location: LCFF_X65_Y29_N11
cycloneii_lcell_ff \cpu|rf|register[21][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][25]~regout ));

// Location: LCFF_X66_Y29_N13
cycloneii_lcell_ff \cpu|rf|register[17][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][25]~regout ));

// Location: LCCOMB_X65_Y29_N10
cycloneii_lcell_comb \cpu|rf|qa[25]~464 (
// Equation(s):
// \cpu|rf|qa[25]~464_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][25]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][25]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[21][25]~regout ),
	.datad(\cpu|rf|register[17][25]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~464_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~464 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[25]~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N6
cycloneii_lcell_comb \cpu|rf|qa[25]~465 (
// Equation(s):
// \cpu|rf|qa[25]~465_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[25]~464_combout  & (\cpu|rf|register[29][25]~regout )) # (!\cpu|rf|qa[25]~464_combout  & ((\cpu|rf|register[25][25]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[25]~464_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[29][25]~regout ),
	.datac(\cpu|rf|register[25][25]~regout ),
	.datad(\cpu|rf|qa[25]~464_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~465_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~465 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[25]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N31
cycloneii_lcell_ff \cpu|rf|register[31][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][25]~regout ));

// Location: LCFF_X67_Y28_N9
cycloneii_lcell_ff \cpu|rf|register[19][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][25]~regout ));

// Location: LCCOMB_X68_Y28_N28
cycloneii_lcell_comb \cpu|rf|register[23][25]~feeder (
// Equation(s):
// \cpu|rf|register[23][25]~feeder_combout  = \cpu|link|y[25]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[25]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][25]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y28_N29
cycloneii_lcell_ff \cpu|rf|register[23][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][25]~regout ));

// Location: LCCOMB_X66_Y28_N18
cycloneii_lcell_comb \cpu|rf|qa[25]~471 (
// Equation(s):
// \cpu|rf|qa[25]~471_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][25]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][25]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[19][25]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|register[23][25]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~471_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~471 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qa[25]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N8
cycloneii_lcell_comb \cpu|rf|qa[25]~472 (
// Equation(s):
// \cpu|rf|qa[25]~472_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[25]~471_combout  & ((\cpu|rf|register[31][25]~regout ))) # (!\cpu|rf|qa[25]~471_combout  & (\cpu|rf|register[27][25]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[25]~471_combout ))))

	.dataa(\cpu|rf|register[27][25]~regout ),
	.datab(\cpu|rf|register[31][25]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|qa[25]~471_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~472_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~472 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[25]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N11
cycloneii_lcell_ff \cpu|rf|register[20][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][25]~regout ));

// Location: LCCOMB_X63_Y24_N26
cycloneii_lcell_comb \cpu|rf|register[24][25]~feeder (
// Equation(s):
// \cpu|rf|register[24][25]~feeder_combout  = \cpu|link|y[25]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[25]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[24][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[24][25]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[24][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N27
cycloneii_lcell_ff \cpu|rf|register[24][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[24][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][25]~regout ));

// Location: LCCOMB_X63_Y24_N12
cycloneii_lcell_comb \cpu|rf|qa[25]~468 (
// Equation(s):
// \cpu|rf|qa[25]~468_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[24][25]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[16][25]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[16][25]~regout ),
	.datab(\cpu|rf|register[24][25]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~468_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~468 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[25]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N10
cycloneii_lcell_comb \cpu|rf|qa[25]~469 (
// Equation(s):
// \cpu|rf|qa[25]~469_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[25]~468_combout  & (\cpu|rf|register[28][25]~regout )) # (!\cpu|rf|qa[25]~468_combout  & ((\cpu|rf|register[20][25]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[25]~468_combout ))))

	.dataa(\cpu|rf|register[28][25]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[20][25]~regout ),
	.datad(\cpu|rf|qa[25]~468_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~469_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~469 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[25]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y26_N13
cycloneii_lcell_ff \cpu|rf|register[30][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][25]~regout ));

// Location: LCFF_X67_Y26_N31
cycloneii_lcell_ff \cpu|rf|register[26][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][25]~regout ));

// Location: LCCOMB_X67_Y26_N30
cycloneii_lcell_comb \cpu|rf|qa[25]~466 (
// Equation(s):
// \cpu|rf|qa[25]~466_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][25]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][25]~regout ))))

	.dataa(\cpu|rf|register[18][25]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[26][25]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~466_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~466 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[25]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N12
cycloneii_lcell_comb \cpu|rf|qa[25]~467 (
// Equation(s):
// \cpu|rf|qa[25]~467_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[25]~466_combout  & ((\cpu|rf|register[30][25]~regout ))) # (!\cpu|rf|qa[25]~466_combout  & (\cpu|rf|register[22][25]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[25]~466_combout ))))

	.dataa(\cpu|rf|register[22][25]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[30][25]~regout ),
	.datad(\cpu|rf|qa[25]~466_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~467_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~467 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[25]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N24
cycloneii_lcell_comb \cpu|rf|qa[25]~470 (
// Equation(s):
// \cpu|rf|qa[25]~470_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[25]~467_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[25]~469_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[25]~469_combout ),
	.datad(\cpu|rf|qa[25]~467_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~470_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~470 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[25]~470 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N14
cycloneii_lcell_comb \cpu|rf|qa[25]~473 (
// Equation(s):
// \cpu|rf|qa[25]~473_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[25]~470_combout  & ((\cpu|rf|qa[25]~472_combout ))) # (!\cpu|rf|qa[25]~470_combout  & (\cpu|rf|qa[25]~465_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[25]~470_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[25]~465_combout ),
	.datac(\cpu|rf|qa[25]~472_combout ),
	.datad(\cpu|rf|qa[25]~470_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~473_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~473 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[25]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N27
cycloneii_lcell_ff \cpu|rf|register[10][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][25]~regout ));

// Location: LCFF_X66_Y26_N13
cycloneii_lcell_ff \cpu|rf|register[11][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][25]~regout ));

// Location: LCFF_X65_Y31_N19
cycloneii_lcell_ff \cpu|rf|register[9][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][25]~regout ));

// Location: LCFF_X65_Y31_N13
cycloneii_lcell_ff \cpu|rf|register[8][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][25]~regout ));

// Location: LCCOMB_X65_Y31_N12
cycloneii_lcell_comb \cpu|rf|qa[25]~474 (
// Equation(s):
// \cpu|rf|qa[25]~474_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][25]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[8][25]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][25]~regout ),
	.datac(\cpu|rf|register[8][25]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~474_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~474 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[25]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N16
cycloneii_lcell_comb \cpu|rf|qa[25]~475 (
// Equation(s):
// \cpu|rf|qa[25]~475_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[25]~474_combout  & ((\cpu|rf|register[11][25]~regout ))) # (!\cpu|rf|qa[25]~474_combout  & (\cpu|rf|register[10][25]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[25]~474_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][25]~regout ),
	.datac(\cpu|rf|register[11][25]~regout ),
	.datad(\cpu|rf|qa[25]~474_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~475_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~475 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[25]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N3
cycloneii_lcell_ff \cpu|rf|register[3][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][25]~regout ));

// Location: LCFF_X60_Y29_N17
cycloneii_lcell_ff \cpu|rf|register[2][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][25]~regout ));

// Location: LCFF_X61_Y33_N29
cycloneii_lcell_ff \cpu|rf|register[1][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][25]~regout ));

// Location: LCFF_X61_Y32_N17
cycloneii_lcell_ff \cpu|rf|register[5][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][25]~regout ));

// Location: LCFF_X62_Y30_N27
cycloneii_lcell_ff \cpu|rf|register[7][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][25]~regout ));

// Location: LCFF_X62_Y30_N1
cycloneii_lcell_ff \cpu|rf|register[4][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][25]~regout ));

// Location: LCCOMB_X62_Y30_N0
cycloneii_lcell_comb \cpu|rf|qa[25]~476 (
// Equation(s):
// \cpu|rf|qa[25]~476_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][25]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][25]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[6][25]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[4][25]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~476_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~476 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[25]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N26
cycloneii_lcell_comb \cpu|rf|qa[25]~477 (
// Equation(s):
// \cpu|rf|qa[25]~477_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[25]~476_combout  & ((\cpu|rf|register[7][25]~regout ))) # (!\cpu|rf|qa[25]~476_combout  & (\cpu|rf|register[5][25]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[25]~476_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[5][25]~regout ),
	.datac(\cpu|rf|register[7][25]~regout ),
	.datad(\cpu|rf|qa[25]~476_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~477_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~477 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[25]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneii_lcell_comb \cpu|rf|qa[25]~478 (
// Equation(s):
// \cpu|rf|qa[25]~478_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[4]~14_combout ) # ((\cpu|rf|qa[25]~477_combout )))) # (!\cpu|rf|qa[4]~17_combout  & (!\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[1][25]~regout )))

	.dataa(\cpu|rf|qa[4]~17_combout ),
	.datab(\cpu|rf|qa[4]~14_combout ),
	.datac(\cpu|rf|register[1][25]~regout ),
	.datad(\cpu|rf|qa[25]~477_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~478_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~478 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[25]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N16
cycloneii_lcell_comb \cpu|rf|qa[25]~479 (
// Equation(s):
// \cpu|rf|qa[25]~479_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[25]~478_combout  & (\cpu|rf|register[3][25]~regout )) # (!\cpu|rf|qa[25]~478_combout  & ((\cpu|rf|register[2][25]~regout ))))) # (!\cpu|rf|qa[4]~14_combout  & 
// (((\cpu|rf|qa[25]~478_combout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|register[3][25]~regout ),
	.datac(\cpu|rf|register[2][25]~regout ),
	.datad(\cpu|rf|qa[25]~478_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~479_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~479 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[25]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N18
cycloneii_lcell_comb \cpu|rf|qa[25]~480 (
// Equation(s):
// \cpu|rf|qa[25]~480_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout ) # ((\cpu|rf|qa[25]~475_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[25]~479_combout ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[25]~475_combout ),
	.datad(\cpu|rf|qa[25]~479_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~480_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~480 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[25]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N4
cycloneii_lcell_comb \cpu|rf|qa[25]~483 (
// Equation(s):
// \cpu|rf|qa[25]~483_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[25]~480_combout  & (\cpu|rf|qa[25]~482_combout )) # (!\cpu|rf|qa[25]~480_combout  & ((\cpu|rf|qa[25]~473_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[25]~480_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[25]~482_combout ),
	.datac(\cpu|rf|qa[25]~473_combout ),
	.datad(\cpu|rf|qa[25]~480_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[25]~483_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[25]~483 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[25]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N14
cycloneii_lcell_comb \cpu|alu_a|y[25]~28 (
// Equation(s):
// \cpu|alu_a|y[25]~28_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[25]~483_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qa[25]~483_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[25]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[25]~28 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[25]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N2
cycloneii_lcell_comb \cpu|al_unit|Add0~121 (
// Equation(s):
// \cpu|al_unit|Add0~121_combout  = (\cpu|al_unit|Add0~171_combout  & ((\cpu|alu_a|y[24]~27_combout  & (!\cpu|al_unit|Add0~119 )) # (!\cpu|alu_a|y[24]~27_combout  & ((\cpu|al_unit|Add0~119 ) # (GND))))) # (!\cpu|al_unit|Add0~171_combout  & 
// ((\cpu|alu_a|y[24]~27_combout  & (\cpu|al_unit|Add0~119  & VCC)) # (!\cpu|alu_a|y[24]~27_combout  & (!\cpu|al_unit|Add0~119 ))))
// \cpu|al_unit|Add0~122  = CARRY((\cpu|al_unit|Add0~171_combout  & ((!\cpu|al_unit|Add0~119 ) # (!\cpu|alu_a|y[24]~27_combout ))) # (!\cpu|al_unit|Add0~171_combout  & (!\cpu|alu_a|y[24]~27_combout  & !\cpu|al_unit|Add0~119 )))

	.dataa(\cpu|al_unit|Add0~171_combout ),
	.datab(\cpu|alu_a|y[24]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~119 ),
	.combout(\cpu|al_unit|Add0~121_combout ),
	.cout(\cpu|al_unit|Add0~122 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~121 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~121 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N4
cycloneii_lcell_comb \cpu|al_unit|Add0~123 (
// Equation(s):
// \cpu|al_unit|Add0~123_combout  = ((\cpu|al_unit|Add0~172_combout  $ (\cpu|alu_a|y[25]~28_combout  $ (\cpu|al_unit|Add0~122 )))) # (GND)
// \cpu|al_unit|Add0~124  = CARRY((\cpu|al_unit|Add0~172_combout  & (\cpu|alu_a|y[25]~28_combout  & !\cpu|al_unit|Add0~122 )) # (!\cpu|al_unit|Add0~172_combout  & ((\cpu|alu_a|y[25]~28_combout ) # (!\cpu|al_unit|Add0~122 ))))

	.dataa(\cpu|al_unit|Add0~172_combout ),
	.datab(\cpu|alu_a|y[25]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~122 ),
	.combout(\cpu|al_unit|Add0~123_combout ),
	.cout(\cpu|al_unit|Add0~124 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~123 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~123 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N6
cycloneii_lcell_comb \cpu|al_unit|Add0~125 (
// Equation(s):
// \cpu|al_unit|Add0~125_combout  = (\cpu|al_unit|Add0~173_combout  & ((\cpu|alu_a|y[26]~29_combout  & (!\cpu|al_unit|Add0~124 )) # (!\cpu|alu_a|y[26]~29_combout  & ((\cpu|al_unit|Add0~124 ) # (GND))))) # (!\cpu|al_unit|Add0~173_combout  & 
// ((\cpu|alu_a|y[26]~29_combout  & (\cpu|al_unit|Add0~124  & VCC)) # (!\cpu|alu_a|y[26]~29_combout  & (!\cpu|al_unit|Add0~124 ))))
// \cpu|al_unit|Add0~126  = CARRY((\cpu|al_unit|Add0~173_combout  & ((!\cpu|al_unit|Add0~124 ) # (!\cpu|alu_a|y[26]~29_combout ))) # (!\cpu|al_unit|Add0~173_combout  & (!\cpu|alu_a|y[26]~29_combout  & !\cpu|al_unit|Add0~124 )))

	.dataa(\cpu|al_unit|Add0~173_combout ),
	.datab(\cpu|alu_a|y[26]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~124 ),
	.combout(\cpu|al_unit|Add0~125_combout ),
	.cout(\cpu|al_unit|Add0~126 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~125 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~125 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N14
cycloneii_lcell_comb \cpu|al_unit|Mux5~3 (
// Equation(s):
// \cpu|al_unit|Mux5~3_combout  = (\cpu|al_unit|Mux6~12_combout  & ((\cpu|al_unit|s~58_combout ) # ((\cpu|al_unit|Mux6~4_combout )))) # (!\cpu|al_unit|Mux6~12_combout  & (((\cpu|al_unit|Add0~125_combout  & !\cpu|al_unit|Mux6~4_combout ))))

	.dataa(\cpu|al_unit|s~58_combout ),
	.datab(\cpu|al_unit|Mux6~12_combout ),
	.datac(\cpu|al_unit|Add0~125_combout ),
	.datad(\cpu|al_unit|Mux6~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~3 .lut_mask = 16'hCCB8;
defparam \cpu|al_unit|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~52 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~52_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[31]~87_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[30]~427_combout )))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|rf|qb[31]~87_combout ),
	.datad(\cpu|rf|qb[30]~427_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~52 .lut_mask = 16'hC480;
defparam \cpu|al_unit|ShiftRight1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~66 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~66_combout  = (\cpu|alu_a|y[2]~10_combout  & (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # (\cpu|al_unit|ShiftRight1~52_combout )))) # (!\cpu|alu_a|y[2]~10_combout  & 
// (\cpu|al_unit|ShiftRight0~16_combout ))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftRight1~52_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~66 .lut_mask = 16'h44EC;
defparam \cpu|al_unit|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~67 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~67_combout  = (\cpu|al_unit|ShiftRight0~66_combout ) # ((!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight1~49_combout  & \cpu|al_unit|ShiftLeft0~23_combout )))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftRight1~49_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|al_unit|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~67 .lut_mask = 16'hFF40;
defparam \cpu|al_unit|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N20
cycloneii_lcell_comb \cpu|al_unit|s~57 (
// Equation(s):
// \cpu|al_unit|s~57_combout  = \cpu|alu_a|y[26]~29_combout  $ (((\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & ((\cpu|rf|qb[26]~710_combout )))))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(\cpu|rf|qb[26]~710_combout ),
	.datad(\cpu|alu_a|y[26]~29_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~57 .lut_mask = 16'h27D8;
defparam \cpu|al_unit|s~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N20
cycloneii_lcell_comb \cpu|al_unit|Mux5~2 (
// Equation(s):
// \cpu|al_unit|Mux5~2_combout  = (\cpu|cu|aluc[0]~11_combout  & (((\cpu|cu|aluc[2]~9_combout )))) # (!\cpu|cu|aluc[0]~11_combout  & ((\cpu|cu|aluc[2]~9_combout  & ((\cpu|al_unit|s~57_combout ))) # (!\cpu|cu|aluc[2]~9_combout  & (\cpu|alu_b|y[10]~31_combout 
// ))))

	.dataa(\cpu|alu_b|y[10]~31_combout ),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|al_unit|s~57_combout ),
	.datad(\cpu|cu|aluc[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~2 .lut_mask = 16'hFC22;
defparam \cpu|al_unit|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N24
cycloneii_lcell_comb \cpu|al_unit|Mux6~3 (
// Equation(s):
// \cpu|al_unit|Mux6~3_combout  = (\cpu|cu|aluc[0]~11_combout  & ((\cpu|cu|aluc[2]~9_combout ) # ((!\cpu|alu_a|y[4]~8_combout  & !\cpu|al_unit|ShiftLeft0~18_combout ))))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~3 .lut_mask = 16'h888C;
defparam \cpu|al_unit|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N8
cycloneii_lcell_comb \cpu|al_unit|Mux5~7 (
// Equation(s):
// \cpu|al_unit|Mux5~7_combout  = (\cpu|al_unit|Mux5~2_combout  & (((!\cpu|al_unit|Mux6~3_combout )))) # (!\cpu|al_unit|Mux5~2_combout  & (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~67_combout  & \cpu|al_unit|Mux6~3_combout )))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftRight0~67_combout ),
	.datac(\cpu|al_unit|Mux5~2_combout ),
	.datad(\cpu|al_unit|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~7 .lut_mask = 16'h04F0;
defparam \cpu|al_unit|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~103 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~103_combout  = (!\cpu|alu_a|y[4]~8_combout  & !\cpu|alu_a|y[3]~9_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[4]~8_combout ),
	.datac(\cpu|alu_a|y[3]~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~103 .lut_mask = 16'h0303;
defparam \cpu|al_unit|ShiftRight0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~78 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~78_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[12]~39_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[14]~38_combout )))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|alu_b|y[12]~39_combout ),
	.datac(vcc),
	.datad(\cpu|alu_b|y[14]~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~78 .lut_mask = 16'hDD88;
defparam \cpu|al_unit|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~77 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~77_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[11]~29_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[13]~37_combout )))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|alu_b|y[11]~29_combout ),
	.datad(\cpu|alu_b|y[13]~37_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~77 .lut_mask = 16'hC480;
defparam \cpu|al_unit|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~79 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~79_combout  = (\cpu|al_unit|ShiftLeft0~77_combout ) # ((!\cpu|alu_a|y[0]~7_combout  & \cpu|al_unit|ShiftLeft0~78_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~78_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~77_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~79 .lut_mask = 16'hFF30;
defparam \cpu|al_unit|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~94 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~94_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[17]~687_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[18]~667_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|rf|qb[18]~667_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|rf|qb[17]~687_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~94 .lut_mask = 16'hE040;
defparam \cpu|al_unit|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N26
cycloneii_lcell_comb \cpu|alu_b|y[16]~45 (
// Equation(s):
// \cpu|alu_b|y[16]~45_combout  = (\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[16]~707_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[16]~707_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[16]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[16]~45 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[16]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~93 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~93_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[15]~36_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[16]~45_combout )))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_b|y[15]~36_combout ),
	.datad(\cpu|alu_b|y[16]~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~93 .lut_mask = 16'hC480;
defparam \cpu|al_unit|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~95 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~95_combout  = (\cpu|al_unit|ShiftLeft0~93_combout ) # ((!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # (\cpu|al_unit|ShiftLeft0~94_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~94_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~95 .lut_mask = 16'hFF32;
defparam \cpu|al_unit|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~96 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~96_combout  = (\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~79_combout )) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~95_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~79_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~96 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~128 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~128_combout  = (\cpu|al_unit|ShiftLeft0~26_combout ) # ((\cpu|alu_b|y[1]~35_combout  & (\cpu|alu_a|y[0]~7_combout  & !\cpu|alu_a|y[1]~12_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~26_combout ),
	.datab(\cpu|alu_b|y[1]~35_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~128 .lut_mask = 16'hAAEA;
defparam \cpu|al_unit|ShiftLeft0~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~39 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~39_combout  = (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[4]~43_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[6]~41_combout ))))

	.dataa(\cpu|alu_b|y[6]~41_combout ),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|alu_b|y[4]~43_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~39 .lut_mask = 16'h3022;
defparam \cpu|al_unit|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~40 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~40_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[3]~33_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[5]~42_combout )))))

	.dataa(\cpu|alu_b|y[3]~33_combout ),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|alu_b|y[5]~42_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~40 .lut_mask = 16'h88C0;
defparam \cpu|al_unit|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~62 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~62_combout  = (\cpu|alu_a|y[2]~10_combout  & (((\cpu|al_unit|ShiftLeft0~39_combout ) # (\cpu|al_unit|ShiftLeft0~40_combout )))) # (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~61_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~61_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~39_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~40_combout ),
	.datad(\cpu|alu_a|y[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~62 .lut_mask = 16'hFCAA;
defparam \cpu|al_unit|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~129 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~129_combout  = (\cpu|alu_a|y[3]~9_combout  & (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~128_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (((\cpu|al_unit|ShiftLeft0~62_combout ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~128_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~129 .lut_mask = 16'h7340;
defparam \cpu|al_unit|ShiftLeft0~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N6
cycloneii_lcell_comb \cpu|al_unit|Mux5~1 (
// Equation(s):
// \cpu|al_unit|Mux5~1_combout  = (\cpu|al_unit|Mux5~0_combout  & ((\cpu|al_unit|ShiftRight0~103_combout ) # ((\cpu|al_unit|ShiftLeft0~129_combout )))) # (!\cpu|al_unit|Mux5~0_combout  & (!\cpu|al_unit|ShiftRight0~103_combout  & 
// (\cpu|al_unit|ShiftLeft0~96_combout )))

	.dataa(\cpu|al_unit|Mux5~0_combout ),
	.datab(\cpu|al_unit|ShiftRight0~103_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~96_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~1 .lut_mask = 16'hBA98;
defparam \cpu|al_unit|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneii_lcell_comb \cpu|al_unit|Mux5~8 (
// Equation(s):
// \cpu|al_unit|Mux5~8_combout  = (\cpu|al_unit|Mux5~7_combout ) # ((\cpu|al_unit|Mux5~2_combout  & (!\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|Mux5~1_combout )))

	.dataa(\cpu|al_unit|Mux5~2_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|al_unit|Mux5~7_combout ),
	.datad(\cpu|al_unit|Mux5~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~8 .lut_mask = 16'hF2F0;
defparam \cpu|al_unit|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N4
cycloneii_lcell_comb \cpu|al_unit|Mux5~4 (
// Equation(s):
// \cpu|al_unit|Mux5~4_combout  = (\cpu|al_unit|Mux6~4_combout  & ((\cpu|al_unit|Mux5~3_combout  & (\cpu|al_unit|s~59_combout )) # (!\cpu|al_unit|Mux5~3_combout  & ((\cpu|al_unit|Mux5~8_combout ))))) # (!\cpu|al_unit|Mux6~4_combout  & 
// (((\cpu|al_unit|Mux5~3_combout ))))

	.dataa(\cpu|al_unit|Mux6~4_combout ),
	.datab(\cpu|al_unit|s~59_combout ),
	.datac(\cpu|al_unit|Mux5~3_combout ),
	.datad(\cpu|al_unit|Mux5~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~4 .lut_mask = 16'hDAD0;
defparam \cpu|al_unit|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N0
cycloneii_lcell_comb \cpu|al_unit|Mux5~6 (
// Equation(s):
// \cpu|al_unit|Mux5~6_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|Mux5~5_combout )))) # (!\cpu|cu|aluc[3]~4_combout  & (((\cpu|al_unit|Mux5~4_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|cu|aluc[3]~4_combout ),
	.datac(\cpu|al_unit|Mux5~5_combout ),
	.datad(\cpu|al_unit|Mux5~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux5~6 .lut_mask = 16'hFBC8;
defparam \cpu|al_unit|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N26
cycloneii_lcell_comb \cpu|link|y[26]~54 (
// Equation(s):
// \cpu|link|y[26]~54_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[26]~48_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux5~6_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux5~6_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|pcplus4|p4[26]~48_combout ),
	.datac(\cpu|link|y[5]~70_combout ),
	.datad(\cpu|al_unit|Mux5~6_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[26]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[26]~54 .lut_mask = 16'hF888;
defparam \cpu|link|y[26]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[26]));
// synopsys translate_off
defparam \in_port0[26]~I .input_async_reset = "none";
defparam \in_port0[26]~I .input_power_up = "low";
defparam \in_port0[26]~I .input_register_mode = "none";
defparam \in_port0[26]~I .input_sync_reset = "none";
defparam \in_port0[26]~I .oe_async_reset = "none";
defparam \in_port0[26]~I .oe_power_up = "low";
defparam \in_port0[26]~I .oe_register_mode = "none";
defparam \in_port0[26]~I .oe_sync_reset = "none";
defparam \in_port0[26]~I .operation_mode = "input";
defparam \in_port0[26]~I .output_async_reset = "none";
defparam \in_port0[26]~I .output_power_up = "low";
defparam \in_port0[26]~I .output_register_mode = "none";
defparam \in_port0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X57_Y30_N23
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[26] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [26]));

// Location: LCCOMB_X57_Y30_N22
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector5~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector5~1_combout  = (!\cpu|al_unit|Mux28~8_combout  & (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [26] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [26]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector5~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N12
cycloneii_lcell_comb \cpu|rf|qb[25]~735 (
// Equation(s):
// \cpu|rf|qb[25]~735_combout  = (\cpu|rf|qb[25]~527_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|rf|qb[25]~527_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~735_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~735 .lut_mask = 16'hCF00;
defparam \cpu|rf|qb[25]~735 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N30
cycloneii_lcell_comb \cpu|rf|qb[27]~736 (
// Equation(s):
// \cpu|rf|qb[27]~736_combout  = (\cpu|rf|qb[27]~487_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|qb[27]~487_combout ),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~736_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~736 .lut_mask = 16'hC0F0;
defparam \cpu|rf|qb[27]~736 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N14
cycloneii_lcell_comb \cpu|rf|qb[28]~737 (
// Equation(s):
// \cpu|rf|qb[28]~737_combout  = (\cpu|rf|qb[28]~467_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|rf|qb[28]~467_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~737_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~737 .lut_mask = 16'hCF00;
defparam \cpu|rf|qb[28]~737 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N4
cycloneii_lcell_comb \cpu|rf|qb[29]~738 (
// Equation(s):
// \cpu|rf|qb[29]~738_combout  = (\cpu|rf|qb[29]~447_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(vcc),
	.datac(\cpu|rf|qb[29]~447_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~738_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~738 .lut_mask = 16'hF050;
defparam \cpu|rf|qb[29]~738 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N6
cycloneii_lcell_comb \cpu|rf|qb[30]~711 (
// Equation(s):
// \cpu|rf|qb[30]~711_combout  = (\cpu|rf|qb[30]~427_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(vcc),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|rf|qb[30]~427_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[30]~711_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[30]~711 .lut_mask = 16'hAF00;
defparam \cpu|rf|qb[30]~711 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N2
cycloneii_lcell_comb \cpu|rf|qb[31]~739 (
// Equation(s):
// \cpu|rf|qb[31]~739_combout  = (\cpu|rf|qb[31]~87_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|rf|qb[31]~87_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~739_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~739 .lut_mask = 16'hCF00;
defparam \cpu|rf|qb[31]~739 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y27
cycloneii_ram_block \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\dmem|write_data_enable~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\dmem|dmem_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|rf|qb[31]~739_combout ,\cpu|rf|qb[30]~711_combout ,\cpu|rf|qb[29]~738_combout ,\cpu|rf|qb[28]~737_combout ,\cpu|rf|qb[27]~736_combout ,\cpu|rf|qb[26]~710_combout ,\cpu|rf|qb[25]~735_combout ,\cpu|rf|qb[24]~709_combout ,\cpu|rf|qb[23]~734_combout ,
\cpu|rf|qb[22]~733_combout ,\cpu|rf|qb[21]~732_combout ,\cpu|rf|qb[20]~731_combout ,\cpu|rf|qb[19]~730_combout ,\cpu|rf|qb[18]~729_combout ,\cpu|rf|qb[17]~728_combout ,\cpu|rf|qb[16]~708_combout ,\cpu|rf|qb[15]~727_combout ,\cpu|rf|qb[14]~726_combout }),
	.portaaddr({\cpu|al_unit|Mux25~7_combout ,\cpu|al_unit|Mux26~9_combout ,\cpu|al_unit|Mux27~7_combout ,\cpu|al_unit|Mux28~8_combout ,\cpu|al_unit|Mux29~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|dram|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .init_file = "./source/sc_datamem.mif";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ALTSYNCRAM";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 5;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 18;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 31;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 32;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 5;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 18;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 576'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[26]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [26]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[26]));
// synopsys translate_off
defparam \in_port1[26]~I .input_async_reset = "none";
defparam \in_port1[26]~I .input_power_up = "low";
defparam \in_port1[26]~I .input_register_mode = "none";
defparam \in_port1[26]~I .input_sync_reset = "none";
defparam \in_port1[26]~I .oe_async_reset = "none";
defparam \in_port1[26]~I .oe_power_up = "low";
defparam \in_port1[26]~I .oe_register_mode = "none";
defparam \in_port1[26]~I .oe_sync_reset = "none";
defparam \in_port1[26]~I .operation_mode = "input";
defparam \in_port1[26]~I .output_async_reset = "none";
defparam \in_port1[26]~I .output_power_up = "low";
defparam \in_port1[26]~I .output_register_mode = "none";
defparam \in_port1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X60_Y23_N31
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[26] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [26]));

// Location: LCCOMB_X60_Y23_N30
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector5~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector5~0_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg1 [26] & !\cpu|al_unit|Mux28~8_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [26]),
	.datad(\cpu|al_unit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector5~0 .lut_mask = 16'h0080;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneii_lcell_comb \dmem|io_data_mux|y[26]~26 (
// Equation(s):
// \dmem|io_data_mux|y[26]~26_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector5~1_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector5~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector5~1_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [26]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector5~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[26]~26 .lut_mask = 16'hFAD8;
defparam \dmem|io_data_mux|y[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneii_lcell_comb \cpu|link|y[26]~55 (
// Equation(s):
// \cpu|link|y[26]~55_combout  = (\cpu|link|y[26]~54_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[26]~26_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\cpu|link|y[26]~54_combout ),
	.datad(\dmem|io_data_mux|y[26]~26_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[26]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[26]~55 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[26]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y32_N25
cycloneii_lcell_ff \cpu|rf|register[9][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][26]~regout ));

// Location: LCFF_X66_Y27_N29
cycloneii_lcell_ff \cpu|rf|register[11][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][26]~regout ));

// Location: LCCOMB_X66_Y27_N30
cycloneii_lcell_comb \cpu|rf|qa[26]~484 (
// Equation(s):
// \cpu|rf|qa[26]~484_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[10][26]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[8][26]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[8][26]~regout ),
	.datac(\cpu|rf|register[10][26]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~484_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~484 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[26]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N28
cycloneii_lcell_comb \cpu|rf|qa[26]~485 (
// Equation(s):
// \cpu|rf|qa[26]~485_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[26]~484_combout  & ((\cpu|rf|register[11][26]~regout ))) # (!\cpu|rf|qa[26]~484_combout  & (\cpu|rf|register[9][26]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[26]~484_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][26]~regout ),
	.datac(\cpu|rf|register[11][26]~regout ),
	.datad(\cpu|rf|qa[26]~484_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~485_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~485 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[26]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y34_N17
cycloneii_lcell_ff \cpu|rf|register[15][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[26]~55_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][26]~regout ));

// Location: LCFF_X63_Y36_N3
cycloneii_lcell_ff \cpu|rf|register[14][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][26]~regout ));

// Location: LCFF_X63_Y36_N29
cycloneii_lcell_ff \cpu|rf|register[12][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][26]~regout ));

// Location: LCCOMB_X63_Y36_N26
cycloneii_lcell_comb \cpu|rf|qa[26]~501 (
// Equation(s):
// \cpu|rf|qa[26]~501_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][26]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[12][26]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[13][26]~regout ),
	.datab(\cpu|rf|register[12][26]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~501_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~501 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[26]~501 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneii_lcell_comb \cpu|rf|qa[26]~502 (
// Equation(s):
// \cpu|rf|qa[26]~502_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[26]~501_combout  & (\cpu|rf|register[15][26]~regout )) # (!\cpu|rf|qa[26]~501_combout  & ((\cpu|rf|register[14][26]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[26]~501_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[15][26]~regout ),
	.datac(\cpu|rf|register[14][26]~regout ),
	.datad(\cpu|rf|qa[26]~501_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~502_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~502 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[26]~502 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N9
cycloneii_lcell_ff \cpu|rf|register[1][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][26]~regout ));

// Location: LCCOMB_X61_Y29_N8
cycloneii_lcell_comb \cpu|rf|qa[26]~498 (
// Equation(s):
// \cpu|rf|qa[26]~498_combout  = (\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[4]~14_combout )))) # (!\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[2][26]~regout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|register[1][26]~regout 
// )))))

	.dataa(\cpu|rf|register[2][26]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][26]~regout ),
	.datad(\cpu|rf|qa[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~498_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~498 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[26]~498 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y30_N13
cycloneii_lcell_ff \cpu|rf|register[7][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][26]~regout ));

// Location: LCCOMB_X62_Y30_N18
cycloneii_lcell_comb \cpu|rf|qa[26]~496 (
// Equation(s):
// \cpu|rf|qa[26]~496_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[5][26]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][26]~regout )))))

	.dataa(\cpu|rf|register[5][26]~regout ),
	.datab(\cpu|rf|register[4][26]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~496_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~496 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[26]~496 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N12
cycloneii_lcell_comb \cpu|rf|qa[26]~497 (
// Equation(s):
// \cpu|rf|qa[26]~497_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[26]~496_combout  & ((\cpu|rf|register[7][26]~regout ))) # (!\cpu|rf|qa[26]~496_combout  & (\cpu|rf|register[6][26]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[26]~496_combout ))))

	.dataa(\cpu|rf|register[6][26]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[7][26]~regout ),
	.datad(\cpu|rf|qa[26]~496_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~497_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~497 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[26]~497 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N6
cycloneii_lcell_comb \cpu|rf|qa[26]~499 (
// Equation(s):
// \cpu|rf|qa[26]~499_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[26]~498_combout  & (\cpu|rf|register[3][26]~regout )) # (!\cpu|rf|qa[26]~498_combout  & ((\cpu|rf|qa[26]~497_combout ))))) # (!\cpu|rf|qa[4]~17_combout  & 
// (((\cpu|rf|qa[26]~498_combout ))))

	.dataa(\cpu|rf|register[3][26]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|qa[26]~498_combout ),
	.datad(\cpu|rf|qa[26]~497_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~499_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~499 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[26]~499 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N22
cycloneii_lcell_comb \cpu|rf|register[23][26]~feeder (
// Equation(s):
// \cpu|rf|register[23][26]~feeder_combout  = \cpu|link|y[26]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[26]~55_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][26]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y32_N23
cycloneii_lcell_ff \cpu|rf|register[23][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][26]~regout ));

// Location: LCCOMB_X65_Y32_N4
cycloneii_lcell_comb \cpu|rf|qa[26]~493 (
// Equation(s):
// \cpu|rf|qa[26]~493_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][26]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][26]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][26]~regout ),
	.datad(\cpu|rf|register[23][26]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~493_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~493 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[26]~493 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y32_N15
cycloneii_lcell_ff \cpu|rf|register[27][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][26]~regout ));

// Location: LCCOMB_X65_Y32_N14
cycloneii_lcell_comb \cpu|rf|qa[26]~494 (
// Equation(s):
// \cpu|rf|qa[26]~494_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[26]~493_combout  & ((\cpu|rf|register[31][26]~regout ))) # (!\cpu|rf|qa[26]~493_combout  & (\cpu|rf|register[27][26]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|qa[26]~493_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|qa[26]~493_combout ),
	.datac(\cpu|rf|register[27][26]~regout ),
	.datad(\cpu|rf|register[31][26]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~494_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~494 .lut_mask = 16'hEC64;
defparam \cpu|rf|qa[26]~494 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N18
cycloneii_lcell_comb \cpu|rf|register[24][26]~feeder (
// Equation(s):
// \cpu|rf|register[24][26]~feeder_combout  = \cpu|link|y[26]~55_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[26]~55_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[24][26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[24][26]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[24][26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y29_N19
cycloneii_lcell_ff \cpu|rf|register[24][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[24][26]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][26]~regout ));

// Location: LCFF_X65_Y28_N25
cycloneii_lcell_ff \cpu|rf|register[16][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][26]~regout ));

// Location: LCCOMB_X65_Y28_N24
cycloneii_lcell_comb \cpu|rf|qa[26]~490 (
// Equation(s):
// \cpu|rf|qa[26]~490_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][26]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][26]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[24][26]~regout ),
	.datac(\cpu|rf|register[16][26]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~490_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~490 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[26]~490 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N2
cycloneii_lcell_comb \cpu|rf|qa[26]~491 (
// Equation(s):
// \cpu|rf|qa[26]~491_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[26]~490_combout  & (\cpu|rf|register[28][26]~regout )) # (!\cpu|rf|qa[26]~490_combout  & ((\cpu|rf|register[20][26]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[26]~490_combout ))))

	.dataa(\cpu|rf|register[28][26]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[20][26]~regout ),
	.datad(\cpu|rf|qa[26]~490_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~491_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~491 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[26]~491 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N7
cycloneii_lcell_ff \cpu|rf|register[29][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][26]~regout ));

// Location: LCFF_X71_Y29_N1
cycloneii_lcell_ff \cpu|rf|register[17][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][26]~regout ));

// Location: LCCOMB_X71_Y29_N0
cycloneii_lcell_comb \cpu|rf|qa[26]~488 (
// Equation(s):
// \cpu|rf|qa[26]~488_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][26]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[17][26]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[21][26]~regout ),
	.datac(\cpu|rf|register[17][26]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~488_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~488 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[26]~488 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N6
cycloneii_lcell_comb \cpu|rf|qa[26]~489 (
// Equation(s):
// \cpu|rf|qa[26]~489_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[26]~488_combout  & ((\cpu|rf|register[29][26]~regout ))) # (!\cpu|rf|qa[26]~488_combout  & (\cpu|rf|register[25][26]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[26]~488_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][26]~regout ),
	.datac(\cpu|rf|register[29][26]~regout ),
	.datad(\cpu|rf|qa[26]~488_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~489_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~489 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[26]~489 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N24
cycloneii_lcell_comb \cpu|rf|qa[26]~492 (
// Equation(s):
// \cpu|rf|qa[26]~492_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|qa[26]~489_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[26]~491_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[26]~491_combout ),
	.datad(\cpu|rf|qa[26]~489_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~492_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~492 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[26]~492 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y28_N21
cycloneii_lcell_ff \cpu|rf|register[30][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][26]~regout ));

// Location: LCFF_X69_Y29_N27
cycloneii_lcell_ff \cpu|rf|register[18][26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[26]~55_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][26]~regout ));

// Location: LCCOMB_X69_Y29_N26
cycloneii_lcell_comb \cpu|rf|qa[26]~486 (
// Equation(s):
// \cpu|rf|qa[26]~486_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][26]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][26]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][26]~regout ),
	.datac(\cpu|rf|register[18][26]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~486_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~486 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[26]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N20
cycloneii_lcell_comb \cpu|rf|qa[26]~487 (
// Equation(s):
// \cpu|rf|qa[26]~487_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[26]~486_combout  & ((\cpu|rf|register[30][26]~regout ))) # (!\cpu|rf|qa[26]~486_combout  & (\cpu|rf|register[22][26]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[26]~486_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][26]~regout ),
	.datac(\cpu|rf|register[30][26]~regout ),
	.datad(\cpu|rf|qa[26]~486_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~487_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~487 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[26]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N18
cycloneii_lcell_comb \cpu|rf|qa[26]~495 (
// Equation(s):
// \cpu|rf|qa[26]~495_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[26]~492_combout  & (\cpu|rf|qa[26]~494_combout )) # (!\cpu|rf|qa[26]~492_combout  & ((\cpu|rf|qa[26]~487_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[26]~492_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[26]~494_combout ),
	.datac(\cpu|rf|qa[26]~492_combout ),
	.datad(\cpu|rf|qa[26]~487_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~495_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~495 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[26]~495 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N0
cycloneii_lcell_comb \cpu|rf|qa[26]~500 (
// Equation(s):
// \cpu|rf|qa[26]~500_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~13_combout ) # ((\cpu|rf|qa[26]~495_combout )))) # (!\cpu|rf|qa[4]~10_combout  & (!\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[26]~499_combout )))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[4]~13_combout ),
	.datac(\cpu|rf|qa[26]~499_combout ),
	.datad(\cpu|rf|qa[26]~495_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~500_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~500 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[26]~500 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N22
cycloneii_lcell_comb \cpu|rf|qa[26]~503 (
// Equation(s):
// \cpu|rf|qa[26]~503_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[26]~500_combout  & ((\cpu|rf|qa[26]~502_combout ))) # (!\cpu|rf|qa[26]~500_combout  & (\cpu|rf|qa[26]~485_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[26]~500_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[26]~485_combout ),
	.datac(\cpu|rf|qa[26]~502_combout ),
	.datad(\cpu|rf|qa[26]~500_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[26]~503_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[26]~503 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[26]~503 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N0
cycloneii_lcell_comb \cpu|alu_a|y[26]~29 (
// Equation(s):
// \cpu|alu_a|y[26]~29_combout  = (\cpu|rf|qa[26]~503_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(vcc),
	.datab(\cpu|rf|qa[26]~503_combout ),
	.datac(vcc),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[26]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[26]~29 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[26]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N8
cycloneii_lcell_comb \cpu|al_unit|Add0~127 (
// Equation(s):
// \cpu|al_unit|Add0~127_combout  = ((\cpu|alu_a|y[27]~30_combout  $ (\cpu|al_unit|Add0~174_combout  $ (\cpu|al_unit|Add0~126 )))) # (GND)
// \cpu|al_unit|Add0~128  = CARRY((\cpu|alu_a|y[27]~30_combout  & ((!\cpu|al_unit|Add0~126 ) # (!\cpu|al_unit|Add0~174_combout ))) # (!\cpu|alu_a|y[27]~30_combout  & (!\cpu|al_unit|Add0~174_combout  & !\cpu|al_unit|Add0~126 )))

	.dataa(\cpu|alu_a|y[27]~30_combout ),
	.datab(\cpu|al_unit|Add0~174_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~126 ),
	.combout(\cpu|al_unit|Add0~127_combout ),
	.cout(\cpu|al_unit|Add0~128 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~127 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~127 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N18
cycloneii_lcell_comb \cpu|al_unit|Mux4~13 (
// Equation(s):
// \cpu|al_unit|Mux4~13_combout  = \cpu|alu_b|y[27]~54_combout  $ (((\cpu|rf|qa[27]~523_combout  & \cpu|alu_a|y[0]~0_combout )))

	.dataa(\cpu|rf|qa[27]~523_combout ),
	.datab(vcc),
	.datac(\cpu|alu_b|y[27]~54_combout ),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~13 .lut_mask = 16'h5AF0;
defparam \cpu|al_unit|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N0
cycloneii_lcell_comb \cpu|al_unit|Mux4~7 (
// Equation(s):
// \cpu|al_unit|Mux4~7_combout  = (\cpu|cu|aluc[0]~11_combout  & (\cpu|cu|aluc[2]~9_combout )) # (!\cpu|cu|aluc[0]~11_combout  & ((\cpu|cu|aluc[2]~9_combout  & (\cpu|al_unit|Mux4~13_combout )) # (!\cpu|cu|aluc[2]~9_combout  & ((\cpu|alu_b|y[11]~29_combout 
// )))))

	.dataa(\cpu|cu|aluc[0]~11_combout ),
	.datab(\cpu|cu|aluc[2]~9_combout ),
	.datac(\cpu|al_unit|Mux4~13_combout ),
	.datad(\cpu|alu_b|y[11]~29_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~7 .lut_mask = 16'hD9C8;
defparam \cpu|al_unit|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N6
cycloneii_lcell_comb \cpu|alu_a|y[1]~11 (
// Equation(s):
// \cpu|alu_a|y[1]~11_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [7] & (\cpu|cu|comb~2_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [1]) # (!\imem|irom|altsyncram_component|auto_generated|q_a [0]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datad(\cpu|cu|comb~2_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[1]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[1]~11 .lut_mask = 16'hA200;
defparam \cpu|alu_a|y[1]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~58 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~58_combout  = (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~11_combout ) # ((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[1]~643_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|alu_a|y[1]~11_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|rf|qa[1]~643_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~58 .lut_mask = 16'h0E0C;
defparam \cpu|al_unit|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~17 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~17_combout  = (!\cpu|alu_a|y[1]~11_combout  & (!\cpu|alu_a|y[0]~7_combout  & ((!\cpu|rf|qa[1]~643_combout ) # (!\cpu|alu_a|y[0]~0_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|alu_a|y[1]~11_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|rf|qa[1]~643_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~17 .lut_mask = 16'h0103;
defparam \cpu|al_unit|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~45 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~45_combout  = (\cpu|alu_b|y[7]~40_combout  & ((\cpu|al_unit|ShiftRight0~17_combout ) # ((\cpu|alu_b|y[5]~42_combout  & \cpu|al_unit|ShiftRight0~58_combout )))) # (!\cpu|alu_b|y[7]~40_combout  & (\cpu|alu_b|y[5]~42_combout  & 
// (\cpu|al_unit|ShiftRight0~58_combout )))

	.dataa(\cpu|alu_b|y[7]~40_combout ),
	.datab(\cpu|alu_b|y[5]~42_combout ),
	.datac(\cpu|al_unit|ShiftRight0~58_combout ),
	.datad(\cpu|al_unit|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~45 .lut_mask = 16'hEAC0;
defparam \cpu|al_unit|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~44 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~44_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[4]~43_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[6]~41_combout ))))

	.dataa(\cpu|alu_b|y[6]~41_combout ),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|alu_b|y[4]~43_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~44 .lut_mask = 16'hC088;
defparam \cpu|al_unit|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y28_N29
cycloneii_lcell_ff \cpu|rf|register[15][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][10]~regout ));

// Location: LCCOMB_X61_Y35_N26
cycloneii_lcell_comb \cpu|rf|register[13][10]~feeder (
// Equation(s):
// \cpu|rf|register[13][10]~feeder_combout  = \cpu|link|y[10]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[10]~16_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y35_N27
cycloneii_lcell_ff \cpu|rf|register[13][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[13][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][10]~regout ));

// Location: LCFF_X63_Y35_N5
cycloneii_lcell_ff \cpu|rf|register[12][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][10]~regout ));

// Location: LCCOMB_X57_Y32_N12
cycloneii_lcell_comb \cpu|rf|qb[10]~165 (
// Equation(s):
// \cpu|rf|qb[10]~165_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][10]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[12][10]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[13][10]~regout ),
	.datac(\cpu|rf|register[12][10]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~165_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~165 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[10]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N30
cycloneii_lcell_comb \cpu|rf|qb[10]~166 (
// Equation(s):
// \cpu|rf|qb[10]~166_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[10]~165_combout  & ((\cpu|rf|register[15][10]~regout ))) # (!\cpu|rf|qb[10]~165_combout  & (\cpu|rf|register[14][10]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[10]~165_combout ))))

	.dataa(\cpu|rf|register[14][10]~regout ),
	.datab(\cpu|rf|register[15][10]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[10]~165_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~166_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~166 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[10]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneii_lcell_comb \cpu|rf|register[7][10]~feeder (
// Equation(s):
// \cpu|rf|register[7][10]~feeder_combout  = \cpu|link|y[10]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[10]~16_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y34_N25
cycloneii_lcell_ff \cpu|rf|register[7][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[7][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][10]~regout ));

// Location: LCFF_X61_Y29_N11
cycloneii_lcell_ff \cpu|rf|register[5][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][10]~regout ));

// Location: LCCOMB_X63_Y34_N28
cycloneii_lcell_comb \cpu|rf|qb[10]~160 (
// Equation(s):
// \cpu|rf|qb[10]~160_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][10]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][10]~regout ))))

	.dataa(\cpu|rf|register[4][10]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[5][10]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~160 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[10]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneii_lcell_comb \cpu|rf|qb[10]~161 (
// Equation(s):
// \cpu|rf|qb[10]~161_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[10]~160_combout  & ((\cpu|rf|register[7][10]~regout ))) # (!\cpu|rf|qb[10]~160_combout  & (\cpu|rf|register[6][10]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[10]~160_combout ))))

	.dataa(\cpu|rf|register[6][10]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[7][10]~regout ),
	.datad(\cpu|rf|qb[10]~160_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~161 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[10]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N29
cycloneii_lcell_ff \cpu|rf|register[1][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][10]~regout ));

// Location: LCCOMB_X62_Y31_N30
cycloneii_lcell_comb \cpu|rf|qb[10]~162 (
// Equation(s):
// \cpu|rf|qb[10]~162_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|register[2][10]~regout ) # ((\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|register[1][10]~regout  & !\cpu|rf|qb[2]~81_combout ))))

	.dataa(\cpu|rf|register[2][10]~regout ),
	.datab(\cpu|rf|register[1][10]~regout ),
	.datac(\cpu|rf|qb[2]~78_combout ),
	.datad(\cpu|rf|qb[2]~81_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~162 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[10]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N24
cycloneii_lcell_comb \cpu|rf|qb[10]~163 (
// Equation(s):
// \cpu|rf|qb[10]~163_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[10]~162_combout  & (\cpu|rf|register[3][10]~regout )) # (!\cpu|rf|qb[10]~162_combout  & ((\cpu|rf|qb[10]~161_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & 
// (((\cpu|rf|qb[10]~162_combout ))))

	.dataa(\cpu|rf|register[3][10]~regout ),
	.datab(\cpu|rf|qb[2]~81_combout ),
	.datac(\cpu|rf|qb[10]~161_combout ),
	.datad(\cpu|rf|qb[10]~162_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~163 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[10]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y32_N25
cycloneii_lcell_ff \cpu|rf|register[10][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][10]~regout ));

// Location: LCCOMB_X63_Y32_N24
cycloneii_lcell_comb \cpu|rf|qb[10]~158 (
// Equation(s):
// \cpu|rf|qb[10]~158_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[10][10]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[8][10]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[10][10]~regout ),
	.datad(\cpu|rf|register[8][10]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~158 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[10]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneii_lcell_comb \cpu|rf|register[11][10]~feeder (
// Equation(s):
// \cpu|rf|register[11][10]~feeder_combout  = \cpu|link|y[10]~16_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[10]~16_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[11][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[11][10]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[11][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N21
cycloneii_lcell_ff \cpu|rf|register[11][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[11][10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][10]~regout ));

// Location: LCCOMB_X62_Y27_N0
cycloneii_lcell_comb \cpu|rf|qb[10]~159 (
// Equation(s):
// \cpu|rf|qb[10]~159_combout  = (\cpu|rf|qb[10]~158_combout  & (((\cpu|rf|register[11][10]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[10]~158_combout  & (\cpu|rf|register[9][10]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[9][10]~regout ),
	.datab(\cpu|rf|qb[10]~158_combout ),
	.datac(\cpu|rf|register[11][10]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~159 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[10]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N20
cycloneii_lcell_comb \cpu|rf|qb[10]~164 (
// Equation(s):
// \cpu|rf|qb[10]~164_combout  = (\cpu|rf|qb[2]~77_combout  & (\cpu|rf|qb[2]~66_combout )) # (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[10]~159_combout ))) # (!\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[10]~163_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[10]~163_combout ),
	.datad(\cpu|rf|qb[10]~159_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~164_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~164 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[10]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y28_N17
cycloneii_lcell_ff \cpu|rf|register[23][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][10]~regout ));

// Location: LCCOMB_X68_Y28_N16
cycloneii_lcell_comb \cpu|rf|qb[10]~155 (
// Equation(s):
// \cpu|rf|qb[10]~155_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][10]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][10]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][10]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][10]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~155 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[10]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N9
cycloneii_lcell_ff \cpu|rf|register[31][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][10]~regout ));

// Location: LCCOMB_X68_Y27_N30
cycloneii_lcell_comb \cpu|rf|qb[10]~156 (
// Equation(s):
// \cpu|rf|qb[10]~156_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[10]~155_combout  & ((\cpu|rf|register[31][10]~regout ))) # (!\cpu|rf|qb[10]~155_combout  & (\cpu|rf|register[27][10]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[10]~155_combout ))))

	.dataa(\cpu|rf|register[27][10]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|qb[10]~155_combout ),
	.datad(\cpu|rf|register[31][10]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~156 .lut_mask = 16'hF838;
defparam \cpu|rf|qb[10]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y23_N29
cycloneii_lcell_ff \cpu|rf|register[20][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][10]~regout ));

// Location: LCFF_X67_Y25_N9
cycloneii_lcell_ff \cpu|rf|register[28][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][10]~regout ));

// Location: LCFF_X67_Y25_N27
cycloneii_lcell_ff \cpu|rf|register[16][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][10]~regout ));

// Location: LCCOMB_X67_Y25_N10
cycloneii_lcell_comb \cpu|rf|qb[10]~152 (
// Equation(s):
// \cpu|rf|qb[10]~152_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][10]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][10]~regout )))))

	.dataa(\cpu|rf|register[24][10]~regout ),
	.datab(\cpu|rf|register[16][10]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~152 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[10]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N8
cycloneii_lcell_comb \cpu|rf|qb[10]~153 (
// Equation(s):
// \cpu|rf|qb[10]~153_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[10]~152_combout  & ((\cpu|rf|register[28][10]~regout ))) # (!\cpu|rf|qb[10]~152_combout  & (\cpu|rf|register[20][10]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[10]~152_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][10]~regout ),
	.datac(\cpu|rf|register[28][10]~regout ),
	.datad(\cpu|rf|qb[10]~152_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~153 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[10]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N7
cycloneii_lcell_ff \cpu|rf|register[29][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][10]~regout ));

// Location: LCFF_X69_Y27_N21
cycloneii_lcell_ff \cpu|rf|register[21][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][10]~regout ));

// Location: LCCOMB_X66_Y33_N24
cycloneii_lcell_comb \cpu|rf|qb[10]~150 (
// Equation(s):
// \cpu|rf|qb[10]~150_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][10]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][10]~regout ))))

	.dataa(\cpu|rf|register[17][10]~regout ),
	.datab(\cpu|rf|register[21][10]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~150 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[10]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N6
cycloneii_lcell_comb \cpu|rf|qb[10]~151 (
// Equation(s):
// \cpu|rf|qb[10]~151_combout  = (\cpu|rf|qb[10]~150_combout  & (((\cpu|rf|register[29][10]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[10]~150_combout  & (\cpu|rf|register[25][10]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[25][10]~regout ),
	.datab(\cpu|rf|register[29][10]~regout ),
	.datac(\cpu|rf|qb[10]~150_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~151 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[10]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N12
cycloneii_lcell_comb \cpu|rf|qb[10]~154 (
// Equation(s):
// \cpu|rf|qb[10]~154_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[10]~151_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[10]~153_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[10]~153_combout ),
	.datad(\cpu|rf|qb[10]~151_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~154 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[10]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N6
cycloneii_lcell_comb \cpu|rf|qb[10]~157 (
// Equation(s):
// \cpu|rf|qb[10]~157_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[10]~154_combout  & ((\cpu|rf|qb[10]~156_combout ))) # (!\cpu|rf|qb[10]~154_combout  & (\cpu|rf|qb[10]~149_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[10]~154_combout ))))

	.dataa(\cpu|rf|qb[10]~149_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[10]~156_combout ),
	.datad(\cpu|rf|qb[10]~154_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~157 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[10]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N28
cycloneii_lcell_comb \cpu|rf|qb[10]~167 (
// Equation(s):
// \cpu|rf|qb[10]~167_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[10]~164_combout  & (\cpu|rf|qb[10]~166_combout )) # (!\cpu|rf|qb[10]~164_combout  & ((\cpu|rf|qb[10]~157_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[10]~164_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[10]~166_combout ),
	.datac(\cpu|rf|qb[10]~164_combout ),
	.datad(\cpu|rf|qb[10]~157_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~167_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~167 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[10]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N10
cycloneii_lcell_comb \cpu|alu_b|y[10]~31 (
// Equation(s):
// \cpu|alu_b|y[10]~31_combout  = (\cpu|cu|aluimm~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [10])) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[10]~167_combout ))))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[10]~167_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[10]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[10]~31 .lut_mask = 16'h8D88;
defparam \cpu|alu_b|y[10]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~59 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~59_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[8]~32_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[10]~31_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_b|y[10]~31_combout ),
	.datad(\cpu|alu_b|y[8]~32_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~59 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[9]));
// synopsys translate_off
defparam \in_port0[9]~I .input_async_reset = "none";
defparam \in_port0[9]~I .input_power_up = "low";
defparam \in_port0[9]~I .input_register_mode = "none";
defparam \in_port0[9]~I .input_sync_reset = "none";
defparam \in_port0[9]~I .oe_async_reset = "none";
defparam \in_port0[9]~I .oe_power_up = "low";
defparam \in_port0[9]~I .oe_register_mode = "none";
defparam \in_port0[9]~I .oe_sync_reset = "none";
defparam \in_port0[9]~I .operation_mode = "input";
defparam \in_port0[9]~I .output_async_reset = "none";
defparam \in_port0[9]~I .output_power_up = "low";
defparam \in_port0[9]~I .output_register_mode = "none";
defparam \in_port0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y27_N19
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[9] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [9]));

// Location: LCCOMB_X69_Y27_N18
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector22~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector22~1_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg0 [9] & !\cpu|al_unit|Mux29~22_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [9]),
	.datad(\cpu|al_unit|Mux29~22_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector22~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector22~1 .lut_mask = 16'h0020;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[9]));
// synopsys translate_off
defparam \in_port1[9]~I .input_async_reset = "none";
defparam \in_port1[9]~I .input_power_up = "low";
defparam \in_port1[9]~I .input_register_mode = "none";
defparam \in_port1[9]~I .input_sync_reset = "none";
defparam \in_port1[9]~I .oe_async_reset = "none";
defparam \in_port1[9]~I .oe_power_up = "low";
defparam \in_port1[9]~I .oe_register_mode = "none";
defparam \in_port1[9]~I .oe_sync_reset = "none";
defparam \in_port1[9]~I .operation_mode = "input";
defparam \in_port1[9]~I .output_async_reset = "none";
defparam \in_port1[9]~I .output_power_up = "low";
defparam \in_port1[9]~I .output_register_mode = "none";
defparam \in_port1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y27_N13
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[9] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [9]));

// Location: LCCOMB_X69_Y27_N12
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector22~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector22~0_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [9] & \cpu|al_unit|Mux29~22_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [9]),
	.datad(\cpu|al_unit|Mux29~22_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector22~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector22~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N22
cycloneii_lcell_comb \dmem|io_data_mux|y[9]~9 (
// Equation(s):
// \dmem|io_data_mux|y[9]~9_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector22~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector22~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [9]))

	.dataa(\dmem|dram|altsyncram_component|auto_generated|q_a [9]),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector22~1_combout ),
	.datac(\cpu|al_unit|Mux24~7_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector22~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[9]~9 .lut_mask = 16'hFACA;
defparam \dmem|io_data_mux|y[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N14
cycloneii_lcell_comb \cpu|link|y[9]~14 (
// Equation(s):
// \cpu|link|y[9]~14_combout  = (\cpu|link|y[9]~13_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[9]~9_combout ))

	.dataa(\cpu|link|y[9]~13_combout ),
	.datab(vcc),
	.datac(\cpu|link|y[5]~5_combout ),
	.datad(\dmem|io_data_mux|y[9]~9_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[9]~14 .lut_mask = 16'hFAAA;
defparam \cpu|link|y[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N29
cycloneii_lcell_ff \cpu|rf|register[11][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][9]~regout ));

// Location: LCFF_X67_Y31_N19
cycloneii_lcell_ff \cpu|rf|register[8][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][9]~regout ));

// Location: LCFF_X66_Y32_N5
cycloneii_lcell_ff \cpu|rf|register[9][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][9]~regout ));

// Location: LCCOMB_X67_Y31_N16
cycloneii_lcell_comb \cpu|rf|qb[9]~128 (
// Equation(s):
// \cpu|rf|qb[9]~128_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|register[9][9]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[8][9]~regout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[8][9]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|register[9][9]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~128 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qb[9]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N30
cycloneii_lcell_comb \cpu|rf|qb[9]~129 (
// Equation(s):
// \cpu|rf|qb[9]~129_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[9]~128_combout  & ((\cpu|rf|register[11][9]~regout ))) # (!\cpu|rf|qb[9]~128_combout  & (\cpu|rf|register[10][9]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[9]~128_combout ))))

	.dataa(\cpu|rf|register[10][9]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[11][9]~regout ),
	.datad(\cpu|rf|qb[9]~128_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~129 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[9]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y33_N25
cycloneii_lcell_ff \cpu|rf|register[13][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][9]~regout ));

// Location: LCCOMB_X63_Y36_N4
cycloneii_lcell_comb \cpu|rf|register[12][9]~feeder (
// Equation(s):
// \cpu|rf|register[12][9]~feeder_combout  = \cpu|link|y[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[9]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y36_N5
cycloneii_lcell_ff \cpu|rf|register[12][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[12][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][9]~regout ));

// Location: LCCOMB_X63_Y36_N0
cycloneii_lcell_comb \cpu|rf|qb[9]~145 (
// Equation(s):
// \cpu|rf|qb[9]~145_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][9]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][9]~regout )))))

	.dataa(\cpu|rf|register[14][9]~regout ),
	.datab(\cpu|rf|register[12][9]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~145 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[9]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneii_lcell_comb \cpu|rf|qb[9]~146 (
// Equation(s):
// \cpu|rf|qb[9]~146_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[9]~145_combout  & (\cpu|rf|register[15][9]~regout )) # (!\cpu|rf|qb[9]~145_combout  & ((\cpu|rf|register[13][9]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[9]~145_combout ))))

	.dataa(\cpu|rf|register[15][9]~regout ),
	.datab(\cpu|rf|register[13][9]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[9]~145_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~146 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[9]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N1
cycloneii_lcell_ff \cpu|rf|register[2][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][9]~regout ));

// Location: LCFF_X61_Y27_N23
cycloneii_lcell_ff \cpu|rf|register[1][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][9]~regout ));

// Location: LCFF_X58_Y31_N5
cycloneii_lcell_ff \cpu|rf|register[7][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][9]~regout ));

// Location: LCCOMB_X57_Y32_N8
cycloneii_lcell_comb \cpu|rf|register[6][9]~feeder (
// Equation(s):
// \cpu|rf|register[6][9]~feeder_combout  = \cpu|link|y[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[9]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y32_N9
cycloneii_lcell_ff \cpu|rf|register[6][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[6][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][9]~regout ));

// Location: LCCOMB_X58_Y31_N28
cycloneii_lcell_comb \cpu|rf|qb[9]~140 (
// Equation(s):
// \cpu|rf|qb[9]~140_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[6][9]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[4][9]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[4][9]~regout ),
	.datab(\cpu|rf|register[6][9]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~140 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[9]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N14
cycloneii_lcell_comb \cpu|rf|qb[9]~141 (
// Equation(s):
// \cpu|rf|qb[9]~141_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[9]~140_combout  & ((\cpu|rf|register[7][9]~regout ))) # (!\cpu|rf|qb[9]~140_combout  & (\cpu|rf|register[5][9]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[9]~140_combout ))))

	.dataa(\cpu|rf|register[5][9]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[7][9]~regout ),
	.datad(\cpu|rf|qb[9]~140_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~141 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[9]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N18
cycloneii_lcell_comb \cpu|rf|qb[9]~142 (
// Equation(s):
// \cpu|rf|qb[9]~142_combout  = (\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[2]~78_combout ) # (\cpu|rf|qb[9]~141_combout )))) # (!\cpu|rf|qb[2]~81_combout  & (\cpu|rf|register[1][9]~regout  & (!\cpu|rf|qb[2]~78_combout )))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[1][9]~regout ),
	.datac(\cpu|rf|qb[2]~78_combout ),
	.datad(\cpu|rf|qb[9]~141_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~142 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qb[9]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N0
cycloneii_lcell_comb \cpu|rf|qb[9]~143 (
// Equation(s):
// \cpu|rf|qb[9]~143_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[9]~142_combout  & (\cpu|rf|register[3][9]~regout )) # (!\cpu|rf|qb[9]~142_combout  & ((\cpu|rf|register[2][9]~regout ))))) # (!\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|qb[9]~142_combout 
// ))))

	.dataa(\cpu|rf|register[3][9]~regout ),
	.datab(\cpu|rf|qb[2]~78_combout ),
	.datac(\cpu|rf|register[2][9]~regout ),
	.datad(\cpu|rf|qb[9]~142_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~143 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[9]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N17
cycloneii_lcell_ff \cpu|rf|register[20][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][9]~regout ));

// Location: LCFF_X67_Y25_N13
cycloneii_lcell_ff \cpu|rf|register[28][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][9]~regout ));

// Location: LCFF_X67_Y25_N3
cycloneii_lcell_ff \cpu|rf|register[16][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][9]~regout ));

// Location: LCCOMB_X67_Y25_N0
cycloneii_lcell_comb \cpu|rf|qb[9]~134 (
// Equation(s):
// \cpu|rf|qb[9]~134_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][9]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][9]~regout )))))

	.dataa(\cpu|rf|register[24][9]~regout ),
	.datab(\cpu|rf|register[16][9]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~134 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[9]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N12
cycloneii_lcell_comb \cpu|rf|qb[9]~135 (
// Equation(s):
// \cpu|rf|qb[9]~135_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[9]~134_combout  & ((\cpu|rf|register[28][9]~regout ))) # (!\cpu|rf|qb[9]~134_combout  & (\cpu|rf|register[20][9]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[9]~134_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][9]~regout ),
	.datac(\cpu|rf|register[28][9]~regout ),
	.datad(\cpu|rf|qb[9]~134_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~135 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[9]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y28_N27
cycloneii_lcell_ff \cpu|rf|register[22][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][9]~regout ));

// Location: LCCOMB_X69_Y29_N4
cycloneii_lcell_comb \cpu|rf|register[18][9]~feeder (
// Equation(s):
// \cpu|rf|register[18][9]~feeder_combout  = \cpu|link|y[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[9]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[18][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[18][9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[18][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N5
cycloneii_lcell_ff \cpu|rf|register[18][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[18][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][9]~regout ));

// Location: LCCOMB_X69_Y28_N28
cycloneii_lcell_comb \cpu|rf|qb[9]~132 (
// Equation(s):
// \cpu|rf|qb[9]~132_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][9]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][9]~regout )))))

	.dataa(\cpu|rf|register[26][9]~regout ),
	.datab(\cpu|rf|register[18][9]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~132 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[9]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N26
cycloneii_lcell_comb \cpu|rf|qb[9]~133 (
// Equation(s):
// \cpu|rf|qb[9]~133_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[9]~132_combout  & (\cpu|rf|register[30][9]~regout )) # (!\cpu|rf|qb[9]~132_combout  & ((\cpu|rf|register[22][9]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[9]~132_combout ))))

	.dataa(\cpu|rf|register[30][9]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[22][9]~regout ),
	.datad(\cpu|rf|qb[9]~132_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~133 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[9]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N8
cycloneii_lcell_comb \cpu|rf|qb[9]~136 (
// Equation(s):
// \cpu|rf|qb[9]~136_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[9]~133_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[9]~135_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[9]~135_combout ),
	.datad(\cpu|rf|qb[9]~133_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~136 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[9]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y27_N1
cycloneii_lcell_ff \cpu|rf|register[31][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][9]~regout ));

// Location: LCCOMB_X68_Y32_N30
cycloneii_lcell_comb \cpu|rf|register[23][9]~feeder (
// Equation(s):
// \cpu|rf|register[23][9]~feeder_combout  = \cpu|link|y[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[9]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y32_N31
cycloneii_lcell_ff \cpu|rf|register[23][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][9]~regout ));

// Location: LCFF_X68_Y27_N11
cycloneii_lcell_ff \cpu|rf|register[19][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][9]~regout ));

// Location: LCCOMB_X68_Y32_N10
cycloneii_lcell_comb \cpu|rf|qb[9]~137 (
// Equation(s):
// \cpu|rf|qb[9]~137_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][9]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][9]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[23][9]~regout ),
	.datac(\cpu|rf|register[19][9]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~137 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[9]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N20
cycloneii_lcell_comb \cpu|rf|qb[9]~138 (
// Equation(s):
// \cpu|rf|qb[9]~138_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[9]~137_combout  & ((\cpu|rf|register[31][9]~regout ))) # (!\cpu|rf|qb[9]~137_combout  & (\cpu|rf|register[27][9]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[9]~137_combout ))))

	.dataa(\cpu|rf|register[27][9]~regout ),
	.datab(\cpu|rf|register[31][9]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[9]~137_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~138 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[9]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N30
cycloneii_lcell_comb \cpu|rf|qb[9]~139 (
// Equation(s):
// \cpu|rf|qb[9]~139_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[9]~136_combout  & ((\cpu|rf|qb[9]~138_combout ))) # (!\cpu|rf|qb[9]~136_combout  & (\cpu|rf|qb[9]~131_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[9]~136_combout ))))

	.dataa(\cpu|rf|qb[9]~131_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[9]~136_combout ),
	.datad(\cpu|rf|qb[9]~138_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~139 .lut_mask = 16'hF838;
defparam \cpu|rf|qb[9]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N12
cycloneii_lcell_comb \cpu|rf|qb[9]~144 (
// Equation(s):
// \cpu|rf|qb[9]~144_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[9]~139_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[9]~143_combout )))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[9]~143_combout ),
	.datad(\cpu|rf|qb[9]~139_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~144 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[9]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N6
cycloneii_lcell_comb \cpu|rf|qb[9]~147 (
// Equation(s):
// \cpu|rf|qb[9]~147_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[9]~144_combout  & ((\cpu|rf|qb[9]~146_combout ))) # (!\cpu|rf|qb[9]~144_combout  & (\cpu|rf|qb[9]~129_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[9]~144_combout ))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[9]~129_combout ),
	.datac(\cpu|rf|qb[9]~146_combout ),
	.datad(\cpu|rf|qb[9]~144_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~147 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[9]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N24
cycloneii_lcell_comb \cpu|alu_b|y[9]~30 (
// Equation(s):
// \cpu|alu_b|y[9]~30_combout  = (\cpu|cu|aluimm~5_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [9])))) # (!\cpu|cu|aluimm~5_combout  & (!\cpu|rf|Equal1~1_combout  & ((\cpu|rf|qb[9]~147_combout ))))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|rf|qb[9]~147_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[9]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[9]~30 .lut_mask = 16'hB1A0;
defparam \cpu|alu_b|y[9]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~64 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~64_combout  = (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[9]~30_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[11]~29_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_b|y[11]~29_combout ),
	.datad(\cpu|alu_b|y[9]~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~64 .lut_mask = 16'h5410;
defparam \cpu|al_unit|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~65 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~65_combout  = (\cpu|al_unit|ShiftLeft0~64_combout ) # ((\cpu|al_unit|ShiftLeft0~59_combout  & \cpu|alu_a|y[0]~7_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftLeft0~59_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~64_combout ),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~65 .lut_mask = 16'hFCF0;
defparam \cpu|al_unit|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~66 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~66_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~45_combout ) # ((\cpu|al_unit|ShiftLeft0~44_combout )))) # (!\cpu|alu_a|y[2]~10_combout  & (((\cpu|al_unit|ShiftLeft0~65_combout ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~45_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~44_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~66 .lut_mask = 16'hFDA8;
defparam \cpu|al_unit|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~45 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~45_combout  = (\cpu|alu_a|y[3]~9_combout  & !\cpu|alu_a|y[2]~10_combout )

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|alu_a|y[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~45 .lut_mask = 16'h00AA;
defparam \cpu|al_unit|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~63 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~63_combout  = (\cpu|al_unit|ShiftRight0~45_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftLeft0~25_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftLeft0~28_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~28_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~25_combout ),
	.datad(\cpu|al_unit|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~63 .lut_mask = 16'hE200;
defparam \cpu|al_unit|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~67 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~67_combout  = (\cpu|al_unit|ShiftLeft0~63_combout ) # ((!\cpu|alu_a|y[3]~9_combout  & \cpu|al_unit|ShiftLeft0~66_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~66_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~67 .lut_mask = 16'hFF30;
defparam \cpu|al_unit|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneii_lcell_comb \cpu|al_unit|Mux6~2 (
// Equation(s):
// \cpu|al_unit|Mux6~2_combout  = (\cpu|alu_a|y[4]~8_combout ) # ((\cpu|alu_a|y[2]~10_combout  & !\cpu|alu_a|y[3]~9_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|alu_a|y[3]~9_combout ),
	.datad(\cpu|alu_a|y[4]~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~2 .lut_mask = 16'hFF0C;
defparam \cpu|al_unit|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~114 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~114_combout  = (\cpu|alu_a|y[0]~7_combout  & (((\cpu|alu_a|y[1]~12_combout )))) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & (\cpu|rf|qb[21]~607_combout )) # (!\cpu|alu_a|y[1]~12_combout  & 
// ((\cpu|rf|qb[23]~567_combout )))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|rf|qb[21]~607_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|rf|qb[23]~567_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~114 .lut_mask = 16'hE5E0;
defparam \cpu|al_unit|ShiftLeft0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~115 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~115_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|al_unit|ShiftLeft0~114_combout  & ((\cpu|rf|qb[20]~627_combout ))) # (!\cpu|al_unit|ShiftLeft0~114_combout  & (\cpu|rf|qb[22]~587_combout )))) # (!\cpu|alu_a|y[0]~7_combout  & 
// (((\cpu|al_unit|ShiftLeft0~114_combout ))))

	.dataa(\cpu|rf|qb[22]~587_combout ),
	.datab(\cpu|rf|qb[20]~627_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~114_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~115 .lut_mask = 16'hCFA0;
defparam \cpu|al_unit|ShiftLeft0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~126 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~126_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[26]~507_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[27]~487_combout ))

	.dataa(vcc),
	.datab(\cpu|rf|qb[27]~487_combout ),
	.datac(\cpu|rf|qb[26]~507_combout ),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~126 .lut_mask = 16'hF0CC;
defparam \cpu|al_unit|ShiftLeft0~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~127 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~127_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftLeft0~125_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftLeft0~126_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~125_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftLeft0~126_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~127 .lut_mask = 16'hBB88;
defparam \cpu|al_unit|ShiftLeft0~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N22
cycloneii_lcell_comb \cpu|al_unit|Mux4~4 (
// Equation(s):
// \cpu|al_unit|Mux4~4_combout  = (\cpu|al_unit|ShiftRight0~103_combout  & ((\cpu|al_unit|Mux6~2_combout  & (\cpu|al_unit|ShiftLeft0~115_combout )) # (!\cpu|al_unit|Mux6~2_combout  & ((\cpu|al_unit|ShiftLeft0~127_combout ))))) # 
// (!\cpu|al_unit|ShiftRight0~103_combout  & (\cpu|al_unit|Mux6~2_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~103_combout ),
	.datab(\cpu|al_unit|Mux6~2_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~115_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~127_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~4 .lut_mask = 16'hE6C4;
defparam \cpu|al_unit|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N8
cycloneii_lcell_comb \cpu|al_unit|Mux4~5 (
// Equation(s):
// \cpu|al_unit|Mux4~5_combout  = (\cpu|al_unit|ShiftRight0~103_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|Mux4~4_combout )))) # (!\cpu|al_unit|ShiftRight0~103_combout  & 
// (((\cpu|al_unit|Mux4~4_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftRight0~103_combout ),
	.datad(\cpu|al_unit|Mux4~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~5 .lut_mask = 16'hEFC0;
defparam \cpu|al_unit|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~82 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~82_combout  = (\cpu|al_unit|ShiftRight0~17_combout  & ((\cpu|alu_b|y[15]~36_combout ) # ((\cpu|al_unit|ShiftRight0~58_combout  & \cpu|alu_b|y[13]~37_combout )))) # (!\cpu|al_unit|ShiftRight0~17_combout  & 
// (\cpu|al_unit|ShiftRight0~58_combout  & (\cpu|alu_b|y[13]~37_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~17_combout ),
	.datab(\cpu|al_unit|ShiftRight0~58_combout ),
	.datac(\cpu|alu_b|y[13]~37_combout ),
	.datad(\cpu|alu_b|y[15]~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~82 .lut_mask = 16'hEAC0;
defparam \cpu|al_unit|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~83 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~83_combout  = (\cpu|al_unit|ShiftLeft0~82_combout ) # ((\cpu|alu_a|y[0]~7_combout  & \cpu|al_unit|ShiftLeft0~78_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftLeft0~82_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~78_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~83 .lut_mask = 16'hFCCC;
defparam \cpu|al_unit|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~98 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~98_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[18]~667_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[19]~647_combout )))

	.dataa(vcc),
	.datab(\cpu|rf|qb[18]~667_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|rf|qb[19]~647_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~98 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~97 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~97_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[16]~707_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[17]~687_combout )))

	.dataa(vcc),
	.datab(\cpu|rf|qb[16]~707_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|rf|qb[17]~687_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~97 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~99 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~99_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftLeft0~97_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftLeft0~98_combout ))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~98_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~99 .lut_mask = 16'hC840;
defparam \cpu|al_unit|ShiftLeft0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~100 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~100_combout  = (\cpu|alu_a|y[2]~10_combout  & (((\cpu|al_unit|ShiftLeft0~83_combout )))) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~99_combout ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~83_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~99_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~100 .lut_mask = 16'hF5E4;
defparam \cpu|al_unit|ShiftLeft0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N14
cycloneii_lcell_comb \cpu|al_unit|Mux4~6 (
// Equation(s):
// \cpu|al_unit|Mux4~6_combout  = (\cpu|al_unit|ShiftRight0~103_combout  & (((\cpu|al_unit|Mux4~5_combout )))) # (!\cpu|al_unit|ShiftRight0~103_combout  & ((\cpu|al_unit|Mux4~5_combout  & (\cpu|al_unit|ShiftLeft0~67_combout )) # (!\cpu|al_unit|Mux4~5_combout 
//  & ((\cpu|al_unit|ShiftLeft0~100_combout )))))

	.dataa(\cpu|al_unit|ShiftRight0~103_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~67_combout ),
	.datac(\cpu|al_unit|Mux4~5_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~6 .lut_mask = 16'hE5E0;
defparam \cpu|al_unit|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N20
cycloneii_lcell_comb \cpu|al_unit|Mux4~9 (
// Equation(s):
// \cpu|al_unit|Mux4~9_combout  = (\cpu|al_unit|Mux4~8_combout  & (\cpu|al_unit|Mux4~7_combout  $ (((\cpu|al_unit|Mux6~3_combout ))))) # (!\cpu|al_unit|Mux4~8_combout  & (\cpu|al_unit|Mux4~7_combout  & ((\cpu|al_unit|Mux4~6_combout ) # 
// (!\cpu|al_unit|Mux6~3_combout ))))

	.dataa(\cpu|al_unit|Mux4~8_combout ),
	.datab(\cpu|al_unit|Mux4~7_combout ),
	.datac(\cpu|al_unit|Mux4~6_combout ),
	.datad(\cpu|al_unit|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~9 .lut_mask = 16'h62CC;
defparam \cpu|al_unit|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N30
cycloneii_lcell_comb \cpu|al_unit|Mux4~10 (
// Equation(s):
// \cpu|al_unit|Mux4~10_combout  = (\cpu|al_unit|Mux6~4_combout  & (((\cpu|al_unit|Mux6~12_combout ) # (\cpu|al_unit|Mux4~9_combout )))) # (!\cpu|al_unit|Mux6~4_combout  & (\cpu|al_unit|Add0~127_combout  & (!\cpu|al_unit|Mux6~12_combout )))

	.dataa(\cpu|al_unit|Mux6~4_combout ),
	.datab(\cpu|al_unit|Add0~127_combout ),
	.datac(\cpu|al_unit|Mux6~12_combout ),
	.datad(\cpu|al_unit|Mux4~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~10 .lut_mask = 16'hAEA4;
defparam \cpu|al_unit|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N20
cycloneii_lcell_comb \cpu|al_unit|Mux4~11 (
// Equation(s):
// \cpu|al_unit|Mux4~11_combout  = (\cpu|alu_a|y[27]~30_combout  & ((\cpu|al_unit|Mux4~10_combout ) # ((\cpu|alu_b|y[27]~54_combout  & \cpu|al_unit|Mux6~12_combout )))) # (!\cpu|alu_a|y[27]~30_combout  & (\cpu|al_unit|Mux4~10_combout  & 
// ((\cpu|alu_b|y[27]~54_combout ) # (!\cpu|al_unit|Mux6~12_combout ))))

	.dataa(\cpu|alu_a|y[27]~30_combout ),
	.datab(\cpu|alu_b|y[27]~54_combout ),
	.datac(\cpu|al_unit|Mux6~12_combout ),
	.datad(\cpu|al_unit|Mux4~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~11 .lut_mask = 16'hEF80;
defparam \cpu|al_unit|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N18
cycloneii_lcell_comb \cpu|al_unit|Mux4~12 (
// Equation(s):
// \cpu|al_unit|Mux4~12_combout  = (\cpu|al_unit|Mux4~3_combout ) # ((!\cpu|cu|aluc[3]~4_combout  & \cpu|al_unit|Mux4~11_combout ))

	.dataa(vcc),
	.datab(\cpu|cu|aluc[3]~4_combout ),
	.datac(\cpu|al_unit|Mux4~3_combout ),
	.datad(\cpu|al_unit|Mux4~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux4~12 .lut_mask = 16'hF3F0;
defparam \cpu|al_unit|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N20
cycloneii_lcell_comb \cpu|link|y[27]~56 (
// Equation(s):
// \cpu|link|y[27]~56_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[27]~50_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux4~12_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux4~12_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|pcplus4|p4[27]~50_combout ),
	.datac(\cpu|link|y[5]~70_combout ),
	.datad(\cpu|al_unit|Mux4~12_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[27]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[27]~56 .lut_mask = 16'hF888;
defparam \cpu|link|y[27]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[27]));
// synopsys translate_off
defparam \in_port1[27]~I .input_async_reset = "none";
defparam \in_port1[27]~I .input_power_up = "low";
defparam \in_port1[27]~I .input_register_mode = "none";
defparam \in_port1[27]~I .input_sync_reset = "none";
defparam \in_port1[27]~I .oe_async_reset = "none";
defparam \in_port1[27]~I .oe_power_up = "low";
defparam \in_port1[27]~I .oe_register_mode = "none";
defparam \in_port1[27]~I .oe_sync_reset = "none";
defparam \in_port1[27]~I .operation_mode = "input";
defparam \in_port1[27]~I .output_async_reset = "none";
defparam \in_port1[27]~I .output_power_up = "low";
defparam \in_port1[27]~I .output_register_mode = "none";
defparam \in_port1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y31_N29
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[27] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [27]));

// Location: LCCOMB_X54_Y31_N28
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector4~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector4~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [27] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [27]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector4~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N12
cycloneii_lcell_comb \dmem|io_data_mux|y[27]~27 (
// Equation(s):
// \dmem|io_data_mux|y[27]~27_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector4~1_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector4~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector4~1_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [27]),
	.datac(\cpu|al_unit|Mux24~7_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector4~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[27]~27 .lut_mask = 16'hFCAC;
defparam \dmem|io_data_mux|y[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N16
cycloneii_lcell_comb \cpu|link|y[27]~57 (
// Equation(s):
// \cpu|link|y[27]~57_combout  = (\cpu|link|y[27]~56_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[27]~27_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(vcc),
	.datac(\cpu|link|y[27]~56_combout ),
	.datad(\dmem|io_data_mux|y[27]~27_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[27]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[27]~57 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[27]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N27
cycloneii_lcell_ff \cpu|rf|register[11][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][27]~regout ));

// Location: LCFF_X66_Y32_N9
cycloneii_lcell_ff \cpu|rf|register[9][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][27]~regout ));

// Location: LCCOMB_X66_Y32_N14
cycloneii_lcell_comb \cpu|rf|qb[27]~468 (
// Equation(s):
// \cpu|rf|qb[27]~468_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[9][27]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[8][27]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[8][27]~regout ),
	.datab(\cpu|rf|register[9][27]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~468_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~468 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[27]~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N26
cycloneii_lcell_comb \cpu|rf|qb[27]~469 (
// Equation(s):
// \cpu|rf|qb[27]~469_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[27]~468_combout  & ((\cpu|rf|register[11][27]~regout ))) # (!\cpu|rf|qb[27]~468_combout  & (\cpu|rf|register[10][27]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[27]~468_combout ))))

	.dataa(\cpu|rf|register[10][27]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[11][27]~regout ),
	.datad(\cpu|rf|qb[27]~468_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~469_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~469 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[27]~469 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y25_N21
cycloneii_lcell_ff \cpu|rf|register[15][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][27]~regout ));

// Location: LCCOMB_X59_Y34_N18
cycloneii_lcell_comb \cpu|rf|register[14][27]~feeder (
// Equation(s):
// \cpu|rf|register[14][27]~feeder_combout  = \cpu|link|y[27]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[27]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y34_N19
cycloneii_lcell_ff \cpu|rf|register[14][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[14][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][27]~regout ));

// Location: LCCOMB_X59_Y34_N24
cycloneii_lcell_comb \cpu|rf|qb[27]~485 (
// Equation(s):
// \cpu|rf|qb[27]~485_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[14][27]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[12][27]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[12][27]~regout ),
	.datab(\cpu|rf|register[14][27]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~485_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~485 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[27]~485 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N20
cycloneii_lcell_comb \cpu|rf|qb[27]~486 (
// Equation(s):
// \cpu|rf|qb[27]~486_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[27]~485_combout  & ((\cpu|rf|register[15][27]~regout ))) # (!\cpu|rf|qb[27]~485_combout  & (\cpu|rf|register[13][27]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[27]~485_combout ))))

	.dataa(\cpu|rf|register[13][27]~regout ),
	.datab(\cpu|rf|register[15][27]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[27]~485_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~486_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~486 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[27]~486 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N31
cycloneii_lcell_ff \cpu|rf|register[25][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][27]~regout ));

// Location: LCCOMB_X67_Y27_N12
cycloneii_lcell_comb \cpu|rf|register[29][27]~feeder (
// Equation(s):
// \cpu|rf|register[29][27]~feeder_combout  = \cpu|link|y[27]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[27]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[29][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[29][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y27_N13
cycloneii_lcell_ff \cpu|rf|register[29][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[29][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][27]~regout ));

// Location: LCCOMB_X66_Y29_N0
cycloneii_lcell_comb \cpu|rf|qb[27]~471 (
// Equation(s):
// \cpu|rf|qb[27]~471_combout  = (\cpu|rf|qb[27]~470_combout  & (((\cpu|rf|register[29][27]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[27]~470_combout  & (\cpu|rf|register[25][27]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|qb[27]~470_combout ),
	.datab(\cpu|rf|register[25][27]~regout ),
	.datac(\cpu|rf|register[29][27]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~471_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~471 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[27]~471 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N29
cycloneii_lcell_ff \cpu|rf|register[19][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][27]~regout ));

// Location: LCCOMB_X67_Y28_N28
cycloneii_lcell_comb \cpu|rf|qb[27]~477 (
// Equation(s):
// \cpu|rf|qb[27]~477_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][27]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[19][27]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[23][27]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[19][27]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~477_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~477 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[27]~477 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N3
cycloneii_lcell_ff \cpu|rf|register[31][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][27]~regout ));

// Location: LCCOMB_X67_Y28_N2
cycloneii_lcell_comb \cpu|rf|qb[27]~478 (
// Equation(s):
// \cpu|rf|qb[27]~478_combout  = (\cpu|rf|qb[27]~477_combout  & (((\cpu|rf|register[31][27]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[27]~477_combout  & (\cpu|rf|register[27][27]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[27][27]~regout ),
	.datab(\cpu|rf|qb[27]~477_combout ),
	.datac(\cpu|rf|register[31][27]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~478_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~478 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[27]~478 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N1
cycloneii_lcell_ff \cpu|rf|register[28][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][27]~regout ));

// Location: LCFF_X63_Y27_N13
cycloneii_lcell_ff \cpu|rf|register[16][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][27]~regout ));

// Location: LCCOMB_X67_Y30_N14
cycloneii_lcell_comb \cpu|rf|qb[27]~474 (
// Equation(s):
// \cpu|rf|qb[27]~474_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][27]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[16][27]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[24][27]~regout ),
	.datab(\cpu|rf|register[16][27]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~474_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~474 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[27]~474 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N4
cycloneii_lcell_comb \cpu|rf|qb[27]~475 (
// Equation(s):
// \cpu|rf|qb[27]~475_combout  = (\cpu|rf|qb[27]~474_combout  & (((\cpu|rf|register[28][27]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[27]~474_combout  & (\cpu|rf|register[20][27]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[20][27]~regout ),
	.datab(\cpu|rf|register[28][27]~regout ),
	.datac(\cpu|rf|qb[27]~474_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~475_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~475 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[27]~475 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N15
cycloneii_lcell_ff \cpu|rf|register[22][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][27]~regout ));

// Location: LCFF_X65_Y30_N5
cycloneii_lcell_ff \cpu|rf|register[18][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][27]~regout ));

// Location: LCCOMB_X65_Y30_N2
cycloneii_lcell_comb \cpu|rf|qb[27]~472 (
// Equation(s):
// \cpu|rf|qb[27]~472_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][27]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[18][27]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[26][27]~regout ),
	.datab(\cpu|rf|register[18][27]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~472_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~472 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[27]~472 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N24
cycloneii_lcell_comb \cpu|rf|qb[27]~473 (
// Equation(s):
// \cpu|rf|qb[27]~473_combout  = (\cpu|rf|qb[27]~472_combout  & ((\cpu|rf|register[30][27]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[27]~472_combout  & (((\cpu|rf|register[22][27]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[30][27]~regout ),
	.datab(\cpu|rf|register[22][27]~regout ),
	.datac(\cpu|rf|qb[27]~472_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~473_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~473 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[27]~473 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N28
cycloneii_lcell_comb \cpu|rf|qb[27]~476 (
// Equation(s):
// \cpu|rf|qb[27]~476_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[27]~473_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[27]~475_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[27]~475_combout ),
	.datad(\cpu|rf|qb[27]~473_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~476_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~476 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[27]~476 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N14
cycloneii_lcell_comb \cpu|rf|qb[27]~479 (
// Equation(s):
// \cpu|rf|qb[27]~479_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[27]~476_combout  & ((\cpu|rf|qb[27]~478_combout ))) # (!\cpu|rf|qb[27]~476_combout  & (\cpu|rf|qb[27]~471_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[27]~476_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[27]~471_combout ),
	.datac(\cpu|rf|qb[27]~478_combout ),
	.datad(\cpu|rf|qb[27]~476_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~479_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~479 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[27]~479 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N22
cycloneii_lcell_comb \cpu|rf|register[2][27]~feeder (
// Equation(s):
// \cpu|rf|register[2][27]~feeder_combout  = \cpu|link|y[27]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[27]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y30_N23
cycloneii_lcell_ff \cpu|rf|register[2][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[2][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][27]~regout ));

// Location: LCCOMB_X60_Y30_N4
cycloneii_lcell_comb \cpu|rf|register[3][27]~feeder (
// Equation(s):
// \cpu|rf|register[3][27]~feeder_combout  = \cpu|link|y[27]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[27]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[3][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[3][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y30_N5
cycloneii_lcell_ff \cpu|rf|register[3][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[3][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][27]~regout ));

// Location: LCFF_X61_Y29_N5
cycloneii_lcell_ff \cpu|rf|register[1][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][27]~regout ));

// Location: LCFF_X61_Y29_N15
cycloneii_lcell_ff \cpu|rf|register[5][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][27]~regout ));

// Location: LCFF_X63_Y29_N5
cycloneii_lcell_ff \cpu|rf|register[6][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][27]~regout ));

// Location: LCFF_X63_Y29_N27
cycloneii_lcell_ff \cpu|rf|register[4][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][27]~regout ));

// Location: LCCOMB_X63_Y29_N4
cycloneii_lcell_comb \cpu|rf|qb[27]~480 (
// Equation(s):
// \cpu|rf|qb[27]~480_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|register[6][27]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][27]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[6][27]~regout ),
	.datad(\cpu|rf|register[4][27]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~480_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~480 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[27]~480 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N16
cycloneii_lcell_comb \cpu|rf|qb[27]~481 (
// Equation(s):
// \cpu|rf|qb[27]~481_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[27]~480_combout  & (\cpu|rf|register[7][27]~regout )) # (!\cpu|rf|qb[27]~480_combout  & ((\cpu|rf|register[5][27]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[27]~480_combout ))))

	.dataa(\cpu|rf|register[7][27]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[5][27]~regout ),
	.datad(\cpu|rf|qb[27]~480_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~481_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~481 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[27]~481 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N30
cycloneii_lcell_comb \cpu|rf|qb[27]~482 (
// Equation(s):
// \cpu|rf|qb[27]~482_combout  = (\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[27]~481_combout ) # (\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[2]~81_combout  & (\cpu|rf|register[1][27]~regout  & ((!\cpu|rf|qb[2]~78_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[1][27]~regout ),
	.datac(\cpu|rf|qb[27]~481_combout ),
	.datad(\cpu|rf|qb[2]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~482_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~482 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[27]~482 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N12
cycloneii_lcell_comb \cpu|rf|qb[27]~483 (
// Equation(s):
// \cpu|rf|qb[27]~483_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[27]~482_combout  & ((\cpu|rf|register[3][27]~regout ))) # (!\cpu|rf|qb[27]~482_combout  & (\cpu|rf|register[2][27]~regout )))) # (!\cpu|rf|qb[2]~78_combout  & 
// (((\cpu|rf|qb[27]~482_combout ))))

	.dataa(\cpu|rf|qb[2]~78_combout ),
	.datab(\cpu|rf|register[2][27]~regout ),
	.datac(\cpu|rf|register[3][27]~regout ),
	.datad(\cpu|rf|qb[27]~482_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~483_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~483 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[27]~483 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N30
cycloneii_lcell_comb \cpu|rf|qb[27]~484 (
// Equation(s):
// \cpu|rf|qb[27]~484_combout  = (\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[2]~77_combout )) # (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[2]~77_combout  & (\cpu|rf|qb[27]~479_combout )) # (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[27]~483_combout )))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[2]~77_combout ),
	.datac(\cpu|rf|qb[27]~479_combout ),
	.datad(\cpu|rf|qb[27]~483_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~484_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~484 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[27]~484 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N26
cycloneii_lcell_comb \cpu|rf|qb[27]~487 (
// Equation(s):
// \cpu|rf|qb[27]~487_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[27]~484_combout  & ((\cpu|rf|qb[27]~486_combout ))) # (!\cpu|rf|qb[27]~484_combout  & (\cpu|rf|qb[27]~469_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[27]~484_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[27]~469_combout ),
	.datac(\cpu|rf|qb[27]~486_combout ),
	.datad(\cpu|rf|qb[27]~484_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[27]~487_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[27]~487 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[27]~487 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~31 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~31_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[27]~487_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[26]~507_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|rf|qb[27]~487_combout ),
	.datad(\cpu|rf|qb[26]~507_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~31 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~49 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~49_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight1~23_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~31_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftRight1~23_combout ),
	.datad(\cpu|al_unit|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~49 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~50 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~50_combout  = (\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight1~48_combout )) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight1~49_combout )))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftRight1~48_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftRight1~49_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~50 .lut_mask = 16'hDD88;
defparam \cpu|al_unit|ShiftRight1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~78 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~78_combout  = (\cpu|al_unit|ShiftRight1~77_combout ) # ((!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight1~50_combout )))

	.dataa(\cpu|al_unit|ShiftRight1~77_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|al_unit|ShiftRight1~50_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~78 .lut_mask = 16'hBAAA;
defparam \cpu|al_unit|ShiftRight1~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
cycloneii_lcell_comb \cpu|al_unit|Mux29~11 (
// Equation(s):
// \cpu|al_unit|Mux29~11_combout  = (\cpu|cu|aluc[1]~2_combout  & ((\cpu|cu|aluc[0]~11_combout ) # (!\cpu|cu|aluc[2]~9_combout )))

	.dataa(\cpu|cu|aluc[0]~11_combout ),
	.datab(vcc),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|cu|aluc[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~11 .lut_mask = 16'hAF00;
defparam \cpu|al_unit|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y24_N24
cycloneii_lcell_comb \cpu|al_unit|Mux21~1 (
// Equation(s):
// \cpu|al_unit|Mux21~1_combout  = (!\cpu|alu_a|y[3]~9_combout  & (\cpu|cu|aluc[0]~11_combout  & (\cpu|al_unit|ShiftRight0~67_combout  & !\cpu|al_unit|ShiftLeft0~18_combout )))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|al_unit|ShiftRight0~67_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~1 .lut_mask = 16'h0040;
defparam \cpu|al_unit|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y33_N15
cycloneii_lcell_ff \cpu|rf|register[15][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][9]~regout ));

// Location: LCCOMB_X63_Y36_N30
cycloneii_lcell_comb \cpu|rf|qa[9]~101 (
// Equation(s):
// \cpu|rf|qa[9]~101_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[14][9]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[12][9]~regout )))))

	.dataa(\cpu|rf|register[14][9]~regout ),
	.datab(\cpu|rf|register[12][9]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~101 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[9]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneii_lcell_comb \cpu|rf|qa[9]~102 (
// Equation(s):
// \cpu|rf|qa[9]~102_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[9]~101_combout  & ((\cpu|rf|register[15][9]~regout ))) # (!\cpu|rf|qa[9]~101_combout  & (\cpu|rf|register[13][9]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[9]~101_combout ))))

	.dataa(\cpu|rf|register[13][9]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[15][9]~regout ),
	.datad(\cpu|rf|qa[9]~101_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~102 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[9]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N20
cycloneii_lcell_comb \cpu|rf|register[3][9]~feeder (
// Equation(s):
// \cpu|rf|register[3][9]~feeder_combout  = \cpu|link|y[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[9]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[3][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[3][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y31_N21
cycloneii_lcell_ff \cpu|rf|register[3][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[3][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][9]~regout ));

// Location: LCCOMB_X61_Y27_N22
cycloneii_lcell_comb \cpu|rf|qa[9]~98 (
// Equation(s):
// \cpu|rf|qa[9]~98_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[9]~97_combout ) # ((\cpu|rf|qa[4]~14_combout )))) # (!\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|register[1][9]~regout  & !\cpu|rf|qa[4]~14_combout ))))

	.dataa(\cpu|rf|qa[9]~97_combout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][9]~regout ),
	.datad(\cpu|rf|qa[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~98 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[9]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N0
cycloneii_lcell_comb \cpu|rf|qa[9]~99 (
// Equation(s):
// \cpu|rf|qa[9]~99_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[9]~98_combout  & (\cpu|rf|register[3][9]~regout )) # (!\cpu|rf|qa[9]~98_combout  & ((\cpu|rf|register[2][9]~regout ))))) # (!\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|qa[9]~98_combout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|register[3][9]~regout ),
	.datac(\cpu|rf|register[2][9]~regout ),
	.datad(\cpu|rf|qa[9]~98_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~99 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[9]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N18
cycloneii_lcell_comb \cpu|rf|qa[9]~94 (
// Equation(s):
// \cpu|rf|qa[9]~94_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|register[9][9]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][9]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[8][9]~regout ),
	.datad(\cpu|rf|register[9][9]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~94 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[9]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N28
cycloneii_lcell_comb \cpu|rf|qa[9]~95 (
// Equation(s):
// \cpu|rf|qa[9]~95_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[9]~94_combout  & ((\cpu|rf|register[11][9]~regout ))) # (!\cpu|rf|qa[9]~94_combout  & (\cpu|rf|register[10][9]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[9]~94_combout ))))

	.dataa(\cpu|rf|register[10][9]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[11][9]~regout ),
	.datad(\cpu|rf|qa[9]~94_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~95 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[9]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneii_lcell_comb \cpu|rf|qa[9]~100 (
// Equation(s):
// \cpu|rf|qa[9]~100_combout  = (\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[4]~13_combout )))) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[9]~95_combout ))) # (!\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[9]~99_combout ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[9]~99_combout ),
	.datac(\cpu|rf|qa[4]~13_combout ),
	.datad(\cpu|rf|qa[9]~95_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~100 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qa[9]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y27_N15
cycloneii_lcell_ff \cpu|rf|register[25][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[9]~14_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][9]~regout ));

// Location: LCFF_X66_Y25_N19
cycloneii_lcell_ff \cpu|rf|register[29][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][9]~regout ));

// Location: LCFF_X65_Y27_N29
cycloneii_lcell_ff \cpu|rf|register[17][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][9]~regout ));

// Location: LCFF_X69_Y27_N3
cycloneii_lcell_ff \cpu|rf|register[21][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][9]~regout ));

// Location: LCCOMB_X66_Y25_N12
cycloneii_lcell_comb \cpu|rf|qa[9]~84 (
// Equation(s):
// \cpu|rf|qa[9]~84_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][9]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][9]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[17][9]~regout ),
	.datad(\cpu|rf|register[21][9]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~84 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[9]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N18
cycloneii_lcell_comb \cpu|rf|qa[9]~85 (
// Equation(s):
// \cpu|rf|qa[9]~85_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[9]~84_combout  & ((\cpu|rf|register[29][9]~regout ))) # (!\cpu|rf|qa[9]~84_combout  & (\cpu|rf|register[25][9]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[9]~84_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][9]~regout ),
	.datac(\cpu|rf|register[29][9]~regout ),
	.datad(\cpu|rf|qa[9]~84_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~85 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[9]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N16
cycloneii_lcell_comb \cpu|rf|register[24][9]~feeder (
// Equation(s):
// \cpu|rf|register[24][9]~feeder_combout  = \cpu|link|y[9]~14_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[9]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[24][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[24][9]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[24][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N17
cycloneii_lcell_ff \cpu|rf|register[24][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[24][9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][9]~regout ));

// Location: LCCOMB_X67_Y25_N2
cycloneii_lcell_comb \cpu|rf|qa[9]~88 (
// Equation(s):
// \cpu|rf|qa[9]~88_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][9]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][9]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[24][9]~regout ),
	.datac(\cpu|rf|register[16][9]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~88 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[9]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N16
cycloneii_lcell_comb \cpu|rf|qa[9]~89 (
// Equation(s):
// \cpu|rf|qa[9]~89_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[9]~88_combout  & (\cpu|rf|register[28][9]~regout )) # (!\cpu|rf|qa[9]~88_combout  & ((\cpu|rf|register[20][9]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[9]~88_combout ))))

	.dataa(\cpu|rf|register[28][9]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[20][9]~regout ),
	.datad(\cpu|rf|qa[9]~88_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~89 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[9]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y28_N25
cycloneii_lcell_ff \cpu|rf|register[30][9] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[9]~14_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][9]~regout ));

// Location: LCCOMB_X69_Y29_N14
cycloneii_lcell_comb \cpu|rf|qa[9]~86 (
// Equation(s):
// \cpu|rf|qa[9]~86_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][9]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][9]~regout )))))

	.dataa(\cpu|rf|register[26][9]~regout ),
	.datab(\cpu|rf|register[18][9]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~86 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[9]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N24
cycloneii_lcell_comb \cpu|rf|qa[9]~87 (
// Equation(s):
// \cpu|rf|qa[9]~87_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[9]~86_combout  & ((\cpu|rf|register[30][9]~regout ))) # (!\cpu|rf|qa[9]~86_combout  & (\cpu|rf|register[22][9]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[9]~86_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][9]~regout ),
	.datac(\cpu|rf|register[30][9]~regout ),
	.datad(\cpu|rf|qa[9]~86_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~87 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[9]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N30
cycloneii_lcell_comb \cpu|rf|qa[9]~90 (
// Equation(s):
// \cpu|rf|qa[9]~90_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[9]~87_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[9]~89_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[9]~89_combout ),
	.datad(\cpu|rf|qa[9]~87_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~90 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[9]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N20
cycloneii_lcell_comb \cpu|rf|qa[9]~93 (
// Equation(s):
// \cpu|rf|qa[9]~93_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[9]~90_combout  & (\cpu|rf|qa[9]~92_combout )) # (!\cpu|rf|qa[9]~90_combout  & ((\cpu|rf|qa[9]~85_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[9]~90_combout ))))

	.dataa(\cpu|rf|qa[9]~92_combout ),
	.datab(\cpu|rf|qa[9]~85_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[9]~90_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~93 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[9]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneii_lcell_comb \cpu|rf|qa[9]~103 (
// Equation(s):
// \cpu|rf|qa[9]~103_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[9]~100_combout  & (\cpu|rf|qa[9]~102_combout )) # (!\cpu|rf|qa[9]~100_combout  & ((\cpu|rf|qa[9]~93_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[9]~100_combout ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[9]~102_combout ),
	.datac(\cpu|rf|qa[9]~100_combout ),
	.datad(\cpu|rf|qa[9]~93_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[9]~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[9]~103 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[9]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneii_lcell_comb \cpu|alu_a|y[9]~14 (
// Equation(s):
// \cpu|alu_a|y[9]~14_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[9]~103_combout )

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qa[9]~103_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[9]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[9]~14 .lut_mask = 16'hAA00;
defparam \cpu|alu_a|y[9]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N24
cycloneii_lcell_comb \cpu|al_unit|Add0~79 (
// Equation(s):
// \cpu|al_unit|Add0~79_combout  = \cpu|alu_b|y[8]~32_combout  $ (((\cpu|cu|aluc[2]~5_combout  & (\cpu|cu|aluc[0]~3_combout  & \cpu|cu|aluc[2]~8_combout ))))

	.dataa(\cpu|cu|aluc[2]~5_combout ),
	.datab(\cpu|cu|aluc[0]~3_combout ),
	.datac(\cpu|cu|aluc[2]~8_combout ),
	.datad(\cpu|alu_b|y[8]~32_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~79 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N16
cycloneii_lcell_comb \cpu|alu_a|y[7]~3 (
// Equation(s):
// \cpu|alu_a|y[7]~3_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[7]~63_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[7]~63_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[7]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[7]~3 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[7]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneii_lcell_comb \cpu|rf|register[12][6]~feeder (
// Equation(s):
// \cpu|rf|register[12][6]~feeder_combout  = \cpu|link|y[6]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[6]~8_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y36_N11
cycloneii_lcell_ff \cpu|rf|register[12][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[12][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][6]~regout ));

// Location: LCCOMB_X63_Y36_N8
cycloneii_lcell_comb \cpu|rf|qa[6]~41 (
// Equation(s):
// \cpu|rf|qa[6]~41_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][6]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[12][6]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[13][6]~regout ),
	.datab(\cpu|rf|register[12][6]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~41 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y36_N25
cycloneii_lcell_ff \cpu|rf|register[14][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][6]~regout ));

// Location: LCCOMB_X63_Y36_N24
cycloneii_lcell_comb \cpu|rf|qa[6]~42 (
// Equation(s):
// \cpu|rf|qa[6]~42_combout  = (\cpu|rf|qa[6]~41_combout  & ((\cpu|rf|register[15][6]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[6]~41_combout  & (((\cpu|rf|register[14][6]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[15][6]~regout ),
	.datab(\cpu|rf|qa[6]~41_combout ),
	.datac(\cpu|rf|register[14][6]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~42 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qa[6]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y31_N21
cycloneii_lcell_ff \cpu|rf|register[8][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][6]~regout ));

// Location: LCCOMB_X67_Y31_N20
cycloneii_lcell_comb \cpu|rf|qa[6]~24 (
// Equation(s):
// \cpu|rf|qa[6]~24_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][6]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[8][6]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[10][6]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[8][6]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~24 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[6]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y27_N7
cycloneii_lcell_ff \cpu|rf|register[11][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][6]~regout ));

// Location: LCCOMB_X66_Y27_N6
cycloneii_lcell_comb \cpu|rf|qa[6]~25 (
// Equation(s):
// \cpu|rf|qa[6]~25_combout  = (\cpu|rf|qa[6]~24_combout  & (((\cpu|rf|register[11][6]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[6]~24_combout  & (\cpu|rf|register[9][6]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[9][6]~regout ),
	.datab(\cpu|rf|qa[6]~24_combout ),
	.datac(\cpu|rf|register[11][6]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~25 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[6]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y28_N23
cycloneii_lcell_ff \cpu|rf|register[30][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][6]~regout ));

// Location: LCFF_X68_Y26_N7
cycloneii_lcell_ff \cpu|rf|register[22][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][6]~regout ));

// Location: LCCOMB_X68_Y26_N6
cycloneii_lcell_comb \cpu|rf|qa[6]~27 (
// Equation(s):
// \cpu|rf|qa[6]~27_combout  = (\cpu|rf|qa[6]~26_combout  & ((\cpu|rf|register[30][6]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[6]~26_combout  & (((\cpu|rf|register[22][6]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|qa[6]~26_combout ),
	.datab(\cpu|rf|register[30][6]~regout ),
	.datac(\cpu|rf|register[22][6]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~27 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qa[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N8
cycloneii_lcell_comb \cpu|rf|register[17][6]~feeder (
// Equation(s):
// \cpu|rf|register[17][6]~feeder_combout  = \cpu|link|y[6]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[6]~8_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[17][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[17][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[17][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N9
cycloneii_lcell_ff \cpu|rf|register[17][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[17][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][6]~regout ));

// Location: LCCOMB_X69_Y26_N14
cycloneii_lcell_comb \cpu|rf|qa[6]~28 (
// Equation(s):
// \cpu|rf|qa[6]~28_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][6]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][6]~regout )))))

	.dataa(\cpu|rf|register[21][6]~regout ),
	.datab(\cpu|rf|register[17][6]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~28 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[6]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N29
cycloneii_lcell_ff \cpu|rf|register[25][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][6]~regout ));

// Location: LCCOMB_X69_Y26_N8
cycloneii_lcell_comb \cpu|rf|qa[6]~29 (
// Equation(s):
// \cpu|rf|qa[6]~29_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[6]~28_combout  & (\cpu|rf|register[29][6]~regout )) # (!\cpu|rf|qa[6]~28_combout  & ((\cpu|rf|register[25][6]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[6]~28_combout ))))

	.dataa(\cpu|rf|register[29][6]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|qa[6]~28_combout ),
	.datad(\cpu|rf|register[25][6]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~29 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneii_lcell_comb \cpu|rf|qa[6]~32 (
// Equation(s):
// \cpu|rf|qa[6]~32_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[6]~29_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[6]~31_combout ))))

	.dataa(\cpu|rf|qa[6]~31_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[6]~29_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~32 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[6]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneii_lcell_comb \cpu|rf|qa[6]~35 (
// Equation(s):
// \cpu|rf|qa[6]~35_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[6]~32_combout  & (\cpu|rf|qa[6]~34_combout )) # (!\cpu|rf|qa[6]~32_combout  & ((\cpu|rf|qa[6]~27_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[6]~32_combout ))))

	.dataa(\cpu|rf|qa[6]~34_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[6]~27_combout ),
	.datad(\cpu|rf|qa[6]~32_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~35 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[6]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N18
cycloneii_lcell_comb \cpu|rf|register[6][6]~feeder (
// Equation(s):
// \cpu|rf|register[6][6]~feeder_combout  = \cpu|link|y[6]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[6]~8_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y32_N19
cycloneii_lcell_ff \cpu|rf|register[6][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[6][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][6]~regout ));

// Location: LCFF_X60_Y31_N9
cycloneii_lcell_ff \cpu|rf|register[5][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[6]~8_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][6]~regout ));

// Location: LCFF_X60_Y31_N31
cycloneii_lcell_ff \cpu|rf|register[4][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][6]~regout ));

// Location: LCCOMB_X60_Y31_N30
cycloneii_lcell_comb \cpu|rf|qa[6]~36 (
// Equation(s):
// \cpu|rf|qa[6]~36_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][6]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[4][6]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[5][6]~regout ),
	.datac(\cpu|rf|register[4][6]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~36 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N0
cycloneii_lcell_comb \cpu|rf|qa[6]~37 (
// Equation(s):
// \cpu|rf|qa[6]~37_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[6]~36_combout  & (\cpu|rf|register[7][6]~regout )) # (!\cpu|rf|qa[6]~36_combout  & ((\cpu|rf|register[6][6]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[6]~36_combout ))))

	.dataa(\cpu|rf|register[7][6]~regout ),
	.datab(\cpu|rf|register[6][6]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[6]~36_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~37 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[6]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N11
cycloneii_lcell_ff \cpu|rf|register[3][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][6]~regout ));

// Location: LCFF_X61_Y27_N9
cycloneii_lcell_ff \cpu|rf|register[2][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][6]~regout ));

// Location: LCFF_X61_Y27_N27
cycloneii_lcell_ff \cpu|rf|register[1][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][6]~regout ));

// Location: LCCOMB_X61_Y27_N26
cycloneii_lcell_comb \cpu|rf|qa[6]~38 (
// Equation(s):
// \cpu|rf|qa[6]~38_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|register[2][6]~regout ) # ((\cpu|rf|qa[4]~17_combout )))) # (!\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|register[1][6]~regout  & !\cpu|rf|qa[4]~17_combout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|register[2][6]~regout ),
	.datac(\cpu|rf|register[1][6]~regout ),
	.datad(\cpu|rf|qa[4]~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~38 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[6]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N10
cycloneii_lcell_comb \cpu|rf|qa[6]~39 (
// Equation(s):
// \cpu|rf|qa[6]~39_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[6]~38_combout  & ((\cpu|rf|register[3][6]~regout ))) # (!\cpu|rf|qa[6]~38_combout  & (\cpu|rf|qa[6]~37_combout )))) # (!\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[6]~38_combout ))))

	.dataa(\cpu|rf|qa[4]~17_combout ),
	.datab(\cpu|rf|qa[6]~37_combout ),
	.datac(\cpu|rf|register[3][6]~regout ),
	.datad(\cpu|rf|qa[6]~38_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~39 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[6]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneii_lcell_comb \cpu|rf|qa[6]~40 (
// Equation(s):
// \cpu|rf|qa[6]~40_combout  = (\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[4]~10_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[6]~35_combout )) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[6]~39_combout )))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[6]~35_combout ),
	.datad(\cpu|rf|qa[6]~39_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~40 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[6]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N28
cycloneii_lcell_comb \cpu|rf|qa[6]~43 (
// Equation(s):
// \cpu|rf|qa[6]~43_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[6]~40_combout  & (\cpu|rf|qa[6]~42_combout )) # (!\cpu|rf|qa[6]~40_combout  & ((\cpu|rf|qa[6]~25_combout ))))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[6]~40_combout ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[6]~42_combout ),
	.datac(\cpu|rf|qa[6]~25_combout ),
	.datad(\cpu|rf|qa[6]~40_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[6]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[6]~43 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[6]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N30
cycloneii_lcell_comb \cpu|alu_a|y[6]~2 (
// Equation(s):
// \cpu|alu_a|y[6]~2_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[6]~43_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[6]~43_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[6]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[6]~2 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[6]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N8
cycloneii_lcell_comb \cpu|alu_a|y[5]~1 (
// Equation(s):
// \cpu|alu_a|y[5]~1_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[5]~23_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|rf|qa[5]~23_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[5]~1 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N8
cycloneii_lcell_comb \cpu|al_unit|Add0~61 (
// Equation(s):
// \cpu|al_unit|Add0~61_combout  = \cpu|alu_b|y[2]~34_combout  $ (((\cpu|cu|aluc[2]~8_combout  & (\cpu|cu|aluc[2]~5_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~8_combout ),
	.datab(\cpu|cu|aluc[2]~5_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|alu_b|y[2]~34_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~61 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N16
cycloneii_lcell_comb \cpu|alu_b|y[0]~28 (
// Equation(s):
// \cpu|alu_b|y[0]~28_combout  = (\cpu|cu|aluimm~5_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [0])))) # (!\cpu|cu|aluimm~5_combout  & (!\cpu|rf|Equal1~1_combout  & ((\cpu|rf|qb[0]~107_combout ))))

	.dataa(\cpu|rf|Equal1~1_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[0]~107_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[0]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[0]~28 .lut_mask = 16'hC5C0;
defparam \cpu|alu_b|y[0]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N2
cycloneii_lcell_comb \cpu|al_unit|Add0~52 (
// Equation(s):
// \cpu|al_unit|Add0~52_combout  = \cpu|alu_b|y[0]~28_combout  $ (((\cpu|cu|aluc[2]~8_combout  & (\cpu|cu|aluc[2]~5_combout  & \cpu|cu|aluc[0]~3_combout ))))

	.dataa(\cpu|cu|aluc[2]~8_combout ),
	.datab(\cpu|cu|aluc[2]~5_combout ),
	.datac(\cpu|cu|aluc[0]~3_combout ),
	.datad(\cpu|alu_b|y[0]~28_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~52 .lut_mask = 16'h7F80;
defparam \cpu|al_unit|Add0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N16
cycloneii_lcell_comb \cpu|al_unit|Add0~54 (
// Equation(s):
// \cpu|al_unit|Add0~54_cout  = CARRY(!\cpu|cu|aluc[2]~9_combout )

	.dataa(vcc),
	.datab(\cpu|cu|aluc[2]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\cpu|al_unit|Add0~54_cout ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~54 .lut_mask = 16'h0033;
defparam \cpu|al_unit|Add0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N20
cycloneii_lcell_comb \cpu|al_unit|Add0~59 (
// Equation(s):
// \cpu|al_unit|Add0~59_combout  = ((\cpu|al_unit|Add0~58_combout  $ (\cpu|alu_a|y[1]~12_combout  $ (\cpu|al_unit|Add0~56 )))) # (GND)
// \cpu|al_unit|Add0~60  = CARRY((\cpu|al_unit|Add0~58_combout  & (\cpu|alu_a|y[1]~12_combout  & !\cpu|al_unit|Add0~56 )) # (!\cpu|al_unit|Add0~58_combout  & ((\cpu|alu_a|y[1]~12_combout ) # (!\cpu|al_unit|Add0~56 ))))

	.dataa(\cpu|al_unit|Add0~58_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~56 ),
	.combout(\cpu|al_unit|Add0~59_combout ),
	.cout(\cpu|al_unit|Add0~60 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~59 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N22
cycloneii_lcell_comb \cpu|al_unit|Add0~62 (
// Equation(s):
// \cpu|al_unit|Add0~62_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|Add0~61_combout  & (!\cpu|al_unit|Add0~60 )) # (!\cpu|al_unit|Add0~61_combout  & (\cpu|al_unit|Add0~60  & VCC)))) # (!\cpu|alu_a|y[2]~10_combout  & 
// ((\cpu|al_unit|Add0~61_combout  & ((\cpu|al_unit|Add0~60 ) # (GND))) # (!\cpu|al_unit|Add0~61_combout  & (!\cpu|al_unit|Add0~60 ))))
// \cpu|al_unit|Add0~63  = CARRY((\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|Add0~61_combout  & !\cpu|al_unit|Add0~60 )) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|Add0~61_combout ) # (!\cpu|al_unit|Add0~60 ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|Add0~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~60 ),
	.combout(\cpu|al_unit|Add0~62_combout ),
	.cout(\cpu|al_unit|Add0~63 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~62 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N24
cycloneii_lcell_comb \cpu|al_unit|Add0~65 (
// Equation(s):
// \cpu|al_unit|Add0~65_combout  = ((\cpu|al_unit|Add0~64_combout  $ (\cpu|alu_a|y[3]~9_combout  $ (\cpu|al_unit|Add0~63 )))) # (GND)
// \cpu|al_unit|Add0~66  = CARRY((\cpu|al_unit|Add0~64_combout  & (\cpu|alu_a|y[3]~9_combout  & !\cpu|al_unit|Add0~63 )) # (!\cpu|al_unit|Add0~64_combout  & ((\cpu|alu_a|y[3]~9_combout ) # (!\cpu|al_unit|Add0~63 ))))

	.dataa(\cpu|al_unit|Add0~64_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~63 ),
	.combout(\cpu|al_unit|Add0~65_combout ),
	.cout(\cpu|al_unit|Add0~66 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~65 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N26
cycloneii_lcell_comb \cpu|al_unit|Add0~68 (
// Equation(s):
// \cpu|al_unit|Add0~68_combout  = (\cpu|al_unit|Add0~67_combout  & ((\cpu|alu_a|y[4]~8_combout  & (!\cpu|al_unit|Add0~66 )) # (!\cpu|alu_a|y[4]~8_combout  & ((\cpu|al_unit|Add0~66 ) # (GND))))) # (!\cpu|al_unit|Add0~67_combout  & ((\cpu|alu_a|y[4]~8_combout 
//  & (\cpu|al_unit|Add0~66  & VCC)) # (!\cpu|alu_a|y[4]~8_combout  & (!\cpu|al_unit|Add0~66 ))))
// \cpu|al_unit|Add0~69  = CARRY((\cpu|al_unit|Add0~67_combout  & ((!\cpu|al_unit|Add0~66 ) # (!\cpu|alu_a|y[4]~8_combout ))) # (!\cpu|al_unit|Add0~67_combout  & (!\cpu|alu_a|y[4]~8_combout  & !\cpu|al_unit|Add0~66 )))

	.dataa(\cpu|al_unit|Add0~67_combout ),
	.datab(\cpu|alu_a|y[4]~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~66 ),
	.combout(\cpu|al_unit|Add0~68_combout ),
	.cout(\cpu|al_unit|Add0~69 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~68 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N28
cycloneii_lcell_comb \cpu|al_unit|Add0~71 (
// Equation(s):
// \cpu|al_unit|Add0~71_combout  = ((\cpu|al_unit|Add0~70_combout  $ (\cpu|alu_a|y[5]~1_combout  $ (\cpu|al_unit|Add0~69 )))) # (GND)
// \cpu|al_unit|Add0~72  = CARRY((\cpu|al_unit|Add0~70_combout  & (\cpu|alu_a|y[5]~1_combout  & !\cpu|al_unit|Add0~69 )) # (!\cpu|al_unit|Add0~70_combout  & ((\cpu|alu_a|y[5]~1_combout ) # (!\cpu|al_unit|Add0~69 ))))

	.dataa(\cpu|al_unit|Add0~70_combout ),
	.datab(\cpu|alu_a|y[5]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~69 ),
	.combout(\cpu|al_unit|Add0~71_combout ),
	.cout(\cpu|al_unit|Add0~72 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~71 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y25_N30
cycloneii_lcell_comb \cpu|al_unit|Add0~74 (
// Equation(s):
// \cpu|al_unit|Add0~74_combout  = (\cpu|al_unit|Add0~73_combout  & ((\cpu|alu_a|y[6]~2_combout  & (!\cpu|al_unit|Add0~72 )) # (!\cpu|alu_a|y[6]~2_combout  & ((\cpu|al_unit|Add0~72 ) # (GND))))) # (!\cpu|al_unit|Add0~73_combout  & ((\cpu|alu_a|y[6]~2_combout 
//  & (\cpu|al_unit|Add0~72  & VCC)) # (!\cpu|alu_a|y[6]~2_combout  & (!\cpu|al_unit|Add0~72 ))))
// \cpu|al_unit|Add0~75  = CARRY((\cpu|al_unit|Add0~73_combout  & ((!\cpu|al_unit|Add0~72 ) # (!\cpu|alu_a|y[6]~2_combout ))) # (!\cpu|al_unit|Add0~73_combout  & (!\cpu|alu_a|y[6]~2_combout  & !\cpu|al_unit|Add0~72 )))

	.dataa(\cpu|al_unit|Add0~73_combout ),
	.datab(\cpu|alu_a|y[6]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~72 ),
	.combout(\cpu|al_unit|Add0~74_combout ),
	.cout(\cpu|al_unit|Add0~75 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~74 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N0
cycloneii_lcell_comb \cpu|al_unit|Add0~77 (
// Equation(s):
// \cpu|al_unit|Add0~77_combout  = ((\cpu|al_unit|Add0~76_combout  $ (\cpu|alu_a|y[7]~3_combout  $ (\cpu|al_unit|Add0~75 )))) # (GND)
// \cpu|al_unit|Add0~78  = CARRY((\cpu|al_unit|Add0~76_combout  & (\cpu|alu_a|y[7]~3_combout  & !\cpu|al_unit|Add0~75 )) # (!\cpu|al_unit|Add0~76_combout  & ((\cpu|alu_a|y[7]~3_combout ) # (!\cpu|al_unit|Add0~75 ))))

	.dataa(\cpu|al_unit|Add0~76_combout ),
	.datab(\cpu|alu_a|y[7]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~75 ),
	.combout(\cpu|al_unit|Add0~77_combout ),
	.cout(\cpu|al_unit|Add0~78 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~77 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N6
cycloneii_lcell_comb \cpu|al_unit|Add0~84 (
// Equation(s):
// \cpu|al_unit|Add0~84_combout  = (\cpu|al_unit|Add0~155_combout  & ((\cpu|alu_a|y[10]~15_combout  & (!\cpu|al_unit|Add0~83 )) # (!\cpu|alu_a|y[10]~15_combout  & ((\cpu|al_unit|Add0~83 ) # (GND))))) # (!\cpu|al_unit|Add0~155_combout  & 
// ((\cpu|alu_a|y[10]~15_combout  & (\cpu|al_unit|Add0~83  & VCC)) # (!\cpu|alu_a|y[10]~15_combout  & (!\cpu|al_unit|Add0~83 ))))
// \cpu|al_unit|Add0~85  = CARRY((\cpu|al_unit|Add0~155_combout  & ((!\cpu|al_unit|Add0~83 ) # (!\cpu|alu_a|y[10]~15_combout ))) # (!\cpu|al_unit|Add0~155_combout  & (!\cpu|alu_a|y[10]~15_combout  & !\cpu|al_unit|Add0~83 )))

	.dataa(\cpu|al_unit|Add0~155_combout ),
	.datab(\cpu|alu_a|y[10]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~83 ),
	.combout(\cpu|al_unit|Add0~84_combout ),
	.cout(\cpu|al_unit|Add0~85 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~84 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N22
cycloneii_lcell_comb \cpu|al_unit|Mux21~2 (
// Equation(s):
// \cpu|al_unit|Mux21~2_combout  = (\cpu|al_unit|Mux29~23_combout  & (!\cpu|al_unit|Mux29~11_combout )) # (!\cpu|al_unit|Mux29~23_combout  & ((\cpu|al_unit|Mux29~11_combout  & (\cpu|al_unit|Mux21~1_combout )) # (!\cpu|al_unit|Mux29~11_combout  & 
// ((\cpu|al_unit|Add0~84_combout )))))

	.dataa(\cpu|al_unit|Mux29~23_combout ),
	.datab(\cpu|al_unit|Mux29~11_combout ),
	.datac(\cpu|al_unit|Mux21~1_combout ),
	.datad(\cpu|al_unit|Add0~84_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~2 .lut_mask = 16'h7362;
defparam \cpu|al_unit|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N24
cycloneii_lcell_comb \cpu|al_unit|s~36 (
// Equation(s):
// \cpu|al_unit|s~36_combout  = \cpu|alu_b|y[10]~31_combout  $ (((\cpu|rf|qa[10]~123_combout  & \cpu|alu_a|y[0]~0_combout )))

	.dataa(\cpu|rf|qa[10]~123_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|alu_b|y[10]~31_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~36 .lut_mask = 16'h7788;
defparam \cpu|al_unit|s~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N0
cycloneii_lcell_comb \cpu|al_unit|Mux21~3 (
// Equation(s):
// \cpu|al_unit|Mux21~3_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux21~2_combout  & (\cpu|al_unit|s~36_combout )) # (!\cpu|al_unit|Mux21~2_combout  & ((\cpu|al_unit|ShiftLeft0~129_combout ))))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (\cpu|al_unit|Mux21~2_combout ))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|Mux21~2_combout ),
	.datac(\cpu|al_unit|s~36_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~129_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~3 .lut_mask = 16'hE6C4;
defparam \cpu|al_unit|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N2
cycloneii_lcell_comb \cpu|al_unit|Mux21~4 (
// Equation(s):
// \cpu|al_unit|Mux21~4_combout  = (\cpu|al_unit|Mux29~16_combout  & (!\cpu|al_unit|Mux29~17_combout )) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~78_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux21~3_combout )))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|al_unit|Mux29~17_combout ),
	.datac(\cpu|al_unit|ShiftRight1~78_combout ),
	.datad(\cpu|al_unit|Mux21~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~4 .lut_mask = 16'h7362;
defparam \cpu|al_unit|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N16
cycloneii_lcell_comb \cpu|al_unit|Mux21~5 (
// Equation(s):
// \cpu|al_unit|Mux21~5_combout  = (\cpu|al_unit|Mux21~4_combout  & (((\cpu|alu_b|y[10]~31_combout  & \cpu|alu_a|y[10]~15_combout )) # (!\cpu|al_unit|Mux29~16_combout ))) # (!\cpu|al_unit|Mux21~4_combout  & (\cpu|al_unit|Mux29~16_combout  & 
// ((\cpu|alu_b|y[10]~31_combout ) # (\cpu|alu_a|y[10]~15_combout ))))

	.dataa(\cpu|alu_b|y[10]~31_combout ),
	.datab(\cpu|al_unit|Mux21~4_combout ),
	.datac(\cpu|alu_a|y[10]~15_combout ),
	.datad(\cpu|al_unit|Mux29~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~5 .lut_mask = 16'hB2CC;
defparam \cpu|al_unit|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N26
cycloneii_lcell_comb \cpu|al_unit|Mux21~6 (
// Equation(s):
// \cpu|al_unit|Mux21~6_combout  = (\cpu|al_unit|Mux21~0_combout ) # ((!\cpu|al_unit|Mux29~21_combout  & \cpu|al_unit|Mux21~5_combout ))

	.dataa(\cpu|al_unit|Mux29~21_combout ),
	.datab(\cpu|al_unit|Mux21~0_combout ),
	.datac(\cpu|al_unit|Mux21~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux21~6 .lut_mask = 16'hDCDC;
defparam \cpu|al_unit|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N20
cycloneii_lcell_comb \cpu|link|y[10]~15 (
// Equation(s):
// \cpu|link|y[10]~15_combout  = (\cpu|link|y[5]~70_combout  & ((\cpu|al_unit|Mux21~6_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[10]~16_combout )))) # (!\cpu|link|y[5]~70_combout  & (\cpu|cu|jal~0_combout  & (\cpu|pcplus4|p4[10]~16_combout )))

	.dataa(\cpu|link|y[5]~70_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|pcplus4|p4[10]~16_combout ),
	.datad(\cpu|al_unit|Mux21~6_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[10]~15 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y29_N26
cycloneii_lcell_comb \cpu|rf|qb[1]~713 (
// Equation(s):
// \cpu|rf|qb[1]~713_combout  = (\cpu|rf|qb[1]~247_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[1]~247_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(vcc),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[1]~713_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[1]~713 .lut_mask = 16'h88AA;
defparam \cpu|rf|qb[1]~713 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N20
cycloneii_lcell_comb \cpu|rf|qb[2]~714 (
// Equation(s):
// \cpu|rf|qb[2]~714_combout  = (\cpu|rf|qb[2]~227_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[2]~227_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(vcc),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[2]~714_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[2]~714 .lut_mask = 16'h88AA;
defparam \cpu|rf|qb[2]~714 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y35_N11
cycloneii_lcell_ff \cpu|rf|register[12][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][3]~regout ));

// Location: LCCOMB_X61_Y35_N10
cycloneii_lcell_comb \cpu|rf|qb[3]~205 (
// Equation(s):
// \cpu|rf|qb[3]~205_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][3]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][3]~regout )))))

	.dataa(\cpu|rf|register[14][3]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[12][3]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~205_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~205 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[3]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N4
cycloneii_lcell_comb \cpu|rf|qb[3]~206 (
// Equation(s):
// \cpu|rf|qb[3]~206_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[3]~205_combout  & (\cpu|rf|register[15][3]~regout )) # (!\cpu|rf|qb[3]~205_combout  & ((\cpu|rf|register[13][3]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[3]~205_combout ))))

	.dataa(\cpu|rf|register[15][3]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[13][3]~regout ),
	.datad(\cpu|rf|qb[3]~205_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~206_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~206 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[3]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y28_N17
cycloneii_lcell_ff \cpu|rf|register[3][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][3]~regout ));

// Location: LCFF_X59_Y32_N23
cycloneii_lcell_ff \cpu|rf|register[1][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][3]~regout ));

// Location: LCFF_X57_Y29_N31
cycloneii_lcell_ff \cpu|rf|register[5][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][3]~regout ));

// Location: LCFF_X59_Y32_N29
cycloneii_lcell_ff \cpu|rf|register[7][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][3]~regout ));

// Location: LCFF_X63_Y29_N7
cycloneii_lcell_ff \cpu|rf|register[4][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][3]~regout ));

// Location: LCFF_X63_Y29_N25
cycloneii_lcell_ff \cpu|rf|register[6][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][3]~regout ));

// Location: LCCOMB_X63_Y29_N6
cycloneii_lcell_comb \cpu|rf|qb[3]~200 (
// Equation(s):
// \cpu|rf|qb[3]~200_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|register[6][3]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][3]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[4][3]~regout ),
	.datad(\cpu|rf|register[6][3]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~200_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~200 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[3]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N28
cycloneii_lcell_comb \cpu|rf|qb[3]~201 (
// Equation(s):
// \cpu|rf|qb[3]~201_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[3]~200_combout  & ((\cpu|rf|register[7][3]~regout ))) # (!\cpu|rf|qb[3]~200_combout  & (\cpu|rf|register[5][3]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[3]~200_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[5][3]~regout ),
	.datac(\cpu|rf|register[7][3]~regout ),
	.datad(\cpu|rf|qb[3]~200_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~201_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~201 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[3]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N22
cycloneii_lcell_comb \cpu|rf|qb[3]~202 (
// Equation(s):
// \cpu|rf|qb[3]~202_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[2]~78_combout ) # ((\cpu|rf|qb[3]~201_combout )))) # (!\cpu|rf|qb[2]~81_combout  & (!\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[1][3]~regout )))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|qb[2]~78_combout ),
	.datac(\cpu|rf|register[1][3]~regout ),
	.datad(\cpu|rf|qb[3]~201_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~202_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~202 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[3]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N16
cycloneii_lcell_comb \cpu|rf|qb[3]~203 (
// Equation(s):
// \cpu|rf|qb[3]~203_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[3]~202_combout  & ((\cpu|rf|register[3][3]~regout ))) # (!\cpu|rf|qb[3]~202_combout  & (\cpu|rf|register[2][3]~regout )))) # (!\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|qb[3]~202_combout 
// ))))

	.dataa(\cpu|rf|register[2][3]~regout ),
	.datab(\cpu|rf|qb[2]~78_combout ),
	.datac(\cpu|rf|register[3][3]~regout ),
	.datad(\cpu|rf|qb[3]~202_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~203_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~203 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[3]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y26_N19
cycloneii_lcell_ff \cpu|rf|register[30][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][3]~regout ));

// Location: LCFF_X65_Y30_N29
cycloneii_lcell_ff \cpu|rf|register[22][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][3]~regout ));

// Location: LCFF_X65_Y30_N15
cycloneii_lcell_ff \cpu|rf|register[18][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][3]~regout ));

// Location: LCFF_X67_Y26_N1
cycloneii_lcell_ff \cpu|rf|register[26][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][3]~regout ));

// Location: LCCOMB_X65_Y30_N0
cycloneii_lcell_comb \cpu|rf|qb[3]~192 (
// Equation(s):
// \cpu|rf|qb[3]~192_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][3]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][3]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[18][3]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|register[26][3]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~192_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~192 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[3]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N28
cycloneii_lcell_comb \cpu|rf|qb[3]~193 (
// Equation(s):
// \cpu|rf|qb[3]~193_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[3]~192_combout  & (\cpu|rf|register[30][3]~regout )) # (!\cpu|rf|qb[3]~192_combout  & ((\cpu|rf|register[22][3]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[3]~192_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[30][3]~regout ),
	.datac(\cpu|rf|register[22][3]~regout ),
	.datad(\cpu|rf|qb[3]~192_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~193_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~193 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[3]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N3
cycloneii_lcell_ff \cpu|rf|register[16][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][3]~regout ));

// Location: LCCOMB_X63_Y27_N2
cycloneii_lcell_comb \cpu|rf|qb[3]~194 (
// Equation(s):
// \cpu|rf|qb[3]~194_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][3]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[16][3]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[24][3]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[16][3]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~194_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~194 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[3]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N17
cycloneii_lcell_ff \cpu|rf|register[20][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][3]~regout ));

// Location: LCCOMB_X63_Y27_N16
cycloneii_lcell_comb \cpu|rf|qb[3]~195 (
// Equation(s):
// \cpu|rf|qb[3]~195_combout  = (\cpu|rf|qb[3]~194_combout  & ((\cpu|rf|register[28][3]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[3]~194_combout  & (((\cpu|rf|register[20][3]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[28][3]~regout ),
	.datab(\cpu|rf|qb[3]~194_combout ),
	.datac(\cpu|rf|register[20][3]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~195_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~195 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[3]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N4
cycloneii_lcell_comb \cpu|rf|qb[3]~196 (
// Equation(s):
// \cpu|rf|qb[3]~196_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[3]~193_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[3]~195_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[3]~193_combout ),
	.datad(\cpu|rf|qb[3]~195_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~196_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~196 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[3]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N11
cycloneii_lcell_ff \cpu|rf|register[31][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][3]~regout ));

// Location: LCFF_X67_Y27_N5
cycloneii_lcell_ff \cpu|rf|register[27][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][3]~regout ));

// Location: LCFF_X67_Y28_N27
cycloneii_lcell_ff \cpu|rf|register[19][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][3]~regout ));

// Location: LCCOMB_X67_Y28_N26
cycloneii_lcell_comb \cpu|rf|qb[3]~197 (
// Equation(s):
// \cpu|rf|qb[3]~197_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][3]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[19][3]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[23][3]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[19][3]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~197_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~197 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[3]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N4
cycloneii_lcell_comb \cpu|rf|qb[3]~198 (
// Equation(s):
// \cpu|rf|qb[3]~198_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[3]~197_combout  & (\cpu|rf|register[31][3]~regout )) # (!\cpu|rf|qb[3]~197_combout  & ((\cpu|rf|register[27][3]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[3]~197_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[31][3]~regout ),
	.datac(\cpu|rf|register[27][3]~regout ),
	.datad(\cpu|rf|qb[3]~197_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~198_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~198 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[3]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N26
cycloneii_lcell_comb \cpu|rf|qb[3]~199 (
// Equation(s):
// \cpu|rf|qb[3]~199_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[3]~196_combout  & ((\cpu|rf|qb[3]~198_combout ))) # (!\cpu|rf|qb[3]~196_combout  & (\cpu|rf|qb[3]~191_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[3]~196_combout ))))

	.dataa(\cpu|rf|qb[3]~191_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[3]~196_combout ),
	.datad(\cpu|rf|qb[3]~198_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~199_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~199 .lut_mask = 16'hF838;
defparam \cpu|rf|qb[3]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N28
cycloneii_lcell_comb \cpu|rf|qb[3]~204 (
// Equation(s):
// \cpu|rf|qb[3]~204_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[3]~199_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[3]~203_combout )))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[3]~203_combout ),
	.datad(\cpu|rf|qb[3]~199_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~204_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~204 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[3]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N18
cycloneii_lcell_comb \cpu|rf|qb[3]~207 (
// Equation(s):
// \cpu|rf|qb[3]~207_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[3]~204_combout  & ((\cpu|rf|qb[3]~206_combout ))) # (!\cpu|rf|qb[3]~204_combout  & (\cpu|rf|qb[3]~189_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[3]~204_combout ))))

	.dataa(\cpu|rf|qb[3]~189_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[3]~206_combout ),
	.datad(\cpu|rf|qb[3]~204_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~207_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~207 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[3]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N24
cycloneii_lcell_comb \cpu|rf|qb[3]~715 (
// Equation(s):
// \cpu|rf|qb[3]~715_combout  = (\cpu|rf|qb[3]~207_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(vcc),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|rf|qb[3]~207_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[3]~715_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[3]~715 .lut_mask = 16'hAF00;
defparam \cpu|rf|qb[3]~715 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N22
cycloneii_lcell_comb \cpu|rf|qb[4]~716 (
// Equation(s):
// \cpu|rf|qb[4]~716_combout  = (\cpu|rf|qb[4]~407_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(vcc),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|rf|qb[4]~407_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[4]~716_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[4]~716 .lut_mask = 16'hAF00;
defparam \cpu|rf|qb[4]~716 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N10
cycloneii_lcell_comb \cpu|rf|qb[5]~717 (
// Equation(s):
// \cpu|rf|qb[5]~717_combout  = (\cpu|rf|qb[5]~387_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\cpu|rf|Equal1~0_combout ),
	.datac(\cpu|rf|qb[5]~387_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[5]~717_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[5]~717 .lut_mask = 16'hF030;
defparam \cpu|rf|qb[5]~717 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N30
cycloneii_lcell_comb \cpu|rf|qb[6]~718 (
// Equation(s):
// \cpu|rf|qb[6]~718_combout  = (\cpu|rf|qb[6]~367_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[6]~367_combout ),
	.datab(\cpu|rf|Equal1~0_combout ),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~718_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~718 .lut_mask = 16'hAA22;
defparam \cpu|rf|qb[6]~718 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N26
cycloneii_lcell_comb \cpu|rf|qb[7]~719 (
// Equation(s):
// \cpu|rf|qb[7]~719_combout  = (\cpu|rf|qb[7]~347_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(vcc),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|rf|qb[7]~347_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[7]~719_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[7]~719 .lut_mask = 16'hAF00;
defparam \cpu|rf|qb[7]~719 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N30
cycloneii_lcell_comb \cpu|rf|qb[8]~720 (
// Equation(s):
// \cpu|rf|qb[8]~720_combout  = (\cpu|rf|qb[8]~187_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\cpu|rf|Equal1~0_combout ),
	.datac(\cpu|rf|qb[8]~187_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~720_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~720 .lut_mask = 16'hF030;
defparam \cpu|rf|qb[8]~720 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N22
cycloneii_lcell_comb \cpu|rf|qb[9]~721 (
// Equation(s):
// \cpu|rf|qb[9]~721_combout  = (\cpu|rf|qb[9]~147_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(vcc),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|qb[9]~147_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[9]~721_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[9]~721 .lut_mask = 16'hF500;
defparam \cpu|rf|qb[9]~721 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N14
cycloneii_lcell_comb \cpu|rf|qb[10]~722 (
// Equation(s):
// \cpu|rf|qb[10]~722_combout  = (\cpu|rf|qb[10]~167_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|qb[10]~167_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(vcc),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[10]~722_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[10]~722 .lut_mask = 16'h88AA;
defparam \cpu|rf|qb[10]~722 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y27_N6
cycloneii_lcell_comb \cpu|rf|qb[11]~723 (
// Equation(s):
// \cpu|rf|qb[11]~723_combout  = (\cpu|rf|qb[11]~127_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|qb[11]~127_combout ),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~723_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~723 .lut_mask = 16'hC0F0;
defparam \cpu|rf|qb[11]~723 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N8
cycloneii_lcell_comb \cpu|rf|qb[12]~724 (
// Equation(s):
// \cpu|rf|qb[12]~724_combout  = (\cpu|rf|qb[12]~327_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|rf|qb[12]~327_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~724_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~724 .lut_mask = 16'hCF00;
defparam \cpu|rf|qb[12]~724 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N10
cycloneii_lcell_comb \cpu|rf|qb[13]~725 (
// Equation(s):
// \cpu|rf|qb[13]~725_combout  = (\cpu|rf|qb[13]~287_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\cpu|rf|qb[13]~287_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|rf|Equal1~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[13]~725_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[13]~725 .lut_mask = 16'hC0CC;
defparam \cpu|rf|qb[13]~725 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X55_Y27
cycloneii_ram_block \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\dmem|write_data_enable~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\dmem|dmem_clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|rf|qb[13]~725_combout ,\cpu|rf|qb[12]~724_combout ,\cpu|rf|qb[11]~723_combout ,\cpu|rf|qb[10]~722_combout ,\cpu|rf|qb[9]~721_combout ,\cpu|rf|qb[8]~720_combout ,\cpu|rf|qb[7]~719_combout ,\cpu|rf|qb[6]~718_combout ,\cpu|rf|qb[5]~717_combout ,
\cpu|rf|qb[4]~716_combout ,\cpu|rf|qb[3]~715_combout ,\cpu|rf|qb[2]~714_combout ,\cpu|rf|qb[1]~713_combout ,\cpu|rf|qb[0]~712_combout }),
	.portaaddr({\cpu|al_unit|Mux25~7_combout ,\cpu|al_unit|Mux26~9_combout ,\cpu|al_unit|Mux27~7_combout ,\cpu|al_unit|Mux28~8_combout ,\cpu|al_unit|Mux29~22_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(5'b00000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dmem|dram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "./source/sc_datamem.mif";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "sc_datamem:dmem|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_3uf1:auto_generated|ALTSYNCRAM";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 14;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 14;
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \dmem|dram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 448'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N0
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector21~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector21~1_combout  = (\dmem|io_input_reg|in_reg0 [10] & (!\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\dmem|io_input_reg|in_reg0 [10]),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\cpu|al_unit|Mux28~8_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector21~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector21~1 .lut_mask = 16'h0200;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N10
cycloneii_lcell_comb \dmem|io_data_mux|y[10]~10 (
// Equation(s):
// \dmem|io_data_mux|y[10]~10_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector21~0_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector21~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [10]))))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector21~0_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [10]),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector21~1_combout ),
	.datad(\cpu|al_unit|Mux24~7_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[10]~10 .lut_mask = 16'hFACC;
defparam \dmem|io_data_mux|y[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N22
cycloneii_lcell_comb \cpu|link|y[10]~16 (
// Equation(s):
// \cpu|link|y[10]~16_combout  = (\cpu|link|y[10]~15_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[10]~10_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\cpu|link|y[10]~15_combout ),
	.datad(\dmem|io_data_mux|y[10]~10_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[10]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[10]~16 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[10]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N1
cycloneii_lcell_ff \cpu|rf|register[8][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][10]~regout ));

// Location: LCCOMB_X66_Y26_N0
cycloneii_lcell_comb \cpu|rf|qa[10]~104 (
// Equation(s):
// \cpu|rf|qa[10]~104_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|register[10][10]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[8][10]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[8][10]~regout ),
	.datad(\cpu|rf|register[10][10]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~104 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[10]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N18
cycloneii_lcell_comb \cpu|rf|qa[10]~105 (
// Equation(s):
// \cpu|rf|qa[10]~105_combout  = (\cpu|rf|qa[10]~104_combout  & (((\cpu|rf|register[11][10]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[10]~104_combout  & (\cpu|rf|register[9][10]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[9][10]~regout ),
	.datab(\cpu|rf|qa[10]~104_combout ),
	.datac(\cpu|rf|register[11][10]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~105 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qa[10]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y31_N13
cycloneii_lcell_ff \cpu|rf|register[3][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][10]~regout ));

// Location: LCFF_X62_Y31_N27
cycloneii_lcell_ff \cpu|rf|register[2][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][10]~regout ));

// Location: LCCOMB_X62_Y31_N26
cycloneii_lcell_comb \cpu|rf|qa[10]~118 (
// Equation(s):
// \cpu|rf|qa[10]~118_combout  = (\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|register[2][10]~regout ) # (\cpu|rf|qa[4]~17_combout )))) # (!\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[1][10]~regout  & ((!\cpu|rf|qa[4]~17_combout ))))

	.dataa(\cpu|rf|register[1][10]~regout ),
	.datab(\cpu|rf|qa[4]~14_combout ),
	.datac(\cpu|rf|register[2][10]~regout ),
	.datad(\cpu|rf|qa[4]~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~118 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[10]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N12
cycloneii_lcell_comb \cpu|rf|qa[10]~119 (
// Equation(s):
// \cpu|rf|qa[10]~119_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[10]~118_combout  & ((\cpu|rf|register[3][10]~regout ))) # (!\cpu|rf|qa[10]~118_combout  & (\cpu|rf|qa[10]~117_combout )))) # (!\cpu|rf|qa[4]~17_combout  & 
// (((\cpu|rf|qa[10]~118_combout ))))

	.dataa(\cpu|rf|qa[10]~117_combout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[3][10]~regout ),
	.datad(\cpu|rf|qa[10]~118_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~119 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[10]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y29_N31
cycloneii_lcell_ff \cpu|rf|register[22][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][10]~regout ));

// Location: LCFF_X69_Y28_N3
cycloneii_lcell_ff \cpu|rf|register[30][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][10]~regout ));

// Location: LCFF_X70_Y29_N21
cycloneii_lcell_ff \cpu|rf|register[26][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][10]~regout ));

// Location: LCFF_X69_Y29_N9
cycloneii_lcell_ff \cpu|rf|register[18][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][10]~regout ));

// Location: LCCOMB_X69_Y29_N8
cycloneii_lcell_comb \cpu|rf|qa[10]~106 (
// Equation(s):
// \cpu|rf|qa[10]~106_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][10]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][10]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][10]~regout ),
	.datac(\cpu|rf|register[18][10]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~106 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[10]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N2
cycloneii_lcell_comb \cpu|rf|qa[10]~107 (
// Equation(s):
// \cpu|rf|qa[10]~107_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[10]~106_combout  & ((\cpu|rf|register[30][10]~regout ))) # (!\cpu|rf|qa[10]~106_combout  & (\cpu|rf|register[22][10]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[10]~106_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][10]~regout ),
	.datac(\cpu|rf|register[30][10]~regout ),
	.datad(\cpu|rf|qa[10]~106_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~107 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[10]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y33_N21
cycloneii_lcell_ff \cpu|rf|register[25][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][10]~regout ));

// Location: LCFF_X65_Y25_N1
cycloneii_lcell_ff \cpu|rf|register[17][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][10]~regout ));

// Location: LCCOMB_X65_Y25_N0
cycloneii_lcell_comb \cpu|rf|qa[10]~108 (
// Equation(s):
// \cpu|rf|qa[10]~108_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][10]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][10]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[21][10]~regout ),
	.datac(\cpu|rf|register[17][10]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~108 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[10]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N6
cycloneii_lcell_comb \cpu|rf|qa[10]~109 (
// Equation(s):
// \cpu|rf|qa[10]~109_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[10]~108_combout  & ((\cpu|rf|register[29][10]~regout ))) # (!\cpu|rf|qa[10]~108_combout  & (\cpu|rf|register[25][10]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[10]~108_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][10]~regout ),
	.datac(\cpu|rf|register[29][10]~regout ),
	.datad(\cpu|rf|qa[10]~108_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~109 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[10]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N15
cycloneii_lcell_ff \cpu|rf|register[24][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][10]~regout ));

// Location: LCCOMB_X67_Y25_N26
cycloneii_lcell_comb \cpu|rf|qa[10]~110 (
// Equation(s):
// \cpu|rf|qa[10]~110_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[24][10]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][10]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[16][10]~regout ),
	.datad(\cpu|rf|register[24][10]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~110 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[10]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N2
cycloneii_lcell_comb \cpu|rf|qa[10]~111 (
// Equation(s):
// \cpu|rf|qa[10]~111_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[10]~110_combout  & (\cpu|rf|register[28][10]~regout )) # (!\cpu|rf|qa[10]~110_combout  & ((\cpu|rf|register[20][10]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[10]~110_combout ))))

	.dataa(\cpu|rf|register[28][10]~regout ),
	.datab(\cpu|rf|register[20][10]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[10]~110_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~111 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[10]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneii_lcell_comb \cpu|rf|qa[10]~112 (
// Equation(s):
// \cpu|rf|qa[10]~112_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[10]~109_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [22] & \cpu|rf|qa[10]~111_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[10]~109_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[10]~111_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~112 .lut_mask = 16'hADA8;
defparam \cpu|rf|qa[10]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N6
cycloneii_lcell_comb \cpu|rf|qa[10]~115 (
// Equation(s):
// \cpu|rf|qa[10]~115_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[10]~112_combout  & (\cpu|rf|qa[10]~114_combout )) # (!\cpu|rf|qa[10]~112_combout  & ((\cpu|rf|qa[10]~107_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[10]~112_combout ))))

	.dataa(\cpu|rf|qa[10]~114_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[10]~107_combout ),
	.datad(\cpu|rf|qa[10]~112_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~115 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[10]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N8
cycloneii_lcell_comb \cpu|rf|qa[10]~120 (
// Equation(s):
// \cpu|rf|qa[10]~120_combout  = (\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[4]~13_combout ) # (\cpu|rf|qa[10]~115_combout )))) # (!\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[10]~119_combout  & (!\cpu|rf|qa[4]~13_combout )))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[10]~119_combout ),
	.datac(\cpu|rf|qa[4]~13_combout ),
	.datad(\cpu|rf|qa[10]~115_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~120 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[10]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y35_N25
cycloneii_lcell_ff \cpu|rf|register[14][10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[10]~16_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][10]~regout ));

// Location: LCCOMB_X63_Y35_N4
cycloneii_lcell_comb \cpu|rf|qa[10]~121 (
// Equation(s):
// \cpu|rf|qa[10]~121_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[13][10]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][10]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[13][10]~regout ),
	.datac(\cpu|rf|register[12][10]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~121 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[10]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneii_lcell_comb \cpu|rf|qa[10]~122 (
// Equation(s):
// \cpu|rf|qa[10]~122_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[10]~121_combout  & (\cpu|rf|register[15][10]~regout )) # (!\cpu|rf|qa[10]~121_combout  & ((\cpu|rf|register[14][10]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[10]~121_combout ))))

	.dataa(\cpu|rf|register[15][10]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[14][10]~regout ),
	.datad(\cpu|rf|qa[10]~121_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~122 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[10]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N26
cycloneii_lcell_comb \cpu|rf|qa[10]~123 (
// Equation(s):
// \cpu|rf|qa[10]~123_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[10]~120_combout  & ((\cpu|rf|qa[10]~122_combout ))) # (!\cpu|rf|qa[10]~120_combout  & (\cpu|rf|qa[10]~105_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[10]~120_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[10]~105_combout ),
	.datac(\cpu|rf|qa[10]~120_combout ),
	.datad(\cpu|rf|qa[10]~122_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[10]~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[10]~123 .lut_mask = 16'hF858;
defparam \cpu|rf|qa[10]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N14
cycloneii_lcell_comb \cpu|alu_a|y[10]~15 (
// Equation(s):
// \cpu|alu_a|y[10]~15_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[10]~123_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qa[10]~123_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[10]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[10]~15 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[10]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N8
cycloneii_lcell_comb \cpu|al_unit|Add0~86 (
// Equation(s):
// \cpu|al_unit|Add0~86_combout  = ((\cpu|al_unit|Add0~156_combout  $ (\cpu|alu_a|y[11]~4_combout  $ (\cpu|al_unit|Add0~85 )))) # (GND)
// \cpu|al_unit|Add0~87  = CARRY((\cpu|al_unit|Add0~156_combout  & (\cpu|alu_a|y[11]~4_combout  & !\cpu|al_unit|Add0~85 )) # (!\cpu|al_unit|Add0~156_combout  & ((\cpu|alu_a|y[11]~4_combout ) # (!\cpu|al_unit|Add0~85 ))))

	.dataa(\cpu|al_unit|Add0~156_combout ),
	.datab(\cpu|alu_a|y[11]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~85 ),
	.combout(\cpu|al_unit|Add0~86_combout ),
	.cout(\cpu|al_unit|Add0~87 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~86 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N12
cycloneii_lcell_comb \cpu|al_unit|Add0~90 (
// Equation(s):
// \cpu|al_unit|Add0~90_combout  = ((\cpu|alu_a|y[13]~6_combout  $ (\cpu|al_unit|Add0~158_combout  $ (\cpu|al_unit|Add0~89 )))) # (GND)
// \cpu|al_unit|Add0~91  = CARRY((\cpu|alu_a|y[13]~6_combout  & ((!\cpu|al_unit|Add0~89 ) # (!\cpu|al_unit|Add0~158_combout ))) # (!\cpu|alu_a|y[13]~6_combout  & (!\cpu|al_unit|Add0~158_combout  & !\cpu|al_unit|Add0~89 )))

	.dataa(\cpu|alu_a|y[13]~6_combout ),
	.datab(\cpu|al_unit|Add0~158_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~89 ),
	.combout(\cpu|al_unit|Add0~90_combout ),
	.cout(\cpu|al_unit|Add0~91 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~90 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N14
cycloneii_lcell_comb \cpu|al_unit|Add0~92 (
// Equation(s):
// \cpu|al_unit|Add0~92_combout  = (\cpu|alu_a|y[14]~16_combout  & ((\cpu|al_unit|Add0~159_combout  & (!\cpu|al_unit|Add0~91 )) # (!\cpu|al_unit|Add0~159_combout  & (\cpu|al_unit|Add0~91  & VCC)))) # (!\cpu|alu_a|y[14]~16_combout  & 
// ((\cpu|al_unit|Add0~159_combout  & ((\cpu|al_unit|Add0~91 ) # (GND))) # (!\cpu|al_unit|Add0~159_combout  & (!\cpu|al_unit|Add0~91 ))))
// \cpu|al_unit|Add0~93  = CARRY((\cpu|alu_a|y[14]~16_combout  & (\cpu|al_unit|Add0~159_combout  & !\cpu|al_unit|Add0~91 )) # (!\cpu|alu_a|y[14]~16_combout  & ((\cpu|al_unit|Add0~159_combout ) # (!\cpu|al_unit|Add0~91 ))))

	.dataa(\cpu|alu_a|y[14]~16_combout ),
	.datab(\cpu|al_unit|Add0~159_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~91 ),
	.combout(\cpu|al_unit|Add0~92_combout ),
	.cout(\cpu|al_unit|Add0~93 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~92 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N20
cycloneii_lcell_comb \cpu|al_unit|Add0~106 (
// Equation(s):
// \cpu|al_unit|Add0~106_combout  = ((\cpu|al_unit|Add0~164_combout  $ (\cpu|alu_a|y[17]~19_combout  $ (\cpu|al_unit|Add0~100 )))) # (GND)
// \cpu|al_unit|Add0~107  = CARRY((\cpu|al_unit|Add0~164_combout  & (\cpu|alu_a|y[17]~19_combout  & !\cpu|al_unit|Add0~100 )) # (!\cpu|al_unit|Add0~164_combout  & ((\cpu|alu_a|y[17]~19_combout ) # (!\cpu|al_unit|Add0~100 ))))

	.dataa(\cpu|al_unit|Add0~164_combout ),
	.datab(\cpu|alu_a|y[17]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~100 ),
	.combout(\cpu|al_unit|Add0~106_combout ),
	.cout(\cpu|al_unit|Add0~107 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~106 .lut_mask = 16'h964D;
defparam \cpu|al_unit|Add0~106 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N22
cycloneii_lcell_comb \cpu|al_unit|Add0~108 (
// Equation(s):
// \cpu|al_unit|Add0~108_combout  = (\cpu|alu_a|y[18]~20_combout  & ((\cpu|al_unit|Add0~165_combout  & (!\cpu|al_unit|Add0~107 )) # (!\cpu|al_unit|Add0~165_combout  & (\cpu|al_unit|Add0~107  & VCC)))) # (!\cpu|alu_a|y[18]~20_combout  & 
// ((\cpu|al_unit|Add0~165_combout  & ((\cpu|al_unit|Add0~107 ) # (GND))) # (!\cpu|al_unit|Add0~165_combout  & (!\cpu|al_unit|Add0~107 ))))
// \cpu|al_unit|Add0~109  = CARRY((\cpu|alu_a|y[18]~20_combout  & (\cpu|al_unit|Add0~165_combout  & !\cpu|al_unit|Add0~107 )) # (!\cpu|alu_a|y[18]~20_combout  & ((\cpu|al_unit|Add0~165_combout ) # (!\cpu|al_unit|Add0~107 ))))

	.dataa(\cpu|alu_a|y[18]~20_combout ),
	.datab(\cpu|al_unit|Add0~165_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~107 ),
	.combout(\cpu|al_unit|Add0~108_combout ),
	.cout(\cpu|al_unit|Add0~109 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~108 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~108 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N28
cycloneii_lcell_comb \cpu|al_unit|Add0~114 (
// Equation(s):
// \cpu|al_unit|Add0~114_combout  = ((\cpu|alu_a|y[21]~24_combout  $ (\cpu|al_unit|Add0~168_combout  $ (\cpu|al_unit|Add0~113 )))) # (GND)
// \cpu|al_unit|Add0~115  = CARRY((\cpu|alu_a|y[21]~24_combout  & ((!\cpu|al_unit|Add0~113 ) # (!\cpu|al_unit|Add0~168_combout ))) # (!\cpu|alu_a|y[21]~24_combout  & (!\cpu|al_unit|Add0~168_combout  & !\cpu|al_unit|Add0~113 )))

	.dataa(\cpu|alu_a|y[21]~24_combout ),
	.datab(\cpu|al_unit|Add0~168_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~113 ),
	.combout(\cpu|al_unit|Add0~114_combout ),
	.cout(\cpu|al_unit|Add0~115 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~114 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~114 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y24_N30
cycloneii_lcell_comb \cpu|al_unit|Add0~116 (
// Equation(s):
// \cpu|al_unit|Add0~116_combout  = (\cpu|alu_a|y[22]~25_combout  & ((\cpu|al_unit|Add0~169_combout  & (!\cpu|al_unit|Add0~115 )) # (!\cpu|al_unit|Add0~169_combout  & (\cpu|al_unit|Add0~115  & VCC)))) # (!\cpu|alu_a|y[22]~25_combout  & 
// ((\cpu|al_unit|Add0~169_combout  & ((\cpu|al_unit|Add0~115 ) # (GND))) # (!\cpu|al_unit|Add0~169_combout  & (!\cpu|al_unit|Add0~115 ))))
// \cpu|al_unit|Add0~117  = CARRY((\cpu|alu_a|y[22]~25_combout  & (\cpu|al_unit|Add0~169_combout  & !\cpu|al_unit|Add0~115 )) # (!\cpu|alu_a|y[22]~25_combout  & ((\cpu|al_unit|Add0~169_combout ) # (!\cpu|al_unit|Add0~115 ))))

	.dataa(\cpu|alu_a|y[22]~25_combout ),
	.datab(\cpu|al_unit|Add0~169_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~115 ),
	.combout(\cpu|al_unit|Add0~116_combout ),
	.cout(\cpu|al_unit|Add0~117 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~116 .lut_mask = 16'h694D;
defparam \cpu|al_unit|Add0~116 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N0
cycloneii_lcell_comb \cpu|al_unit|Add0~118 (
// Equation(s):
// \cpu|al_unit|Add0~118_combout  = ((\cpu|alu_a|y[23]~26_combout  $ (\cpu|al_unit|Add0~170_combout  $ (\cpu|al_unit|Add0~117 )))) # (GND)
// \cpu|al_unit|Add0~119  = CARRY((\cpu|alu_a|y[23]~26_combout  & ((!\cpu|al_unit|Add0~117 ) # (!\cpu|al_unit|Add0~170_combout ))) # (!\cpu|alu_a|y[23]~26_combout  & (!\cpu|al_unit|Add0~170_combout  & !\cpu|al_unit|Add0~117 )))

	.dataa(\cpu|alu_a|y[23]~26_combout ),
	.datab(\cpu|al_unit|Add0~170_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~117 ),
	.combout(\cpu|al_unit|Add0~118_combout ),
	.cout(\cpu|al_unit|Add0~119 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~118 .lut_mask = 16'h962B;
defparam \cpu|al_unit|Add0~118 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N26
cycloneii_lcell_comb \cpu|al_unit|Mux7~5 (
// Equation(s):
// \cpu|al_unit|Mux7~5_combout  = (\cpu|al_unit|Mux6~4_combout  & (\cpu|al_unit|Mux6~12_combout )) # (!\cpu|al_unit|Mux6~4_combout  & ((\cpu|al_unit|Mux6~12_combout  & (\cpu|al_unit|s~54_combout )) # (!\cpu|al_unit|Mux6~12_combout  & 
// ((\cpu|al_unit|Add0~121_combout )))))

	.dataa(\cpu|al_unit|Mux6~4_combout ),
	.datab(\cpu|al_unit|Mux6~12_combout ),
	.datac(\cpu|al_unit|s~54_combout ),
	.datad(\cpu|al_unit|Add0~121_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~5 .lut_mask = 16'hD9C8;
defparam \cpu|al_unit|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~86 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~86_combout  = (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[14]~38_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[16]~45_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_b|y[16]~45_combout ),
	.datad(\cpu|alu_b|y[14]~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~86 .lut_mask = 16'h5410;
defparam \cpu|al_unit|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~87 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~87_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[13]~37_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[15]~36_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_b|y[15]~36_combout ),
	.datad(\cpu|alu_b|y[13]~37_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~87 .lut_mask = 16'hA820;
defparam \cpu|al_unit|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~88 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~88_combout  = (\cpu|alu_a|y[2]~10_combout  & (((\cpu|al_unit|ShiftLeft0~70_combout )))) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~86_combout ) # ((\cpu|al_unit|ShiftLeft0~87_combout ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~86_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~87_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~88 .lut_mask = 16'hFE54;
defparam \cpu|al_unit|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~117 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~117_combout  = (\cpu|rf|qb[22]~587_combout  & ((\cpu|al_unit|ShiftRight0~58_combout ) # ((\cpu|rf|qb[24]~547_combout  & \cpu|al_unit|ShiftRight0~17_combout )))) # (!\cpu|rf|qb[22]~587_combout  & (((\cpu|rf|qb[24]~547_combout  & 
// \cpu|al_unit|ShiftRight0~17_combout ))))

	.dataa(\cpu|rf|qb[22]~587_combout ),
	.datab(\cpu|al_unit|ShiftRight0~58_combout ),
	.datac(\cpu|rf|qb[24]~547_combout ),
	.datad(\cpu|al_unit|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~117 .lut_mask = 16'hF888;
defparam \cpu|al_unit|ShiftLeft0~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~83 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~83_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|alu_a|y[0]~23_combout ) # ((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[0]~563_combout ))))

	.dataa(\cpu|alu_a|y[0]~23_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|rf|qa[0]~563_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~83 .lut_mask = 16'hEA00;
defparam \cpu|al_unit|ShiftRight1~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~116 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~116_combout  = (\cpu|al_unit|ShiftRight1~83_combout  & ((\cpu|alu_a|y[1]~12_combout  & (\cpu|rf|qb[21]~607_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|rf|qb[23]~567_combout )))))

	.dataa(\cpu|rf|qb[21]~607_combout ),
	.datab(\cpu|al_unit|ShiftRight1~83_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|rf|qb[23]~567_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~116 .lut_mask = 16'h8C80;
defparam \cpu|al_unit|ShiftLeft0~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~118 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~118_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~116_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftLeft0~117_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~117_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~116_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~118 .lut_mask = 16'hFFEA;
defparam \cpu|al_unit|ShiftLeft0~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~102 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~102_combout  = (\cpu|rf|qb[18]~667_combout  & ((\cpu|al_unit|ShiftRight0~58_combout ) # ((\cpu|rf|qb[20]~627_combout  & \cpu|al_unit|ShiftRight0~17_combout )))) # (!\cpu|rf|qb[18]~667_combout  & (((\cpu|rf|qb[20]~627_combout  & 
// \cpu|al_unit|ShiftRight0~17_combout ))))

	.dataa(\cpu|rf|qb[18]~667_combout ),
	.datab(\cpu|al_unit|ShiftRight0~58_combout ),
	.datac(\cpu|rf|qb[20]~627_combout ),
	.datad(\cpu|al_unit|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~102 .lut_mask = 16'hF888;
defparam \cpu|al_unit|ShiftLeft0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~101 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~101_combout  = (\cpu|al_unit|ShiftRight1~83_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|rf|qb[17]~687_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|rf|qb[19]~647_combout ))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|al_unit|ShiftRight1~83_combout ),
	.datac(\cpu|rf|qb[19]~647_combout ),
	.datad(\cpu|rf|qb[17]~687_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~101 .lut_mask = 16'hC840;
defparam \cpu|al_unit|ShiftLeft0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~103 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~103_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~101_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftLeft0~102_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~102_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~101_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~103 .lut_mask = 16'hFFEA;
defparam \cpu|al_unit|ShiftLeft0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N8
cycloneii_lcell_comb \cpu|al_unit|Mux7~0 (
// Equation(s):
// \cpu|al_unit|Mux7~0_combout  = (\cpu|al_unit|ShiftRight0~103_combout  & ((\cpu|al_unit|Mux6~2_combout  & ((\cpu|al_unit|ShiftLeft0~103_combout ))) # (!\cpu|al_unit|Mux6~2_combout  & (\cpu|al_unit|ShiftLeft0~118_combout )))) # 
// (!\cpu|al_unit|ShiftRight0~103_combout  & (((\cpu|al_unit|Mux6~2_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~103_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~118_combout ),
	.datac(\cpu|al_unit|Mux6~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~0 .lut_mask = 16'hF858;
defparam \cpu|al_unit|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N20
cycloneii_lcell_comb \cpu|al_unit|Mux7~1 (
// Equation(s):
// \cpu|al_unit|Mux7~1_combout  = (\cpu|al_unit|Mux7~0_combout  & ((\cpu|al_unit|ShiftLeft0~53_combout ) # ((\cpu|al_unit|ShiftRight0~103_combout )))) # (!\cpu|al_unit|Mux7~0_combout  & (((\cpu|al_unit|ShiftLeft0~88_combout  & 
// !\cpu|al_unit|ShiftRight0~103_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~53_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~88_combout ),
	.datac(\cpu|al_unit|Mux7~0_combout ),
	.datad(\cpu|al_unit|ShiftRight0~103_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~1 .lut_mask = 16'hF0AC;
defparam \cpu|al_unit|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N26
cycloneii_lcell_comb \cpu|al_unit|Mux7~2 (
// Equation(s):
// \cpu|al_unit|Mux7~2_combout  = (!\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|Mux7~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|Mux7~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~2 .lut_mask = 16'h0F00;
defparam \cpu|al_unit|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~105 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~105_combout  = (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight0~33_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftRight0~33_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~105 .lut_mask = 16'h00EC;
defparam \cpu|al_unit|ShiftRight0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N22
cycloneii_lcell_comb \cpu|al_unit|Mux7~4 (
// Equation(s):
// \cpu|al_unit|Mux7~4_combout  = (\cpu|al_unit|Mux7~3_combout  & ((\cpu|al_unit|Mux7~2_combout ) # ((!\cpu|al_unit|Mux6~3_combout )))) # (!\cpu|al_unit|Mux7~3_combout  & (((\cpu|al_unit|ShiftRight0~105_combout  & \cpu|al_unit|Mux6~3_combout ))))

	.dataa(\cpu|al_unit|Mux7~3_combout ),
	.datab(\cpu|al_unit|Mux7~2_combout ),
	.datac(\cpu|al_unit|ShiftRight0~105_combout ),
	.datad(\cpu|al_unit|Mux6~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~4 .lut_mask = 16'hD8AA;
defparam \cpu|al_unit|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N4
cycloneii_lcell_comb \cpu|al_unit|Mux7~6 (
// Equation(s):
// \cpu|al_unit|Mux7~6_combout  = (\cpu|al_unit|Mux6~4_combout  & ((\cpu|al_unit|Mux7~5_combout  & (\cpu|al_unit|s~55_combout )) # (!\cpu|al_unit|Mux7~5_combout  & ((\cpu|al_unit|Mux7~4_combout ))))) # (!\cpu|al_unit|Mux6~4_combout  & 
// (((\cpu|al_unit|Mux7~5_combout ))))

	.dataa(\cpu|al_unit|s~55_combout ),
	.datab(\cpu|al_unit|Mux6~4_combout ),
	.datac(\cpu|al_unit|Mux7~5_combout ),
	.datad(\cpu|al_unit|Mux7~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~6 .lut_mask = 16'hBCB0;
defparam \cpu|al_unit|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N18
cycloneii_lcell_comb \cpu|al_unit|Mux7~8 (
// Equation(s):
// \cpu|al_unit|Mux7~8_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|Mux7~7_combout  & (\cpu|al_unit|ShiftRight0~33_combout )) # (!\cpu|al_unit|Mux7~7_combout  & ((\cpu|rf|qb[31]~87_combout )))))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~33_combout ),
	.datac(\cpu|al_unit|Mux7~7_combout ),
	.datad(\cpu|rf|qb[31]~87_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~8 .lut_mask = 16'h8A80;
defparam \cpu|al_unit|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N12
cycloneii_lcell_comb \cpu|al_unit|Mux7~9 (
// Equation(s):
// \cpu|al_unit|Mux7~9_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|Mux7~8_combout )))) # (!\cpu|cu|aluc[3]~4_combout  & (((\cpu|al_unit|Mux7~6_combout ))))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|Mux7~6_combout ),
	.datad(\cpu|al_unit|Mux7~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~9 .lut_mask = 16'hFAD8;
defparam \cpu|al_unit|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N30
cycloneii_lcell_comb \cpu|link|y[24]~50 (
// Equation(s):
// \cpu|link|y[24]~50_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[24]~44_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux7~9_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux7~9_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|pcplus4|p4[24]~44_combout ),
	.datac(\cpu|link|y[5]~70_combout ),
	.datad(\cpu|al_unit|Mux7~9_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[24]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[24]~50 .lut_mask = 16'hF888;
defparam \cpu|link|y[24]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[24]));
// synopsys translate_off
defparam \in_port0[24]~I .input_async_reset = "none";
defparam \in_port0[24]~I .input_power_up = "low";
defparam \in_port0[24]~I .input_register_mode = "none";
defparam \in_port0[24]~I .input_sync_reset = "none";
defparam \in_port0[24]~I .oe_async_reset = "none";
defparam \in_port0[24]~I .oe_power_up = "low";
defparam \in_port0[24]~I .oe_register_mode = "none";
defparam \in_port0[24]~I .oe_sync_reset = "none";
defparam \in_port0[24]~I .operation_mode = "input";
defparam \in_port0[24]~I .output_async_reset = "none";
defparam \in_port0[24]~I .output_power_up = "low";
defparam \in_port0[24]~I .output_register_mode = "none";
defparam \in_port0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X61_Y28_N29
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[24] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [24]));

// Location: LCCOMB_X61_Y28_N28
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector7~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector7~1_combout  = (!\cpu|al_unit|Mux28~8_combout  & (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [24] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [24]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector7~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N18
cycloneii_lcell_comb \dmem|io_data_mux|y[24]~24 (
// Equation(s):
// \dmem|io_data_mux|y[24]~24_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector7~0_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector7~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector7~0_combout ),
	.datab(\cpu|al_unit|Mux24~7_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [24]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector7~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[24]~24 .lut_mask = 16'hFCB8;
defparam \dmem|io_data_mux|y[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N30
cycloneii_lcell_comb \cpu|link|y[24]~51 (
// Equation(s):
// \cpu|link|y[24]~51_combout  = (\cpu|link|y[24]~50_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[24]~24_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(vcc),
	.datac(\cpu|link|y[24]~50_combout ),
	.datad(\dmem|io_data_mux|y[24]~24_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[24]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[24]~51 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[24]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y22_N9
cycloneii_lcell_ff \cpu|rf|register[15][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][24]~regout ));

// Location: LCFF_X59_Y33_N21
cycloneii_lcell_ff \cpu|rf|register[13][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][24]~regout ));

// Location: LCCOMB_X59_Y33_N20
cycloneii_lcell_comb \cpu|rf|qb[24]~545 (
// Equation(s):
// \cpu|rf|qb[24]~545_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][24]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[12][24]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[12][24]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[13][24]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~545_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~545 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[24]~545 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N4
cycloneii_lcell_comb \cpu|rf|qb[24]~546 (
// Equation(s):
// \cpu|rf|qb[24]~546_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[24]~545_combout  & ((\cpu|rf|register[15][24]~regout ))) # (!\cpu|rf|qb[24]~545_combout  & (\cpu|rf|register[14][24]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[24]~545_combout ))))

	.dataa(\cpu|rf|register[14][24]~regout ),
	.datab(\cpu|rf|register[15][24]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[24]~545_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~546_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~546 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[24]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N30
cycloneii_lcell_comb \cpu|rf|register[8][24]~feeder (
// Equation(s):
// \cpu|rf|register[8][24]~feeder_combout  = \cpu|link|y[24]~51_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[24]~51_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[8][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][24]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[8][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y33_N31
cycloneii_lcell_ff \cpu|rf|register[8][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[8][24]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][24]~regout ));

// Location: LCCOMB_X65_Y33_N4
cycloneii_lcell_comb \cpu|rf|qb[24]~538 (
// Equation(s):
// \cpu|rf|qb[24]~538_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][24]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][24]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[10][24]~regout ),
	.datab(\cpu|rf|register[8][24]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~538_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~538 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[24]~538 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y33_N3
cycloneii_lcell_ff \cpu|rf|register[9][24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[24]~51_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][24]~regout ));

// Location: LCCOMB_X65_Y33_N22
cycloneii_lcell_comb \cpu|rf|qb[24]~539 (
// Equation(s):
// \cpu|rf|qb[24]~539_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[24]~538_combout  & (\cpu|rf|register[11][24]~regout )) # (!\cpu|rf|qb[24]~538_combout  & ((\cpu|rf|register[9][24]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[24]~538_combout ))))

	.dataa(\cpu|rf|register[11][24]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[24]~538_combout ),
	.datad(\cpu|rf|register[9][24]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~539_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~539 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qb[24]~539 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N16
cycloneii_lcell_comb \cpu|rf|qb[24]~540 (
// Equation(s):
// \cpu|rf|qb[24]~540_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][24]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][24]~regout ))))

	.dataa(\cpu|rf|register[4][24]~regout ),
	.datab(\cpu|rf|register[5][24]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~540_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~540 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[24]~540 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N4
cycloneii_lcell_comb \cpu|rf|qb[24]~541 (
// Equation(s):
// \cpu|rf|qb[24]~541_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[24]~540_combout  & ((\cpu|rf|register[7][24]~regout ))) # (!\cpu|rf|qb[24]~540_combout  & (\cpu|rf|register[6][24]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[24]~540_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[6][24]~regout ),
	.datac(\cpu|rf|register[7][24]~regout ),
	.datad(\cpu|rf|qb[24]~540_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~541_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~541 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[24]~541 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneii_lcell_comb \cpu|rf|qb[24]~542 (
// Equation(s):
// \cpu|rf|qb[24]~542_combout  = (\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[2][24]~regout )) # (!\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|register[1][24]~regout 
// )))))

	.dataa(\cpu|rf|register[2][24]~regout ),
	.datab(\cpu|rf|register[1][24]~regout ),
	.datac(\cpu|rf|qb[2]~81_combout ),
	.datad(\cpu|rf|qb[2]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~542_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~542 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[24]~542 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N6
cycloneii_lcell_comb \cpu|rf|qb[24]~543 (
// Equation(s):
// \cpu|rf|qb[24]~543_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[24]~542_combout  & (\cpu|rf|register[3][24]~regout )) # (!\cpu|rf|qb[24]~542_combout  & ((\cpu|rf|qb[24]~541_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & 
// (((\cpu|rf|qb[24]~542_combout ))))

	.dataa(\cpu|rf|register[3][24]~regout ),
	.datab(\cpu|rf|qb[2]~81_combout ),
	.datac(\cpu|rf|qb[24]~541_combout ),
	.datad(\cpu|rf|qb[24]~542_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~543_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~543 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[24]~543 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N2
cycloneii_lcell_comb \cpu|rf|qb[24]~544 (
// Equation(s):
// \cpu|rf|qb[24]~544_combout  = (\cpu|rf|qb[2]~77_combout  & (\cpu|rf|qb[2]~66_combout )) # (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[24]~539_combout )) # (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[24]~543_combout )))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[24]~539_combout ),
	.datad(\cpu|rf|qb[24]~543_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~544_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~544 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[24]~544 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N6
cycloneii_lcell_comb \cpu|rf|qb[24]~547 (
// Equation(s):
// \cpu|rf|qb[24]~547_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[24]~544_combout  & ((\cpu|rf|qb[24]~546_combout ))) # (!\cpu|rf|qb[24]~544_combout  & (\cpu|rf|qb[24]~537_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[24]~544_combout 
// ))))

	.dataa(\cpu|rf|qb[24]~537_combout ),
	.datab(\cpu|rf|qb[2]~77_combout ),
	.datac(\cpu|rf|qb[24]~546_combout ),
	.datad(\cpu|rf|qb[24]~544_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~547_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~547 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[24]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N22
cycloneii_lcell_comb \cpu|rf|qb[24]~709 (
// Equation(s):
// \cpu|rf|qb[24]~709_combout  = (\cpu|rf|qb[24]~547_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(\cpu|rf|qb[24]~547_combout ),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|rf|qb[24]~709_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[24]~709 .lut_mask = 16'hCC44;
defparam \cpu|rf|qb[24]~709 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[21]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [21]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[21]));
// synopsys translate_off
defparam \in_port1[21]~I .input_async_reset = "none";
defparam \in_port1[21]~I .input_power_up = "low";
defparam \in_port1[21]~I .input_register_mode = "none";
defparam \in_port1[21]~I .input_sync_reset = "none";
defparam \in_port1[21]~I .oe_async_reset = "none";
defparam \in_port1[21]~I .oe_power_up = "low";
defparam \in_port1[21]~I .oe_register_mode = "none";
defparam \in_port1[21]~I .oe_sync_reset = "none";
defparam \in_port1[21]~I .operation_mode = "input";
defparam \in_port1[21]~I .output_async_reset = "none";
defparam \in_port1[21]~I .output_power_up = "low";
defparam \in_port1[21]~I .output_register_mode = "none";
defparam \in_port1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y31_N19
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[21] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [21]));

// Location: LCCOMB_X69_Y31_N18
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector10~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector10~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg1 [21] & !\cpu|al_unit|Mux28~8_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [21]),
	.datad(\cpu|al_unit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector10~0 .lut_mask = 16'h0080;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneii_lcell_comb \dmem|io_data_mux|y[21]~21 (
// Equation(s):
// \dmem|io_data_mux|y[21]~21_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector10~1_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector10~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector10~1_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [21]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector10~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[21]~21 .lut_mask = 16'hFAD8;
defparam \dmem|io_data_mux|y[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~66 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~66_combout  = (\cpu|alu_a|y[2]~10_combout  & (((\cpu|rf|qb[31]~87_combout )))) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|rf|qb[31]~87_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & 
// (\cpu|al_unit|ShiftRight1~32_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~32_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|rf|qb[31]~87_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~66 .lut_mask = 16'hF0E2;
defparam \cpu|al_unit|ShiftRight1~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~67 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~67_combout  = (\cpu|alu_a|y[3]~9_combout  & \cpu|al_unit|ShiftRight1~66_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|alu_a|y[3]~9_combout ),
	.datad(\cpu|al_unit|ShiftRight1~66_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~67 .lut_mask = 16'hF000;
defparam \cpu|al_unit|ShiftRight1~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~68 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~68_combout  = (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight0~56_combout )) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight0~52_combout )))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftRight0~56_combout ),
	.datad(\cpu|al_unit|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~68 .lut_mask = 16'h3120;
defparam \cpu|al_unit|ShiftRight1~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~69 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~69_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|ShiftRight1~67_combout ) # (\cpu|al_unit|ShiftRight1~68_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftRight1~67_combout ),
	.datad(\cpu|al_unit|ShiftRight1~68_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~69 .lut_mask = 16'hEEEC;
defparam \cpu|al_unit|ShiftRight1~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~106 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~106_combout  = (\cpu|rf|qb[21]~607_combout  & ((\cpu|al_unit|ShiftRight0~17_combout ) # ((\cpu|rf|qb[19]~647_combout  & \cpu|al_unit|ShiftRight0~58_combout )))) # (!\cpu|rf|qb[21]~607_combout  & (\cpu|rf|qb[19]~647_combout  & 
// (\cpu|al_unit|ShiftRight0~58_combout )))

	.dataa(\cpu|rf|qb[21]~607_combout ),
	.datab(\cpu|rf|qb[19]~647_combout ),
	.datac(\cpu|al_unit|ShiftRight0~58_combout ),
	.datad(\cpu|al_unit|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~106 .lut_mask = 16'hEAC0;
defparam \cpu|al_unit|ShiftLeft0~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~105 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~105_combout  = (\cpu|al_unit|ShiftRight1~83_combout  & ((\cpu|alu_a|y[1]~12_combout  & (\cpu|rf|qb[18]~667_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|rf|qb[20]~627_combout )))))

	.dataa(\cpu|rf|qb[18]~667_combout ),
	.datab(\cpu|rf|qb[20]~627_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|al_unit|ShiftRight1~83_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~105 .lut_mask = 16'hAC00;
defparam \cpu|al_unit|ShiftLeft0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~107 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~107_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~105_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftLeft0~106_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~106_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~105_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~107 .lut_mask = 16'hFFEA;
defparam \cpu|al_unit|ShiftLeft0~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~89 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~89_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[14]~38_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[15]~36_combout ))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|alu_b|y[15]~36_combout ),
	.datac(\cpu|alu_b|y[14]~38_combout ),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~89 .lut_mask = 16'hA088;
defparam \cpu|al_unit|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~90 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~90_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[16]~707_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[17]~687_combout )))))

	.dataa(\cpu|rf|qb[16]~707_combout ),
	.datab(\cpu|rf|qb[17]~687_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~90 .lut_mask = 16'hAC00;
defparam \cpu|al_unit|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~91 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~91_combout  = (\cpu|al_unit|ShiftLeft0~89_combout ) # ((!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # (\cpu|al_unit|ShiftLeft0~90_combout ))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~89_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~90_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~91 .lut_mask = 16'hF5F4;
defparam \cpu|al_unit|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~108 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~108_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~91_combout ))) # (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~107_combout ))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~107_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~108 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftLeft0~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~57 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~57_combout  = (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight1~32_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftRight1~32_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~57 .lut_mask = 16'h00EC;
defparam \cpu|al_unit|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~83 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~83_combout  = (\cpu|al_unit|ShiftRight0~45_combout  & ((\cpu|al_unit|ShiftRight0~57_combout ) # ((\cpu|alu_b|y[31]~44_combout  & \cpu|al_unit|ShiftRight0~58_combout ))))

	.dataa(\cpu|alu_b|y[31]~44_combout ),
	.datab(\cpu|al_unit|ShiftRight0~58_combout ),
	.datac(\cpu|al_unit|ShiftRight0~57_combout ),
	.datad(\cpu|al_unit|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~83 .lut_mask = 16'hF800;
defparam \cpu|al_unit|ShiftRight0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~84 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~84_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & (!\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftRight0~52_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~84 .lut_mask = 16'h0C00;
defparam \cpu|al_unit|ShiftRight0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~86 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~86_combout  = (\cpu|al_unit|ShiftRight0~83_combout ) # ((!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~85_combout ) # (\cpu|al_unit|ShiftRight0~84_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftRight0~83_combout ),
	.datac(\cpu|al_unit|ShiftRight0~85_combout ),
	.datad(\cpu|al_unit|ShiftRight0~84_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~86 .lut_mask = 16'hDDDC;
defparam \cpu|al_unit|ShiftRight0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N30
cycloneii_lcell_comb \cpu|al_unit|Mux9~1 (
// Equation(s):
// \cpu|al_unit|Mux9~1_combout  = \cpu|cu|aluc[2]~9_combout  $ (((!\cpu|al_unit|ShiftLeft0~18_combout  & !\cpu|alu_a|y[4]~8_combout )))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|alu_a|y[4]~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~1 .lut_mask = 16'hAAA5;
defparam \cpu|al_unit|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N24
cycloneii_lcell_comb \cpu|al_unit|Mux10~2 (
// Equation(s):
// \cpu|al_unit|Mux10~2_combout  = (\cpu|al_unit|Mux9~1_combout  & ((\cpu|al_unit|Mux9~2_combout  & ((\cpu|al_unit|ShiftRight0~86_combout ))) # (!\cpu|al_unit|Mux9~2_combout  & (\cpu|al_unit|Mux10~1_combout )))) # (!\cpu|al_unit|Mux9~1_combout  & 
// (((!\cpu|al_unit|Mux9~2_combout ))))

	.dataa(\cpu|al_unit|Mux10~1_combout ),
	.datab(\cpu|al_unit|ShiftRight0~86_combout ),
	.datac(\cpu|al_unit|Mux9~1_combout ),
	.datad(\cpu|al_unit|Mux9~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~2 .lut_mask = 16'hC0AF;
defparam \cpu|al_unit|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~55 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~55_combout  = (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[7]~40_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[9]~30_combout )))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|alu_b|y[7]~40_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|alu_b|y[9]~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~55 .lut_mask = 16'h0D08;
defparam \cpu|al_unit|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~56 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~56_combout  = (\cpu|al_unit|ShiftLeft0~55_combout ) # ((\cpu|alu_a|y[0]~7_combout  & \cpu|al_unit|ShiftLeft0~51_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~51_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~55_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~56 .lut_mask = 16'hFFC0;
defparam \cpu|al_unit|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~75 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~75_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~56_combout ))) # (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~74_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~74_combout ),
	.datab(vcc),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~75 .lut_mask = 16'hFA0A;
defparam \cpu|al_unit|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N14
cycloneii_lcell_comb \cpu|al_unit|Mux10~3 (
// Equation(s):
// \cpu|al_unit|Mux10~3_combout  = (\cpu|al_unit|Mux9~0_combout  & (((\cpu|al_unit|Mux10~2_combout )))) # (!\cpu|al_unit|Mux9~0_combout  & ((\cpu|al_unit|Mux10~2_combout  & (\cpu|al_unit|ShiftLeft0~108_combout )) # (!\cpu|al_unit|Mux10~2_combout  & 
// ((\cpu|al_unit|ShiftLeft0~75_combout )))))

	.dataa(\cpu|al_unit|Mux9~0_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~108_combout ),
	.datac(\cpu|al_unit|Mux10~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~3 .lut_mask = 16'hE5E0;
defparam \cpu|al_unit|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N18
cycloneii_lcell_comb \cpu|al_unit|Mux10~0 (
// Equation(s):
// \cpu|al_unit|Mux10~0_combout  = (\cpu|al_unit|Mux2~18_combout  & (\cpu|al_unit|s~51_combout  & (!\cpu|al_unit|Mux29~11_combout ))) # (!\cpu|al_unit|Mux2~18_combout  & (((\cpu|al_unit|Mux29~11_combout ) # (\cpu|al_unit|Add0~114_combout ))))

	.dataa(\cpu|al_unit|s~51_combout ),
	.datab(\cpu|al_unit|Mux2~18_combout ),
	.datac(\cpu|al_unit|Mux29~11_combout ),
	.datad(\cpu|al_unit|Add0~114_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~0 .lut_mask = 16'h3B38;
defparam \cpu|al_unit|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N12
cycloneii_lcell_comb \cpu|al_unit|Mux10~4 (
// Equation(s):
// \cpu|al_unit|Mux10~4_combout  = (\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Mux10~0_combout  & ((\cpu|al_unit|Mux10~3_combout ))) # (!\cpu|al_unit|Mux10~0_combout  & (\cpu|alu_b|y[5]~42_combout )))) # (!\cpu|al_unit|Mux29~11_combout  & 
// (((\cpu|al_unit|Mux10~0_combout ))))

	.dataa(\cpu|al_unit|Mux29~11_combout ),
	.datab(\cpu|alu_b|y[5]~42_combout ),
	.datac(\cpu|al_unit|Mux10~3_combout ),
	.datad(\cpu|al_unit|Mux10~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~4 .lut_mask = 16'hF588;
defparam \cpu|al_unit|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N22
cycloneii_lcell_comb \cpu|al_unit|Mux10~5 (
// Equation(s):
// \cpu|al_unit|Mux10~5_combout  = (\cpu|al_unit|Mux29~16_combout  & (!\cpu|al_unit|Mux29~17_combout )) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~69_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux10~4_combout )))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|al_unit|Mux29~17_combout ),
	.datac(\cpu|al_unit|ShiftRight1~69_combout ),
	.datad(\cpu|al_unit|Mux10~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~5 .lut_mask = 16'h7362;
defparam \cpu|al_unit|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N22
cycloneii_lcell_comb \cpu|al_unit|Mux10~6 (
// Equation(s):
// \cpu|al_unit|Mux10~6_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[21]~24_combout  & ((\cpu|alu_b|y[21]~50_combout ) # (!\cpu|al_unit|Mux10~5_combout ))) # (!\cpu|alu_a|y[21]~24_combout  & (\cpu|alu_b|y[21]~50_combout  & 
// !\cpu|al_unit|Mux10~5_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux10~5_combout ))))

	.dataa(\cpu|alu_a|y[21]~24_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|alu_b|y[21]~50_combout ),
	.datad(\cpu|al_unit|Mux10~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~6 .lut_mask = 16'hB3C8;
defparam \cpu|al_unit|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N4
cycloneii_lcell_comb \cpu|al_unit|Mux10~7 (
// Equation(s):
// \cpu|al_unit|Mux10~7_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|alu_a|y[4]~8_combout  & (\cpu|alu_b|y[31]~44_combout )) # (!\cpu|alu_a|y[4]~8_combout  & ((\cpu|al_unit|Mux10~6_combout ))))) # (!\cpu|cu|aluc[3]~4_combout  & 
// (((\cpu|al_unit|Mux10~6_combout ))))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|alu_a|y[4]~8_combout ),
	.datac(\cpu|alu_b|y[31]~44_combout ),
	.datad(\cpu|al_unit|Mux10~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux10~7 .lut_mask = 16'hF780;
defparam \cpu|al_unit|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N20
cycloneii_lcell_comb \cpu|link|y[21]~44 (
// Equation(s):
// \cpu|link|y[21]~44_combout  = (\cpu|pcplus4|p4[21]~38_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux10~7_combout )))) # (!\cpu|pcplus4|p4[21]~38_combout  & (\cpu|link|y[5]~70_combout  & (\cpu|al_unit|Mux10~7_combout 
// )))

	.dataa(\cpu|pcplus4|p4[21]~38_combout ),
	.datab(\cpu|link|y[5]~70_combout ),
	.datac(\cpu|al_unit|Mux10~7_combout ),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[21]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[21]~44 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[21]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneii_lcell_comb \cpu|link|y[21]~45 (
// Equation(s):
// \cpu|link|y[21]~45_combout  = (\cpu|link|y[21]~44_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[21]~21_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\dmem|io_data_mux|y[21]~21_combout ),
	.datad(\cpu|link|y[21]~44_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[21]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[21]~45 .lut_mask = 16'hFFC0;
defparam \cpu|link|y[21]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N10
cycloneii_lcell_comb \cpu|rf|register[10][21]~feeder (
// Equation(s):
// \cpu|rf|register[10][21]~feeder_combout  = \cpu|link|y[21]~45_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[21]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[10][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[10][21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[10][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y28_N11
cycloneii_lcell_ff \cpu|rf|register[10][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[10][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][21]~regout ));

// Location: LCCOMB_X66_Y26_N20
cycloneii_lcell_comb \cpu|rf|register[8][21]~feeder (
// Equation(s):
// \cpu|rf|register[8][21]~feeder_combout  = \cpu|link|y[21]~45_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[21]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[8][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[8][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y26_N21
cycloneii_lcell_ff \cpu|rf|register[8][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[8][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][21]~regout ));

// Location: LCCOMB_X65_Y34_N8
cycloneii_lcell_comb \cpu|rf|qb[21]~588 (
// Equation(s):
// \cpu|rf|qb[21]~588_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[9][21]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[8][21]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[9][21]~regout ),
	.datab(\cpu|rf|register[8][21]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~588_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~588 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[21]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneii_lcell_comb \cpu|rf|qb[21]~589 (
// Equation(s):
// \cpu|rf|qb[21]~589_combout  = (\cpu|rf|qb[21]~588_combout  & ((\cpu|rf|register[11][21]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[21]~588_combout  & (((\cpu|rf|register[10][21]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[11][21]~regout ),
	.datab(\cpu|rf|register[10][21]~regout ),
	.datac(\cpu|rf|qb[21]~588_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~589_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~589 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[21]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y29_N31
cycloneii_lcell_ff \cpu|rf|register[3][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][21]~regout ));

// Location: LCFF_X60_Y29_N5
cycloneii_lcell_ff \cpu|rf|register[2][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][21]~regout ));

// Location: LCFF_X61_Y31_N19
cycloneii_lcell_ff \cpu|rf|register[1][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][21]~regout ));

// Location: LCFF_X60_Y33_N3
cycloneii_lcell_ff \cpu|rf|register[7][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][21]~regout ));

// Location: LCFF_X60_Y31_N19
cycloneii_lcell_ff \cpu|rf|register[4][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][21]~regout ));

// Location: LCCOMB_X60_Y31_N14
cycloneii_lcell_comb \cpu|rf|qb[21]~600 (
// Equation(s):
// \cpu|rf|qb[21]~600_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[6][21]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][21]~regout )))))

	.dataa(\cpu|rf|register[6][21]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[4][21]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~600_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~600 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[21]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N20
cycloneii_lcell_comb \cpu|rf|qb[21]~601 (
// Equation(s):
// \cpu|rf|qb[21]~601_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[21]~600_combout  & ((\cpu|rf|register[7][21]~regout ))) # (!\cpu|rf|qb[21]~600_combout  & (\cpu|rf|register[5][21]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[21]~600_combout ))))

	.dataa(\cpu|rf|register[5][21]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[7][21]~regout ),
	.datad(\cpu|rf|qb[21]~600_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~601_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~601 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[21]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N26
cycloneii_lcell_comb \cpu|rf|qb[21]~602 (
// Equation(s):
// \cpu|rf|qb[21]~602_combout  = (\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[21]~601_combout ) # (\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[2]~81_combout  & (\cpu|rf|register[1][21]~regout  & ((!\cpu|rf|qb[2]~78_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[1][21]~regout ),
	.datac(\cpu|rf|qb[21]~601_combout ),
	.datad(\cpu|rf|qb[2]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~602_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~602 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[21]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N4
cycloneii_lcell_comb \cpu|rf|qb[21]~603 (
// Equation(s):
// \cpu|rf|qb[21]~603_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[21]~602_combout  & (\cpu|rf|register[3][21]~regout )) # (!\cpu|rf|qb[21]~602_combout  & ((\cpu|rf|register[2][21]~regout ))))) # (!\cpu|rf|qb[2]~78_combout  & 
// (((\cpu|rf|qb[21]~602_combout ))))

	.dataa(\cpu|rf|qb[2]~78_combout ),
	.datab(\cpu|rf|register[3][21]~regout ),
	.datac(\cpu|rf|register[2][21]~regout ),
	.datad(\cpu|rf|qb[21]~602_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~603_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~603 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[21]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y33_N7
cycloneii_lcell_ff \cpu|rf|register[27][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][21]~regout ));

// Location: LCFF_X67_Y33_N5
cycloneii_lcell_ff \cpu|rf|register[19][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][21]~regout ));

// Location: LCCOMB_X68_Y33_N24
cycloneii_lcell_comb \cpu|rf|qb[21]~597 (
// Equation(s):
// \cpu|rf|qb[21]~597_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][21]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][21]~regout )))))

	.dataa(\cpu|rf|register[23][21]~regout ),
	.datab(\cpu|rf|register[19][21]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~597_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~597 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[21]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N6
cycloneii_lcell_comb \cpu|rf|qb[21]~598 (
// Equation(s):
// \cpu|rf|qb[21]~598_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[21]~597_combout  & (\cpu|rf|register[31][21]~regout )) # (!\cpu|rf|qb[21]~597_combout  & ((\cpu|rf|register[27][21]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[21]~597_combout ))))

	.dataa(\cpu|rf|register[31][21]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[27][21]~regout ),
	.datad(\cpu|rf|qb[21]~597_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~598_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~598 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[21]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N11
cycloneii_lcell_ff \cpu|rf|register[20][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][21]~regout ));

// Location: LCFF_X68_Y25_N13
cycloneii_lcell_ff \cpu|rf|register[24][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][21]~regout ));

// Location: LCCOMB_X68_Y25_N12
cycloneii_lcell_comb \cpu|rf|qb[21]~594 (
// Equation(s):
// \cpu|rf|qb[21]~594_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|register[24][21]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (\cpu|rf|register[16][21]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[16][21]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[24][21]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~594_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~594 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[21]~594 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N10
cycloneii_lcell_comb \cpu|rf|qb[21]~595 (
// Equation(s):
// \cpu|rf|qb[21]~595_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[21]~594_combout  & (\cpu|rf|register[28][21]~regout )) # (!\cpu|rf|qb[21]~594_combout  & ((\cpu|rf|register[20][21]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[21]~594_combout ))))

	.dataa(\cpu|rf|register[28][21]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][21]~regout ),
	.datad(\cpu|rf|qb[21]~594_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~595_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~595 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[21]~595 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y29_N23
cycloneii_lcell_ff \cpu|rf|register[22][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][21]~regout ));

// Location: LCFF_X70_Y29_N1
cycloneii_lcell_ff \cpu|rf|register[26][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][21]~regout ));

// Location: LCCOMB_X70_Y29_N0
cycloneii_lcell_comb \cpu|rf|qb[21]~592 (
// Equation(s):
// \cpu|rf|qb[21]~592_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][21]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][21]~regout ))))

	.dataa(\cpu|rf|register[18][21]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[26][21]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~592_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~592 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[21]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N22
cycloneii_lcell_comb \cpu|rf|qb[21]~593 (
// Equation(s):
// \cpu|rf|qb[21]~593_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[21]~592_combout  & (\cpu|rf|register[30][21]~regout )) # (!\cpu|rf|qb[21]~592_combout  & ((\cpu|rf|register[22][21]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[21]~592_combout ))))

	.dataa(\cpu|rf|register[30][21]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[22][21]~regout ),
	.datad(\cpu|rf|qb[21]~592_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~593_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~593 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[21]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N28
cycloneii_lcell_comb \cpu|rf|qb[21]~596 (
// Equation(s):
// \cpu|rf|qb[21]~596_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[21]~593_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[21]~595_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[21]~595_combout ),
	.datad(\cpu|rf|qb[21]~593_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~596_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~596 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[21]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N6
cycloneii_lcell_comb \cpu|rf|qb[21]~599 (
// Equation(s):
// \cpu|rf|qb[21]~599_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[21]~596_combout  & ((\cpu|rf|qb[21]~598_combout ))) # (!\cpu|rf|qb[21]~596_combout  & (\cpu|rf|qb[21]~591_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[21]~596_combout ))))

	.dataa(\cpu|rf|qb[21]~591_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[21]~598_combout ),
	.datad(\cpu|rf|qb[21]~596_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~599_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~599 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[21]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N12
cycloneii_lcell_comb \cpu|rf|qb[21]~604 (
// Equation(s):
// \cpu|rf|qb[21]~604_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[21]~599_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[21]~603_combout )))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[21]~603_combout ),
	.datad(\cpu|rf|qb[21]~599_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~604_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~604 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[21]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N18
cycloneii_lcell_comb \cpu|rf|qb[21]~607 (
// Equation(s):
// \cpu|rf|qb[21]~607_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[21]~604_combout  & (\cpu|rf|qb[21]~606_combout )) # (!\cpu|rf|qb[21]~604_combout  & ((\cpu|rf|qb[21]~589_combout ))))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[21]~604_combout 
// ))))

	.dataa(\cpu|rf|qb[21]~606_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[21]~589_combout ),
	.datad(\cpu|rf|qb[21]~604_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[21]~607_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[21]~607 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[21]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~25 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~25_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[21]~607_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[20]~627_combout )))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|rf|qb[21]~607_combout ),
	.datad(\cpu|rf|qb[20]~627_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~25 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~34 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~34_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[23]~567_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[22]~587_combout ))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|rf|qb[22]~587_combout ),
	.datad(\cpu|rf|qb[23]~567_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~34 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~35 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~35_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~34_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight1~25_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftRight1~25_combout ),
	.datad(\cpu|al_unit|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~35 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~64 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~64_combout  = (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~30_combout )) # (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~35_combout )))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftRight0~30_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~64 .lut_mask = 16'h0D08;
defparam \cpu|al_unit|ShiftRight1~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~87 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~87_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|alu_a|y[3]~9_combout  & ((\cpu|rf|qb[31]~87_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~32_combout ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftRight0~32_combout ),
	.datac(\cpu|rf|qb[31]~87_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~87 .lut_mask = 16'hA088;
defparam \cpu|al_unit|ShiftRight1~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~65 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~65_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|ShiftRight1~64_combout ) # (\cpu|al_unit|ShiftRight1~87_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftRight1~64_combout ),
	.datad(\cpu|al_unit|ShiftRight1~87_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~65 .lut_mask = 16'hEEEA;
defparam \cpu|al_unit|ShiftRight1~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y32_N11
cycloneii_lcell_ff \cpu|rf|register[13][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][20]~regout ));

// Location: LCFF_X58_Y32_N15
cycloneii_lcell_ff \cpu|rf|register[12][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][20]~regout ));

// Location: LCCOMB_X58_Y32_N14
cycloneii_lcell_comb \cpu|rf|qa[20]~381 (
// Equation(s):
// \cpu|rf|qa[20]~381_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[13][20]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[12][20]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[13][20]~regout ),
	.datac(\cpu|rf|register[12][20]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~381_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~381 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[20]~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y32_N29
cycloneii_lcell_ff \cpu|rf|register[14][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][20]~regout ));

// Location: LCCOMB_X58_Y32_N28
cycloneii_lcell_comb \cpu|rf|qa[20]~382 (
// Equation(s):
// \cpu|rf|qa[20]~382_combout  = (\cpu|rf|qa[20]~381_combout  & ((\cpu|rf|register[15][20]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[20]~381_combout  & (((\cpu|rf|register[14][20]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[15][20]~regout ),
	.datab(\cpu|rf|qa[20]~381_combout ),
	.datac(\cpu|rf|register[14][20]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~382_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~382 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qa[20]~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneii_lcell_comb \cpu|rf|register[10][20]~feeder (
// Equation(s):
// \cpu|rf|register[10][20]~feeder_combout  = \cpu|link|y[20]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[20]~43_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[10][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[10][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[10][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y34_N21
cycloneii_lcell_ff \cpu|rf|register[10][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[10][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][20]~regout ));

// Location: LCFF_X65_Y31_N9
cycloneii_lcell_ff \cpu|rf|register[8][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][20]~regout ));

// Location: LCCOMB_X65_Y31_N8
cycloneii_lcell_comb \cpu|rf|qa[20]~364 (
// Equation(s):
// \cpu|rf|qa[20]~364_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[10][20]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[8][20]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[10][20]~regout ),
	.datac(\cpu|rf|register[8][20]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~364_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~364 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[20]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y31_N10
cycloneii_lcell_comb \cpu|rf|qa[20]~365 (
// Equation(s):
// \cpu|rf|qa[20]~365_combout  = (\cpu|rf|qa[20]~364_combout  & ((\cpu|rf|register[11][20]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[20]~364_combout  & (((\cpu|rf|register[9][20]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[11][20]~regout ),
	.datab(\cpu|rf|qa[20]~364_combout ),
	.datac(\cpu|rf|register[9][20]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~365_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~365 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qa[20]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N0
cycloneii_lcell_comb \cpu|rf|register[22][20]~feeder (
// Equation(s):
// \cpu|rf|register[22][20]~feeder_combout  = \cpu|link|y[20]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[20]~43_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y30_N1
cycloneii_lcell_ff \cpu|rf|register[22][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[22][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][20]~regout ));

// Location: LCFF_X68_Y30_N9
cycloneii_lcell_ff \cpu|rf|register[18][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][20]~regout ));

// Location: LCCOMB_X68_Y30_N8
cycloneii_lcell_comb \cpu|rf|qa[20]~366 (
// Equation(s):
// \cpu|rf|qa[20]~366_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][20]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][20]~regout )))))

	.dataa(\cpu|rf|register[26][20]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[18][20]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~366_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~366 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[20]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N18
cycloneii_lcell_comb \cpu|rf|qa[20]~367 (
// Equation(s):
// \cpu|rf|qa[20]~367_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[20]~366_combout  & (\cpu|rf|register[30][20]~regout )) # (!\cpu|rf|qa[20]~366_combout  & ((\cpu|rf|register[22][20]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[20]~366_combout ))))

	.dataa(\cpu|rf|register[30][20]~regout ),
	.datab(\cpu|rf|register[22][20]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[20]~366_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~367_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~367 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[20]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y33_N3
cycloneii_lcell_ff \cpu|rf|register[27][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][20]~regout ));

// Location: LCFF_X67_Y33_N29
cycloneii_lcell_ff \cpu|rf|register[19][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][20]~regout ));

// Location: LCCOMB_X67_Y33_N28
cycloneii_lcell_comb \cpu|rf|qa[20]~373 (
// Equation(s):
// \cpu|rf|qa[20]~373_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][20]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[19][20]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[23][20]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][20]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~373_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~373 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[20]~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N2
cycloneii_lcell_comb \cpu|rf|qa[20]~374 (
// Equation(s):
// \cpu|rf|qa[20]~374_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[20]~373_combout  & (\cpu|rf|register[31][20]~regout )) # (!\cpu|rf|qa[20]~373_combout  & ((\cpu|rf|register[27][20]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[20]~373_combout ))))

	.dataa(\cpu|rf|register[31][20]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[27][20]~regout ),
	.datad(\cpu|rf|qa[20]~373_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~374_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~374 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[20]~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N30
cycloneii_lcell_comb \cpu|rf|register[25][20]~feeder (
// Equation(s):
// \cpu|rf|register[25][20]~feeder_combout  = \cpu|link|y[20]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[20]~43_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y30_N31
cycloneii_lcell_ff \cpu|rf|register[25][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[25][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][20]~regout ));

// Location: LCFF_X71_Y30_N13
cycloneii_lcell_ff \cpu|rf|register[21][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][20]~regout ));

// Location: LCCOMB_X70_Y30_N14
cycloneii_lcell_comb \cpu|rf|qa[20]~368 (
// Equation(s):
// \cpu|rf|qa[20]~368_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][20]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][20]~regout ))))

	.dataa(\cpu|rf|register[17][20]~regout ),
	.datab(\cpu|rf|register[21][20]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~368_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~368 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[20]~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N8
cycloneii_lcell_comb \cpu|rf|qa[20]~369 (
// Equation(s):
// \cpu|rf|qa[20]~369_combout  = (\cpu|rf|qa[20]~368_combout  & ((\cpu|rf|register[29][20]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[20]~368_combout  & (((\cpu|rf|register[25][20]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[29][20]~regout ),
	.datab(\cpu|rf|register[25][20]~regout ),
	.datac(\cpu|rf|qa[20]~368_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~369_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~369 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[20]~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N31
cycloneii_lcell_ff \cpu|rf|register[28][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][20]~regout ));

// Location: LCCOMB_X61_Y30_N16
cycloneii_lcell_comb \cpu|rf|register[20][20]~feeder (
// Equation(s):
// \cpu|rf|register[20][20]~feeder_combout  = \cpu|link|y[20]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[20]~43_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y30_N17
cycloneii_lcell_ff \cpu|rf|register[20][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[20][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][20]~regout ));

// Location: LCFF_X68_Y29_N31
cycloneii_lcell_ff \cpu|rf|register[24][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][20]~regout ));

// Location: LCFF_X68_Y29_N1
cycloneii_lcell_ff \cpu|rf|register[16][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][20]~regout ));

// Location: LCCOMB_X68_Y29_N0
cycloneii_lcell_comb \cpu|rf|qa[20]~370 (
// Equation(s):
// \cpu|rf|qa[20]~370_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][20]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][20]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[24][20]~regout ),
	.datac(\cpu|rf|register[16][20]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~370_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~370 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[20]~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N2
cycloneii_lcell_comb \cpu|rf|qa[20]~371 (
// Equation(s):
// \cpu|rf|qa[20]~371_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[20]~370_combout  & (\cpu|rf|register[28][20]~regout )) # (!\cpu|rf|qa[20]~370_combout  & ((\cpu|rf|register[20][20]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[20]~370_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[28][20]~regout ),
	.datac(\cpu|rf|register[20][20]~regout ),
	.datad(\cpu|rf|qa[20]~370_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~371_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~371 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[20]~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N0
cycloneii_lcell_comb \cpu|rf|qa[20]~372 (
// Equation(s):
// \cpu|rf|qa[20]~372_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[20]~369_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[20]~371_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[20]~369_combout ),
	.datad(\cpu|rf|qa[20]~371_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~372_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~372 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[20]~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N30
cycloneii_lcell_comb \cpu|rf|qa[20]~375 (
// Equation(s):
// \cpu|rf|qa[20]~375_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[20]~372_combout  & ((\cpu|rf|qa[20]~374_combout ))) # (!\cpu|rf|qa[20]~372_combout  & (\cpu|rf|qa[20]~367_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[20]~372_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[20]~367_combout ),
	.datac(\cpu|rf|qa[20]~374_combout ),
	.datad(\cpu|rf|qa[20]~372_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~375_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~375 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[20]~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneii_lcell_comb \cpu|rf|register[3][20]~feeder (
// Equation(s):
// \cpu|rf|register[3][20]~feeder_combout  = \cpu|link|y[20]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[20]~43_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[3][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[3][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y34_N21
cycloneii_lcell_ff \cpu|rf|register[3][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[3][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][20]~regout ));

// Location: LCCOMB_X63_Y34_N18
cycloneii_lcell_comb \cpu|rf|register[7][20]~feeder (
// Equation(s):
// \cpu|rf|register[7][20]~feeder_combout  = \cpu|link|y[20]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[20]~43_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y34_N19
cycloneii_lcell_ff \cpu|rf|register[7][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[7][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][20]~regout ));

// Location: LCFF_X60_Y33_N9
cycloneii_lcell_ff \cpu|rf|register[6][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][20]~regout ));

// Location: LCCOMB_X60_Y31_N0
cycloneii_lcell_comb \cpu|rf|register[4][20]~feeder (
// Equation(s):
// \cpu|rf|register[4][20]~feeder_combout  = \cpu|link|y[20]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[20]~43_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[4][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[4][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[4][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y31_N1
cycloneii_lcell_ff \cpu|rf|register[4][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[4][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][20]~regout ));

// Location: LCCOMB_X60_Y33_N30
cycloneii_lcell_comb \cpu|rf|qa[20]~376 (
// Equation(s):
// \cpu|rf|qa[20]~376_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][20]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[4][20]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[5][20]~regout ),
	.datab(\cpu|rf|register[4][20]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~376_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~376 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[20]~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneii_lcell_comb \cpu|rf|qa[20]~377 (
// Equation(s):
// \cpu|rf|qa[20]~377_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[20]~376_combout  & (\cpu|rf|register[7][20]~regout )) # (!\cpu|rf|qa[20]~376_combout  & ((\cpu|rf|register[6][20]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[20]~376_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[7][20]~regout ),
	.datac(\cpu|rf|register[6][20]~regout ),
	.datad(\cpu|rf|qa[20]~376_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~377_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~377 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[20]~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y33_N25
cycloneii_lcell_ff \cpu|rf|register[1][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][20]~regout ));

// Location: LCCOMB_X61_Y33_N24
cycloneii_lcell_comb \cpu|rf|qa[20]~378 (
// Equation(s):
// \cpu|rf|qa[20]~378_combout  = (\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[4]~14_combout )))) # (!\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[2][20]~regout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|register[1][20]~regout 
// )))))

	.dataa(\cpu|rf|register[2][20]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][20]~regout ),
	.datad(\cpu|rf|qa[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~378_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~378 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[20]~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N4
cycloneii_lcell_comb \cpu|rf|qa[20]~379 (
// Equation(s):
// \cpu|rf|qa[20]~379_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[20]~378_combout  & (\cpu|rf|register[3][20]~regout )) # (!\cpu|rf|qa[20]~378_combout  & ((\cpu|rf|qa[20]~377_combout ))))) # (!\cpu|rf|qa[4]~17_combout  & 
// (((\cpu|rf|qa[20]~378_combout ))))

	.dataa(\cpu|rf|qa[4]~17_combout ),
	.datab(\cpu|rf|register[3][20]~regout ),
	.datac(\cpu|rf|qa[20]~377_combout ),
	.datad(\cpu|rf|qa[20]~378_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~379_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~379 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[20]~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N28
cycloneii_lcell_comb \cpu|rf|qa[20]~380 (
// Equation(s):
// \cpu|rf|qa[20]~380_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[20]~375_combout ) # ((\cpu|rf|qa[4]~13_combout )))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[20]~379_combout  & !\cpu|rf|qa[4]~13_combout ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[20]~375_combout ),
	.datac(\cpu|rf|qa[20]~379_combout ),
	.datad(\cpu|rf|qa[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~380_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~380 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[20]~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N14
cycloneii_lcell_comb \cpu|rf|qa[20]~383 (
// Equation(s):
// \cpu|rf|qa[20]~383_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[20]~380_combout  & (\cpu|rf|qa[20]~382_combout )) # (!\cpu|rf|qa[20]~380_combout  & ((\cpu|rf|qa[20]~365_combout ))))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[20]~380_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[20]~382_combout ),
	.datac(\cpu|rf|qa[20]~365_combout ),
	.datad(\cpu|rf|qa[20]~380_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[20]~383_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[20]~383 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[20]~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N26
cycloneii_lcell_comb \cpu|al_unit|s~40 (
// Equation(s):
// \cpu|al_unit|s~40_combout  = \cpu|alu_b|y[20]~49_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[20]~383_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(\cpu|alu_b|y[20]~49_combout ),
	.datad(\cpu|rf|qa[20]~383_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~40 .lut_mask = 16'h3CF0;
defparam \cpu|al_unit|s~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N30
cycloneii_lcell_comb \cpu|al_unit|Mux11~0 (
// Equation(s):
// \cpu|al_unit|Mux11~0_combout  = (\cpu|al_unit|Mux29~11_combout  & (((\cpu|alu_b|y[4]~43_combout )) # (!\cpu|al_unit|Mux2~18_combout ))) # (!\cpu|al_unit|Mux29~11_combout  & (\cpu|al_unit|Mux2~18_combout  & ((\cpu|al_unit|s~40_combout ))))

	.dataa(\cpu|al_unit|Mux29~11_combout ),
	.datab(\cpu|al_unit|Mux2~18_combout ),
	.datac(\cpu|alu_b|y[4]~43_combout ),
	.datad(\cpu|al_unit|s~40_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~0 .lut_mask = 16'hE6A2;
defparam \cpu|al_unit|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~104 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~104_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~87_combout ) # ((\cpu|al_unit|ShiftLeft0~86_combout )))) # (!\cpu|alu_a|y[2]~10_combout  & (((\cpu|al_unit|ShiftLeft0~103_combout ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~87_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~86_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~103_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~104 .lut_mask = 16'hFDA8;
defparam \cpu|al_unit|ShiftLeft0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N20
cycloneii_lcell_comb \cpu|al_unit|Mux9~0 (
// Equation(s):
// \cpu|al_unit|Mux9~0_combout  = ((\cpu|al_unit|ShiftLeft0~18_combout ) # (\cpu|alu_a|y[4]~8_combout )) # (!\cpu|cu|aluc[2]~9_combout )

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|alu_a|y[4]~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~0 .lut_mask = 16'hFFF5;
defparam \cpu|al_unit|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~29 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~29_combout  = (\cpu|alu_b|y[0]~28_combout  & (\cpu|alu_a|y[2]~10_combout  & (!\cpu|alu_a|y[1]~12_combout  & !\cpu|alu_a|y[0]~7_combout )))

	.dataa(\cpu|alu_b|y[0]~28_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~29 .lut_mask = 16'h0008;
defparam \cpu|al_unit|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N16
cycloneii_lcell_comb \cpu|alu_b|y[3]~33 (
// Equation(s):
// \cpu|alu_b|y[3]~33_combout  = (\cpu|cu|aluimm~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [3])) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[3]~207_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[3]~207_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[3]~33 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y25_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~31 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~31_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[1]~35_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[3]~33_combout )))))

	.dataa(\cpu|alu_b|y[1]~35_combout ),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|alu_b|y[3]~33_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~31 .lut_mask = 16'h88C0;
defparam \cpu|al_unit|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~30 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~30_combout  = (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[2]~34_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[4]~43_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_b|y[4]~43_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|alu_b|y[2]~34_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~30 .lut_mask = 16'h5404;
defparam \cpu|al_unit|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~32 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~32_combout  = (\cpu|al_unit|ShiftLeft0~29_combout ) # ((!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~31_combout ) # (\cpu|al_unit|ShiftLeft0~30_combout ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~29_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~31_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~32 .lut_mask = 16'hDDDC;
defparam \cpu|al_unit|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N22
cycloneii_lcell_comb \cpu|al_unit|Mux11~1 (
// Equation(s):
// \cpu|al_unit|Mux11~1_combout  = (\cpu|al_unit|ShiftLeft0~32_combout  & (!\cpu|alu_a|y[3]~9_combout  & !\cpu|al_unit|ShiftLeft0~18_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftLeft0~32_combout ),
	.datac(\cpu|alu_a|y[3]~9_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~1 .lut_mask = 16'h000C;
defparam \cpu|al_unit|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N28
cycloneii_lcell_comb \cpu|al_unit|Mux11~2 (
// Equation(s):
// \cpu|al_unit|Mux11~2_combout  = (\cpu|al_unit|Mux9~1_combout  & ((\cpu|al_unit|Mux9~2_combout  & (\cpu|al_unit|ShiftRight0~80_combout )) # (!\cpu|al_unit|Mux9~2_combout  & ((\cpu|al_unit|Mux11~1_combout ))))) # (!\cpu|al_unit|Mux9~1_combout  & 
// (((!\cpu|al_unit|Mux9~2_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~80_combout ),
	.datab(\cpu|al_unit|Mux11~1_combout ),
	.datac(\cpu|al_unit|Mux9~1_combout ),
	.datad(\cpu|al_unit|Mux9~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~2 .lut_mask = 16'hA0CF;
defparam \cpu|al_unit|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N28
cycloneii_lcell_comb \cpu|al_unit|Mux11~3 (
// Equation(s):
// \cpu|al_unit|Mux11~3_combout  = (\cpu|al_unit|Mux9~0_combout  & (((\cpu|al_unit|Mux11~2_combout )))) # (!\cpu|al_unit|Mux9~0_combout  & ((\cpu|al_unit|Mux11~2_combout  & ((\cpu|al_unit|ShiftLeft0~104_combout ))) # (!\cpu|al_unit|Mux11~2_combout  & 
// (\cpu|al_unit|ShiftLeft0~71_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~71_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~104_combout ),
	.datac(\cpu|al_unit|Mux9~0_combout ),
	.datad(\cpu|al_unit|Mux11~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~3 .lut_mask = 16'hFC0A;
defparam \cpu|al_unit|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N22
cycloneii_lcell_comb \cpu|al_unit|Mux11~4 (
// Equation(s):
// \cpu|al_unit|Mux11~4_combout  = (\cpu|al_unit|Mux2~18_combout  & (((\cpu|al_unit|Mux11~0_combout )))) # (!\cpu|al_unit|Mux2~18_combout  & ((\cpu|al_unit|Mux11~0_combout  & ((\cpu|al_unit|Mux11~3_combout ))) # (!\cpu|al_unit|Mux11~0_combout  & 
// (\cpu|al_unit|Add0~112_combout ))))

	.dataa(\cpu|al_unit|Add0~112_combout ),
	.datab(\cpu|al_unit|Mux2~18_combout ),
	.datac(\cpu|al_unit|Mux11~0_combout ),
	.datad(\cpu|al_unit|Mux11~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~4 .lut_mask = 16'hF2C2;
defparam \cpu|al_unit|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N24
cycloneii_lcell_comb \cpu|al_unit|Mux11~5 (
// Equation(s):
// \cpu|al_unit|Mux11~5_combout  = (\cpu|al_unit|Mux29~16_combout  & (((!\cpu|al_unit|Mux29~17_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~65_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux11~4_combout )))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|al_unit|ShiftRight1~65_combout ),
	.datac(\cpu|al_unit|Mux11~4_combout ),
	.datad(\cpu|al_unit|Mux29~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~5 .lut_mask = 16'h44FA;
defparam \cpu|al_unit|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N30
cycloneii_lcell_comb \cpu|al_unit|Mux11~6 (
// Equation(s):
// \cpu|al_unit|Mux11~6_combout  = (\cpu|al_unit|Mux11~5_combout  & (((\cpu|alu_a|y[20]~22_combout  & \cpu|alu_b|y[20]~49_combout )) # (!\cpu|al_unit|Mux29~16_combout ))) # (!\cpu|al_unit|Mux11~5_combout  & (\cpu|al_unit|Mux29~16_combout  & 
// ((\cpu|alu_a|y[20]~22_combout ) # (\cpu|alu_b|y[20]~49_combout ))))

	.dataa(\cpu|alu_a|y[20]~22_combout ),
	.datab(\cpu|alu_b|y[20]~49_combout ),
	.datac(\cpu|al_unit|Mux11~5_combout ),
	.datad(\cpu|al_unit|Mux29~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~6 .lut_mask = 16'h8EF0;
defparam \cpu|al_unit|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N28
cycloneii_lcell_comb \cpu|al_unit|Mux11~7 (
// Equation(s):
// \cpu|al_unit|Mux11~7_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|alu_a|y[4]~8_combout  & (\cpu|alu_b|y[31]~44_combout )) # (!\cpu|alu_a|y[4]~8_combout  & ((\cpu|al_unit|Mux11~6_combout ))))) # (!\cpu|cu|aluc[3]~4_combout  & 
// (((\cpu|al_unit|Mux11~6_combout ))))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|alu_b|y[31]~44_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|al_unit|Mux11~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux11~7 .lut_mask = 16'hDF80;
defparam \cpu|al_unit|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N16
cycloneii_lcell_comb \cpu|link|y[20]~42 (
// Equation(s):
// \cpu|link|y[20]~42_combout  = (\cpu|pcplus4|p4[20]~36_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux11~7_combout )))) # (!\cpu|pcplus4|p4[20]~36_combout  & (\cpu|link|y[5]~70_combout  & 
// ((\cpu|al_unit|Mux11~7_combout ))))

	.dataa(\cpu|pcplus4|p4[20]~36_combout ),
	.datab(\cpu|link|y[5]~70_combout ),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|al_unit|Mux11~7_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[20]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[20]~42 .lut_mask = 16'hECA0;
defparam \cpu|link|y[20]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[20]));
// synopsys translate_off
defparam \in_port0[20]~I .input_async_reset = "none";
defparam \in_port0[20]~I .input_power_up = "low";
defparam \in_port0[20]~I .input_register_mode = "none";
defparam \in_port0[20]~I .input_sync_reset = "none";
defparam \in_port0[20]~I .oe_async_reset = "none";
defparam \in_port0[20]~I .oe_power_up = "low";
defparam \in_port0[20]~I .oe_register_mode = "none";
defparam \in_port0[20]~I .oe_sync_reset = "none";
defparam \in_port0[20]~I .operation_mode = "input";
defparam \in_port0[20]~I .output_async_reset = "none";
defparam \in_port0[20]~I .output_power_up = "low";
defparam \in_port0[20]~I .output_register_mode = "none";
defparam \in_port0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X60_Y24_N19
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[20] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [20]));

// Location: LCCOMB_X60_Y24_N18
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector11~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector11~1_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [20] & !\cpu|al_unit|Mux28~8_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [20]),
	.datad(\cpu|al_unit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector11~1 .lut_mask = 16'h0020;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[20]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [20]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[20]));
// synopsys translate_off
defparam \in_port1[20]~I .input_async_reset = "none";
defparam \in_port1[20]~I .input_power_up = "low";
defparam \in_port1[20]~I .input_register_mode = "none";
defparam \in_port1[20]~I .input_sync_reset = "none";
defparam \in_port1[20]~I .oe_async_reset = "none";
defparam \in_port1[20]~I .oe_power_up = "low";
defparam \in_port1[20]~I .oe_register_mode = "none";
defparam \in_port1[20]~I .oe_sync_reset = "none";
defparam \in_port1[20]~I .operation_mode = "input";
defparam \in_port1[20]~I .output_async_reset = "none";
defparam \in_port1[20]~I .output_power_up = "low";
defparam \in_port1[20]~I .output_register_mode = "none";
defparam \in_port1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y24_N7
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[20] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [20]));

// Location: LCCOMB_X69_Y24_N6
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector11~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector11~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [20] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [20]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector11~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N18
cycloneii_lcell_comb \dmem|io_data_mux|y[20]~20 (
// Equation(s):
// \dmem|io_data_mux|y[20]~20_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector11~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector11~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [20]))

	.dataa(\dmem|dram|altsyncram_component|auto_generated|q_a [20]),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector11~1_combout ),
	.datac(\cpu|al_unit|Mux24~7_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector11~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[20]~20 .lut_mask = 16'hFACA;
defparam \dmem|io_data_mux|y[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N14
cycloneii_lcell_comb \cpu|link|y[20]~43 (
// Equation(s):
// \cpu|link|y[20]~43_combout  = (\cpu|link|y[20]~42_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[20]~20_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(vcc),
	.datac(\cpu|link|y[20]~42_combout ),
	.datad(\dmem|io_data_mux|y[20]~20_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[20]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[20]~43 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[20]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y31_N11
cycloneii_lcell_ff \cpu|rf|register[9][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][20]~regout ));

// Location: LCCOMB_X63_Y34_N4
cycloneii_lcell_comb \cpu|rf|qb[20]~618 (
// Equation(s):
// \cpu|rf|qb[20]~618_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][20]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][20]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[10][20]~regout ),
	.datab(\cpu|rf|register[8][20]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~618_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~618 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[20]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneii_lcell_comb \cpu|rf|qb[20]~619 (
// Equation(s):
// \cpu|rf|qb[20]~619_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[20]~618_combout  & (\cpu|rf|register[11][20]~regout )) # (!\cpu|rf|qb[20]~618_combout  & ((\cpu|rf|register[9][20]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[20]~618_combout ))))

	.dataa(\cpu|rf|register[11][20]~regout ),
	.datab(\cpu|rf|register[9][20]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[20]~618_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~619_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~619 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[20]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneii_lcell_comb \cpu|rf|qb[20]~620 (
// Equation(s):
// \cpu|rf|qb[20]~620_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][20]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][20]~regout )))))

	.dataa(\cpu|rf|register[5][20]~regout ),
	.datab(\cpu|rf|register[4][20]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~620_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~620 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[20]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneii_lcell_comb \cpu|rf|qb[20]~621 (
// Equation(s):
// \cpu|rf|qb[20]~621_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[20]~620_combout  & ((\cpu|rf|register[7][20]~regout ))) # (!\cpu|rf|qb[20]~620_combout  & (\cpu|rf|register[6][20]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[20]~620_combout ))))

	.dataa(\cpu|rf|register[6][20]~regout ),
	.datab(\cpu|rf|register[7][20]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[20]~620_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~621_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~621 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[20]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y34_N25
cycloneii_lcell_ff \cpu|rf|register[2][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][20]~regout ));

// Location: LCCOMB_X60_Y34_N24
cycloneii_lcell_comb \cpu|rf|qb[20]~622 (
// Equation(s):
// \cpu|rf|qb[20]~622_combout  = (\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|register[2][20]~regout ))) # (!\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[1][20]~regout 
// ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[1][20]~regout ),
	.datac(\cpu|rf|register[2][20]~regout ),
	.datad(\cpu|rf|qb[2]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~622_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~622 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[20]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneii_lcell_comb \cpu|rf|qb[20]~623 (
// Equation(s):
// \cpu|rf|qb[20]~623_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[20]~622_combout  & (\cpu|rf|register[3][20]~regout )) # (!\cpu|rf|qb[20]~622_combout  & ((\cpu|rf|qb[20]~621_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & 
// (((\cpu|rf|qb[20]~622_combout ))))

	.dataa(\cpu|rf|register[3][20]~regout ),
	.datab(\cpu|rf|qb[20]~621_combout ),
	.datac(\cpu|rf|qb[2]~81_combout ),
	.datad(\cpu|rf|qb[20]~622_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~623_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~623 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[20]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneii_lcell_comb \cpu|rf|qb[20]~624 (
// Equation(s):
// \cpu|rf|qb[20]~624_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[20]~619_combout ) # ((\cpu|rf|qb[2]~77_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (((!\cpu|rf|qb[2]~77_combout  & \cpu|rf|qb[20]~623_combout ))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[20]~619_combout ),
	.datac(\cpu|rf|qb[2]~77_combout ),
	.datad(\cpu|rf|qb[20]~623_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~624_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~624 .lut_mask = 16'hADA8;
defparam \cpu|rf|qb[20]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y32_N21
cycloneii_lcell_ff \cpu|rf|register[31][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][20]~regout ));

// Location: LCFF_X67_Y32_N19
cycloneii_lcell_ff \cpu|rf|register[23][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][20]~regout ));

// Location: LCCOMB_X67_Y32_N18
cycloneii_lcell_comb \cpu|rf|qb[20]~615 (
// Equation(s):
// \cpu|rf|qb[20]~615_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][20]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][20]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[19][20]~regout ),
	.datac(\cpu|rf|register[23][20]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~615_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~615 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[20]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N20
cycloneii_lcell_comb \cpu|rf|qb[20]~616 (
// Equation(s):
// \cpu|rf|qb[20]~616_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[20]~615_combout  & ((\cpu|rf|register[31][20]~regout ))) # (!\cpu|rf|qb[20]~615_combout  & (\cpu|rf|register[27][20]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[20]~615_combout ))))

	.dataa(\cpu|rf|register[27][20]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[31][20]~regout ),
	.datad(\cpu|rf|qb[20]~615_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~616_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~616 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[20]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y30_N15
cycloneii_lcell_ff \cpu|rf|register[30][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[20]~43_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][20]~regout ));

// Location: LCCOMB_X68_Y30_N14
cycloneii_lcell_comb \cpu|rf|qb[20]~609 (
// Equation(s):
// \cpu|rf|qb[20]~609_combout  = (\cpu|rf|qb[20]~608_combout  & (((\cpu|rf|register[30][20]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[20]~608_combout  & (\cpu|rf|register[22][20]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|qb[20]~608_combout ),
	.datab(\cpu|rf|register[22][20]~regout ),
	.datac(\cpu|rf|register[30][20]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~609_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~609 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[20]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N30
cycloneii_lcell_comb \cpu|rf|register[29][20]~feeder (
// Equation(s):
// \cpu|rf|register[29][20]~feeder_combout  = \cpu|link|y[20]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[20]~43_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[29][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[29][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y26_N31
cycloneii_lcell_ff \cpu|rf|register[29][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[29][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][20]~regout ));

// Location: LCCOMB_X70_Y30_N0
cycloneii_lcell_comb \cpu|rf|register[17][20]~feeder (
// Equation(s):
// \cpu|rf|register[17][20]~feeder_combout  = \cpu|link|y[20]~43_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[20]~43_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[17][20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[17][20]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[17][20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y30_N1
cycloneii_lcell_ff \cpu|rf|register[17][20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[17][20]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][20]~regout ));

// Location: LCCOMB_X71_Y30_N26
cycloneii_lcell_comb \cpu|rf|qb[20]~610 (
// Equation(s):
// \cpu|rf|qb[20]~610_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][20]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][20]~regout )))))

	.dataa(\cpu|rf|register[21][20]~regout ),
	.datab(\cpu|rf|register[17][20]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~610_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~610 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[20]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y30_N8
cycloneii_lcell_comb \cpu|rf|qb[20]~611 (
// Equation(s):
// \cpu|rf|qb[20]~611_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[20]~610_combout  & ((\cpu|rf|register[29][20]~regout ))) # (!\cpu|rf|qb[20]~610_combout  & (\cpu|rf|register[25][20]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[20]~610_combout ))))

	.dataa(\cpu|rf|register[25][20]~regout ),
	.datab(\cpu|rf|register[29][20]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[20]~610_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~611_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~611 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[20]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N30
cycloneii_lcell_comb \cpu|rf|qb[20]~612 (
// Equation(s):
// \cpu|rf|qb[20]~612_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][20]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][20]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][20]~regout ),
	.datac(\cpu|rf|register[24][20]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~612_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~612 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[20]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N30
cycloneii_lcell_comb \cpu|rf|qb[20]~613 (
// Equation(s):
// \cpu|rf|qb[20]~613_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[20]~612_combout  & ((\cpu|rf|register[28][20]~regout ))) # (!\cpu|rf|qb[20]~612_combout  & (\cpu|rf|register[20][20]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[20]~612_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][20]~regout ),
	.datac(\cpu|rf|register[28][20]~regout ),
	.datad(\cpu|rf|qb[20]~612_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~613_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~613 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[20]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N12
cycloneii_lcell_comb \cpu|rf|qb[20]~614 (
// Equation(s):
// \cpu|rf|qb[20]~614_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[20]~611_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[20]~613_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[20]~611_combout ),
	.datad(\cpu|rf|qb[20]~613_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~614_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~614 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[20]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N6
cycloneii_lcell_comb \cpu|rf|qb[20]~617 (
// Equation(s):
// \cpu|rf|qb[20]~617_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[20]~614_combout  & (\cpu|rf|qb[20]~616_combout )) # (!\cpu|rf|qb[20]~614_combout  & ((\cpu|rf|qb[20]~609_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[20]~614_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[20]~616_combout ),
	.datac(\cpu|rf|qb[20]~609_combout ),
	.datad(\cpu|rf|qb[20]~614_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~617_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~617 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[20]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N18
cycloneii_lcell_comb \cpu|rf|qb[20]~627 (
// Equation(s):
// \cpu|rf|qb[20]~627_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[20]~624_combout  & (\cpu|rf|qb[20]~626_combout )) # (!\cpu|rf|qb[20]~624_combout  & ((\cpu|rf|qb[20]~617_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[20]~624_combout 
// ))))

	.dataa(\cpu|rf|qb[20]~626_combout ),
	.datab(\cpu|rf|qb[2]~77_combout ),
	.datac(\cpu|rf|qb[20]~624_combout ),
	.datad(\cpu|rf|qb[20]~617_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~627_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~627 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qb[20]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N10
cycloneii_lcell_comb \cpu|rf|qb[20]~731 (
// Equation(s):
// \cpu|rf|qb[20]~731_combout  = (\cpu|rf|qb[20]~627_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|rf|qb[20]~627_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[20]~731_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[20]~731 .lut_mask = 16'hCF00;
defparam \cpu|rf|qb[20]~731 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[29]));
// synopsys translate_off
defparam \in_port0[29]~I .input_async_reset = "none";
defparam \in_port0[29]~I .input_power_up = "low";
defparam \in_port0[29]~I .input_register_mode = "none";
defparam \in_port0[29]~I .input_sync_reset = "none";
defparam \in_port0[29]~I .oe_async_reset = "none";
defparam \in_port0[29]~I .oe_power_up = "low";
defparam \in_port0[29]~I .oe_register_mode = "none";
defparam \in_port0[29]~I .oe_sync_reset = "none";
defparam \in_port0[29]~I .operation_mode = "input";
defparam \in_port0[29]~I .output_async_reset = "none";
defparam \in_port0[29]~I .output_power_up = "low";
defparam \in_port0[29]~I .output_register_mode = "none";
defparam \in_port0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X60_Y23_N7
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[29] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [29]));

// Location: LCCOMB_X60_Y23_N6
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector2~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector2~1_combout  = (!\cpu|al_unit|Mux28~8_combout  & (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [29] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [29]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector2~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[29]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [29]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[29]));
// synopsys translate_off
defparam \in_port1[29]~I .input_async_reset = "none";
defparam \in_port1[29]~I .input_power_up = "low";
defparam \in_port1[29]~I .input_register_mode = "none";
defparam \in_port1[29]~I .input_sync_reset = "none";
defparam \in_port1[29]~I .oe_async_reset = "none";
defparam \in_port1[29]~I .oe_power_up = "low";
defparam \in_port1[29]~I .oe_register_mode = "none";
defparam \in_port1[29]~I .oe_sync_reset = "none";
defparam \in_port1[29]~I .operation_mode = "input";
defparam \in_port1[29]~I .output_async_reset = "none";
defparam \in_port1[29]~I .output_power_up = "low";
defparam \in_port1[29]~I .output_register_mode = "none";
defparam \in_port1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X60_Y23_N13
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[29] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [29]));

// Location: LCCOMB_X60_Y23_N12
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector2~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector2~0_combout  = (!\cpu|al_unit|Mux28~8_combout  & (\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg1 [29] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [29]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector2~0 .lut_mask = 16'h4000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N20
cycloneii_lcell_comb \dmem|io_data_mux|y[29]~29 (
// Equation(s):
// \dmem|io_data_mux|y[29]~29_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector2~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector2~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [29]))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [29]),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector2~1_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector2~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[29]~29 .lut_mask = 16'hEEE4;
defparam \dmem|io_data_mux|y[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N24
cycloneii_lcell_comb \cpu|pcplus4|p4[29]~54 (
// Equation(s):
// \cpu|pcplus4|p4[29]~54_combout  = (\cpu|ip|q [29] & ((\cpu|pcplus4|p4[28]~53 ) # (GND))) # (!\cpu|ip|q [29] & (!\cpu|pcplus4|p4[28]~53 ))
// \cpu|pcplus4|p4[29]~55  = CARRY((\cpu|ip|q [29]) # (!\cpu|pcplus4|p4[28]~53 ))

	.dataa(\cpu|ip|q [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[28]~53 ),
	.combout(\cpu|pcplus4|p4[29]~54_combout ),
	.cout(\cpu|pcplus4|p4[29]~55 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[29]~54 .lut_mask = 16'hA5AF;
defparam \cpu|pcplus4|p4[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X62_Y35_N3
cycloneii_lcell_ff \cpu|rf|register[15][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][29]~regout ));

// Location: LCFF_X59_Y33_N13
cycloneii_lcell_ff \cpu|rf|register[12][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][29]~regout ));

// Location: LCCOMB_X62_Y35_N12
cycloneii_lcell_comb \cpu|rf|qa[29]~261 (
// Equation(s):
// \cpu|rf|qa[29]~261_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][29]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[12][29]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[14][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[12][29]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~261_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~261 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[29]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneii_lcell_comb \cpu|rf|qa[29]~262 (
// Equation(s):
// \cpu|rf|qa[29]~262_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[29]~261_combout  & ((\cpu|rf|register[15][29]~regout ))) # (!\cpu|rf|qa[29]~261_combout  & (\cpu|rf|register[13][29]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[29]~261_combout ))))

	.dataa(\cpu|rf|register[13][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[15][29]~regout ),
	.datad(\cpu|rf|qa[29]~261_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~262_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~262 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[29]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N25
cycloneii_lcell_ff \cpu|rf|register[25][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][29]~regout ));

// Location: LCFF_X67_Y27_N17
cycloneii_lcell_ff \cpu|rf|register[29][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][29]~regout ));

// Location: LCFF_X65_Y29_N5
cycloneii_lcell_ff \cpu|rf|register[21][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][29]~regout ));

// Location: LCCOMB_X65_Y27_N18
cycloneii_lcell_comb \cpu|rf|qa[29]~244 (
// Equation(s):
// \cpu|rf|qa[29]~244_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][29]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][29]~regout ))))

	.dataa(\cpu|rf|register[17][29]~regout ),
	.datab(\cpu|rf|register[21][29]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~244_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~244 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[29]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y27_N24
cycloneii_lcell_comb \cpu|rf|qa[29]~245 (
// Equation(s):
// \cpu|rf|qa[29]~245_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[29]~244_combout  & ((\cpu|rf|register[29][29]~regout ))) # (!\cpu|rf|qa[29]~244_combout  & (\cpu|rf|register[25][29]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[29]~244_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][29]~regout ),
	.datac(\cpu|rf|register[29][29]~regout ),
	.datad(\cpu|rf|qa[29]~244_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~245_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~245 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[29]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y27_N23
cycloneii_lcell_ff \cpu|rf|register[27][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][29]~regout ));

// Location: LCCOMB_X68_Y28_N4
cycloneii_lcell_comb \cpu|rf|register[23][29]~feeder (
// Equation(s):
// \cpu|rf|register[23][29]~feeder_combout  = \cpu|link|y[29]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[29]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][29]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y28_N5
cycloneii_lcell_ff \cpu|rf|register[23][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][29]~regout ));

// Location: LCCOMB_X67_Y27_N24
cycloneii_lcell_comb \cpu|rf|qa[29]~251 (
// Equation(s):
// \cpu|rf|qa[29]~251_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][29]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][29]~regout ))))

	.dataa(\cpu|rf|register[19][29]~regout ),
	.datab(\cpu|rf|register[23][29]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~251_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~251 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[29]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y31_N17
cycloneii_lcell_ff \cpu|rf|register[31][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][29]~regout ));

// Location: LCCOMB_X67_Y27_N14
cycloneii_lcell_comb \cpu|rf|qa[29]~252 (
// Equation(s):
// \cpu|rf|qa[29]~252_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[29]~251_combout  & ((\cpu|rf|register[31][29]~regout ))) # (!\cpu|rf|qa[29]~251_combout  & (\cpu|rf|register[27][29]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[29]~251_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][29]~regout ),
	.datac(\cpu|rf|qa[29]~251_combout ),
	.datad(\cpu|rf|register[31][29]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~252_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~252 .lut_mask = 16'hF858;
defparam \cpu|rf|qa[29]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y26_N17
cycloneii_lcell_ff \cpu|rf|register[30][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][29]~regout ));

// Location: LCFF_X65_Y30_N31
cycloneii_lcell_ff \cpu|rf|register[18][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][29]~regout ));

// Location: LCFF_X67_Y26_N11
cycloneii_lcell_ff \cpu|rf|register[26][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][29]~regout ));

// Location: LCCOMB_X67_Y26_N10
cycloneii_lcell_comb \cpu|rf|qa[29]~246 (
// Equation(s):
// \cpu|rf|qa[29]~246_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[26][29]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[18][29]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[18][29]~regout ),
	.datac(\cpu|rf|register[26][29]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~246_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~246 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[29]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N16
cycloneii_lcell_comb \cpu|rf|qa[29]~247 (
// Equation(s):
// \cpu|rf|qa[29]~247_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[29]~246_combout  & ((\cpu|rf|register[30][29]~regout ))) # (!\cpu|rf|qa[29]~246_combout  & (\cpu|rf|register[22][29]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[29]~246_combout ))))

	.dataa(\cpu|rf|register[22][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[30][29]~regout ),
	.datad(\cpu|rf|qa[29]~246_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~247_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~247 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[29]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y29_N9
cycloneii_lcell_ff \cpu|rf|register[24][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][29]~regout ));

// Location: LCCOMB_X68_Y29_N8
cycloneii_lcell_comb \cpu|rf|qa[29]~248 (
// Equation(s):
// \cpu|rf|qa[29]~248_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[24][29]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[16][29]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[16][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[24][29]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~248_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~248 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[29]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N21
cycloneii_lcell_ff \cpu|rf|register[28][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][29]~regout ));

// Location: LCCOMB_X66_Y25_N0
cycloneii_lcell_comb \cpu|rf|qa[29]~249 (
// Equation(s):
// \cpu|rf|qa[29]~249_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[29]~248_combout  & ((\cpu|rf|register[28][29]~regout ))) # (!\cpu|rf|qa[29]~248_combout  & (\cpu|rf|register[20][29]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[29]~248_combout ))))

	.dataa(\cpu|rf|register[20][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|qa[29]~248_combout ),
	.datad(\cpu|rf|register[28][29]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~249_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~249 .lut_mask = 16'hF838;
defparam \cpu|rf|qa[29]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N2
cycloneii_lcell_comb \cpu|rf|qa[29]~250 (
// Equation(s):
// \cpu|rf|qa[29]~250_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[29]~247_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[29]~249_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[29]~247_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[29]~249_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~250_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~250 .lut_mask = 16'hE5E0;
defparam \cpu|rf|qa[29]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N14
cycloneii_lcell_comb \cpu|rf|qa[29]~253 (
// Equation(s):
// \cpu|rf|qa[29]~253_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[29]~250_combout  & ((\cpu|rf|qa[29]~252_combout ))) # (!\cpu|rf|qa[29]~250_combout  & (\cpu|rf|qa[29]~245_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[29]~250_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[29]~245_combout ),
	.datac(\cpu|rf|qa[29]~252_combout ),
	.datad(\cpu|rf|qa[29]~250_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~253_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~253 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[29]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N4
cycloneii_lcell_comb \cpu|rf|register[10][29]~feeder (
// Equation(s):
// \cpu|rf|register[10][29]~feeder_combout  = \cpu|link|y[29]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[29]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[10][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[10][29]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[10][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y30_N5
cycloneii_lcell_ff \cpu|rf|register[10][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[10][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][29]~regout ));

// Location: LCFF_X66_Y26_N7
cycloneii_lcell_ff \cpu|rf|register[11][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][29]~regout ));

// Location: LCFF_X66_Y26_N29
cycloneii_lcell_ff \cpu|rf|register[8][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][29]~regout ));

// Location: LCFF_X58_Y30_N17
cycloneii_lcell_ff \cpu|rf|register[9][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][29]~regout ));

// Location: LCCOMB_X66_Y26_N28
cycloneii_lcell_comb \cpu|rf|qa[29]~254 (
// Equation(s):
// \cpu|rf|qa[29]~254_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][29]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[8][29]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[8][29]~regout ),
	.datad(\cpu|rf|register[9][29]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~254_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~254 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[29]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y26_N6
cycloneii_lcell_comb \cpu|rf|qa[29]~255 (
// Equation(s):
// \cpu|rf|qa[29]~255_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[29]~254_combout  & ((\cpu|rf|register[11][29]~regout ))) # (!\cpu|rf|qa[29]~254_combout  & (\cpu|rf|register[10][29]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[29]~254_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[10][29]~regout ),
	.datac(\cpu|rf|register[11][29]~regout ),
	.datad(\cpu|rf|qa[29]~254_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~255_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~255 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[29]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N2
cycloneii_lcell_comb \cpu|rf|register[2][29]~feeder (
// Equation(s):
// \cpu|rf|register[2][29]~feeder_combout  = \cpu|link|y[29]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[29]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][29]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y23_N3
cycloneii_lcell_ff \cpu|rf|register[2][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[2][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][29]~regout ));

// Location: LCCOMB_X59_Y30_N6
cycloneii_lcell_comb \cpu|rf|register[3][29]~feeder (
// Equation(s):
// \cpu|rf|register[3][29]~feeder_combout  = \cpu|link|y[29]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[29]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[3][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][29]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[3][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y30_N7
cycloneii_lcell_ff \cpu|rf|register[3][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[3][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][29]~regout ));

// Location: LCFF_X60_Y31_N11
cycloneii_lcell_ff \cpu|rf|register[5][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][29]~regout ));

// Location: LCFF_X63_Y29_N17
cycloneii_lcell_ff \cpu|rf|register[6][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][29]~regout ));

// Location: LCFF_X63_Y29_N23
cycloneii_lcell_ff \cpu|rf|register[4][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][29]~regout ));

// Location: LCCOMB_X63_Y29_N16
cycloneii_lcell_comb \cpu|rf|qa[29]~256 (
// Equation(s):
// \cpu|rf|qa[29]~256_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|register[6][29]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][29]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[6][29]~regout ),
	.datad(\cpu|rf|register[4][29]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~256_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~256 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[29]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N20
cycloneii_lcell_comb \cpu|rf|qa[29]~257 (
// Equation(s):
// \cpu|rf|qa[29]~257_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[29]~256_combout  & (\cpu|rf|register[7][29]~regout )) # (!\cpu|rf|qa[29]~256_combout  & ((\cpu|rf|register[5][29]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[29]~256_combout ))))

	.dataa(\cpu|rf|register[7][29]~regout ),
	.datab(\cpu|rf|register[5][29]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[29]~256_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~257_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~257 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[29]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N30
cycloneii_lcell_comb \cpu|rf|qa[29]~258 (
// Equation(s):
// \cpu|rf|qa[29]~258_combout  = (\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[4]~14_combout ) # (\cpu|rf|qa[29]~257_combout )))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][29]~regout  & (!\cpu|rf|qa[4]~14_combout )))

	.dataa(\cpu|rf|register[1][29]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|qa[4]~14_combout ),
	.datad(\cpu|rf|qa[29]~257_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~258_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~258 .lut_mask = 16'hCEC2;
defparam \cpu|rf|qa[29]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N8
cycloneii_lcell_comb \cpu|rf|qa[29]~259 (
// Equation(s):
// \cpu|rf|qa[29]~259_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[29]~258_combout  & ((\cpu|rf|register[3][29]~regout ))) # (!\cpu|rf|qa[29]~258_combout  & (\cpu|rf|register[2][29]~regout )))) # (!\cpu|rf|qa[4]~14_combout  & 
// (((\cpu|rf|qa[29]~258_combout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|register[2][29]~regout ),
	.datac(\cpu|rf|register[3][29]~regout ),
	.datad(\cpu|rf|qa[29]~258_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~259_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~259 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[29]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N28
cycloneii_lcell_comb \cpu|rf|qa[29]~260 (
// Equation(s):
// \cpu|rf|qa[29]~260_combout  = (\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[4]~13_combout )))) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[29]~255_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[29]~259_combout )))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[29]~255_combout ),
	.datac(\cpu|rf|qa[4]~13_combout ),
	.datad(\cpu|rf|qa[29]~259_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~260_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~260 .lut_mask = 16'hE5E0;
defparam \cpu|rf|qa[29]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N10
cycloneii_lcell_comb \cpu|rf|qa[29]~263 (
// Equation(s):
// \cpu|rf|qa[29]~263_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[29]~260_combout  & (\cpu|rf|qa[29]~262_combout )) # (!\cpu|rf|qa[29]~260_combout  & ((\cpu|rf|qa[29]~253_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[29]~260_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[29]~262_combout ),
	.datac(\cpu|rf|qa[29]~253_combout ),
	.datad(\cpu|rf|qa[29]~260_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[29]~263_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[29]~263 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[29]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N24
cycloneii_lcell_comb \cpu|alu_a|y[29]~32 (
// Equation(s):
// \cpu|alu_a|y[29]~32_combout  = (\cpu|rf|qa[29]~263_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|rf|qa[29]~263_combout ),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[29]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[29]~32 .lut_mask = 16'hF000;
defparam \cpu|alu_a|y[29]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~36 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~36_combout  = (\cpu|al_unit|ShiftLeft0~25_combout  & (\cpu|alu_a|y[2]~10_combout  & !\cpu|alu_a|y[1]~12_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~25_combout ),
	.datab(vcc),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~36 .lut_mask = 16'h00A0;
defparam \cpu|al_unit|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~34 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~34_combout  = (\cpu|al_unit|ShiftRight0~58_combout  & ((\cpu|alu_b|y[3]~33_combout ) # ((\cpu|al_unit|ShiftRight0~17_combout  & \cpu|alu_b|y[5]~42_combout )))) # (!\cpu|al_unit|ShiftRight0~58_combout  & 
// (((\cpu|al_unit|ShiftRight0~17_combout  & \cpu|alu_b|y[5]~42_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~58_combout ),
	.datab(\cpu|alu_b|y[3]~33_combout ),
	.datac(\cpu|al_unit|ShiftRight0~17_combout ),
	.datad(\cpu|alu_b|y[5]~42_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~34 .lut_mask = 16'hF888;
defparam \cpu|al_unit|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~33 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~33_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[2]~34_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[4]~43_combout )))))

	.dataa(\cpu|alu_b|y[2]~34_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|alu_b|y[4]~43_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~33 .lut_mask = 16'hB080;
defparam \cpu|al_unit|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~35 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~35_combout  = (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~34_combout ) # (\cpu|al_unit|ShiftLeft0~33_combout )))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~34_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~33_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~35 .lut_mask = 16'h5550;
defparam \cpu|al_unit|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~76 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~76_combout  = (\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftLeft0~36_combout ) # ((\cpu|al_unit|ShiftLeft0~35_combout )))) # (!\cpu|alu_a|y[3]~9_combout  & (((\cpu|al_unit|ShiftLeft0~75_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~36_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~75_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~76 .lut_mask = 16'hFAD8;
defparam \cpu|al_unit|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~120 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~120_combout  = (\cpu|rf|qb[23]~567_combout  & ((\cpu|al_unit|ShiftRight0~58_combout ) # ((\cpu|rf|qb[25]~527_combout  & \cpu|al_unit|ShiftRight0~17_combout )))) # (!\cpu|rf|qb[23]~567_combout  & (\cpu|rf|qb[25]~527_combout  & 
// ((\cpu|al_unit|ShiftRight0~17_combout ))))

	.dataa(\cpu|rf|qb[23]~567_combout ),
	.datab(\cpu|rf|qb[25]~527_combout ),
	.datac(\cpu|al_unit|ShiftRight0~58_combout ),
	.datad(\cpu|al_unit|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~120 .lut_mask = 16'hECA0;
defparam \cpu|al_unit|ShiftLeft0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~119 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~119_combout  = (\cpu|al_unit|ShiftRight1~83_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|rf|qb[22]~587_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|rf|qb[24]~547_combout ))))

	.dataa(\cpu|rf|qb[24]~547_combout ),
	.datab(\cpu|rf|qb[22]~587_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|al_unit|ShiftRight1~83_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~119 .lut_mask = 16'hCA00;
defparam \cpu|al_unit|ShiftLeft0~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~121 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~121_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~119_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftLeft0~120_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~120_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~119_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~121 .lut_mask = 16'hFFEA;
defparam \cpu|al_unit|ShiftLeft0~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N2
cycloneii_lcell_comb \cpu|al_unit|Mux2~10 (
// Equation(s):
// \cpu|al_unit|Mux2~10_combout  = (\cpu|al_unit|Mux29~8_combout  & ((\cpu|al_unit|ShiftLeft0~108_combout ))) # (!\cpu|al_unit|Mux29~8_combout  & (\cpu|al_unit|ShiftLeft0~121_combout ))

	.dataa(\cpu|al_unit|Mux29~8_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~121_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~108_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~10 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N0
cycloneii_lcell_comb \cpu|al_unit|Mux2~11 (
// Equation(s):
// \cpu|al_unit|Mux2~11_combout  = (\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|al_unit|Mux2~9_combout ) # ((\cpu|al_unit|ShiftRight0~16_combout )))) # (!\cpu|al_unit|ShiftLeft0~24_combout  & (((\cpu|al_unit|Mux2~10_combout ))))

	.dataa(\cpu|al_unit|Mux2~9_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datac(\cpu|al_unit|ShiftRight0~16_combout ),
	.datad(\cpu|al_unit|Mux2~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~11 .lut_mask = 16'hFBC8;
defparam \cpu|al_unit|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N16
cycloneii_lcell_comb \cpu|al_unit|Mux2~13 (
// Equation(s):
// \cpu|al_unit|Mux2~13_combout  = (\cpu|al_unit|Mux2~12_combout  & (((\cpu|al_unit|Mux2~11_combout )) # (!\cpu|al_unit|Mux2~19_combout ))) # (!\cpu|al_unit|Mux2~12_combout  & (\cpu|al_unit|Mux2~19_combout  & (\cpu|al_unit|ShiftLeft0~76_combout )))

	.dataa(\cpu|al_unit|Mux2~12_combout ),
	.datab(\cpu|al_unit|Mux2~19_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~76_combout ),
	.datad(\cpu|al_unit|Mux2~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~13 .lut_mask = 16'hEA62;
defparam \cpu|al_unit|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N14
cycloneii_lcell_comb \cpu|al_unit|Mux2~14 (
// Equation(s):
// \cpu|al_unit|Mux2~14_combout  = (\cpu|al_unit|Mux2~7_combout  & ((\cpu|al_unit|Mux6~4_combout  & ((\cpu|al_unit|Mux2~13_combout ))) # (!\cpu|al_unit|Mux6~4_combout  & (\cpu|al_unit|Add0~131_combout )))) # (!\cpu|al_unit|Mux2~7_combout  & 
// (((!\cpu|al_unit|Mux6~4_combout ))))

	.dataa(\cpu|al_unit|Add0~131_combout ),
	.datab(\cpu|al_unit|Mux2~7_combout ),
	.datac(\cpu|al_unit|Mux6~4_combout ),
	.datad(\cpu|al_unit|Mux2~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~14 .lut_mask = 16'hCB0B;
defparam \cpu|al_unit|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N28
cycloneii_lcell_comb \cpu|al_unit|Mux2~15 (
// Equation(s):
// \cpu|al_unit|Mux2~15_combout  = (\cpu|al_unit|Mux6~12_combout  & ((\cpu|alu_b|y[29]~56_combout  & ((\cpu|alu_a|y[29]~32_combout ) # (!\cpu|al_unit|Mux2~14_combout ))) # (!\cpu|alu_b|y[29]~56_combout  & (\cpu|alu_a|y[29]~32_combout  & 
// !\cpu|al_unit|Mux2~14_combout )))) # (!\cpu|al_unit|Mux6~12_combout  & (((\cpu|al_unit|Mux2~14_combout ))))

	.dataa(\cpu|alu_b|y[29]~56_combout ),
	.datab(\cpu|al_unit|Mux6~12_combout ),
	.datac(\cpu|alu_a|y[29]~32_combout ),
	.datad(\cpu|al_unit|Mux2~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~15 .lut_mask = 16'hB3C8;
defparam \cpu|al_unit|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N4
cycloneii_lcell_comb \cpu|al_unit|Mux2~16 (
// Equation(s):
// \cpu|al_unit|Mux2~16_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|ShiftRight1~92_combout ) # ((\cpu|al_unit|Mux2~4_combout )))) # (!\cpu|cu|aluc[3]~4_combout  & (((!\cpu|al_unit|Mux2~4_combout  & \cpu|al_unit|Mux2~15_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~92_combout ),
	.datab(\cpu|cu|aluc[3]~4_combout ),
	.datac(\cpu|al_unit|Mux2~4_combout ),
	.datad(\cpu|al_unit|Mux2~15_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~16 .lut_mask = 16'hCBC8;
defparam \cpu|al_unit|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N30
cycloneii_lcell_comb \cpu|al_unit|Mux2~17 (
// Equation(s):
// \cpu|al_unit|Mux2~17_combout  = (\cpu|al_unit|Mux2~4_combout  & ((\cpu|al_unit|Mux2~16_combout  & (\cpu|alu_b|y[31]~44_combout )) # (!\cpu|al_unit|Mux2~16_combout  & ((\cpu|alu_b|y[13]~37_combout ))))) # (!\cpu|al_unit|Mux2~4_combout  & 
// (((\cpu|al_unit|Mux2~16_combout ))))

	.dataa(\cpu|alu_b|y[31]~44_combout ),
	.datab(\cpu|al_unit|Mux2~4_combout ),
	.datac(\cpu|al_unit|Mux2~16_combout ),
	.datad(\cpu|alu_b|y[13]~37_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux2~17 .lut_mask = 16'hBCB0;
defparam \cpu|al_unit|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N2
cycloneii_lcell_comb \cpu|link|y[29]~30 (
// Equation(s):
// \cpu|link|y[29]~30_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[29]~54_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux2~17_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux2~17_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|pcplus4|p4[29]~54_combout ),
	.datac(\cpu|link|y[5]~70_combout ),
	.datad(\cpu|al_unit|Mux2~17_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[29]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[29]~30 .lut_mask = 16'hF888;
defparam \cpu|link|y[29]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N28
cycloneii_lcell_comb \cpu|link|y[29]~31 (
// Equation(s):
// \cpu|link|y[29]~31_combout  = (\cpu|link|y[29]~30_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[29]~29_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(vcc),
	.datac(\dmem|io_data_mux|y[29]~29_combout ),
	.datad(\cpu|link|y[29]~30_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[29]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[29]~31 .lut_mask = 16'hFFA0;
defparam \cpu|link|y[29]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y33_N23
cycloneii_lcell_ff \cpu|rf|register[13][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][29]~regout ));

// Location: LCCOMB_X59_Y33_N12
cycloneii_lcell_comb \cpu|rf|qb[29]~445 (
// Equation(s):
// \cpu|rf|qb[29]~445_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[14][29]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[12][29]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[14][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[12][29]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~445_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~445 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[29]~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneii_lcell_comb \cpu|rf|qb[29]~446 (
// Equation(s):
// \cpu|rf|qb[29]~446_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[29]~445_combout  & (\cpu|rf|register[15][29]~regout )) # (!\cpu|rf|qb[29]~445_combout  & ((\cpu|rf|register[13][29]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[29]~445_combout ))))

	.dataa(\cpu|rf|register[15][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[13][29]~regout ),
	.datad(\cpu|rf|qb[29]~445_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~446_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~446 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[29]~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N8
cycloneii_lcell_comb \cpu|rf|register[1][29]~feeder (
// Equation(s):
// \cpu|rf|register[1][29]~feeder_combout  = \cpu|link|y[29]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[29]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[1][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][29]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[1][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y32_N9
cycloneii_lcell_ff \cpu|rf|register[1][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[1][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][29]~regout ));

// Location: LCCOMB_X63_Y29_N22
cycloneii_lcell_comb \cpu|rf|qb[29]~440 (
// Equation(s):
// \cpu|rf|qb[29]~440_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|register[6][29]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][29]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[4][29]~regout ),
	.datad(\cpu|rf|register[6][29]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~440_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~440 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[29]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N10
cycloneii_lcell_comb \cpu|rf|qb[29]~441 (
// Equation(s):
// \cpu|rf|qb[29]~441_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[29]~440_combout  & (\cpu|rf|register[7][29]~regout )) # (!\cpu|rf|qb[29]~440_combout  & ((\cpu|rf|register[5][29]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[29]~440_combout ))))

	.dataa(\cpu|rf|register[7][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[5][29]~regout ),
	.datad(\cpu|rf|qb[29]~440_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~441_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~441 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[29]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N26
cycloneii_lcell_comb \cpu|rf|qb[29]~442 (
// Equation(s):
// \cpu|rf|qb[29]~442_combout  = (\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[29]~441_combout ))) # (!\cpu|rf|qb[2]~81_combout  & (\cpu|rf|register[1][29]~regout ))))

	.dataa(\cpu|rf|qb[2]~78_combout ),
	.datab(\cpu|rf|register[1][29]~regout ),
	.datac(\cpu|rf|qb[2]~81_combout ),
	.datad(\cpu|rf|qb[29]~441_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~442_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~442 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[29]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N16
cycloneii_lcell_comb \cpu|rf|qb[29]~443 (
// Equation(s):
// \cpu|rf|qb[29]~443_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[29]~442_combout  & (\cpu|rf|register[3][29]~regout )) # (!\cpu|rf|qb[29]~442_combout  & ((\cpu|rf|register[2][29]~regout ))))) # (!\cpu|rf|qb[2]~78_combout  & 
// (((\cpu|rf|qb[29]~442_combout ))))

	.dataa(\cpu|rf|register[3][29]~regout ),
	.datab(\cpu|rf|register[2][29]~regout ),
	.datac(\cpu|rf|qb[2]~78_combout ),
	.datad(\cpu|rf|qb[29]~442_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~443_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~443 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[29]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y25_N6
cycloneii_lcell_comb \cpu|rf|register[20][29]~feeder (
// Equation(s):
// \cpu|rf|register[20][29]~feeder_combout  = \cpu|link|y[29]~31_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[29]~31_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][29]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y25_N7
cycloneii_lcell_ff \cpu|rf|register[20][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[20][29]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][29]~regout ));

// Location: LCFF_X67_Y29_N15
cycloneii_lcell_ff \cpu|rf|register[16][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][29]~regout ));

// Location: LCCOMB_X67_Y29_N18
cycloneii_lcell_comb \cpu|rf|qb[29]~434 (
// Equation(s):
// \cpu|rf|qb[29]~434_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][29]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][29]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[24][29]~regout ),
	.datac(\cpu|rf|register[16][29]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~434_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~434 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[29]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N20
cycloneii_lcell_comb \cpu|rf|qb[29]~435 (
// Equation(s):
// \cpu|rf|qb[29]~435_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[29]~434_combout  & ((\cpu|rf|register[28][29]~regout ))) # (!\cpu|rf|qb[29]~434_combout  & (\cpu|rf|register[20][29]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[29]~434_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][29]~regout ),
	.datac(\cpu|rf|register[28][29]~regout ),
	.datad(\cpu|rf|qb[29]~434_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~435_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~435 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[29]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N26
cycloneii_lcell_comb \cpu|rf|qb[29]~436 (
// Equation(s):
// \cpu|rf|qb[29]~436_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[29]~433_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|qb[29]~435_combout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|qb[29]~433_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[29]~435_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~436_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~436 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[29]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N13
cycloneii_lcell_ff \cpu|rf|register[19][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][29]~regout ));

// Location: LCCOMB_X67_Y28_N12
cycloneii_lcell_comb \cpu|rf|qb[29]~437 (
// Equation(s):
// \cpu|rf|qb[29]~437_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][29]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[19][29]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[23][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[19][29]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~437_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~437 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[29]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N16
cycloneii_lcell_comb \cpu|rf|qb[29]~438 (
// Equation(s):
// \cpu|rf|qb[29]~438_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[29]~437_combout  & ((\cpu|rf|register[31][29]~regout ))) # (!\cpu|rf|qb[29]~437_combout  & (\cpu|rf|register[27][29]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[29]~437_combout ))))

	.dataa(\cpu|rf|register[27][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[31][29]~regout ),
	.datad(\cpu|rf|qb[29]~437_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~438_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~438 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[29]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N5
cycloneii_lcell_ff \cpu|rf|register[17][29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[29]~31_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][29]~regout ));

// Location: LCCOMB_X66_Y29_N4
cycloneii_lcell_comb \cpu|rf|qb[29]~430 (
// Equation(s):
// \cpu|rf|qb[29]~430_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][29]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][29]~regout )))))

	.dataa(\cpu|rf|register[21][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[17][29]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~430_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~430 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[29]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N16
cycloneii_lcell_comb \cpu|rf|qb[29]~431 (
// Equation(s):
// \cpu|rf|qb[29]~431_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[29]~430_combout  & ((\cpu|rf|register[29][29]~regout ))) # (!\cpu|rf|qb[29]~430_combout  & (\cpu|rf|register[25][29]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[29]~430_combout ))))

	.dataa(\cpu|rf|register[25][29]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[29][29]~regout ),
	.datad(\cpu|rf|qb[29]~430_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~431_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~431 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[29]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N12
cycloneii_lcell_comb \cpu|rf|qb[29]~439 (
// Equation(s):
// \cpu|rf|qb[29]~439_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[29]~436_combout  & (\cpu|rf|qb[29]~438_combout )) # (!\cpu|rf|qb[29]~436_combout  & ((\cpu|rf|qb[29]~431_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[29]~436_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[29]~436_combout ),
	.datac(\cpu|rf|qb[29]~438_combout ),
	.datad(\cpu|rf|qb[29]~431_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~439_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~439 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[29]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N26
cycloneii_lcell_comb \cpu|rf|qb[29]~444 (
// Equation(s):
// \cpu|rf|qb[29]~444_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[29]~439_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[29]~443_combout )))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[29]~443_combout ),
	.datad(\cpu|rf|qb[29]~439_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~444_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~444 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[29]~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneii_lcell_comb \cpu|rf|qb[29]~447 (
// Equation(s):
// \cpu|rf|qb[29]~447_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[29]~444_combout  & ((\cpu|rf|qb[29]~446_combout ))) # (!\cpu|rf|qb[29]~444_combout  & (\cpu|rf|qb[29]~429_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[29]~444_combout 
// ))))

	.dataa(\cpu|rf|qb[29]~429_combout ),
	.datab(\cpu|rf|qb[29]~446_combout ),
	.datac(\cpu|rf|qb[2]~66_combout ),
	.datad(\cpu|rf|qb[29]~444_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[29]~447_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[29]~447 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[29]~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~32 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~32_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[30]~427_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[29]~447_combout ))

	.dataa(vcc),
	.datab(\cpu|rf|qb[29]~447_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|rf|qb[30]~427_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~32 .lut_mask = 16'hFC0C;
defparam \cpu|al_unit|ShiftRight1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~60 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~60_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight1~32_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight0~55_combout ))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|al_unit|ShiftRight0~55_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftRight1~32_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~60 .lut_mask = 16'hEE44;
defparam \cpu|al_unit|ShiftRight1~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~73 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~73_combout  = (\cpu|al_unit|ShiftRight0~72_combout ) # ((!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight1~60_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~72_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|al_unit|ShiftRight1~60_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~73 .lut_mask = 16'hBAAA;
defparam \cpu|al_unit|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~53 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~53_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[20]~627_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[19]~647_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|rf|qb[19]~647_combout ),
	.datad(\cpu|rf|qb[20]~627_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~53 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~61 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~61_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight1~29_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight0~53_combout ))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight0~53_combout ),
	.datad(\cpu|al_unit|ShiftRight1~29_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~61 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight1~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~74 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~74_combout  = (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight1~61_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|al_unit|ShiftRight1~61_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~74 .lut_mask = 16'h3000;
defparam \cpu|al_unit|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~34 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~34_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[26]~507_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[25]~527_combout ))

	.dataa(vcc),
	.datab(\cpu|rf|qb[25]~527_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|rf|qb[26]~507_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~34 .lut_mask = 16'hFC0C;
defparam \cpu|al_unit|ShiftRight1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~51 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~51_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[24]~547_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[23]~567_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|rf|qb[24]~547_combout ),
	.datad(\cpu|rf|qb[23]~567_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~51 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~59 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~59_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight1~34_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~51_combout )))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight1~34_combout ),
	.datad(\cpu|al_unit|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~59 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight1~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~75 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~75_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight1~59_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|al_unit|ShiftRight1~59_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~75 .lut_mask = 16'hEAAA;
defparam \cpu|al_unit|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~76 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~76_combout  = (\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~73_combout )) # (!\cpu|alu_a|y[3]~9_combout  & (((\cpu|al_unit|ShiftRight0~74_combout ) # (\cpu|al_unit|ShiftRight0~75_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftRight0~73_combout ),
	.datac(\cpu|al_unit|ShiftRight0~74_combout ),
	.datad(\cpu|al_unit|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~76 .lut_mask = 16'hDDD8;
defparam \cpu|al_unit|ShiftRight0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N4
cycloneii_lcell_comb \cpu|al_unit|Mux12~3 (
// Equation(s):
// \cpu|al_unit|Mux12~3_combout  = (\cpu|al_unit|Mux9~1_combout  & ((\cpu|al_unit|Mux9~2_combout  & ((\cpu|al_unit|ShiftRight0~76_combout ))) # (!\cpu|al_unit|Mux9~2_combout  & (\cpu|al_unit|Mux12~2_combout )))) # (!\cpu|al_unit|Mux9~1_combout  & 
// (((!\cpu|al_unit|Mux9~2_combout ))))

	.dataa(\cpu|al_unit|Mux9~1_combout ),
	.datab(\cpu|al_unit|Mux12~2_combout ),
	.datac(\cpu|al_unit|Mux9~2_combout ),
	.datad(\cpu|al_unit|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~3 .lut_mask = 16'hAD0D;
defparam \cpu|al_unit|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N30
cycloneii_lcell_comb \cpu|al_unit|Mux12~4 (
// Equation(s):
// \cpu|al_unit|Mux12~4_combout  = (\cpu|al_unit|Mux12~3_combout  & (((\cpu|al_unit|Mux9~0_combout ) # (\cpu|al_unit|ShiftLeft0~100_combout )))) # (!\cpu|al_unit|Mux12~3_combout  & (\cpu|al_unit|ShiftLeft0~66_combout  & (!\cpu|al_unit|Mux9~0_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~66_combout ),
	.datab(\cpu|al_unit|Mux12~3_combout ),
	.datac(\cpu|al_unit|Mux9~0_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~100_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~4 .lut_mask = 16'hCEC2;
defparam \cpu|al_unit|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N8
cycloneii_lcell_comb \cpu|al_unit|Mux12~5 (
// Equation(s):
// \cpu|al_unit|Mux12~5_combout  = (\cpu|al_unit|Mux12~1_combout  & ((\cpu|al_unit|Mux12~4_combout ) # ((!\cpu|al_unit|Mux29~11_combout )))) # (!\cpu|al_unit|Mux12~1_combout  & (((\cpu|al_unit|Mux29~11_combout  & \cpu|alu_b|y[3]~33_combout ))))

	.dataa(\cpu|al_unit|Mux12~1_combout ),
	.datab(\cpu|al_unit|Mux12~4_combout ),
	.datac(\cpu|al_unit|Mux29~11_combout ),
	.datad(\cpu|alu_b|y[3]~33_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~5 .lut_mask = 16'hDA8A;
defparam \cpu|al_unit|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N10
cycloneii_lcell_comb \cpu|al_unit|Mux12~6 (
// Equation(s):
// \cpu|al_unit|Mux12~6_combout  = (\cpu|al_unit|Mux29~16_combout  & (((!\cpu|al_unit|Mux29~17_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~63_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux12~5_combout )))))

	.dataa(\cpu|al_unit|ShiftRight1~63_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux29~17_combout ),
	.datad(\cpu|al_unit|Mux12~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~6 .lut_mask = 16'h2F2C;
defparam \cpu|al_unit|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N28
cycloneii_lcell_comb \cpu|al_unit|Mux12~7 (
// Equation(s):
// \cpu|al_unit|Mux12~7_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_b|y[19]~48_combout  & ((\cpu|alu_a|y[19]~21_combout ) # (!\cpu|al_unit|Mux12~6_combout ))) # (!\cpu|alu_b|y[19]~48_combout  & (\cpu|alu_a|y[19]~21_combout  & 
// !\cpu|al_unit|Mux12~6_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux12~6_combout ))))

	.dataa(\cpu|alu_b|y[19]~48_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|alu_a|y[19]~21_combout ),
	.datad(\cpu|al_unit|Mux12~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~7 .lut_mask = 16'hB3C8;
defparam \cpu|al_unit|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N26
cycloneii_lcell_comb \cpu|al_unit|Mux12~8 (
// Equation(s):
// \cpu|al_unit|Mux12~8_combout  = (\cpu|alu_a|y[4]~8_combout  & ((\cpu|cu|aluc[3]~4_combout  & (\cpu|alu_b|y[31]~44_combout )) # (!\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|Mux12~7_combout ))))) # (!\cpu|alu_a|y[4]~8_combout  & 
// (((\cpu|al_unit|Mux12~7_combout ))))

	.dataa(\cpu|alu_b|y[31]~44_combout ),
	.datab(\cpu|al_unit|Mux12~7_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|cu|aluc[3]~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux12~8 .lut_mask = 16'hACCC;
defparam \cpu|al_unit|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N30
cycloneii_lcell_comb \cpu|link|y[19]~40 (
// Equation(s):
// \cpu|link|y[19]~40_combout  = (\cpu|pcplus4|p4[19]~34_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux12~8_combout )))) # (!\cpu|pcplus4|p4[19]~34_combout  & (((\cpu|link|y[5]~70_combout  & 
// \cpu|al_unit|Mux12~8_combout ))))

	.dataa(\cpu|pcplus4|p4[19]~34_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|link|y[5]~70_combout ),
	.datad(\cpu|al_unit|Mux12~8_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[19]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[19]~40 .lut_mask = 16'hF888;
defparam \cpu|link|y[19]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[19]));
// synopsys translate_off
defparam \in_port1[19]~I .input_async_reset = "none";
defparam \in_port1[19]~I .input_power_up = "low";
defparam \in_port1[19]~I .input_register_mode = "none";
defparam \in_port1[19]~I .input_sync_reset = "none";
defparam \in_port1[19]~I .oe_async_reset = "none";
defparam \in_port1[19]~I .oe_power_up = "low";
defparam \in_port1[19]~I .oe_register_mode = "none";
defparam \in_port1[19]~I .oe_sync_reset = "none";
defparam \in_port1[19]~I .operation_mode = "input";
defparam \in_port1[19]~I .output_async_reset = "none";
defparam \in_port1[19]~I .output_power_up = "low";
defparam \in_port1[19]~I .output_register_mode = "none";
defparam \in_port1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X58_Y20_N5
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[19] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [19]));

// Location: LCCOMB_X58_Y20_N4
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector12~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector12~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [19] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [19]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector12~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[19]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [19]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[19]));
// synopsys translate_off
defparam \in_port0[19]~I .input_async_reset = "none";
defparam \in_port0[19]~I .input_power_up = "low";
defparam \in_port0[19]~I .input_register_mode = "none";
defparam \in_port0[19]~I .input_sync_reset = "none";
defparam \in_port0[19]~I .oe_async_reset = "none";
defparam \in_port0[19]~I .oe_power_up = "low";
defparam \in_port0[19]~I .oe_register_mode = "none";
defparam \in_port0[19]~I .oe_sync_reset = "none";
defparam \in_port0[19]~I .operation_mode = "input";
defparam \in_port0[19]~I .output_async_reset = "none";
defparam \in_port0[19]~I .output_power_up = "low";
defparam \in_port0[19]~I .output_register_mode = "none";
defparam \in_port0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X58_Y20_N7
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[19] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [19]));

// Location: LCCOMB_X58_Y20_N6
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector12~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector12~1_combout  = (!\cpu|al_unit|Mux28~8_combout  & (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [19] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [19]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector12~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N28
cycloneii_lcell_comb \dmem|io_data_mux|y[19]~19 (
// Equation(s):
// \dmem|io_data_mux|y[19]~19_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector12~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector12~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [19]))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [19]),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector12~0_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector12~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[19]~19 .lut_mask = 16'hEEE4;
defparam \dmem|io_data_mux|y[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N24
cycloneii_lcell_comb \cpu|link|y[19]~41 (
// Equation(s):
// \cpu|link|y[19]~41_combout  = (\cpu|link|y[19]~40_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[19]~19_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(\cpu|link|y[19]~40_combout ),
	.datac(vcc),
	.datad(\dmem|io_data_mux|y[19]~19_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[19]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[19]~41 .lut_mask = 16'hEECC;
defparam \cpu|link|y[19]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N3
cycloneii_lcell_ff \cpu|rf|register[11][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][19]~regout ));

// Location: LCFF_X65_Y31_N15
cycloneii_lcell_ff \cpu|rf|register[9][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][19]~regout ));

// Location: LCFF_X65_Y31_N1
cycloneii_lcell_ff \cpu|rf|register[8][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][19]~regout ));

// Location: LCCOMB_X65_Y31_N14
cycloneii_lcell_comb \cpu|rf|qb[19]~628 (
// Equation(s):
// \cpu|rf|qb[19]~628_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][19]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][19]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[9][19]~regout ),
	.datad(\cpu|rf|register[8][19]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~628_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~628 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[19]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N2
cycloneii_lcell_comb \cpu|rf|qb[19]~629 (
// Equation(s):
// \cpu|rf|qb[19]~629_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[19]~628_combout  & ((\cpu|rf|register[11][19]~regout ))) # (!\cpu|rf|qb[19]~628_combout  & (\cpu|rf|register[10][19]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[19]~628_combout ))))

	.dataa(\cpu|rf|register[10][19]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[11][19]~regout ),
	.datad(\cpu|rf|qb[19]~628_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~629_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~629 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[19]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N16
cycloneii_lcell_comb \cpu|rf|qb[19]~643 (
// Equation(s):
// \cpu|rf|qb[19]~643_combout  = (\cpu|rf|qb[19]~642_combout  & ((\cpu|rf|register[3][19]~regout ) # ((!\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[19]~642_combout  & (((\cpu|rf|register[2][19]~regout  & \cpu|rf|qb[2]~78_combout ))))

	.dataa(\cpu|rf|qb[19]~642_combout ),
	.datab(\cpu|rf|register[3][19]~regout ),
	.datac(\cpu|rf|register[2][19]~regout ),
	.datad(\cpu|rf|qb[2]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~643_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~643 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[19]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y32_N7
cycloneii_lcell_ff \cpu|rf|register[23][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][19]~regout ));

// Location: LCCOMB_X67_Y32_N6
cycloneii_lcell_comb \cpu|rf|qb[19]~637 (
// Equation(s):
// \cpu|rf|qb[19]~637_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][19]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][19]~regout ))))

	.dataa(\cpu|rf|register[19][19]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[23][19]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~637_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~637 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[19]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N24
cycloneii_lcell_comb \cpu|rf|qb[19]~638 (
// Equation(s):
// \cpu|rf|qb[19]~638_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[19]~637_combout  & ((\cpu|rf|register[31][19]~regout ))) # (!\cpu|rf|qb[19]~637_combout  & (\cpu|rf|register[27][19]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[19]~637_combout ))))

	.dataa(\cpu|rf|register[27][19]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[31][19]~regout ),
	.datad(\cpu|rf|qb[19]~637_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~638_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~638 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[19]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y33_N21
cycloneii_lcell_ff \cpu|rf|register[25][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[19]~41_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][19]~regout ));

// Location: LCCOMB_X66_Y34_N18
cycloneii_lcell_comb \cpu|rf|qb[19]~630 (
// Equation(s):
// \cpu|rf|qb[19]~630_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][19]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][19]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[21][19]~regout ),
	.datac(\cpu|rf|register[17][19]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~630_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~630 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[19]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneii_lcell_comb \cpu|rf|qb[19]~631 (
// Equation(s):
// \cpu|rf|qb[19]~631_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[19]~630_combout  & (\cpu|rf|register[29][19]~regout )) # (!\cpu|rf|qb[19]~630_combout  & ((\cpu|rf|register[25][19]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[19]~630_combout ))))

	.dataa(\cpu|rf|register[29][19]~regout ),
	.datab(\cpu|rf|register[25][19]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[19]~630_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~631_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~631 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[19]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N18
cycloneii_lcell_comb \cpu|rf|register[30][19]~feeder (
// Equation(s):
// \cpu|rf|register[30][19]~feeder_combout  = \cpu|link|y[19]~41_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[19]~41_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[30][19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[30][19]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[30][19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y30_N19
cycloneii_lcell_ff \cpu|rf|register[30][19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[30][19]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][19]~regout ));

// Location: LCCOMB_X71_Y32_N24
cycloneii_lcell_comb \cpu|rf|qb[19]~632 (
// Equation(s):
// \cpu|rf|qb[19]~632_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][19]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[18][19]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[26][19]~regout ),
	.datab(\cpu|rf|register[18][19]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~632_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~632 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[19]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N18
cycloneii_lcell_comb \cpu|rf|qb[19]~633 (
// Equation(s):
// \cpu|rf|qb[19]~633_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[19]~632_combout  & ((\cpu|rf|register[30][19]~regout ))) # (!\cpu|rf|qb[19]~632_combout  & (\cpu|rf|register[22][19]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[19]~632_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[22][19]~regout ),
	.datac(\cpu|rf|register[30][19]~regout ),
	.datad(\cpu|rf|qb[19]~632_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~633_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~633 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[19]~633 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N28
cycloneii_lcell_comb \cpu|rf|qb[19]~636 (
// Equation(s):
// \cpu|rf|qb[19]~636_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # (\cpu|rf|qb[19]~633_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|qb[19]~635_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|rf|qb[19]~635_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[19]~633_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~636_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~636 .lut_mask = 16'hCEC2;
defparam \cpu|rf|qb[19]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N2
cycloneii_lcell_comb \cpu|rf|qb[19]~639 (
// Equation(s):
// \cpu|rf|qb[19]~639_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[19]~636_combout  & (\cpu|rf|qb[19]~638_combout )) # (!\cpu|rf|qb[19]~636_combout  & ((\cpu|rf|qb[19]~631_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[19]~636_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[19]~638_combout ),
	.datac(\cpu|rf|qb[19]~631_combout ),
	.datad(\cpu|rf|qb[19]~636_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~639_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~639 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[19]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N30
cycloneii_lcell_comb \cpu|rf|qb[19]~644 (
// Equation(s):
// \cpu|rf|qb[19]~644_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[19]~639_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[19]~643_combout )))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[19]~643_combout ),
	.datad(\cpu|rf|qb[19]~639_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~644_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~644 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[19]~644 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N14
cycloneii_lcell_comb \cpu|rf|qb[19]~647 (
// Equation(s):
// \cpu|rf|qb[19]~647_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[19]~644_combout  & (\cpu|rf|qb[19]~646_combout )) # (!\cpu|rf|qb[19]~644_combout  & ((\cpu|rf|qb[19]~629_combout ))))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[19]~644_combout 
// ))))

	.dataa(\cpu|rf|qb[19]~646_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[19]~629_combout ),
	.datad(\cpu|rf|qb[19]~644_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~647_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~647 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[19]~647 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N24
cycloneii_lcell_comb \cpu|rf|qb[19]~730 (
// Equation(s):
// \cpu|rf|qb[19]~730_combout  = (\cpu|rf|qb[19]~647_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|rf|qb[19]~647_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[19]~730_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[19]~730 .lut_mask = 16'hCF00;
defparam \cpu|rf|qb[19]~730 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[22]));
// synopsys translate_off
defparam \in_port1[22]~I .input_async_reset = "none";
defparam \in_port1[22]~I .input_power_up = "low";
defparam \in_port1[22]~I .input_register_mode = "none";
defparam \in_port1[22]~I .input_sync_reset = "none";
defparam \in_port1[22]~I .oe_async_reset = "none";
defparam \in_port1[22]~I .oe_power_up = "low";
defparam \in_port1[22]~I .oe_register_mode = "none";
defparam \in_port1[22]~I .oe_sync_reset = "none";
defparam \in_port1[22]~I .operation_mode = "input";
defparam \in_port1[22]~I .output_async_reset = "none";
defparam \in_port1[22]~I .output_power_up = "low";
defparam \in_port1[22]~I .output_register_mode = "none";
defparam \in_port1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X60_Y23_N11
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[22] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [22]));

// Location: LCCOMB_X57_Y30_N16
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector9~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector9~0_combout  = (!\cpu|al_unit|Mux28~8_combout  & (\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg1 [22] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [22]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector9~0 .lut_mask = 16'h4000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[22]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [22]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[22]));
// synopsys translate_off
defparam \in_port0[22]~I .input_async_reset = "none";
defparam \in_port0[22]~I .input_power_up = "low";
defparam \in_port0[22]~I .input_register_mode = "none";
defparam \in_port0[22]~I .input_sync_reset = "none";
defparam \in_port0[22]~I .oe_async_reset = "none";
defparam \in_port0[22]~I .oe_power_up = "low";
defparam \in_port0[22]~I .oe_register_mode = "none";
defparam \in_port0[22]~I .oe_sync_reset = "none";
defparam \in_port0[22]~I .operation_mode = "input";
defparam \in_port0[22]~I .output_async_reset = "none";
defparam \in_port0[22]~I .output_power_up = "low";
defparam \in_port0[22]~I .output_register_mode = "none";
defparam \in_port0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X58_Y20_N31
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[22] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [22]));

// Location: LCCOMB_X58_Y20_N30
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector9~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector9~1_combout  = (!\cpu|al_unit|Mux28~8_combout  & (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [22] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [22]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector9~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector9~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N20
cycloneii_lcell_comb \dmem|io_data_mux|y[22]~22 (
// Equation(s):
// \dmem|io_data_mux|y[22]~22_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector9~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector9~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [22]))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [22]),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector9~0_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector9~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[22]~22 .lut_mask = 16'hEEE4;
defparam \dmem|io_data_mux|y[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y33_N27
cycloneii_lcell_ff \cpu|rf|register[14][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][22]~regout ));

// Location: LCCOMB_X62_Y33_N26
cycloneii_lcell_comb \cpu|rf|qa[22]~422 (
// Equation(s):
// \cpu|rf|qa[22]~422_combout  = (\cpu|rf|qa[22]~421_combout  & ((\cpu|rf|register[15][22]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[22]~421_combout  & (((\cpu|rf|register[14][22]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|qa[22]~421_combout ),
	.datab(\cpu|rf|register[15][22]~regout ),
	.datac(\cpu|rf|register[14][22]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~422_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~422 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qa[22]~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y30_N25
cycloneii_lcell_ff \cpu|rf|register[3][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][22]~regout ));

// Location: LCFF_X61_Y33_N1
cycloneii_lcell_ff \cpu|rf|register[1][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][22]~regout ));

// Location: LCCOMB_X61_Y33_N0
cycloneii_lcell_comb \cpu|rf|qa[22]~418 (
// Equation(s):
// \cpu|rf|qa[22]~418_combout  = (\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[4]~14_combout )))) # (!\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[2][22]~regout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|register[1][22]~regout 
// )))))

	.dataa(\cpu|rf|register[2][22]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][22]~regout ),
	.datad(\cpu|rf|qa[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~418_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~418 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[22]~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneii_lcell_comb \cpu|rf|qa[22]~419 (
// Equation(s):
// \cpu|rf|qa[22]~419_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[22]~418_combout  & ((\cpu|rf|register[3][22]~regout ))) # (!\cpu|rf|qa[22]~418_combout  & (\cpu|rf|qa[22]~417_combout )))) # (!\cpu|rf|qa[4]~17_combout  & 
// (((\cpu|rf|qa[22]~418_combout ))))

	.dataa(\cpu|rf|qa[22]~417_combout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[3][22]~regout ),
	.datad(\cpu|rf|qa[22]~418_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~419_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~419 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[22]~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N20
cycloneii_lcell_comb \cpu|rf|register[22][22]~feeder (
// Equation(s):
// \cpu|rf|register[22][22]~feeder_combout  = \cpu|link|y[22]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[22]~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[22][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[22][22]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[22][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y30_N21
cycloneii_lcell_ff \cpu|rf|register[22][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[22][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][22]~regout ));

// Location: LCFF_X68_Y30_N5
cycloneii_lcell_ff \cpu|rf|register[30][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][22]~regout ));

// Location: LCFF_X68_Y30_N11
cycloneii_lcell_ff \cpu|rf|register[18][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][22]~regout ));

// Location: LCCOMB_X68_Y30_N10
cycloneii_lcell_comb \cpu|rf|qa[22]~406 (
// Equation(s):
// \cpu|rf|qa[22]~406_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][22]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][22]~regout )))))

	.dataa(\cpu|rf|register[26][22]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[18][22]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~406_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~406 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[22]~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y30_N4
cycloneii_lcell_comb \cpu|rf|qa[22]~407 (
// Equation(s):
// \cpu|rf|qa[22]~407_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[22]~406_combout  & ((\cpu|rf|register[30][22]~regout ))) # (!\cpu|rf|qa[22]~406_combout  & (\cpu|rf|register[22][22]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[22]~406_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[22][22]~regout ),
	.datac(\cpu|rf|register[30][22]~regout ),
	.datad(\cpu|rf|qa[22]~406_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~407_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~407 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[22]~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y24_N21
cycloneii_lcell_ff \cpu|rf|register[28][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][22]~regout ));

// Location: LCCOMB_X62_Y25_N16
cycloneii_lcell_comb \cpu|rf|register[20][22]~feeder (
// Equation(s):
// \cpu|rf|register[20][22]~feeder_combout  = \cpu|link|y[22]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[22]~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[20][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[20][22]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[20][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N17
cycloneii_lcell_ff \cpu|rf|register[20][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[20][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][22]~regout ));

// Location: LCCOMB_X62_Y25_N26
cycloneii_lcell_comb \cpu|rf|register[16][22]~feeder (
// Equation(s):
// \cpu|rf|register[16][22]~feeder_combout  = \cpu|link|y[22]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[22]~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[16][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[16][22]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[16][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y25_N27
cycloneii_lcell_ff \cpu|rf|register[16][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[16][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][22]~regout ));

// Location: LCFF_X65_Y29_N27
cycloneii_lcell_ff \cpu|rf|register[24][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][22]~regout ));

// Location: LCCOMB_X62_Y25_N28
cycloneii_lcell_comb \cpu|rf|qa[22]~410 (
// Equation(s):
// \cpu|rf|qa[22]~410_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # (\cpu|rf|register[24][22]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[16][22]~regout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[16][22]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|register[24][22]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~410_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~410 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[22]~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N14
cycloneii_lcell_comb \cpu|rf|qa[22]~411 (
// Equation(s):
// \cpu|rf|qa[22]~411_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[22]~410_combout  & (\cpu|rf|register[28][22]~regout )) # (!\cpu|rf|qa[22]~410_combout  & ((\cpu|rf|register[20][22]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[22]~410_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[28][22]~regout ),
	.datac(\cpu|rf|register[20][22]~regout ),
	.datad(\cpu|rf|qa[22]~410_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~411_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~411 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[22]~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N28
cycloneii_lcell_comb \cpu|rf|register[29][22]~feeder (
// Equation(s):
// \cpu|rf|register[29][22]~feeder_combout  = \cpu|link|y[22]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[22]~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[29][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][22]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[29][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N29
cycloneii_lcell_ff \cpu|rf|register[29][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[29][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][22]~regout ));

// Location: LCFF_X72_Y29_N15
cycloneii_lcell_ff \cpu|rf|register[21][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][22]~regout ));

// Location: LCCOMB_X66_Y30_N14
cycloneii_lcell_comb \cpu|rf|qa[22]~408 (
// Equation(s):
// \cpu|rf|qa[22]~408_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][22]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][22]~regout ))))

	.dataa(\cpu|rf|register[17][22]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[21][22]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~408_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~408 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[22]~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y30_N30
cycloneii_lcell_comb \cpu|rf|qa[22]~409 (
// Equation(s):
// \cpu|rf|qa[22]~409_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[22]~408_combout  & ((\cpu|rf|register[29][22]~regout ))) # (!\cpu|rf|qa[22]~408_combout  & (\cpu|rf|register[25][22]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[22]~408_combout ))))

	.dataa(\cpu|rf|register[25][22]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[29][22]~regout ),
	.datad(\cpu|rf|qa[22]~408_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~409_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~409 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[22]~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N8
cycloneii_lcell_comb \cpu|rf|qa[22]~412 (
// Equation(s):
// \cpu|rf|qa[22]~412_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[22]~409_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[22]~411_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[22]~411_combout ),
	.datad(\cpu|rf|qa[22]~409_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~412_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~412 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[22]~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N18
cycloneii_lcell_comb \cpu|rf|qa[22]~415 (
// Equation(s):
// \cpu|rf|qa[22]~415_combout  = (\cpu|rf|qa[22]~412_combout  & ((\cpu|rf|qa[22]~414_combout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[22]~412_combout  & (((\cpu|rf|qa[22]~407_combout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|qa[22]~414_combout ),
	.datab(\cpu|rf|qa[22]~407_combout ),
	.datac(\cpu|rf|qa[22]~412_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~415_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~415 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[22]~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N20
cycloneii_lcell_comb \cpu|rf|qa[22]~420 (
// Equation(s):
// \cpu|rf|qa[22]~420_combout  = (\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[4]~10_combout )))) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[22]~415_combout ))) # (!\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[22]~419_combout ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[22]~419_combout ),
	.datac(\cpu|rf|qa[4]~10_combout ),
	.datad(\cpu|rf|qa[22]~415_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~420_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~420 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qa[22]~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N22
cycloneii_lcell_comb \cpu|rf|qa[22]~423 (
// Equation(s):
// \cpu|rf|qa[22]~423_combout  = (\cpu|rf|qa[22]~420_combout  & (((\cpu|rf|qa[22]~422_combout ) # (!\cpu|rf|qa[4]~13_combout )))) # (!\cpu|rf|qa[22]~420_combout  & (\cpu|rf|qa[22]~405_combout  & ((\cpu|rf|qa[4]~13_combout ))))

	.dataa(\cpu|rf|qa[22]~405_combout ),
	.datab(\cpu|rf|qa[22]~422_combout ),
	.datac(\cpu|rf|qa[22]~420_combout ),
	.datad(\cpu|rf|qa[4]~13_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[22]~423_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[22]~423 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[22]~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N30
cycloneii_lcell_comb \cpu|alu_a|y[22]~25 (
// Equation(s):
// \cpu|alu_a|y[22]~25_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[22]~423_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qa[22]~423_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[22]~25 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~45 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~45_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight1~24_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~34_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftRight1~24_combout ),
	.datad(\cpu|al_unit|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~45 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~70 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~70_combout  = (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight1~49_combout )) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight1~45_combout )))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight1~49_combout ),
	.datad(\cpu|al_unit|ShiftRight1~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~70 .lut_mask = 16'h5140;
defparam \cpu|al_unit|ShiftRight1~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~19 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~19_combout  = (\cpu|alu_a|y[2]~10_combout ) # (!\cpu|al_unit|ShiftRight0~17_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight0~17_combout ),
	.datad(\cpu|alu_a|y[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~19 .lut_mask = 16'hFF0F;
defparam \cpu|al_unit|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~71 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~71_combout  = (\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftLeft0~19_combout  & ((\cpu|rf|qb[31]~87_combout ))) # (!\cpu|al_unit|ShiftLeft0~19_combout  & (\cpu|rf|qb[30]~427_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|rf|qb[30]~427_combout ),
	.datac(\cpu|rf|qb[31]~87_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~71 .lut_mask = 16'hA088;
defparam \cpu|al_unit|ShiftRight1~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~72 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~72_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|ShiftRight1~70_combout ) # (\cpu|al_unit|ShiftRight1~71_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftRight1~70_combout ),
	.datad(\cpu|al_unit|ShiftRight1~71_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~72 .lut_mask = 16'hEEEA;
defparam \cpu|al_unit|ShiftRight1~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N12
cycloneii_lcell_comb \cpu|al_unit|s~41 (
// Equation(s):
// \cpu|al_unit|s~41_combout  = \cpu|alu_b|y[22]~51_combout  $ (((\cpu|rf|qa[22]~423_combout  & \cpu|alu_a|y[0]~0_combout )))

	.dataa(\cpu|rf|qa[22]~423_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|alu_b|y[22]~51_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~41 .lut_mask = 16'h7788;
defparam \cpu|al_unit|s~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N26
cycloneii_lcell_comb \cpu|al_unit|Mux9~3 (
// Equation(s):
// \cpu|al_unit|Mux9~3_combout  = (\cpu|al_unit|Mux2~18_combout  & ((\cpu|al_unit|Mux29~11_combout  & (\cpu|alu_b|y[6]~41_combout )) # (!\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|s~41_combout ))))) # (!\cpu|al_unit|Mux2~18_combout  & 
// (((\cpu|al_unit|Mux29~11_combout ))))

	.dataa(\cpu|alu_b|y[6]~41_combout ),
	.datab(\cpu|al_unit|Mux2~18_combout ),
	.datac(\cpu|al_unit|Mux29~11_combout ),
	.datad(\cpu|al_unit|s~41_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~3 .lut_mask = 16'hBCB0;
defparam \cpu|al_unit|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N22
cycloneii_lcell_comb \cpu|al_unit|Mux9~7 (
// Equation(s):
// \cpu|al_unit|Mux9~7_combout  = (\cpu|al_unit|Mux9~3_combout  & ((\cpu|al_unit|Mux9~6_combout ) # ((\cpu|al_unit|Mux2~18_combout )))) # (!\cpu|al_unit|Mux9~3_combout  & (((!\cpu|al_unit|Mux2~18_combout  & \cpu|al_unit|Add0~116_combout ))))

	.dataa(\cpu|al_unit|Mux9~6_combout ),
	.datab(\cpu|al_unit|Mux9~3_combout ),
	.datac(\cpu|al_unit|Mux2~18_combout ),
	.datad(\cpu|al_unit|Add0~116_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~7 .lut_mask = 16'hCBC8;
defparam \cpu|al_unit|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N4
cycloneii_lcell_comb \cpu|al_unit|Mux9~8 (
// Equation(s):
// \cpu|al_unit|Mux9~8_combout  = (\cpu|al_unit|Mux29~16_combout  & (!\cpu|al_unit|Mux29~17_combout )) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~72_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux9~7_combout )))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|al_unit|Mux29~17_combout ),
	.datac(\cpu|al_unit|ShiftRight1~72_combout ),
	.datad(\cpu|al_unit|Mux9~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~8 .lut_mask = 16'h7362;
defparam \cpu|al_unit|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N18
cycloneii_lcell_comb \cpu|al_unit|Mux9~9 (
// Equation(s):
// \cpu|al_unit|Mux9~9_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[22]~25_combout  & ((\cpu|alu_b|y[22]~51_combout ) # (!\cpu|al_unit|Mux9~8_combout ))) # (!\cpu|alu_a|y[22]~25_combout  & (!\cpu|al_unit|Mux9~8_combout  & 
// \cpu|alu_b|y[22]~51_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux9~8_combout ))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|alu_a|y[22]~25_combout ),
	.datac(\cpu|al_unit|Mux9~8_combout ),
	.datad(\cpu|alu_b|y[22]~51_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~9 .lut_mask = 16'hDA58;
defparam \cpu|al_unit|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N18
cycloneii_lcell_comb \cpu|al_unit|Mux9~10 (
// Equation(s):
// \cpu|al_unit|Mux9~10_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|alu_a|y[4]~8_combout  & (\cpu|alu_b|y[31]~44_combout )) # (!\cpu|alu_a|y[4]~8_combout  & ((\cpu|al_unit|Mux9~9_combout ))))) # (!\cpu|cu|aluc[3]~4_combout  & 
// (((\cpu|al_unit|Mux9~9_combout ))))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|alu_b|y[31]~44_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|al_unit|Mux9~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux9~10 .lut_mask = 16'hDF80;
defparam \cpu|al_unit|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N16
cycloneii_lcell_comb \cpu|nextpc|Mux9~1 (
// Equation(s):
// \cpu|nextpc|Mux9~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((!\cpu|rf|Equal0~1_combout  & \cpu|rf|qa[22]~423_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[22]~40_combout ))

	.dataa(\cpu|pcplus4|p4[22]~40_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|rf|Equal0~1_combout ),
	.datad(\cpu|rf|qa[22]~423_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux9~1 .lut_mask = 16'h2E22;
defparam \cpu|nextpc|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N28
cycloneii_lcell_comb \cpu|nextpc|Mux9~2 (
// Equation(s):
// \cpu|nextpc|Mux9~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux9~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux9~1_combout )))

	.dataa(\cpu|nextpc|Mux9~0_combout ),
	.datab(vcc),
	.datac(\cpu|nextpc|Mux9~1_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux9~2 .lut_mask = 16'h550F;
defparam \cpu|nextpc|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y22_N29
cycloneii_lcell_ff \cpu|ip|q[22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux9~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [22]));

// Location: LCFF_X57_Y33_N13
cycloneii_lcell_ff \cpu|rf|register[15][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][21]~regout ));

// Location: LCFF_X58_Y33_N19
cycloneii_lcell_ff \cpu|rf|register[14][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][21]~regout ));

// Location: LCCOMB_X57_Y33_N22
cycloneii_lcell_comb \cpu|rf|qa[21]~401 (
// Equation(s):
// \cpu|rf|qa[21]~401_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][21]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[12][21]~regout ))))

	.dataa(\cpu|rf|register[12][21]~regout ),
	.datab(\cpu|rf|register[14][21]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~401_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~401 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[21]~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneii_lcell_comb \cpu|rf|qa[21]~402 (
// Equation(s):
// \cpu|rf|qa[21]~402_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[21]~401_combout  & ((\cpu|rf|register[15][21]~regout ))) # (!\cpu|rf|qa[21]~401_combout  & (\cpu|rf|register[13][21]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[21]~401_combout ))))

	.dataa(\cpu|rf|register[13][21]~regout ),
	.datab(\cpu|rf|register[15][21]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[21]~401_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~402_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~402 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[21]~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneii_lcell_comb \cpu|rf|register[11][21]~feeder (
// Equation(s):
// \cpu|rf|register[11][21]~feeder_combout  = \cpu|link|y[21]~45_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[21]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[11][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[11][21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[11][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y34_N13
cycloneii_lcell_ff \cpu|rf|register[11][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[11][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][21]~regout ));

// Location: LCCOMB_X65_Y34_N26
cycloneii_lcell_comb \cpu|rf|register[9][21]~feeder (
// Equation(s):
// \cpu|rf|register[9][21]~feeder_combout  = \cpu|link|y[21]~45_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[21]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[9][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[9][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y34_N27
cycloneii_lcell_ff \cpu|rf|register[9][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[9][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][21]~regout ));

// Location: LCCOMB_X66_Y26_N22
cycloneii_lcell_comb \cpu|rf|qa[21]~394 (
// Equation(s):
// \cpu|rf|qa[21]~394_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][21]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[8][21]~regout ))))

	.dataa(\cpu|rf|register[8][21]~regout ),
	.datab(\cpu|rf|register[9][21]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~394_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~394 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[21]~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N24
cycloneii_lcell_comb \cpu|rf|qa[21]~395 (
// Equation(s):
// \cpu|rf|qa[21]~395_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[21]~394_combout  & ((\cpu|rf|register[11][21]~regout ))) # (!\cpu|rf|qa[21]~394_combout  & (\cpu|rf|register[10][21]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[21]~394_combout ))))

	.dataa(\cpu|rf|register[10][21]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[11][21]~regout ),
	.datad(\cpu|rf|qa[21]~394_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~395_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~395 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[21]~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y31_N25
cycloneii_lcell_ff \cpu|rf|register[5][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][21]~regout ));

// Location: LCCOMB_X61_Y34_N4
cycloneii_lcell_comb \cpu|rf|register[6][21]~feeder (
// Equation(s):
// \cpu|rf|register[6][21]~feeder_combout  = \cpu|link|y[21]~45_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[21]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y34_N5
cycloneii_lcell_ff \cpu|rf|register[6][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[6][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][21]~regout ));

// Location: LCCOMB_X60_Y31_N18
cycloneii_lcell_comb \cpu|rf|qa[21]~396 (
// Equation(s):
// \cpu|rf|qa[21]~396_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][21]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][21]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[6][21]~regout ),
	.datac(\cpu|rf|register[4][21]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~396_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~396 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[21]~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N24
cycloneii_lcell_comb \cpu|rf|qa[21]~397 (
// Equation(s):
// \cpu|rf|qa[21]~397_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[21]~396_combout  & (\cpu|rf|register[7][21]~regout )) # (!\cpu|rf|qa[21]~396_combout  & ((\cpu|rf|register[5][21]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[21]~396_combout ))))

	.dataa(\cpu|rf|register[7][21]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[5][21]~regout ),
	.datad(\cpu|rf|qa[21]~396_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~397_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~397 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[21]~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N18
cycloneii_lcell_comb \cpu|rf|qa[21]~398 (
// Equation(s):
// \cpu|rf|qa[21]~398_combout  = (\cpu|rf|qa[4]~14_combout  & (\cpu|rf|qa[4]~17_combout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[21]~397_combout ))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][21]~regout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][21]~regout ),
	.datad(\cpu|rf|qa[21]~397_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~398_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~398 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[21]~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N30
cycloneii_lcell_comb \cpu|rf|qa[21]~399 (
// Equation(s):
// \cpu|rf|qa[21]~399_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[21]~398_combout  & ((\cpu|rf|register[3][21]~regout ))) # (!\cpu|rf|qa[21]~398_combout  & (\cpu|rf|register[2][21]~regout )))) # (!\cpu|rf|qa[4]~14_combout  & 
// (((\cpu|rf|qa[21]~398_combout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|register[2][21]~regout ),
	.datac(\cpu|rf|register[3][21]~regout ),
	.datad(\cpu|rf|qa[21]~398_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~399_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~399 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[21]~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N4
cycloneii_lcell_comb \cpu|rf|qa[21]~400 (
// Equation(s):
// \cpu|rf|qa[21]~400_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout ) # ((\cpu|rf|qa[21]~395_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[21]~399_combout ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[21]~395_combout ),
	.datad(\cpu|rf|qa[21]~399_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~400_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~400 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[21]~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N18
cycloneii_lcell_comb \cpu|rf|register[31][21]~feeder (
// Equation(s):
// \cpu|rf|register[31][21]~feeder_combout  = \cpu|link|y[21]~45_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[21]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[31][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[31][21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[31][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y33_N19
cycloneii_lcell_ff \cpu|rf|register[31][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[31][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][21]~regout ));

// Location: LCCOMB_X68_Y33_N20
cycloneii_lcell_comb \cpu|rf|register[23][21]~feeder (
// Equation(s):
// \cpu|rf|register[23][21]~feeder_combout  = \cpu|link|y[21]~45_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[21]~45_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][21]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y33_N21
cycloneii_lcell_ff \cpu|rf|register[23][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][21]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][21]~regout ));

// Location: LCCOMB_X67_Y33_N4
cycloneii_lcell_comb \cpu|rf|qa[21]~391 (
// Equation(s):
// \cpu|rf|qa[21]~391_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][21]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][21]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[23][21]~regout ),
	.datac(\cpu|rf|register[19][21]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~391_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~391 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[21]~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y33_N30
cycloneii_lcell_comb \cpu|rf|qa[21]~392 (
// Equation(s):
// \cpu|rf|qa[21]~392_combout  = (\cpu|rf|qa[21]~391_combout  & (((\cpu|rf|register[31][21]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[21]~391_combout  & (\cpu|rf|register[27][21]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[27][21]~regout ),
	.datab(\cpu|rf|register[31][21]~regout ),
	.datac(\cpu|rf|qa[21]~391_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~392_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~392 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[21]~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y28_N27
cycloneii_lcell_ff \cpu|rf|register[16][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][21]~regout ));

// Location: LCCOMB_X65_Y28_N26
cycloneii_lcell_comb \cpu|rf|qa[21]~388 (
// Equation(s):
// \cpu|rf|qa[21]~388_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][21]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][21]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[24][21]~regout ),
	.datac(\cpu|rf|register[16][21]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~388_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~388 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[21]~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y28_N9
cycloneii_lcell_ff \cpu|rf|register[28][21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[21]~45_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][21]~regout ));

// Location: LCCOMB_X65_Y28_N8
cycloneii_lcell_comb \cpu|rf|qa[21]~389 (
// Equation(s):
// \cpu|rf|qa[21]~389_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[21]~388_combout  & (\cpu|rf|register[28][21]~regout )) # (!\cpu|rf|qa[21]~388_combout  & ((\cpu|rf|register[20][21]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|qa[21]~388_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|qa[21]~388_combout ),
	.datac(\cpu|rf|register[28][21]~regout ),
	.datad(\cpu|rf|register[20][21]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~389_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~389 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qa[21]~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N24
cycloneii_lcell_comb \cpu|rf|qa[21]~390 (
// Equation(s):
// \cpu|rf|qa[21]~390_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[21]~387_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[21]~389_combout )))))

	.dataa(\cpu|rf|qa[21]~387_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[21]~389_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~390_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~390 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[21]~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N10
cycloneii_lcell_comb \cpu|rf|qa[21]~393 (
// Equation(s):
// \cpu|rf|qa[21]~393_combout  = (\cpu|rf|qa[21]~390_combout  & (((\cpu|rf|qa[21]~392_combout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[21]~390_combout  & (\cpu|rf|qa[21]~385_combout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|qa[21]~385_combout ),
	.datab(\cpu|rf|qa[21]~392_combout ),
	.datac(\cpu|rf|qa[21]~390_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~393_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~393 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[21]~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y30_N26
cycloneii_lcell_comb \cpu|rf|qa[21]~403 (
// Equation(s):
// \cpu|rf|qa[21]~403_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[21]~400_combout  & (\cpu|rf|qa[21]~402_combout )) # (!\cpu|rf|qa[21]~400_combout  & ((\cpu|rf|qa[21]~393_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[21]~400_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[21]~402_combout ),
	.datac(\cpu|rf|qa[21]~400_combout ),
	.datad(\cpu|rf|qa[21]~393_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[21]~403_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[21]~403 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[21]~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N22
cycloneii_lcell_comb \cpu|nextpc|Mux10~1 (
// Equation(s):
// \cpu|nextpc|Mux10~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((!\cpu|rf|Equal0~1_combout  & \cpu|rf|qa[21]~403_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[21]~38_combout ))

	.dataa(\cpu|pcplus4|p4[21]~38_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|rf|qa[21]~403_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux10~1 .lut_mask = 16'h30AA;
defparam \cpu|nextpc|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N4
cycloneii_lcell_comb \cpu|nextpc|Mux10~0 (
// Equation(s):
// \cpu|nextpc|Mux10~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [19]))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|br_adr|p4[21]~38_combout ))

	.dataa(\cpu|br_adr|p4[21]~38_combout ),
	.datab(vcc),
	.datac(\cpu|cu|pcsource[1]~7_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux10~0 .lut_mask = 16'hFA0A;
defparam \cpu|nextpc|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N26
cycloneii_lcell_comb \cpu|nextpc|Mux10~2 (
// Equation(s):
// \cpu|nextpc|Mux10~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux10~0_combout ))) # (!\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux10~1_combout ))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux10~1_combout ),
	.datac(\cpu|nextpc|Mux10~0_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux10~2 .lut_mask = 16'h0F33;
defparam \cpu|nextpc|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y22_N27
cycloneii_lcell_ff \cpu|ip|q[21] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux10~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [21]));

// Location: LCCOMB_X67_Y22_N22
cycloneii_lcell_comb \cpu|nextpc|Mux11~1 (
// Equation(s):
// \cpu|nextpc|Mux11~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((!\cpu|rf|Equal0~1_combout  & \cpu|rf|qa[20]~383_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[20]~36_combout ))

	.dataa(\cpu|pcplus4|p4[20]~36_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|rf|qa[20]~383_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux11~1 .lut_mask = 16'h30AA;
defparam \cpu|nextpc|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N6
cycloneii_lcell_comb \cpu|br_adr|p4[20]~36 (
// Equation(s):
// \cpu|br_adr|p4[20]~36_combout  = ((\cpu|pcplus4|p4[20]~36_combout  $ (\cpu|immediate[16]~0_combout  $ (!\cpu|br_adr|p4[19]~35 )))) # (GND)
// \cpu|br_adr|p4[20]~37  = CARRY((\cpu|pcplus4|p4[20]~36_combout  & ((\cpu|immediate[16]~0_combout ) # (!\cpu|br_adr|p4[19]~35 ))) # (!\cpu|pcplus4|p4[20]~36_combout  & (\cpu|immediate[16]~0_combout  & !\cpu|br_adr|p4[19]~35 )))

	.dataa(\cpu|pcplus4|p4[20]~36_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[19]~35 ),
	.combout(\cpu|br_adr|p4[20]~36_combout ),
	.cout(\cpu|br_adr|p4[20]~37 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[20]~36 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N20
cycloneii_lcell_comb \cpu|nextpc|Mux11~0 (
// Equation(s):
// \cpu|nextpc|Mux11~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [18])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[20]~36_combout )))

	.dataa(vcc),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|br_adr|p4[20]~36_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux11~0 .lut_mask = 16'hF3C0;
defparam \cpu|nextpc|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N4
cycloneii_lcell_comb \cpu|nextpc|Mux11~2 (
// Equation(s):
// \cpu|nextpc|Mux11~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux11~0_combout ))) # (!\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux11~1_combout ))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux11~1_combout ),
	.datac(\cpu|nextpc|Mux11~0_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux11~2 .lut_mask = 16'h0F33;
defparam \cpu|nextpc|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N5
cycloneii_lcell_ff \cpu|ip|q[20] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux11~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [20]));

// Location: LCCOMB_X68_Y24_N16
cycloneii_lcell_comb \cpu|nextpc|Mux12~0 (
// Equation(s):
// \cpu|nextpc|Mux12~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|br_adr|p4[19]~34_combout ))

	.dataa(\cpu|br_adr|p4[19]~34_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux12~0 .lut_mask = 16'hEE22;
defparam \cpu|nextpc|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N2
cycloneii_lcell_comb \cpu|nextpc|Mux12~1 (
// Equation(s):
// \cpu|nextpc|Mux12~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((!\cpu|rf|Equal0~1_combout  & \cpu|rf|qa[19]~363_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[19]~34_combout ))

	.dataa(\cpu|pcplus4|p4[19]~34_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|cu|pcsource[1]~7_combout ),
	.datad(\cpu|rf|qa[19]~363_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux12~1 .lut_mask = 16'h3A0A;
defparam \cpu|nextpc|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N30
cycloneii_lcell_comb \cpu|nextpc|Mux12~2 (
// Equation(s):
// \cpu|nextpc|Mux12~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux12~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux12~1_combout )))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux12~0_combout ),
	.datac(\cpu|cu|pcsource[0]~5_combout ),
	.datad(\cpu|nextpc|Mux12~1_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux12~2 .lut_mask = 16'h303F;
defparam \cpu|nextpc|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y22_N31
cycloneii_lcell_ff \cpu|ip|q[19] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux12~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [19]));

// Location: LCCOMB_X70_Y22_N10
cycloneii_lcell_comb \cpu|pcplus4|p4[22]~40 (
// Equation(s):
// \cpu|pcplus4|p4[22]~40_combout  = (\cpu|ip|q [22] & (!\cpu|pcplus4|p4[21]~39  & VCC)) # (!\cpu|ip|q [22] & (\cpu|pcplus4|p4[21]~39  $ (GND)))
// \cpu|pcplus4|p4[22]~41  = CARRY((!\cpu|ip|q [22] & !\cpu|pcplus4|p4[21]~39 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[21]~39 ),
	.combout(\cpu|pcplus4|p4[22]~40_combout ),
	.cout(\cpu|pcplus4|p4[22]~41 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[22]~40 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N26
cycloneii_lcell_comb \cpu|link|y[22]~46 (
// Equation(s):
// \cpu|link|y[22]~46_combout  = (\cpu|link|y[5]~70_combout  & ((\cpu|al_unit|Mux9~10_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[22]~40_combout )))) # (!\cpu|link|y[5]~70_combout  & (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[22]~40_combout ))))

	.dataa(\cpu|link|y[5]~70_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|al_unit|Mux9~10_combout ),
	.datad(\cpu|pcplus4|p4[22]~40_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[22]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[22]~46 .lut_mask = 16'hECA0;
defparam \cpu|link|y[22]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N16
cycloneii_lcell_comb \cpu|link|y[22]~47 (
// Equation(s):
// \cpu|link|y[22]~47_combout  = (\cpu|link|y[22]~46_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[22]~22_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(vcc),
	.datac(\dmem|io_data_mux|y[22]~22_combout ),
	.datad(\cpu|link|y[22]~46_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[22]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[22]~47 .lut_mask = 16'hFFA0;
defparam \cpu|link|y[22]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y29_N29
cycloneii_lcell_ff \cpu|rf|register[15][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][22]~regout ));

// Location: LCFF_X61_Y35_N23
cycloneii_lcell_ff \cpu|rf|register[13][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][22]~regout ));

// Location: LCCOMB_X61_Y35_N14
cycloneii_lcell_comb \cpu|rf|qb[22]~585 (
// Equation(s):
// \cpu|rf|qb[22]~585_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][22]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[12][22]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[12][22]~regout ),
	.datab(\cpu|rf|register[13][22]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~585_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~585 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[22]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N4
cycloneii_lcell_comb \cpu|rf|qb[22]~586 (
// Equation(s):
// \cpu|rf|qb[22]~586_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[22]~585_combout  & (\cpu|rf|register[15][22]~regout )) # (!\cpu|rf|qb[22]~585_combout  & ((\cpu|rf|register[14][22]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[22]~585_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[15][22]~regout ),
	.datac(\cpu|rf|register[14][22]~regout ),
	.datad(\cpu|rf|qb[22]~585_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~586_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~586 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[22]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y34_N11
cycloneii_lcell_ff \cpu|rf|register[11][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][22]~regout ));

// Location: LCCOMB_X65_Y33_N8
cycloneii_lcell_comb \cpu|rf|register[8][22]~feeder (
// Equation(s):
// \cpu|rf|register[8][22]~feeder_combout  = \cpu|link|y[22]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[22]~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[8][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[8][22]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[8][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y33_N9
cycloneii_lcell_ff \cpu|rf|register[8][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[8][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][22]~regout ));

// Location: LCCOMB_X65_Y33_N24
cycloneii_lcell_comb \cpu|rf|qb[22]~578 (
// Equation(s):
// \cpu|rf|qb[22]~578_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][22]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][22]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[10][22]~regout ),
	.datab(\cpu|rf|register[8][22]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~578_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~578 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[22]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N2
cycloneii_lcell_comb \cpu|rf|qb[22]~579 (
// Equation(s):
// \cpu|rf|qb[22]~579_combout  = (\cpu|rf|qb[22]~578_combout  & (((\cpu|rf|register[11][22]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[22]~578_combout  & (\cpu|rf|register[9][22]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[9][22]~regout ),
	.datab(\cpu|rf|register[11][22]~regout ),
	.datac(\cpu|rf|qb[22]~578_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~579_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~579 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[22]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y33_N17
cycloneii_lcell_ff \cpu|rf|register[7][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][22]~regout ));

// Location: LCFF_X61_Y33_N19
cycloneii_lcell_ff \cpu|rf|register[5][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][22]~regout ));

// Location: LCCOMB_X61_Y33_N6
cycloneii_lcell_comb \cpu|rf|qb[22]~580 (
// Equation(s):
// \cpu|rf|qb[22]~580_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[5][22]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][22]~regout ))))

	.dataa(\cpu|rf|register[4][22]~regout ),
	.datab(\cpu|rf|register[5][22]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~580_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~580 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[22]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneii_lcell_comb \cpu|rf|qb[22]~581 (
// Equation(s):
// \cpu|rf|qb[22]~581_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[22]~580_combout  & ((\cpu|rf|register[7][22]~regout ))) # (!\cpu|rf|qb[22]~580_combout  & (\cpu|rf|register[6][22]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[22]~580_combout ))))

	.dataa(\cpu|rf|register[6][22]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[7][22]~regout ),
	.datad(\cpu|rf|qb[22]~580_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~581_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~581 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[22]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y34_N19
cycloneii_lcell_ff \cpu|rf|register[2][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][22]~regout ));

// Location: LCCOMB_X60_Y34_N8
cycloneii_lcell_comb \cpu|rf|qb[22]~582 (
// Equation(s):
// \cpu|rf|qb[22]~582_combout  = (\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|register[2][22]~regout ) # (\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[1][22]~regout  & ((!\cpu|rf|qb[2]~81_combout ))))

	.dataa(\cpu|rf|register[1][22]~regout ),
	.datab(\cpu|rf|register[2][22]~regout ),
	.datac(\cpu|rf|qb[2]~78_combout ),
	.datad(\cpu|rf|qb[2]~81_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~582_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~582 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[22]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N12
cycloneii_lcell_comb \cpu|rf|qb[22]~583 (
// Equation(s):
// \cpu|rf|qb[22]~583_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[22]~582_combout  & (\cpu|rf|register[3][22]~regout )) # (!\cpu|rf|qb[22]~582_combout  & ((\cpu|rf|qb[22]~581_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & 
// (((\cpu|rf|qb[22]~582_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[3][22]~regout ),
	.datac(\cpu|rf|qb[22]~581_combout ),
	.datad(\cpu|rf|qb[22]~582_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~583_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~583 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[22]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N14
cycloneii_lcell_comb \cpu|rf|qb[22]~584 (
// Equation(s):
// \cpu|rf|qb[22]~584_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[2]~77_combout ) # ((\cpu|rf|qb[22]~579_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[22]~583_combout ))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[2]~77_combout ),
	.datac(\cpu|rf|qb[22]~579_combout ),
	.datad(\cpu|rf|qb[22]~583_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~584_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~584 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[22]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N22
cycloneii_lcell_comb \cpu|rf|qb[22]~568 (
// Equation(s):
// \cpu|rf|qb[22]~568_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][22]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[18][22]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[26][22]~regout ),
	.datab(\cpu|rf|register[18][22]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~568_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~568 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[22]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y30_N2
cycloneii_lcell_comb \cpu|rf|qb[22]~569 (
// Equation(s):
// \cpu|rf|qb[22]~569_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[22]~568_combout  & ((\cpu|rf|register[30][22]~regout ))) # (!\cpu|rf|qb[22]~568_combout  & (\cpu|rf|register[22][22]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[22]~568_combout ))))

	.dataa(\cpu|rf|register[22][22]~regout ),
	.datab(\cpu|rf|register[30][22]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[22]~568_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~569_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~569 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[22]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y32_N3
cycloneii_lcell_ff \cpu|rf|register[27][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][22]~regout ));

// Location: LCCOMB_X66_Y32_N12
cycloneii_lcell_comb \cpu|rf|register[31][22]~feeder (
// Equation(s):
// \cpu|rf|register[31][22]~feeder_combout  = \cpu|link|y[22]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[22]~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[31][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[31][22]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[31][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y32_N13
cycloneii_lcell_ff \cpu|rf|register[31][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[31][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][22]~regout ));

// Location: LCFF_X67_Y32_N31
cycloneii_lcell_ff \cpu|rf|register[23][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][22]~regout ));

// Location: LCCOMB_X67_Y32_N30
cycloneii_lcell_comb \cpu|rf|qb[22]~575 (
// Equation(s):
// \cpu|rf|qb[22]~575_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][22]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][22]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][22]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][22]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~575_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~575 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[22]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N10
cycloneii_lcell_comb \cpu|rf|qb[22]~576 (
// Equation(s):
// \cpu|rf|qb[22]~576_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[22]~575_combout  & ((\cpu|rf|register[31][22]~regout ))) # (!\cpu|rf|qb[22]~575_combout  & (\cpu|rf|register[27][22]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[22]~575_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[27][22]~regout ),
	.datac(\cpu|rf|register[31][22]~regout ),
	.datad(\cpu|rf|qb[22]~575_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~576_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~576 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[22]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y29_N9
cycloneii_lcell_ff \cpu|rf|register[25][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[22]~47_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][22]~regout ));

// Location: LCCOMB_X66_Y30_N16
cycloneii_lcell_comb \cpu|rf|register[17][22]~feeder (
// Equation(s):
// \cpu|rf|register[17][22]~feeder_combout  = \cpu|link|y[22]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[22]~47_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[17][22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[17][22]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[17][22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y30_N17
cycloneii_lcell_ff \cpu|rf|register[17][22] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[17][22]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][22]~regout ));

// Location: LCCOMB_X72_Y29_N12
cycloneii_lcell_comb \cpu|rf|qb[22]~570 (
// Equation(s):
// \cpu|rf|qb[22]~570_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][22]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((!\imem|irom|altsyncram_component|auto_generated|q_a [19] & \cpu|rf|register[17][22]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[21][22]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|register[17][22]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~570_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~570 .lut_mask = 16'hADA8;
defparam \cpu|rf|qb[22]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N6
cycloneii_lcell_comb \cpu|rf|qb[22]~571 (
// Equation(s):
// \cpu|rf|qb[22]~571_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[22]~570_combout  & (\cpu|rf|register[29][22]~regout )) # (!\cpu|rf|qb[22]~570_combout  & ((\cpu|rf|register[25][22]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[22]~570_combout ))))

	.dataa(\cpu|rf|register[29][22]~regout ),
	.datab(\cpu|rf|register[25][22]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[22]~570_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~571_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~571 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[22]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y29_N26
cycloneii_lcell_comb \cpu|rf|qb[22]~572 (
// Equation(s):
// \cpu|rf|qb[22]~572_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][22]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][22]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][22]~regout ),
	.datac(\cpu|rf|register[24][22]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~572_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~572 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[22]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N12
cycloneii_lcell_comb \cpu|rf|qb[22]~573 (
// Equation(s):
// \cpu|rf|qb[22]~573_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[22]~572_combout  & (\cpu|rf|register[28][22]~regout )) # (!\cpu|rf|qb[22]~572_combout  & ((\cpu|rf|register[20][22]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[22]~572_combout ))))

	.dataa(\cpu|rf|register[28][22]~regout ),
	.datab(\cpu|rf|register[20][22]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[22]~572_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~573_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~573 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[22]~573 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N0
cycloneii_lcell_comb \cpu|rf|qb[22]~574 (
// Equation(s):
// \cpu|rf|qb[22]~574_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|qb[22]~571_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[22]~573_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[22]~571_combout ),
	.datad(\cpu|rf|qb[22]~573_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~574_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~574 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[22]~574 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N2
cycloneii_lcell_comb \cpu|rf|qb[22]~577 (
// Equation(s):
// \cpu|rf|qb[22]~577_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[22]~574_combout  & ((\cpu|rf|qb[22]~576_combout ))) # (!\cpu|rf|qb[22]~574_combout  & (\cpu|rf|qb[22]~569_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[22]~574_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[22]~569_combout ),
	.datac(\cpu|rf|qb[22]~576_combout ),
	.datad(\cpu|rf|qb[22]~574_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~577_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~577 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[22]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N30
cycloneii_lcell_comb \cpu|rf|qb[22]~587 (
// Equation(s):
// \cpu|rf|qb[22]~587_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[22]~584_combout  & (\cpu|rf|qb[22]~586_combout )) # (!\cpu|rf|qb[22]~584_combout  & ((\cpu|rf|qb[22]~577_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[22]~584_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[22]~586_combout ),
	.datac(\cpu|rf|qb[22]~584_combout ),
	.datad(\cpu|rf|qb[22]~577_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[22]~587_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[22]~587 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[22]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~29 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~29_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[22]~587_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[21]~607_combout ))

	.dataa(\cpu|rf|qb[21]~607_combout ),
	.datab(\cpu|rf|qb[22]~587_combout ),
	.datac(vcc),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~29 .lut_mask = 16'hCCAA;
defparam \cpu|al_unit|ShiftRight1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~52 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~52_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~51_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight1~29_combout ))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight1~29_combout ),
	.datad(\cpu|al_unit|ShiftRight0~51_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~52 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~30 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~30_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[18]~667_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[17]~687_combout )))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|rf|qb[18]~667_combout ),
	.datad(\cpu|rf|qb[17]~687_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~30 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~54 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~54_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight0~53_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight1~30_combout )))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight0~53_combout ),
	.datad(\cpu|al_unit|ShiftRight1~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~54 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~31 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~31_combout  = (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight0~52_combout )) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight0~54_combout )))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftRight0~52_combout ),
	.datad(\cpu|al_unit|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~31 .lut_mask = 16'h3120;
defparam \cpu|al_unit|ShiftRight1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~36 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~36_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|ShiftRight1~31_combout ) # ((\cpu|alu_a|y[3]~9_combout  & \cpu|al_unit|ShiftRight1~35_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftRight1~35_combout ),
	.datad(\cpu|al_unit|ShiftRight1~31_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~36 .lut_mask = 16'hCC80;
defparam \cpu|al_unit|ShiftRight1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~84 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~84_combout  = (\cpu|al_unit|ShiftRight1~36_combout ) # ((\cpu|immediate[16]~0_combout  & \cpu|cu|aluimm~5_combout ))

	.dataa(vcc),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|al_unit|ShiftRight1~36_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~84 .lut_mask = 16'hFFC0;
defparam \cpu|al_unit|ShiftRight1~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N8
cycloneii_lcell_comb \cpu|al_unit|s~49 (
// Equation(s):
// \cpu|al_unit|s~49_combout  = \cpu|alu_b|y[17]~46_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[17]~323_combout )))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(vcc),
	.datac(\cpu|rf|qa[17]~323_combout ),
	.datad(\cpu|alu_b|y[17]~46_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~49 .lut_mask = 16'h5FA0;
defparam \cpu|al_unit|s~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N20
cycloneii_lcell_comb \cpu|al_unit|Mux14~1 (
// Equation(s):
// \cpu|al_unit|Mux14~1_combout  = (\cpu|al_unit|Mux29~11_combout  & (!\cpu|al_unit|Mux2~18_combout )) # (!\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Mux2~18_combout  & (\cpu|al_unit|s~49_combout )) # (!\cpu|al_unit|Mux2~18_combout  & 
// ((\cpu|al_unit|Add0~106_combout )))))

	.dataa(\cpu|al_unit|Mux29~11_combout ),
	.datab(\cpu|al_unit|Mux2~18_combout ),
	.datac(\cpu|al_unit|s~49_combout ),
	.datad(\cpu|al_unit|Add0~106_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~1 .lut_mask = 16'h7362;
defparam \cpu|al_unit|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~57 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~57_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~34_combout ) # ((\cpu|al_unit|ShiftLeft0~33_combout )))) # (!\cpu|alu_a|y[2]~10_combout  & (((\cpu|al_unit|ShiftLeft0~56_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~34_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~33_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~57 .lut_mask = 16'hEFE0;
defparam \cpu|al_unit|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N8
cycloneii_lcell_comb \cpu|al_unit|Mux14~0 (
// Equation(s):
// \cpu|al_unit|Mux14~0_combout  = (\cpu|al_unit|ShiftLeft0~25_combout  & (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftLeft0~24_combout  & !\cpu|al_unit|ShiftLeft0~18_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~25_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~0 .lut_mask = 16'h0020;
defparam \cpu|al_unit|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N30
cycloneii_lcell_comb \cpu|al_unit|Mux14~2 (
// Equation(s):
// \cpu|al_unit|Mux14~2_combout  = (\cpu|al_unit|Mux9~2_combout  & (((\cpu|al_unit|Mux9~1_combout  & \cpu|al_unit|ShiftRight0~64_combout )))) # (!\cpu|al_unit|Mux9~2_combout  & ((\cpu|al_unit|Mux14~0_combout ) # ((!\cpu|al_unit|Mux9~1_combout ))))

	.dataa(\cpu|al_unit|Mux9~2_combout ),
	.datab(\cpu|al_unit|Mux14~0_combout ),
	.datac(\cpu|al_unit|Mux9~1_combout ),
	.datad(\cpu|al_unit|ShiftRight0~64_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~2 .lut_mask = 16'hE545;
defparam \cpu|al_unit|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N0
cycloneii_lcell_comb \cpu|al_unit|Mux14~3 (
// Equation(s):
// \cpu|al_unit|Mux14~3_combout  = (\cpu|al_unit|Mux9~0_combout  & (((\cpu|al_unit|Mux14~2_combout )))) # (!\cpu|al_unit|Mux9~0_combout  & ((\cpu|al_unit|Mux14~2_combout  & (\cpu|al_unit|ShiftLeft0~92_combout )) # (!\cpu|al_unit|Mux14~2_combout  & 
// ((\cpu|al_unit|ShiftLeft0~57_combout )))))

	.dataa(\cpu|al_unit|ShiftLeft0~92_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~57_combout ),
	.datac(\cpu|al_unit|Mux9~0_combout ),
	.datad(\cpu|al_unit|Mux14~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~3 .lut_mask = 16'hFA0C;
defparam \cpu|al_unit|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N10
cycloneii_lcell_comb \cpu|al_unit|Mux14~4 (
// Equation(s):
// \cpu|al_unit|Mux14~4_combout  = (\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Mux14~1_combout  & ((\cpu|al_unit|Mux14~3_combout ))) # (!\cpu|al_unit|Mux14~1_combout  & (\cpu|alu_b|y[1]~35_combout )))) # (!\cpu|al_unit|Mux29~11_combout  & 
// (((\cpu|al_unit|Mux14~1_combout ))))

	.dataa(\cpu|al_unit|Mux29~11_combout ),
	.datab(\cpu|alu_b|y[1]~35_combout ),
	.datac(\cpu|al_unit|Mux14~1_combout ),
	.datad(\cpu|al_unit|Mux14~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~4 .lut_mask = 16'hF858;
defparam \cpu|al_unit|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N16
cycloneii_lcell_comb \cpu|al_unit|Mux14~5 (
// Equation(s):
// \cpu|al_unit|Mux14~5_combout  = (\cpu|al_unit|Mux29~17_combout  & (!\cpu|al_unit|Mux29~16_combout  & (\cpu|al_unit|ShiftRight1~84_combout ))) # (!\cpu|al_unit|Mux29~17_combout  & ((\cpu|al_unit|Mux29~16_combout ) # ((\cpu|al_unit|Mux14~4_combout ))))

	.dataa(\cpu|al_unit|Mux29~17_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|ShiftRight1~84_combout ),
	.datad(\cpu|al_unit|Mux14~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~5 .lut_mask = 16'h7564;
defparam \cpu|al_unit|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N28
cycloneii_lcell_comb \cpu|al_unit|Mux14~6 (
// Equation(s):
// \cpu|al_unit|Mux14~6_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[17]~19_combout  & ((\cpu|alu_b|y[17]~46_combout ) # (!\cpu|al_unit|Mux14~5_combout ))) # (!\cpu|alu_a|y[17]~19_combout  & (\cpu|alu_b|y[17]~46_combout  & 
// !\cpu|al_unit|Mux14~5_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux14~5_combout ))))

	.dataa(\cpu|alu_a|y[17]~19_combout ),
	.datab(\cpu|alu_b|y[17]~46_combout ),
	.datac(\cpu|al_unit|Mux29~16_combout ),
	.datad(\cpu|al_unit|Mux14~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~6 .lut_mask = 16'h8FE0;
defparam \cpu|al_unit|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N6
cycloneii_lcell_comb \cpu|al_unit|Mux14~7 (
// Equation(s):
// \cpu|al_unit|Mux14~7_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|alu_a|y[4]~8_combout  & (\cpu|alu_b|y[31]~44_combout )) # (!\cpu|alu_a|y[4]~8_combout  & ((\cpu|al_unit|Mux14~6_combout ))))) # (!\cpu|cu|aluc[3]~4_combout  & 
// (((\cpu|al_unit|Mux14~6_combout ))))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|alu_b|y[31]~44_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|al_unit|Mux14~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux14~7 .lut_mask = 16'hDF80;
defparam \cpu|al_unit|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N4
cycloneii_lcell_comb \cpu|link|y[17]~36 (
// Equation(s):
// \cpu|link|y[17]~36_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[17]~30_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux14~7_combout )))) # (!\cpu|cu|jal~0_combout  & (\cpu|link|y[5]~70_combout  & ((\cpu|al_unit|Mux14~7_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|link|y[5]~70_combout ),
	.datac(\cpu|pcplus4|p4[17]~30_combout ),
	.datad(\cpu|al_unit|Mux14~7_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[17]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[17]~36 .lut_mask = 16'hECA0;
defparam \cpu|link|y[17]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[17]));
// synopsys translate_off
defparam \in_port0[17]~I .input_async_reset = "none";
defparam \in_port0[17]~I .input_power_up = "low";
defparam \in_port0[17]~I .input_register_mode = "none";
defparam \in_port0[17]~I .input_sync_reset = "none";
defparam \in_port0[17]~I .oe_async_reset = "none";
defparam \in_port0[17]~I .oe_power_up = "low";
defparam \in_port0[17]~I .oe_register_mode = "none";
defparam \in_port0[17]~I .oe_sync_reset = "none";
defparam \in_port0[17]~I .operation_mode = "input";
defparam \in_port0[17]~I .output_async_reset = "none";
defparam \in_port0[17]~I .output_power_up = "low";
defparam \in_port0[17]~I .output_register_mode = "none";
defparam \in_port0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y27_N23
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[17] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [17]));

// Location: LCCOMB_X69_Y27_N22
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector14~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector14~1_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg0 [17] & !\cpu|al_unit|Mux29~22_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [17]),
	.datad(\cpu|al_unit|Mux29~22_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector14~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector14~1 .lut_mask = 16'h0020;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N22
cycloneii_lcell_comb \dmem|io_data_mux|y[17]~17 (
// Equation(s):
// \dmem|io_data_mux|y[17]~17_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector14~0_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector14~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector14~0_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|al_unit|Mux24~7_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector14~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[17]~17 .lut_mask = 16'hFCAC;
defparam \dmem|io_data_mux|y[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N26
cycloneii_lcell_comb \cpu|link|y[17]~37 (
// Equation(s):
// \cpu|link|y[17]~37_combout  = (\cpu|link|y[17]~36_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[17]~17_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\cpu|link|y[17]~36_combout ),
	.datad(\dmem|io_data_mux|y[17]~17_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[17]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[17]~37 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[17]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N19
cycloneii_lcell_ff \cpu|rf|register[11][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][17]~regout ));

// Location: LCFF_X65_Y31_N25
cycloneii_lcell_ff \cpu|rf|register[8][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[17]~37_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][17]~regout ));

// Location: LCCOMB_X66_Y32_N30
cycloneii_lcell_comb \cpu|rf|qb[17]~668 (
// Equation(s):
// \cpu|rf|qb[17]~668_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][17]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][17]~regout )))))

	.dataa(\cpu|rf|register[9][17]~regout ),
	.datab(\cpu|rf|register[8][17]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~668_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~668 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[17]~668 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N14
cycloneii_lcell_comb \cpu|rf|qb[17]~669 (
// Equation(s):
// \cpu|rf|qb[17]~669_combout  = (\cpu|rf|qb[17]~668_combout  & (((\cpu|rf|register[11][17]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[17]~668_combout  & (\cpu|rf|register[10][17]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[10][17]~regout ),
	.datab(\cpu|rf|register[11][17]~regout ),
	.datac(\cpu|rf|qb[17]~668_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~669_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~669 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[17]~669 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N28
cycloneii_lcell_comb \cpu|rf|register[25][17]~feeder (
// Equation(s):
// \cpu|rf|register[25][17]~feeder_combout  = \cpu|link|y[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[17]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y30_N29
cycloneii_lcell_ff \cpu|rf|register[25][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[25][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][17]~regout ));

// Location: LCCOMB_X70_Y30_N20
cycloneii_lcell_comb \cpu|rf|qb[17]~671 (
// Equation(s):
// \cpu|rf|qb[17]~671_combout  = (\cpu|rf|qb[17]~670_combout  & (((\cpu|rf|register[29][17]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[17]~670_combout  & (\cpu|rf|register[25][17]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|qb[17]~670_combout ),
	.datab(\cpu|rf|register[25][17]~regout ),
	.datac(\cpu|rf|register[29][17]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~671_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~671 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qb[17]~671 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N26
cycloneii_lcell_comb \cpu|rf|qb[17]~677 (
// Equation(s):
// \cpu|rf|qb[17]~677_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][17]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][17]~regout ))))

	.dataa(\cpu|rf|register[19][17]~regout ),
	.datab(\cpu|rf|register[23][17]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~677_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~677 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[17]~677 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y33_N26
cycloneii_lcell_comb \cpu|rf|qb[17]~678 (
// Equation(s):
// \cpu|rf|qb[17]~678_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[17]~677_combout  & (\cpu|rf|register[31][17]~regout )) # (!\cpu|rf|qb[17]~677_combout  & ((\cpu|rf|register[27][17]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[17]~677_combout ))))

	.dataa(\cpu|rf|register[31][17]~regout ),
	.datab(\cpu|rf|register[27][17]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[17]~677_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~678_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~678 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[17]~678 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N4
cycloneii_lcell_comb \cpu|rf|qb[17]~679 (
// Equation(s):
// \cpu|rf|qb[17]~679_combout  = (\cpu|rf|qb[17]~676_combout  & (((\cpu|rf|qb[17]~678_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|rf|qb[17]~676_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[17]~671_combout )))

	.dataa(\cpu|rf|qb[17]~676_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[17]~671_combout ),
	.datad(\cpu|rf|qb[17]~678_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~679_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~679 .lut_mask = 16'hEA62;
defparam \cpu|rf|qb[17]~679 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N20
cycloneii_lcell_comb \cpu|rf|register[3][17]~feeder (
// Equation(s):
// \cpu|rf|register[3][17]~feeder_combout  = \cpu|link|y[17]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[17]~37_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[3][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[3][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y32_N21
cycloneii_lcell_ff \cpu|rf|register[3][17] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[3][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][17]~regout ));

// Location: LCCOMB_X59_Y32_N16
cycloneii_lcell_comb \cpu|rf|qb[17]~680 (
// Equation(s):
// \cpu|rf|qb[17]~680_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][17]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[4][17]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[6][17]~regout ),
	.datab(\cpu|rf|register[4][17]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~680_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~680 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[17]~680 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N6
cycloneii_lcell_comb \cpu|rf|qb[17]~681 (
// Equation(s):
// \cpu|rf|qb[17]~681_combout  = (\cpu|rf|qb[17]~680_combout  & ((\cpu|rf|register[7][17]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[17]~680_combout  & (((\cpu|rf|register[5][17]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[7][17]~regout ),
	.datab(\cpu|rf|register[5][17]~regout ),
	.datac(\cpu|rf|qb[17]~680_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~681_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~681 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[17]~681 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N12
cycloneii_lcell_comb \cpu|rf|qb[17]~682 (
// Equation(s):
// \cpu|rf|qb[17]~682_combout  = (\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[2]~78_combout ) # (\cpu|rf|qb[17]~681_combout )))) # (!\cpu|rf|qb[2]~81_combout  & (\cpu|rf|register[1][17]~regout  & (!\cpu|rf|qb[2]~78_combout )))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[1][17]~regout ),
	.datac(\cpu|rf|qb[2]~78_combout ),
	.datad(\cpu|rf|qb[17]~681_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~682_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~682 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qb[17]~682 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y32_N2
cycloneii_lcell_comb \cpu|rf|qb[17]~683 (
// Equation(s):
// \cpu|rf|qb[17]~683_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[17]~682_combout  & ((\cpu|rf|register[3][17]~regout ))) # (!\cpu|rf|qb[17]~682_combout  & (\cpu|rf|register[2][17]~regout )))) # (!\cpu|rf|qb[2]~78_combout  & 
// (((\cpu|rf|qb[17]~682_combout ))))

	.dataa(\cpu|rf|register[2][17]~regout ),
	.datab(\cpu|rf|register[3][17]~regout ),
	.datac(\cpu|rf|qb[2]~78_combout ),
	.datad(\cpu|rf|qb[17]~682_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~683_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~683 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[17]~683 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N18
cycloneii_lcell_comb \cpu|rf|qb[17]~684 (
// Equation(s):
// \cpu|rf|qb[17]~684_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[17]~679_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[17]~683_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[17]~679_combout ),
	.datad(\cpu|rf|qb[17]~683_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~684_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~684 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[17]~684 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y30_N16
cycloneii_lcell_comb \cpu|rf|qb[17]~687 (
// Equation(s):
// \cpu|rf|qb[17]~687_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[17]~684_combout  & (\cpu|rf|qb[17]~686_combout )) # (!\cpu|rf|qb[17]~684_combout  & ((\cpu|rf|qb[17]~669_combout ))))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[17]~684_combout 
// ))))

	.dataa(\cpu|rf|qb[17]~686_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[17]~669_combout ),
	.datad(\cpu|rf|qb[17]~684_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~687_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~687 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[17]~687 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y27_N28
cycloneii_lcell_comb \cpu|rf|qb[17]~728 (
// Equation(s):
// \cpu|rf|qb[17]~728_combout  = (\cpu|rf|qb[17]~687_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\cpu|rf|Equal1~0_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datac(vcc),
	.datad(\cpu|rf|qb[17]~687_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[17]~728_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[17]~728 .lut_mask = 16'hDD00;
defparam \cpu|rf|qb[17]~728 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[16]));
// synopsys translate_off
defparam \in_port0[16]~I .input_async_reset = "none";
defparam \in_port0[16]~I .input_power_up = "low";
defparam \in_port0[16]~I .input_register_mode = "none";
defparam \in_port0[16]~I .input_sync_reset = "none";
defparam \in_port0[16]~I .oe_async_reset = "none";
defparam \in_port0[16]~I .oe_power_up = "low";
defparam \in_port0[16]~I .oe_register_mode = "none";
defparam \in_port0[16]~I .oe_sync_reset = "none";
defparam \in_port0[16]~I .operation_mode = "input";
defparam \in_port0[16]~I .output_async_reset = "none";
defparam \in_port0[16]~I .output_power_up = "low";
defparam \in_port0[16]~I .output_register_mode = "none";
defparam \in_port0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X58_Y20_N19
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[16] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [16]));

// Location: LCCOMB_X58_Y20_N18
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector15~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector15~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg0 [16] & !\cpu|al_unit|Mux28~8_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [16]),
	.datad(\cpu|al_unit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector15~1 .lut_mask = 16'h0040;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N12
cycloneii_lcell_comb \dmem|io_data_mux|y[16]~16 (
// Equation(s):
// \dmem|io_data_mux|y[16]~16_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector15~0_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector15~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector15~0_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [16]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector15~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[16]~16 .lut_mask = 16'hFAD8;
defparam \dmem|io_data_mux|y[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N22
cycloneii_lcell_comb \cpu|link|y[16]~29 (
// Equation(s):
// \cpu|link|y[16]~29_combout  = (\cpu|link|y[16]~28_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[16]~16_combout ))

	.dataa(\cpu|link|y[16]~28_combout ),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\dmem|io_data_mux|y[16]~16_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|link|y[16]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[16]~29 .lut_mask = 16'hEAEA;
defparam \cpu|link|y[16]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y30_N10
cycloneii_lcell_comb \cpu|rf|register[28][16]~feeder (
// Equation(s):
// \cpu|rf|register[28][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[28][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[28][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y30_N11
cycloneii_lcell_ff \cpu|rf|register[28][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[28][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][16]~regout ));

// Location: LCFF_X66_Y25_N25
cycloneii_lcell_ff \cpu|rf|register[20][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][16]~regout ));

// Location: LCCOMB_X68_Y29_N10
cycloneii_lcell_comb \cpu|rf|register[16][16]~feeder (
// Equation(s):
// \cpu|rf|register[16][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[16][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[16][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[16][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y29_N11
cycloneii_lcell_ff \cpu|rf|register[16][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[16][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][16]~regout ));

// Location: LCCOMB_X70_Y32_N2
cycloneii_lcell_comb \cpu|rf|qb[16]~692 (
// Equation(s):
// \cpu|rf|qb[16]~692_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][16]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[16][16]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[24][16]~regout ),
	.datab(\cpu|rf|register[16][16]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~692_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~692 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[16]~692 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N4
cycloneii_lcell_comb \cpu|rf|qb[16]~693 (
// Equation(s):
// \cpu|rf|qb[16]~693_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[16]~692_combout  & (\cpu|rf|register[28][16]~regout )) # (!\cpu|rf|qb[16]~692_combout  & ((\cpu|rf|register[20][16]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[16]~692_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[28][16]~regout ),
	.datac(\cpu|rf|register[20][16]~regout ),
	.datad(\cpu|rf|qb[16]~692_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~693_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~693 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[16]~693 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N16
cycloneii_lcell_comb \cpu|rf|register[25][16]~feeder (
// Equation(s):
// \cpu|rf|register[25][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y33_N17
cycloneii_lcell_ff \cpu|rf|register[25][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[25][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][16]~regout ));

// Location: LCFF_X65_Y25_N9
cycloneii_lcell_ff \cpu|rf|register[17][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][16]~regout ));

// Location: LCCOMB_X70_Y32_N10
cycloneii_lcell_comb \cpu|rf|qb[16]~690 (
// Equation(s):
// \cpu|rf|qb[16]~690_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][16]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][16]~regout )))))

	.dataa(\cpu|rf|register[21][16]~regout ),
	.datab(\cpu|rf|register[17][16]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~690_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~690 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[16]~690 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N0
cycloneii_lcell_comb \cpu|rf|qb[16]~691 (
// Equation(s):
// \cpu|rf|qb[16]~691_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[16]~690_combout  & (\cpu|rf|register[29][16]~regout )) # (!\cpu|rf|qb[16]~690_combout  & ((\cpu|rf|register[25][16]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[16]~690_combout ))))

	.dataa(\cpu|rf|register[29][16]~regout ),
	.datab(\cpu|rf|register[25][16]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[16]~690_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~691_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~691 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[16]~691 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y32_N30
cycloneii_lcell_comb \cpu|rf|qb[16]~694 (
// Equation(s):
// \cpu|rf|qb[16]~694_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|qb[16]~691_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[16]~693_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[16]~693_combout ),
	.datad(\cpu|rf|qb[16]~691_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~694_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~694 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[16]~694 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N30
cycloneii_lcell_comb \cpu|rf|register[23][16]~feeder (
// Equation(s):
// \cpu|rf|register[23][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y33_N31
cycloneii_lcell_ff \cpu|rf|register[23][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][16]~regout ));

// Location: LCCOMB_X68_Y33_N16
cycloneii_lcell_comb \cpu|rf|qb[16]~695 (
// Equation(s):
// \cpu|rf|qb[16]~695_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][16]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[19][16]~regout ))))

	.dataa(\cpu|rf|register[19][16]~regout ),
	.datab(\cpu|rf|register[23][16]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~695_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~695 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[16]~695 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y33_N6
cycloneii_lcell_comb \cpu|rf|qb[16]~696 (
// Equation(s):
// \cpu|rf|qb[16]~696_combout  = (\cpu|rf|qb[16]~695_combout  & ((\cpu|rf|register[31][16]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[16]~695_combout  & (((\cpu|rf|register[27][16]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[31][16]~regout ),
	.datab(\cpu|rf|register[27][16]~regout ),
	.datac(\cpu|rf|qb[16]~695_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~696_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~696 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[16]~696 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N17
cycloneii_lcell_ff \cpu|rf|register[18][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][16]~regout ));

// Location: LCCOMB_X69_Y28_N12
cycloneii_lcell_comb \cpu|rf|qb[16]~688 (
// Equation(s):
// \cpu|rf|qb[16]~688_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[26][16]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[18][16]~regout )))))

	.dataa(\cpu|rf|register[26][16]~regout ),
	.datab(\cpu|rf|register[18][16]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~688_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~688 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[16]~688 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y28_N6
cycloneii_lcell_comb \cpu|rf|qb[16]~689 (
// Equation(s):
// \cpu|rf|qb[16]~689_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[16]~688_combout  & (\cpu|rf|register[30][16]~regout )) # (!\cpu|rf|qb[16]~688_combout  & ((\cpu|rf|register[22][16]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[16]~688_combout ))))

	.dataa(\cpu|rf|register[30][16]~regout ),
	.datab(\cpu|rf|register[22][16]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[16]~688_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~689_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~689 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[16]~689 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N2
cycloneii_lcell_comb \cpu|rf|qb[16]~697 (
// Equation(s):
// \cpu|rf|qb[16]~697_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[16]~694_combout  & (\cpu|rf|qb[16]~696_combout )) # (!\cpu|rf|qb[16]~694_combout  & ((\cpu|rf|qb[16]~689_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[16]~694_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[16]~694_combout ),
	.datac(\cpu|rf|qb[16]~696_combout ),
	.datad(\cpu|rf|qb[16]~689_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~697_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~697 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qb[16]~697 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y33_N23
cycloneii_lcell_ff \cpu|rf|register[9][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[16]~29_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][16]~regout ));

// Location: LCFF_X63_Y32_N31
cycloneii_lcell_ff \cpu|rf|register[10][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][16]~regout ));

// Location: LCCOMB_X63_Y32_N22
cycloneii_lcell_comb \cpu|rf|qb[16]~698 (
// Equation(s):
// \cpu|rf|qb[16]~698_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][16]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[8][16]~regout ))))

	.dataa(\cpu|rf|register[8][16]~regout ),
	.datab(\cpu|rf|register[10][16]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~698_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~698 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[16]~698 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N28
cycloneii_lcell_comb \cpu|rf|qb[16]~699 (
// Equation(s):
// \cpu|rf|qb[16]~699_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[16]~698_combout  & (\cpu|rf|register[11][16]~regout )) # (!\cpu|rf|qb[16]~698_combout  & ((\cpu|rf|register[9][16]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[16]~698_combout ))))

	.dataa(\cpu|rf|register[11][16]~regout ),
	.datab(\cpu|rf|register[9][16]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[16]~698_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~699_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~699 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[16]~699 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y32_N29
cycloneii_lcell_ff \cpu|rf|register[3][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[16]~29_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][16]~regout ));

// Location: LCCOMB_X57_Y32_N4
cycloneii_lcell_comb \cpu|rf|register[6][16]~feeder (
// Equation(s):
// \cpu|rf|register[6][16]~feeder_combout  = \cpu|link|y[16]~29_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[16]~29_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][16]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y32_N5
cycloneii_lcell_ff \cpu|rf|register[6][16] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[6][16]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][16]~regout ));

// Location: LCCOMB_X63_Y31_N18
cycloneii_lcell_comb \cpu|rf|qb[16]~700 (
// Equation(s):
// \cpu|rf|qb[16]~700_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[5][16]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[4][16]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[4][16]~regout ),
	.datac(\cpu|rf|register[5][16]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~700_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~700 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[16]~700 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N18
cycloneii_lcell_comb \cpu|rf|qb[16]~701 (
// Equation(s):
// \cpu|rf|qb[16]~701_combout  = (\cpu|rf|qb[16]~700_combout  & ((\cpu|rf|register[7][16]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[16]~700_combout  & (((\cpu|rf|register[6][16]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[7][16]~regout ),
	.datab(\cpu|rf|register[6][16]~regout ),
	.datac(\cpu|rf|qb[16]~700_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~701_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~701 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[16]~701 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N4
cycloneii_lcell_comb \cpu|rf|qb[16]~702 (
// Equation(s):
// \cpu|rf|qb[16]~702_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|register[2][16]~regout ) # ((\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|register[1][16]~regout  & !\cpu|rf|qb[2]~81_combout ))))

	.dataa(\cpu|rf|register[2][16]~regout ),
	.datab(\cpu|rf|register[1][16]~regout ),
	.datac(\cpu|rf|qb[2]~78_combout ),
	.datad(\cpu|rf|qb[2]~81_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~702_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~702 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[16]~702 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N24
cycloneii_lcell_comb \cpu|rf|qb[16]~703 (
// Equation(s):
// \cpu|rf|qb[16]~703_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[16]~702_combout  & (\cpu|rf|register[3][16]~regout )) # (!\cpu|rf|qb[16]~702_combout  & ((\cpu|rf|qb[16]~701_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & 
// (((\cpu|rf|qb[16]~702_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[3][16]~regout ),
	.datac(\cpu|rf|qb[16]~701_combout ),
	.datad(\cpu|rf|qb[16]~702_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~703_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~703 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[16]~703 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N14
cycloneii_lcell_comb \cpu|rf|qb[16]~704 (
// Equation(s):
// \cpu|rf|qb[16]~704_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[2]~77_combout ) # ((\cpu|rf|qb[16]~699_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[16]~703_combout ))))

	.dataa(\cpu|rf|qb[2]~66_combout ),
	.datab(\cpu|rf|qb[2]~77_combout ),
	.datac(\cpu|rf|qb[16]~699_combout ),
	.datad(\cpu|rf|qb[16]~703_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~704_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~704 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[16]~704 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N4
cycloneii_lcell_comb \cpu|rf|qb[16]~707 (
// Equation(s):
// \cpu|rf|qb[16]~707_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[16]~704_combout  & (\cpu|rf|qb[16]~706_combout )) # (!\cpu|rf|qb[16]~704_combout  & ((\cpu|rf|qb[16]~697_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[16]~704_combout 
// ))))

	.dataa(\cpu|rf|qb[16]~706_combout ),
	.datab(\cpu|rf|qb[16]~697_combout ),
	.datac(\cpu|rf|qb[2]~77_combout ),
	.datad(\cpu|rf|qb[16]~704_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~707_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~707 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[16]~707 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N8
cycloneii_lcell_comb \cpu|rf|qb[16]~708 (
// Equation(s):
// \cpu|rf|qb[16]~708_combout  = (\cpu|rf|qb[16]~707_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(vcc),
	.datac(\cpu|rf|Equal1~0_combout ),
	.datad(\cpu|rf|qb[16]~707_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[16]~708_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[16]~708 .lut_mask = 16'hAF00;
defparam \cpu|rf|qb[16]~708 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[15]));
// synopsys translate_off
defparam \in_port1[15]~I .input_async_reset = "none";
defparam \in_port1[15]~I .input_power_up = "low";
defparam \in_port1[15]~I .input_register_mode = "none";
defparam \in_port1[15]~I .input_sync_reset = "none";
defparam \in_port1[15]~I .oe_async_reset = "none";
defparam \in_port1[15]~I .oe_power_up = "low";
defparam \in_port1[15]~I .oe_register_mode = "none";
defparam \in_port1[15]~I .oe_sync_reset = "none";
defparam \in_port1[15]~I .operation_mode = "input";
defparam \in_port1[15]~I .output_async_reset = "none";
defparam \in_port1[15]~I .output_power_up = "low";
defparam \in_port1[15]~I .output_register_mode = "none";
defparam \in_port1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N16
cycloneii_lcell_comb \dmem|io_input_reg|in_reg1[15]~feeder (
// Equation(s):
// \dmem|io_input_reg|in_reg1[15]~feeder_combout  = \in_port1~combout [15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\in_port1~combout [15]),
	.cin(gnd),
	.combout(\dmem|io_input_reg|in_reg1[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|in_reg1[15]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_input_reg|in_reg1[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y20_N17
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[15] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_input_reg|in_reg1[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [15]));

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[15]));
// synopsys translate_off
defparam \in_port0[15]~I .input_async_reset = "none";
defparam \in_port0[15]~I .input_power_up = "low";
defparam \in_port0[15]~I .input_register_mode = "none";
defparam \in_port0[15]~I .input_sync_reset = "none";
defparam \in_port0[15]~I .oe_async_reset = "none";
defparam \in_port0[15]~I .oe_power_up = "low";
defparam \in_port0[15]~I .oe_register_mode = "none";
defparam \in_port0[15]~I .oe_sync_reset = "none";
defparam \in_port0[15]~I .operation_mode = "input";
defparam \in_port0[15]~I .output_async_reset = "none";
defparam \in_port0[15]~I .output_power_up = "low";
defparam \in_port0[15]~I .output_register_mode = "none";
defparam \in_port0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X58_Y20_N3
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[15] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [15]));

// Location: LCCOMB_X59_Y26_N0
cycloneii_lcell_comb \cpu|al_unit|Mux29~23 (
// Equation(s):
// \cpu|al_unit|Mux29~23_combout  = (\cpu|cu|aluc[2]~9_combout  & ((\cpu|cu|aluc[1]~1_combout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [27] & \cpu|cu|comb~3_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datab(\cpu|cu|aluc[1]~1_combout ),
	.datac(\cpu|cu|comb~3_combout ),
	.datad(\cpu|cu|aluc[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~23 .lut_mask = 16'hEC00;
defparam \cpu|al_unit|Mux29~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N30
cycloneii_lcell_comb \cpu|al_unit|Mux29~12 (
// Equation(s):
// \cpu|al_unit|Mux29~12_combout  = (\cpu|al_unit|Mux29~23_combout  & (((!\cpu|alu_a|y[4]~8_combout  & !\cpu|al_unit|ShiftLeft0~18_combout )) # (!\cpu|al_unit|Mux29~11_combout )))

	.dataa(\cpu|al_unit|Mux29~11_combout ),
	.datab(\cpu|al_unit|Mux29~23_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~12 .lut_mask = 16'h444C;
defparam \cpu|al_unit|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N28
cycloneii_lcell_comb \cpu|al_unit|Mux28~9 (
// Equation(s):
// \cpu|al_unit|Mux28~9_combout  = (\cpu|cu|aluc[0]~11_combout  & (!\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftRight0~76_combout ))

	.dataa(\cpu|cu|aluc[0]~11_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftRight0~76_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~9 .lut_mask = 16'h2200;
defparam \cpu|al_unit|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneii_lcell_comb \cpu|al_unit|Mux28~4 (
// Equation(s):
// \cpu|al_unit|Mux28~4_combout  = (\cpu|al_unit|Mux29~11_combout  & (!\cpu|al_unit|Mux29~23_combout  & ((\cpu|al_unit|Mux28~9_combout )))) # (!\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Mux29~23_combout ) # ((\cpu|al_unit|Add0~65_combout ))))

	.dataa(\cpu|al_unit|Mux29~11_combout ),
	.datab(\cpu|al_unit|Mux29~23_combout ),
	.datac(\cpu|al_unit|Add0~65_combout ),
	.datad(\cpu|al_unit|Mux28~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~4 .lut_mask = 16'h7654;
defparam \cpu|al_unit|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneii_lcell_comb \cpu|al_unit|Mux28~5 (
// Equation(s):
// \cpu|al_unit|Mux28~5_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux28~4_combout  & (\cpu|al_unit|s~33_combout )) # (!\cpu|al_unit|Mux28~4_combout  & ((\cpu|al_unit|Mux12~0_combout ))))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux28~4_combout ))))

	.dataa(\cpu|al_unit|s~33_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|Mux12~0_combout ),
	.datad(\cpu|al_unit|Mux28~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~5 .lut_mask = 16'hBBC0;
defparam \cpu|al_unit|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~86 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~86_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|alu_a|y[3]~9_combout  & (\cpu|rf|qb[31]~87_combout )) # (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight1~59_combout )))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|rf|qb[31]~87_combout ),
	.datac(\cpu|al_unit|ShiftRight1~59_combout ),
	.datad(\cpu|alu_a|y[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~86 .lut_mask = 16'hD800;
defparam \cpu|al_unit|ShiftRight1~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~62 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~62_combout  = (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight1~60_combout )) # (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight1~61_combout )))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftRight1~60_combout ),
	.datac(\cpu|al_unit|ShiftRight1~61_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~62 .lut_mask = 16'h4450;
defparam \cpu|al_unit|ShiftRight1~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~63 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~63_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|ShiftRight1~86_combout ) # (\cpu|al_unit|ShiftRight1~62_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftRight1~86_combout ),
	.datad(\cpu|al_unit|ShiftRight1~62_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~63 .lut_mask = 16'hEEEC;
defparam \cpu|al_unit|ShiftRight1~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N18
cycloneii_lcell_comb \cpu|al_unit|Mux28~6 (
// Equation(s):
// \cpu|al_unit|Mux28~6_combout  = (\cpu|al_unit|Mux29~17_combout  & (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|ShiftRight1~63_combout )))) # (!\cpu|al_unit|Mux29~17_combout  & ((\cpu|al_unit|Mux29~16_combout ) # ((\cpu|al_unit|Mux28~5_combout ))))

	.dataa(\cpu|al_unit|Mux29~17_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux28~5_combout ),
	.datad(\cpu|al_unit|ShiftRight1~63_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~6 .lut_mask = 16'h7654;
defparam \cpu|al_unit|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y27_N2
cycloneii_lcell_comb \cpu|al_unit|Mux28~7 (
// Equation(s):
// \cpu|al_unit|Mux28~7_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[3]~9_combout  & ((\cpu|alu_b|y[3]~33_combout ) # (!\cpu|al_unit|Mux28~6_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|alu_b|y[3]~33_combout  & 
// !\cpu|al_unit|Mux28~6_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux28~6_combout ))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|alu_b|y[3]~33_combout ),
	.datad(\cpu|al_unit|Mux28~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~7 .lut_mask = 16'hD5A8;
defparam \cpu|al_unit|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N26
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Equal0~3 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Equal0~3_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & ((\cpu|al_unit|Mux29~21_combout  & (!\cpu|al_unit|Mux28~3_combout )) # (!\cpu|al_unit|Mux29~21_combout  & ((!\cpu|al_unit|Mux28~7_combout 
// )))))

	.dataa(\cpu|al_unit|Mux28~3_combout ),
	.datab(\cpu|al_unit|Mux28~7_combout ),
	.datac(\cpu|al_unit|Mux29~21_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Equal0~3 .lut_mask = 16'h5300;
defparam \dmem|io_input_reg|io_input_mux2x32|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N2
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector16~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector16~0_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~3_combout  & ((\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg1 [15])) # (!\cpu|al_unit|Mux29~22_combout  & ((\dmem|io_input_reg|in_reg0 
// [15])))))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\dmem|io_input_reg|in_reg1 [15]),
	.datac(\dmem|io_input_reg|in_reg0 [15]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~3_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector16~0 .lut_mask = 16'hD800;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N2
cycloneii_lcell_comb \cpu|link|y[15]~26 (
// Equation(s):
// \cpu|link|y[15]~26_combout  = (\cpu|link|y[5]~5_combout  & ((\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector16~0_combout ))) # (!\cpu|al_unit|Mux24~7_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [15]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector16~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[15]~26 .lut_mask = 16'hC840;
defparam \cpu|link|y[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N22
cycloneii_lcell_comb \cpu|link|y[15]~27 (
// Equation(s):
// \cpu|link|y[15]~27_combout  = (\cpu|link|y[15]~25_combout ) # ((\cpu|link|y[15]~26_combout ) # ((\cpu|al_unit|Mux16~9_combout  & \cpu|link|y[5]~70_combout )))

	.dataa(\cpu|al_unit|Mux16~9_combout ),
	.datab(\cpu|link|y[5]~70_combout ),
	.datac(\cpu|link|y[15]~25_combout ),
	.datad(\cpu|link|y[15]~26_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[15]~27 .lut_mask = 16'hFFF8;
defparam \cpu|link|y[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y33_N31
cycloneii_lcell_ff \cpu|rf|register[14][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][15]~regout ));

// Location: LCFF_X57_Y33_N29
cycloneii_lcell_ff \cpu|rf|register[12][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][15]~regout ));

// Location: LCCOMB_X57_Y33_N14
cycloneii_lcell_comb \cpu|rf|qb[15]~265 (
// Equation(s):
// \cpu|rf|qb[15]~265_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[14][15]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[12][15]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[14][15]~regout ),
	.datac(\cpu|rf|register[12][15]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~265_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~265 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[15]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneii_lcell_comb \cpu|rf|qb[15]~266 (
// Equation(s):
// \cpu|rf|qb[15]~266_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[15]~265_combout  & ((\cpu|rf|register[15][15]~regout ))) # (!\cpu|rf|qb[15]~265_combout  & (\cpu|rf|register[13][15]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[15]~265_combout ))))

	.dataa(\cpu|rf|register[13][15]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[15]~265_combout ),
	.datad(\cpu|rf|register[15][15]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~266_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~266 .lut_mask = 16'hF838;
defparam \cpu|rf|qb[15]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N16
cycloneii_lcell_comb \cpu|rf|register[3][15]~feeder (
// Equation(s):
// \cpu|rf|register[3][15]~feeder_combout  = \cpu|link|y[15]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[15]~27_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[3][15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][15]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[3][15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N17
cycloneii_lcell_ff \cpu|rf|register[3][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[3][15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][15]~regout ));

// Location: LCFF_X60_Y33_N7
cycloneii_lcell_ff \cpu|rf|register[7][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][15]~regout ));

// Location: LCCOMB_X60_Y33_N28
cycloneii_lcell_comb \cpu|rf|qb[15]~260 (
// Equation(s):
// \cpu|rf|qb[15]~260_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][15]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][15]~regout ))))

	.dataa(\cpu|rf|register[4][15]~regout ),
	.datab(\cpu|rf|register[6][15]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~260_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~260 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[15]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N6
cycloneii_lcell_comb \cpu|rf|qb[15]~261 (
// Equation(s):
// \cpu|rf|qb[15]~261_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[15]~260_combout  & ((\cpu|rf|register[7][15]~regout ))) # (!\cpu|rf|qb[15]~260_combout  & (\cpu|rf|register[5][15]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[15]~260_combout ))))

	.dataa(\cpu|rf|register[5][15]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[7][15]~regout ),
	.datad(\cpu|rf|qb[15]~260_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~261_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~261 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[15]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N16
cycloneii_lcell_comb \cpu|rf|qb[15]~262 (
// Equation(s):
// \cpu|rf|qb[15]~262_combout  = (\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[15]~261_combout ) # (\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[2]~81_combout  & (\cpu|rf|register[1][15]~regout  & ((!\cpu|rf|qb[2]~78_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[1][15]~regout ),
	.datac(\cpu|rf|qb[15]~261_combout ),
	.datad(\cpu|rf|qb[2]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~262_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~262 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[15]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N30
cycloneii_lcell_comb \cpu|rf|qb[15]~263 (
// Equation(s):
// \cpu|rf|qb[15]~263_combout  = (\cpu|rf|qb[15]~262_combout  & (((\cpu|rf|register[3][15]~regout ) # (!\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[15]~262_combout  & (\cpu|rf|register[2][15]~regout  & ((\cpu|rf|qb[2]~78_combout ))))

	.dataa(\cpu|rf|register[2][15]~regout ),
	.datab(\cpu|rf|register[3][15]~regout ),
	.datac(\cpu|rf|qb[15]~262_combout ),
	.datad(\cpu|rf|qb[2]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~263_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~263 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[15]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N31
cycloneii_lcell_ff \cpu|rf|register[29][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][15]~regout ));

// Location: LCCOMB_X65_Y25_N22
cycloneii_lcell_comb \cpu|rf|qb[15]~250 (
// Equation(s):
// \cpu|rf|qb[15]~250_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][15]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[17][15]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[21][15]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[17][15]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~250_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~250 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[15]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y25_N30
cycloneii_lcell_comb \cpu|rf|qb[15]~251 (
// Equation(s):
// \cpu|rf|qb[15]~251_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[15]~250_combout  & ((\cpu|rf|register[29][15]~regout ))) # (!\cpu|rf|qb[15]~250_combout  & (\cpu|rf|register[25][15]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[15]~250_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[25][15]~regout ),
	.datac(\cpu|rf|register[29][15]~regout ),
	.datad(\cpu|rf|qb[15]~250_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~251_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~251 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[15]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N26
cycloneii_lcell_comb \cpu|rf|qb[15]~258 (
// Equation(s):
// \cpu|rf|qb[15]~258_combout  = (\cpu|rf|qb[15]~257_combout  & ((\cpu|rf|register[31][15]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[15]~257_combout  & (((\cpu|rf|register[27][15]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|qb[15]~257_combout ),
	.datab(\cpu|rf|register[31][15]~regout ),
	.datac(\cpu|rf|register[27][15]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~258_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~258 .lut_mask = 16'hD8AA;
defparam \cpu|rf|qb[15]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y28_N31
cycloneii_lcell_ff \cpu|rf|register[26][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][15]~regout ));

// Location: LCCOMB_X70_Y28_N30
cycloneii_lcell_comb \cpu|rf|qb[15]~252 (
// Equation(s):
// \cpu|rf|qb[15]~252_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][15]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][15]~regout ))))

	.dataa(\cpu|rf|register[18][15]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[26][15]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~252_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~252 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[15]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y28_N5
cycloneii_lcell_ff \cpu|rf|register[30][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][15]~regout ));

// Location: LCCOMB_X70_Y28_N4
cycloneii_lcell_comb \cpu|rf|qb[15]~253 (
// Equation(s):
// \cpu|rf|qb[15]~253_combout  = (\cpu|rf|qb[15]~252_combout  & (((\cpu|rf|register[30][15]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[15]~252_combout  & (\cpu|rf|register[22][15]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[22][15]~regout ),
	.datab(\cpu|rf|qb[15]~252_combout ),
	.datac(\cpu|rf|register[30][15]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~253_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~253 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[15]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N31
cycloneii_lcell_ff \cpu|rf|register[20][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][15]~regout ));

// Location: LCFF_X67_Y29_N7
cycloneii_lcell_ff \cpu|rf|register[16][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][15]~regout ));

// Location: LCFF_X68_Y25_N1
cycloneii_lcell_ff \cpu|rf|register[24][15] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[15]~27_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][15]~regout ));

// Location: LCCOMB_X68_Y25_N0
cycloneii_lcell_comb \cpu|rf|qb[15]~254 (
// Equation(s):
// \cpu|rf|qb[15]~254_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][15]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][15]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[16][15]~regout ),
	.datac(\cpu|rf|register[24][15]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~254_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~254 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[15]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N30
cycloneii_lcell_comb \cpu|rf|qb[15]~255 (
// Equation(s):
// \cpu|rf|qb[15]~255_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[15]~254_combout  & (\cpu|rf|register[28][15]~regout )) # (!\cpu|rf|qb[15]~254_combout  & ((\cpu|rf|register[20][15]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[15]~254_combout ))))

	.dataa(\cpu|rf|register[28][15]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][15]~regout ),
	.datad(\cpu|rf|qb[15]~254_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~255_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~255 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[15]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N12
cycloneii_lcell_comb \cpu|rf|qb[15]~256 (
// Equation(s):
// \cpu|rf|qb[15]~256_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[15]~253_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[15]~255_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[15]~253_combout ),
	.datad(\cpu|rf|qb[15]~255_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~256_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~256 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[15]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N30
cycloneii_lcell_comb \cpu|rf|qb[15]~259 (
// Equation(s):
// \cpu|rf|qb[15]~259_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[15]~256_combout  & ((\cpu|rf|qb[15]~258_combout ))) # (!\cpu|rf|qb[15]~256_combout  & (\cpu|rf|qb[15]~251_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[15]~256_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[15]~251_combout ),
	.datac(\cpu|rf|qb[15]~258_combout ),
	.datad(\cpu|rf|qb[15]~256_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~259_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~259 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[15]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N28
cycloneii_lcell_comb \cpu|rf|qb[15]~264 (
// Equation(s):
// \cpu|rf|qb[15]~264_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[15]~259_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[15]~263_combout )))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[15]~263_combout ),
	.datad(\cpu|rf|qb[15]~259_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~264_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~264 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[15]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N26
cycloneii_lcell_comb \cpu|rf|qb[15]~267 (
// Equation(s):
// \cpu|rf|qb[15]~267_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[15]~264_combout  & ((\cpu|rf|qb[15]~266_combout ))) # (!\cpu|rf|qb[15]~264_combout  & (\cpu|rf|qb[15]~249_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[15]~264_combout 
// ))))

	.dataa(\cpu|rf|qb[15]~249_combout ),
	.datab(\cpu|rf|qb[15]~266_combout ),
	.datac(\cpu|rf|qb[2]~66_combout ),
	.datad(\cpu|rf|qb[15]~264_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[15]~267_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[15]~267 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[15]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y31_N20
cycloneii_lcell_comb \cpu|alu_b|y[15]~36 (
// Equation(s):
// \cpu|alu_b|y[15]~36_combout  = (\cpu|cu|aluimm~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [15])) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[15]~267_combout ))))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[15]~267_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[15]~36 .lut_mask = 16'h8D88;
defparam \cpu|alu_b|y[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~23 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~23_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[15]~36_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[13]~37_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_b|y[15]~36_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|alu_b|y[13]~37_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~23 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~21 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~21_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[14]~38_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[12]~39_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_b|y[12]~39_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|alu_b|y[14]~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~21 .lut_mask = 16'hFC0C;
defparam \cpu|al_unit|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~24 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~24_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|al_unit|ShiftRight0~23_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|al_unit|ShiftRight1~21_combout )))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftRight0~23_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|al_unit|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~24 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~27 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~27_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~24_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~26_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight0~26_combout ),
	.datad(\cpu|al_unit|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~27 .lut_mask = 16'hC840;
defparam \cpu|al_unit|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~22 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~22_combout  = (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~20_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~21_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~21_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight0~20_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~22 .lut_mask = 16'h3022;
defparam \cpu|al_unit|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~28 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~28_combout  = (!\cpu|alu_a|y[4]~8_combout  & ((\cpu|al_unit|ShiftRight0~27_combout ) # (\cpu|al_unit|ShiftRight0~22_combout )))

	.dataa(\cpu|alu_a|y[4]~8_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight0~27_combout ),
	.datad(\cpu|al_unit|ShiftRight0~22_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~28 .lut_mask = 16'h5550;
defparam \cpu|al_unit|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~26 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~26_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[17]~687_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[16]~707_combout )))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|rf|qb[17]~687_combout ),
	.datad(\cpu|rf|qb[16]~707_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~26 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~37 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~37_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight0~36_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight1~26_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftRight0~36_combout ),
	.datad(\cpu|al_unit|ShiftRight1~26_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~37 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N30
cycloneii_lcell_comb \cpu|al_unit|Mux23~4 (
// Equation(s):
// \cpu|al_unit|Mux23~4_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight0~35_combout ))) # (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight0~37_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight0~37_combout ),
	.datad(\cpu|al_unit|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~4 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~38 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~38_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~33_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|Mux23~4_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|Mux23~4_combout ),
	.datad(\cpu|al_unit|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~38 .lut_mask = 16'hC840;
defparam \cpu|al_unit|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~39 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~39_combout  = (\cpu|al_unit|ShiftRight0~28_combout ) # ((\cpu|alu_a|y[4]~8_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # (\cpu|al_unit|ShiftRight0~38_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftRight0~28_combout ),
	.datac(\cpu|al_unit|ShiftRight0~38_combout ),
	.datad(\cpu|alu_a|y[4]~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~39 .lut_mask = 16'hFECC;
defparam \cpu|al_unit|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~20 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~20_combout  = (\cpu|alu_a|y[3]~9_combout ) # ((\cpu|alu_a|y[4]~8_combout ) # ((\cpu|al_unit|ShiftLeft0~18_combout ) # (\cpu|al_unit|ShiftLeft0~19_combout )))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|alu_a|y[4]~8_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~20 .lut_mask = 16'hFFFE;
defparam \cpu|al_unit|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N4
cycloneii_lcell_comb \cpu|al_unit|Mux31~3 (
// Equation(s):
// \cpu|al_unit|Mux31~3_combout  = (\cpu|cu|aluc[1]~2_combout  & (((!\cpu|al_unit|ShiftLeft0~20_combout  & \cpu|cu|aluc[2]~9_combout )))) # (!\cpu|cu|aluc[1]~2_combout  & ((\cpu|alu_a|y[0]~7_combout ) # ((!\cpu|cu|aluc[2]~9_combout ))))

	.dataa(\cpu|cu|aluc[1]~2_combout ),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~20_combout ),
	.datad(\cpu|cu|aluc[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~3 .lut_mask = 16'h4E55;
defparam \cpu|al_unit|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N8
cycloneii_lcell_comb \cpu|al_unit|Mux31~2 (
// Equation(s):
// \cpu|al_unit|Mux31~2_combout  = (\cpu|al_unit|Mux31~1_combout ) # ((\cpu|alu_a|y[0]~7_combout  & (\cpu|al_unit|Mux6~12_combout  & !\cpu|cu|aluc[2]~9_combout )))

	.dataa(\cpu|al_unit|Mux31~1_combout ),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|al_unit|Mux6~12_combout ),
	.datad(\cpu|cu|aluc[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~2 .lut_mask = 16'hAAEA;
defparam \cpu|al_unit|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N18
cycloneii_lcell_comb \cpu|al_unit|Mux31~4 (
// Equation(s):
// \cpu|al_unit|Mux31~4_combout  = (\cpu|al_unit|Mux31~2_combout ) # ((\cpu|alu_b|y[0]~28_combout  & (\cpu|al_unit|Mux31~3_combout  & \cpu|cu|aluc[0]~11_combout )))

	.dataa(\cpu|alu_b|y[0]~28_combout ),
	.datab(\cpu|al_unit|Mux31~3_combout ),
	.datac(\cpu|al_unit|Mux31~2_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~4 .lut_mask = 16'hF8F0;
defparam \cpu|al_unit|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N30
cycloneii_lcell_comb \cpu|al_unit|Mux31~5 (
// Equation(s):
// \cpu|al_unit|Mux31~5_combout  = (\cpu|cu|aluc[3]~4_combout  & (\cpu|alu_b|y[31]~44_combout  & (\cpu|al_unit|ShiftLeft0~18_combout ))) # (!\cpu|cu|aluc[3]~4_combout  & (((\cpu|al_unit|Mux31~4_combout ))))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|alu_b|y[31]~44_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|Mux31~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~5 .lut_mask = 16'hD580;
defparam \cpu|al_unit|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N0
cycloneii_lcell_comb \cpu|al_unit|Mux31~7 (
// Equation(s):
// \cpu|al_unit|Mux31~7_combout  = (\cpu|al_unit|Mux31~5_combout ) # ((\cpu|al_unit|Mux31~6_combout  & (\cpu|al_unit|ShiftRight0~39_combout  & !\cpu|al_unit|ShiftLeft0~18_combout )))

	.dataa(\cpu|al_unit|Mux31~6_combout ),
	.datab(\cpu|al_unit|ShiftRight0~39_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|Mux31~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux31~7 .lut_mask = 16'hFF08;
defparam \cpu|al_unit|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N2
cycloneii_lcell_comb \cpu|link|y[0]~60 (
// Equation(s):
// \cpu|link|y[0]~60_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|ip|q [0]) # ((\cpu|al_unit|Mux31~7_combout  & \cpu|link|y[5]~70_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|al_unit|Mux31~7_combout  & \cpu|link|y[5]~70_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|ip|q [0]),
	.datac(\cpu|al_unit|Mux31~7_combout ),
	.datad(\cpu|link|y[5]~70_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[0]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[0]~60 .lut_mask = 16'hF888;
defparam \cpu|link|y[0]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[0]));
// synopsys translate_off
defparam \in_port0[0]~I .input_async_reset = "none";
defparam \in_port0[0]~I .input_power_up = "low";
defparam \in_port0[0]~I .input_register_mode = "none";
defparam \in_port0[0]~I .input_sync_reset = "none";
defparam \in_port0[0]~I .oe_async_reset = "none";
defparam \in_port0[0]~I .oe_power_up = "low";
defparam \in_port0[0]~I .oe_register_mode = "none";
defparam \in_port0[0]~I .oe_sync_reset = "none";
defparam \in_port0[0]~I .operation_mode = "input";
defparam \in_port0[0]~I .output_async_reset = "none";
defparam \in_port0[0]~I .output_power_up = "low";
defparam \in_port0[0]~I .output_register_mode = "none";
defparam \in_port0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y31_N29
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[0] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [0]));

// Location: LCCOMB_X69_Y31_N28
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector31~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector31~1_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg0 [0] & !\cpu|al_unit|Mux29~22_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [0]),
	.datad(\cpu|al_unit|Mux29~22_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector31~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector31~1 .lut_mask = 16'h0020;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[0]));
// synopsys translate_off
defparam \in_port1[0]~I .input_async_reset = "none";
defparam \in_port1[0]~I .input_power_up = "low";
defparam \in_port1[0]~I .input_register_mode = "none";
defparam \in_port1[0]~I .input_sync_reset = "none";
defparam \in_port1[0]~I .oe_async_reset = "none";
defparam \in_port1[0]~I .oe_power_up = "low";
defparam \in_port1[0]~I .oe_register_mode = "none";
defparam \in_port1[0]~I .oe_sync_reset = "none";
defparam \in_port1[0]~I .operation_mode = "input";
defparam \in_port1[0]~I .output_async_reset = "none";
defparam \in_port1[0]~I .output_power_up = "low";
defparam \in_port1[0]~I .output_register_mode = "none";
defparam \in_port1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y31_N23
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[0] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [0]));

// Location: LCCOMB_X69_Y31_N22
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector31~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector31~0_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [0] & \cpu|al_unit|Mux29~22_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [0]),
	.datad(\cpu|al_unit|Mux29~22_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector31~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector31~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N14
cycloneii_lcell_comb \dmem|io_data_mux|y[0]~0 (
// Equation(s):
// \dmem|io_data_mux|y[0]~0_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector31~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector31~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [0]))

	.dataa(\dmem|dram|altsyncram_component|auto_generated|q_a [0]),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector31~1_combout ),
	.datac(\cpu|al_unit|Mux24~7_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector31~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[0]~0 .lut_mask = 16'hFACA;
defparam \dmem|io_data_mux|y[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N18
cycloneii_lcell_comb \cpu|link|y[0]~61 (
// Equation(s):
// \cpu|link|y[0]~61_combout  = (\cpu|link|y[0]~60_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[0]~0_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\cpu|link|y[0]~60_combout ),
	.datad(\dmem|io_data_mux|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[0]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[0]~61 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[0]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneii_lcell_comb \cpu|rf|register[14][0]~feeder (
// Equation(s):
// \cpu|rf|register[14][0]~feeder_combout  = \cpu|link|y[0]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y33_N19
cycloneii_lcell_ff \cpu|rf|register[14][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[14][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][0]~regout ));

// Location: LCFF_X63_Y33_N19
cycloneii_lcell_ff \cpu|rf|register[15][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][0]~regout ));

// Location: LCCOMB_X71_Y28_N12
cycloneii_lcell_comb \cpu|rf|register[12][0]~feeder (
// Equation(s):
// \cpu|rf|register[12][0]~feeder_combout  = \cpu|link|y[0]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y28_N13
cycloneii_lcell_ff \cpu|rf|register[12][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[12][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][0]~regout ));

// Location: LCFF_X63_Y33_N3
cycloneii_lcell_ff \cpu|rf|register[13][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][0]~regout ));

// Location: LCCOMB_X61_Y33_N14
cycloneii_lcell_comb \cpu|rf|qb[0]~105 (
// Equation(s):
// \cpu|rf|qb[0]~105_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][0]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[12][0]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[12][0]~regout ),
	.datac(\cpu|rf|register[13][0]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~105 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[0]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneii_lcell_comb \cpu|rf|qb[0]~106 (
// Equation(s):
// \cpu|rf|qb[0]~106_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[0]~105_combout  & ((\cpu|rf|register[15][0]~regout ))) # (!\cpu|rf|qb[0]~105_combout  & (\cpu|rf|register[14][0]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[0]~105_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[14][0]~regout ),
	.datac(\cpu|rf|register[15][0]~regout ),
	.datad(\cpu|rf|qb[0]~105_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~106 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[0]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y32_N5
cycloneii_lcell_ff \cpu|rf|register[31][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][0]~regout ));

// Location: LCFF_X67_Y32_N27
cycloneii_lcell_ff \cpu|rf|register[23][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][0]~regout ));

// Location: LCCOMB_X67_Y32_N26
cycloneii_lcell_comb \cpu|rf|qb[0]~95 (
// Equation(s):
// \cpu|rf|qb[0]~95_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][0]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][0]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][0]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][0]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~95 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[0]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N4
cycloneii_lcell_comb \cpu|rf|qb[0]~96 (
// Equation(s):
// \cpu|rf|qb[0]~96_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[0]~95_combout  & ((\cpu|rf|register[31][0]~regout ))) # (!\cpu|rf|qb[0]~95_combout  & (\cpu|rf|register[27][0]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[0]~95_combout ))))

	.dataa(\cpu|rf|register[27][0]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[31][0]~regout ),
	.datad(\cpu|rf|qb[0]~95_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~96 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[0]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N20
cycloneii_lcell_comb \cpu|rf|register[24][0]~feeder (
// Equation(s):
// \cpu|rf|register[24][0]~feeder_combout  = \cpu|link|y[0]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[24][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[24][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[24][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N21
cycloneii_lcell_ff \cpu|rf|register[24][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[24][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][0]~regout ));

// Location: LCCOMB_X63_Y24_N10
cycloneii_lcell_comb \cpu|rf|register[28][0]~feeder (
// Equation(s):
// \cpu|rf|register[28][0]~feeder_combout  = \cpu|link|y[0]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[28][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[28][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N11
cycloneii_lcell_ff \cpu|rf|register[28][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[28][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][0]~regout ));

// Location: LCFF_X63_Y27_N7
cycloneii_lcell_ff \cpu|rf|register[20][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][0]~regout ));

// Location: LCCOMB_X63_Y27_N6
cycloneii_lcell_comb \cpu|rf|qb[0]~92 (
// Equation(s):
// \cpu|rf|qb[0]~92_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[20][0]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[16][0]~regout ))))

	.dataa(\cpu|rf|register[16][0]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[20][0]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~92 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[0]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N30
cycloneii_lcell_comb \cpu|rf|qb[0]~93 (
// Equation(s):
// \cpu|rf|qb[0]~93_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[0]~92_combout  & ((\cpu|rf|register[28][0]~regout ))) # (!\cpu|rf|qb[0]~92_combout  & (\cpu|rf|register[24][0]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[0]~92_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[24][0]~regout ),
	.datac(\cpu|rf|register[28][0]~regout ),
	.datad(\cpu|rf|qb[0]~92_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~93 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N11
cycloneii_lcell_ff \cpu|rf|register[29][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][0]~regout ));

// Location: LCFF_X71_Y29_N17
cycloneii_lcell_ff \cpu|rf|register[17][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][0]~regout ));

// Location: LCCOMB_X72_Y29_N2
cycloneii_lcell_comb \cpu|rf|qb[0]~90 (
// Equation(s):
// \cpu|rf|qb[0]~90_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][0]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][0]~regout )))))

	.dataa(\cpu|rf|register[21][0]~regout ),
	.datab(\cpu|rf|register[17][0]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~90 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[0]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N24
cycloneii_lcell_comb \cpu|rf|qb[0]~91 (
// Equation(s):
// \cpu|rf|qb[0]~91_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[0]~90_combout  & ((\cpu|rf|register[29][0]~regout ))) # (!\cpu|rf|qb[0]~90_combout  & (\cpu|rf|register[25][0]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[0]~90_combout ))))

	.dataa(\cpu|rf|register[25][0]~regout ),
	.datab(\cpu|rf|register[29][0]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[0]~90_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~91 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[0]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N14
cycloneii_lcell_comb \cpu|rf|qb[0]~94 (
// Equation(s):
// \cpu|rf|qb[0]~94_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\imem|irom|altsyncram_component|auto_generated|q_a [16])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[0]~91_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[0]~93_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[0]~93_combout ),
	.datad(\cpu|rf|qb[0]~91_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~94 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[0]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N6
cycloneii_lcell_comb \cpu|rf|register[30][0]~feeder (
// Equation(s):
// \cpu|rf|register[30][0]~feeder_combout  = \cpu|link|y[0]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[30][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[30][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[30][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y28_N7
cycloneii_lcell_ff \cpu|rf|register[30][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[30][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][0]~regout ));

// Location: LCFF_X71_Y31_N11
cycloneii_lcell_ff \cpu|rf|register[26][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][0]~regout ));

// Location: LCCOMB_X71_Y31_N12
cycloneii_lcell_comb \cpu|rf|qb[0]~88 (
// Equation(s):
// \cpu|rf|qb[0]~88_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][0]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][0]~regout ))))

	.dataa(\cpu|rf|register[18][0]~regout ),
	.datab(\cpu|rf|register[26][0]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~88 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[0]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y31_N18
cycloneii_lcell_comb \cpu|rf|qb[0]~89 (
// Equation(s):
// \cpu|rf|qb[0]~89_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[0]~88_combout  & ((\cpu|rf|register[30][0]~regout ))) # (!\cpu|rf|qb[0]~88_combout  & (\cpu|rf|register[22][0]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[0]~88_combout ))))

	.dataa(\cpu|rf|register[22][0]~regout ),
	.datab(\cpu|rf|register[30][0]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[0]~88_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~89 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[0]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N24
cycloneii_lcell_comb \cpu|rf|qb[0]~97 (
// Equation(s):
// \cpu|rf|qb[0]~97_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[0]~94_combout  & (\cpu|rf|qb[0]~96_combout )) # (!\cpu|rf|qb[0]~94_combout  & ((\cpu|rf|qb[0]~89_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[0]~94_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[0]~96_combout ),
	.datac(\cpu|rf|qb[0]~94_combout ),
	.datad(\cpu|rf|qb[0]~89_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~97 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[0]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N28
cycloneii_lcell_comb \cpu|rf|register[11][0]~feeder (
// Equation(s):
// \cpu|rf|register[11][0]~feeder_combout  = \cpu|link|y[0]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[11][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[11][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[11][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y31_N29
cycloneii_lcell_ff \cpu|rf|register[11][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[11][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][0]~regout ));

// Location: LCCOMB_X70_Y31_N18
cycloneii_lcell_comb \cpu|rf|register[10][0]~feeder (
// Equation(s):
// \cpu|rf|register[10][0]~feeder_combout  = \cpu|link|y[0]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[10][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[10][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[10][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y31_N19
cycloneii_lcell_ff \cpu|rf|register[10][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[10][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][0]~regout ));

// Location: LCCOMB_X70_Y31_N10
cycloneii_lcell_comb \cpu|rf|qb[0]~98 (
// Equation(s):
// \cpu|rf|qb[0]~98_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[10][0]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[8][0]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[8][0]~regout ),
	.datab(\cpu|rf|register[10][0]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~98 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[0]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N20
cycloneii_lcell_comb \cpu|rf|qb[0]~99 (
// Equation(s):
// \cpu|rf|qb[0]~99_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[0]~98_combout  & ((\cpu|rf|register[11][0]~regout ))) # (!\cpu|rf|qb[0]~98_combout  & (\cpu|rf|register[9][0]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[0]~98_combout ))))

	.dataa(\cpu|rf|register[9][0]~regout ),
	.datab(\cpu|rf|register[11][0]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|qb[0]~98_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~99 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[0]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y31_N9
cycloneii_lcell_ff \cpu|rf|register[3][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][0]~regout ));

// Location: LCCOMB_X63_Y32_N2
cycloneii_lcell_comb \cpu|rf|register[7][0]~feeder (
// Equation(s):
// \cpu|rf|register[7][0]~feeder_combout  = \cpu|link|y[0]~61_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[0]~61_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][0]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y32_N3
cycloneii_lcell_ff \cpu|rf|register[7][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[7][0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][0]~regout ));

// Location: LCFF_X63_Y30_N21
cycloneii_lcell_ff \cpu|rf|register[4][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][0]~regout ));

// Location: LCFF_X63_Y31_N15
cycloneii_lcell_ff \cpu|rf|register[5][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][0]~regout ));

// Location: LCCOMB_X63_Y31_N14
cycloneii_lcell_comb \cpu|rf|qb[0]~100 (
// Equation(s):
// \cpu|rf|qb[0]~100_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[5][0]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[4][0]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[4][0]~regout ),
	.datac(\cpu|rf|register[5][0]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~100 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[0]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N16
cycloneii_lcell_comb \cpu|rf|qb[0]~101 (
// Equation(s):
// \cpu|rf|qb[0]~101_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[0]~100_combout  & ((\cpu|rf|register[7][0]~regout ))) # (!\cpu|rf|qb[0]~100_combout  & (\cpu|rf|register[6][0]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[0]~100_combout ))))

	.dataa(\cpu|rf|register[6][0]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[7][0]~regout ),
	.datad(\cpu|rf|qb[0]~100_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~101 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[0]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y31_N23
cycloneii_lcell_ff \cpu|rf|register[2][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][0]~regout ));

// Location: LCCOMB_X62_Y31_N22
cycloneii_lcell_comb \cpu|rf|qb[0]~102 (
// Equation(s):
// \cpu|rf|qb[0]~102_combout  = (\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|register[2][0]~regout ) # (\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[1][0]~regout  & ((!\cpu|rf|qb[2]~81_combout ))))

	.dataa(\cpu|rf|register[1][0]~regout ),
	.datab(\cpu|rf|qb[2]~78_combout ),
	.datac(\cpu|rf|register[2][0]~regout ),
	.datad(\cpu|rf|qb[2]~81_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~102 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[0]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N6
cycloneii_lcell_comb \cpu|rf|qb[0]~103 (
// Equation(s):
// \cpu|rf|qb[0]~103_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[0]~102_combout  & (\cpu|rf|register[3][0]~regout )) # (!\cpu|rf|qb[0]~102_combout  & ((\cpu|rf|qb[0]~101_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[0]~102_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[3][0]~regout ),
	.datac(\cpu|rf|qb[0]~101_combout ),
	.datad(\cpu|rf|qb[0]~102_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~103 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[0]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N28
cycloneii_lcell_comb \cpu|rf|qb[0]~104 (
// Equation(s):
// \cpu|rf|qb[0]~104_combout  = (\cpu|rf|qb[2]~77_combout  & (\cpu|rf|qb[2]~66_combout )) # (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[0]~99_combout )) # (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[0]~103_combout )))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[0]~99_combout ),
	.datad(\cpu|rf|qb[0]~103_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~104 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[0]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N10
cycloneii_lcell_comb \cpu|rf|qb[0]~107 (
// Equation(s):
// \cpu|rf|qb[0]~107_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[0]~104_combout  & (\cpu|rf|qb[0]~106_combout )) # (!\cpu|rf|qb[0]~104_combout  & ((\cpu|rf|qb[0]~97_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[0]~104_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[0]~106_combout ),
	.datac(\cpu|rf|qb[0]~97_combout ),
	.datad(\cpu|rf|qb[0]~104_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~107 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[0]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y29_N30
cycloneii_lcell_comb \cpu|rf|qb[0]~712 (
// Equation(s):
// \cpu|rf|qb[0]~712_combout  = (\cpu|rf|qb[0]~107_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [20]) # (!\cpu|rf|Equal1~0_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|rf|Equal1~0_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qb[0]~107_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[0]~712_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[0]~712 .lut_mask = 16'hBB00;
defparam \cpu|rf|qb[0]~712 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[11]));
// synopsys translate_off
defparam \in_port1[11]~I .input_async_reset = "none";
defparam \in_port1[11]~I .input_power_up = "low";
defparam \in_port1[11]~I .input_register_mode = "none";
defparam \in_port1[11]~I .input_sync_reset = "none";
defparam \in_port1[11]~I .oe_async_reset = "none";
defparam \in_port1[11]~I .oe_power_up = "low";
defparam \in_port1[11]~I .oe_register_mode = "none";
defparam \in_port1[11]~I .oe_sync_reset = "none";
defparam \in_port1[11]~I .operation_mode = "input";
defparam \in_port1[11]~I .output_async_reset = "none";
defparam \in_port1[11]~I .output_power_up = "low";
defparam \in_port1[11]~I .output_register_mode = "none";
defparam \in_port1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y31_N31
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[11] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [11]));

// Location: LCCOMB_X54_Y31_N30
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector20~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector20~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [11] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [11]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector20~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector20~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[11]));
// synopsys translate_off
defparam \in_port0[11]~I .input_async_reset = "none";
defparam \in_port0[11]~I .input_power_up = "low";
defparam \in_port0[11]~I .input_register_mode = "none";
defparam \in_port0[11]~I .input_sync_reset = "none";
defparam \in_port0[11]~I .oe_async_reset = "none";
defparam \in_port0[11]~I .oe_power_up = "low";
defparam \in_port0[11]~I .oe_register_mode = "none";
defparam \in_port0[11]~I .oe_sync_reset = "none";
defparam \in_port0[11]~I .operation_mode = "input";
defparam \in_port0[11]~I .output_async_reset = "none";
defparam \in_port0[11]~I .output_power_up = "low";
defparam \in_port0[11]~I .output_register_mode = "none";
defparam \in_port0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y31_N27
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[11] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [11]));

// Location: LCCOMB_X69_Y31_N26
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector20~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector20~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg0 [11] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [11]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector20~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector20~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N14
cycloneii_lcell_comb \dmem|io_data_mux|y[11]~11 (
// Equation(s):
// \dmem|io_data_mux|y[11]~11_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector20~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector20~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [11]),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector20~0_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector20~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[11]~11 .lut_mask = 16'hEEE4;
defparam \dmem|io_data_mux|y[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~43 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~43_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[13]~37_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[11]~29_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_b|y[11]~29_combout ),
	.datad(\cpu|alu_b|y[13]~37_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~43 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftRight1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~57 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~57_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|al_unit|ShiftRight1~21_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|al_unit|ShiftRight1~43_combout )))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight1~21_combout ),
	.datad(\cpu|al_unit|ShiftRight1~43_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~57 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight1~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~54 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~54_combout  = (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[16]~45_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[15]~36_combout ))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|alu_b|y[15]~36_combout ),
	.datad(\cpu|alu_b|y[16]~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~54 .lut_mask = 16'h5410;
defparam \cpu|al_unit|ShiftRight1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~56 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~56_combout  = (\cpu|al_unit|ShiftRight1~54_combout ) # ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight1~55_combout ) # (\cpu|al_unit|ShiftRight0~16_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~55_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftRight1~54_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~56 .lut_mask = 16'hFEF0;
defparam \cpu|al_unit|ShiftRight1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~71 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~71_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight1~56_combout ))) # (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight1~57_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight1~57_combout ),
	.datad(\cpu|al_unit|ShiftRight1~56_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~71 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~110 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~110_combout  = (\cpu|al_unit|ShiftRight0~75_combout ) # ((!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight1~61_combout  & \cpu|al_unit|ShiftLeft0~23_combout )))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftRight0~75_combout ),
	.datac(\cpu|al_unit|ShiftRight1~61_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~110 .lut_mask = 16'hDCCC;
defparam \cpu|al_unit|ShiftRight0~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N28
cycloneii_lcell_comb \cpu|al_unit|Mux20~0 (
// Equation(s):
// \cpu|al_unit|Mux20~0_combout  = (\cpu|al_unit|Mux29~21_combout  & ((\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~110_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~71_combout ))))

	.dataa(\cpu|al_unit|Mux29~21_combout ),
	.datab(\cpu|al_unit|ShiftRight0~71_combout ),
	.datac(\cpu|al_unit|ShiftRight0~110_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~0 .lut_mask = 16'hA088;
defparam \cpu|al_unit|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~79 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~79_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|al_unit|ShiftRight1~60_combout ))) # (!\cpu|al_unit|ShiftLeft0~24_combout  & (\cpu|rf|qb[31]~87_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|rf|qb[31]~87_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datad(\cpu|al_unit|ShiftRight1~60_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~79 .lut_mask = 16'hA808;
defparam \cpu|al_unit|ShiftRight1~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~90 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~90_combout  = (\cpu|al_unit|ShiftRight1~79_combout ) # ((\cpu|immediate[16]~0_combout  & \cpu|cu|aluimm~5_combout ))

	.dataa(vcc),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|al_unit|ShiftRight1~79_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~90 .lut_mask = 16'hFFC0;
defparam \cpu|al_unit|ShiftRight1~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N18
cycloneii_lcell_comb \cpu|al_unit|s~47 (
// Equation(s):
// \cpu|al_unit|s~47_combout  = \cpu|alu_b|y[11]~29_combout  $ (((\cpu|rf|qa[11]~143_combout  & \cpu|alu_a|y[0]~0_combout )))

	.dataa(vcc),
	.datab(\cpu|rf|qa[11]~143_combout ),
	.datac(\cpu|alu_a|y[0]~0_combout ),
	.datad(\cpu|alu_b|y[11]~29_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~47 .lut_mask = 16'h3FC0;
defparam \cpu|al_unit|s~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N24
cycloneii_lcell_comb \cpu|al_unit|Mux20~2 (
// Equation(s):
// \cpu|al_unit|Mux20~2_combout  = (\cpu|al_unit|Mux29~11_combout  & (\cpu|al_unit|Mux20~1_combout  & (!\cpu|al_unit|Mux29~23_combout ))) # (!\cpu|al_unit|Mux29~11_combout  & (((\cpu|al_unit|Mux29~23_combout ) # (\cpu|al_unit|Add0~86_combout ))))

	.dataa(\cpu|al_unit|Mux20~1_combout ),
	.datab(\cpu|al_unit|Mux29~11_combout ),
	.datac(\cpu|al_unit|Mux29~23_combout ),
	.datad(\cpu|al_unit|Add0~86_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~2 .lut_mask = 16'h3B38;
defparam \cpu|al_unit|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N26
cycloneii_lcell_comb \cpu|al_unit|Mux20~3 (
// Equation(s):
// \cpu|al_unit|Mux20~3_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux20~2_combout  & (\cpu|al_unit|s~47_combout )) # (!\cpu|al_unit|Mux20~2_combout  & ((\cpu|al_unit|ShiftLeft0~67_combout ))))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux20~2_combout ))))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|s~47_combout ),
	.datac(\cpu|al_unit|Mux20~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~67_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~3 .lut_mask = 16'hDAD0;
defparam \cpu|al_unit|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N8
cycloneii_lcell_comb \cpu|al_unit|Mux20~4 (
// Equation(s):
// \cpu|al_unit|Mux20~4_combout  = (\cpu|al_unit|Mux29~16_combout  & (!\cpu|al_unit|Mux29~17_combout )) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~90_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux20~3_combout )))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|al_unit|Mux29~17_combout ),
	.datac(\cpu|al_unit|ShiftRight1~90_combout ),
	.datad(\cpu|al_unit|Mux20~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~4 .lut_mask = 16'h7362;
defparam \cpu|al_unit|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N10
cycloneii_lcell_comb \cpu|al_unit|Mux20~5 (
// Equation(s):
// \cpu|al_unit|Mux20~5_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[11]~4_combout  & ((\cpu|alu_b|y[11]~29_combout ) # (!\cpu|al_unit|Mux20~4_combout ))) # (!\cpu|alu_a|y[11]~4_combout  & (\cpu|alu_b|y[11]~29_combout  & 
// !\cpu|al_unit|Mux20~4_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux20~4_combout ))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|alu_a|y[11]~4_combout ),
	.datac(\cpu|alu_b|y[11]~29_combout ),
	.datad(\cpu|al_unit|Mux20~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~5 .lut_mask = 16'hD5A8;
defparam \cpu|al_unit|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N2
cycloneii_lcell_comb \cpu|al_unit|Mux20~6 (
// Equation(s):
// \cpu|al_unit|Mux20~6_combout  = (\cpu|al_unit|Mux20~0_combout ) # ((!\cpu|al_unit|Mux29~21_combout  & \cpu|al_unit|Mux20~5_combout ))

	.dataa(\cpu|al_unit|Mux29~21_combout ),
	.datab(\cpu|al_unit|Mux20~0_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|Mux20~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux20~6 .lut_mask = 16'hDDCC;
defparam \cpu|al_unit|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N6
cycloneii_lcell_comb \cpu|link|y[11]~17 (
// Equation(s):
// \cpu|link|y[11]~17_combout  = (\cpu|link|y[5]~70_combout  & ((\cpu|al_unit|Mux20~6_combout ) # ((\cpu|pcplus4|p4[11]~18_combout  & \cpu|cu|jal~0_combout )))) # (!\cpu|link|y[5]~70_combout  & (\cpu|pcplus4|p4[11]~18_combout  & ((\cpu|cu|jal~0_combout ))))

	.dataa(\cpu|link|y[5]~70_combout ),
	.datab(\cpu|pcplus4|p4[11]~18_combout ),
	.datac(\cpu|al_unit|Mux20~6_combout ),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[11]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[11]~17 .lut_mask = 16'hECA0;
defparam \cpu|link|y[11]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N10
cycloneii_lcell_comb \cpu|link|y[11]~18 (
// Equation(s):
// \cpu|link|y[11]~18_combout  = (\cpu|link|y[11]~17_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[11]~11_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(vcc),
	.datac(\dmem|io_data_mux|y[11]~11_combout ),
	.datad(\cpu|link|y[11]~17_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[11]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[11]~18 .lut_mask = 16'hFFA0;
defparam \cpu|link|y[11]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y28_N31
cycloneii_lcell_ff \cpu|rf|register[10][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][11]~regout ));

// Location: LCCOMB_X67_Y31_N28
cycloneii_lcell_comb \cpu|rf|qb[11]~108 (
// Equation(s):
// \cpu|rf|qb[11]~108_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[9][11]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][11]~regout )))))

	.dataa(\cpu|rf|register[9][11]~regout ),
	.datab(\cpu|rf|register[8][11]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~108 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[11]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N30
cycloneii_lcell_comb \cpu|rf|qb[11]~109 (
// Equation(s):
// \cpu|rf|qb[11]~109_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[11]~108_combout  & (\cpu|rf|register[11][11]~regout )) # (!\cpu|rf|qb[11]~108_combout  & ((\cpu|rf|register[10][11]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[11]~108_combout ))))

	.dataa(\cpu|rf|register[11][11]~regout ),
	.datab(\cpu|rf|register[10][11]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[11]~108_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~109 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[11]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y28_N10
cycloneii_lcell_comb \cpu|rf|qb[11]~117 (
// Equation(s):
// \cpu|rf|qb[11]~117_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][11]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][11]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][11]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[23][11]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~117 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[11]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N4
cycloneii_lcell_comb \cpu|rf|qb[11]~118 (
// Equation(s):
// \cpu|rf|qb[11]~118_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[11]~117_combout  & ((\cpu|rf|register[31][11]~regout ))) # (!\cpu|rf|qb[11]~117_combout  & (\cpu|rf|register[27][11]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[11]~117_combout ))))

	.dataa(\cpu|rf|register[27][11]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[31][11]~regout ),
	.datad(\cpu|rf|qb[11]~117_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~118 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[11]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N10
cycloneii_lcell_comb \cpu|rf|qb[11]~112 (
// Equation(s):
// \cpu|rf|qb[11]~112_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][11]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][11]~regout ))))

	.dataa(\cpu|rf|register[18][11]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[26][11]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~112 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[11]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N24
cycloneii_lcell_comb \cpu|rf|qb[11]~113 (
// Equation(s):
// \cpu|rf|qb[11]~113_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[11]~112_combout  & ((\cpu|rf|register[30][11]~regout ))) # (!\cpu|rf|qb[11]~112_combout  & (\cpu|rf|register[22][11]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[11]~112_combout ))))

	.dataa(\cpu|rf|register[22][11]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[30][11]~regout ),
	.datad(\cpu|rf|qb[11]~112_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~113 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[11]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y25_N14
cycloneii_lcell_comb \cpu|rf|qb[11]~114 (
// Equation(s):
// \cpu|rf|qb[11]~114_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[24][11]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[16][11]~regout )))))

	.dataa(\cpu|rf|register[24][11]~regout ),
	.datab(\cpu|rf|register[16][11]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~114 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[11]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N12
cycloneii_lcell_comb \cpu|rf|qb[11]~115 (
// Equation(s):
// \cpu|rf|qb[11]~115_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[11]~114_combout  & ((\cpu|rf|register[28][11]~regout ))) # (!\cpu|rf|qb[11]~114_combout  & (\cpu|rf|register[20][11]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[11]~114_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][11]~regout ),
	.datac(\cpu|rf|register[28][11]~regout ),
	.datad(\cpu|rf|qb[11]~114_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~115 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[11]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N4
cycloneii_lcell_comb \cpu|rf|qb[11]~116 (
// Equation(s):
// \cpu|rf|qb[11]~116_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[11]~113_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[11]~115_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[11]~113_combout ),
	.datad(\cpu|rf|qb[11]~115_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~116 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[11]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneii_lcell_comb \cpu|rf|qb[11]~110 (
// Equation(s):
// \cpu|rf|qb[11]~110_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[21][11]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[17][11]~regout )))))

	.dataa(\cpu|rf|register[21][11]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[17][11]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~110 .lut_mask = 16'hEE30;
defparam \cpu|rf|qb[11]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneii_lcell_comb \cpu|rf|qb[11]~111 (
// Equation(s):
// \cpu|rf|qb[11]~111_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[11]~110_combout  & ((\cpu|rf|register[29][11]~regout ))) # (!\cpu|rf|qb[11]~110_combout  & (\cpu|rf|register[25][11]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[11]~110_combout ))))

	.dataa(\cpu|rf|register[25][11]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[29][11]~regout ),
	.datad(\cpu|rf|qb[11]~110_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~111 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[11]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N14
cycloneii_lcell_comb \cpu|rf|qb[11]~119 (
// Equation(s):
// \cpu|rf|qb[11]~119_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[11]~116_combout  & (\cpu|rf|qb[11]~118_combout )) # (!\cpu|rf|qb[11]~116_combout  & ((\cpu|rf|qb[11]~111_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[11]~116_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[11]~118_combout ),
	.datac(\cpu|rf|qb[11]~116_combout ),
	.datad(\cpu|rf|qb[11]~111_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~119 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[11]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y31_N22
cycloneii_lcell_comb \cpu|rf|register[3][11]~feeder (
// Equation(s):
// \cpu|rf|register[3][11]~feeder_combout  = \cpu|link|y[11]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[11]~18_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[3][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[3][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[3][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N23
cycloneii_lcell_ff \cpu|rf|register[3][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[3][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[3][11]~regout ));

// Location: LCFF_X61_Y29_N21
cycloneii_lcell_ff \cpu|rf|register[5][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[11]~18_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][11]~regout ));

// Location: LCCOMB_X61_Y32_N8
cycloneii_lcell_comb \cpu|rf|register[6][11]~feeder (
// Equation(s):
// \cpu|rf|register[6][11]~feeder_combout  = \cpu|link|y[11]~18_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[11]~18_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y32_N9
cycloneii_lcell_ff \cpu|rf|register[6][11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[6][11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][11]~regout ));

// Location: LCCOMB_X60_Y32_N14
cycloneii_lcell_comb \cpu|rf|qb[11]~120 (
// Equation(s):
// \cpu|rf|qb[11]~120_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[6][11]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[4][11]~regout ))))

	.dataa(\cpu|rf|register[4][11]~regout ),
	.datab(\cpu|rf|register[6][11]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~120 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[11]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N20
cycloneii_lcell_comb \cpu|rf|qb[11]~121 (
// Equation(s):
// \cpu|rf|qb[11]~121_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[11]~120_combout  & (\cpu|rf|register[7][11]~regout )) # (!\cpu|rf|qb[11]~120_combout  & ((\cpu|rf|register[5][11]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[11]~120_combout ))))

	.dataa(\cpu|rf|register[7][11]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[5][11]~regout ),
	.datad(\cpu|rf|qb[11]~120_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~121 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[11]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N18
cycloneii_lcell_comb \cpu|rf|qb[11]~122 (
// Equation(s):
// \cpu|rf|qb[11]~122_combout  = (\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[11]~121_combout ) # (\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[2]~81_combout  & (\cpu|rf|register[1][11]~regout  & ((!\cpu|rf|qb[2]~78_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[1][11]~regout ),
	.datac(\cpu|rf|qb[11]~121_combout ),
	.datad(\cpu|rf|qb[2]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~122 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[11]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y29_N28
cycloneii_lcell_comb \cpu|rf|qb[11]~123 (
// Equation(s):
// \cpu|rf|qb[11]~123_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[11]~122_combout  & ((\cpu|rf|register[3][11]~regout ))) # (!\cpu|rf|qb[11]~122_combout  & (\cpu|rf|register[2][11]~regout )))) # (!\cpu|rf|qb[2]~78_combout  & 
// (((\cpu|rf|qb[11]~122_combout ))))

	.dataa(\cpu|rf|register[2][11]~regout ),
	.datab(\cpu|rf|register[3][11]~regout ),
	.datac(\cpu|rf|qb[2]~78_combout ),
	.datad(\cpu|rf|qb[11]~122_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~123 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[11]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N0
cycloneii_lcell_comb \cpu|rf|qb[11]~124 (
// Equation(s):
// \cpu|rf|qb[11]~124_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[11]~119_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[11]~123_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[11]~119_combout ),
	.datad(\cpu|rf|qb[11]~123_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~124 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[11]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N26
cycloneii_lcell_comb \cpu|rf|qb[11]~127 (
// Equation(s):
// \cpu|rf|qb[11]~127_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[11]~124_combout  & (\cpu|rf|qb[11]~126_combout )) # (!\cpu|rf|qb[11]~124_combout  & ((\cpu|rf|qb[11]~109_combout ))))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[11]~124_combout 
// ))))

	.dataa(\cpu|rf|qb[11]~126_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[11]~109_combout ),
	.datad(\cpu|rf|qb[11]~124_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[11]~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[11]~127 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[11]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N16
cycloneii_lcell_comb \cpu|alu_b|y[11]~29 (
// Equation(s):
// \cpu|alu_b|y[11]~29_combout  = (\cpu|cu|aluimm~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [11])) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[11]~127_combout ))))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[11]~127_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[11]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[11]~29 .lut_mask = 16'h8D88;
defparam \cpu|alu_b|y[11]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~68 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~68_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[9]~30_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[11]~29_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_b|y[11]~29_combout ),
	.datad(\cpu|alu_b|y[9]~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~68 .lut_mask = 16'hA820;
defparam \cpu|al_unit|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~70 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~70_combout  = (\cpu|al_unit|ShiftLeft0~68_combout ) # ((!\cpu|alu_a|y[0]~7_combout  & \cpu|al_unit|ShiftLeft0~69_combout ))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~69_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~68_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~70 .lut_mask = 16'hFF50;
defparam \cpu|al_unit|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~71 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~71_combout  = (\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~52_combout )) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~70_combout )))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~52_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~71 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~72 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~72_combout  = (\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftLeft0~32_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftLeft0~71_combout ))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~71_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~72 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N26
cycloneii_lcell_comb \cpu|al_unit|Mux3~2 (
// Equation(s):
// \cpu|al_unit|Mux3~2_combout  = (\cpu|al_unit|Mux29~8_combout  & ((\cpu|al_unit|ShiftLeft0~104_combout ))) # (!\cpu|al_unit|Mux29~8_combout  & (\cpu|al_unit|ShiftLeft0~118_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftLeft0~118_combout ),
	.datac(\cpu|al_unit|Mux29~8_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~104_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~2 .lut_mask = 16'hFC0C;
defparam \cpu|al_unit|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N4
cycloneii_lcell_comb \cpu|al_unit|Mux3~3 (
// Equation(s):
// \cpu|al_unit|Mux3~3_combout  = (\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|al_unit|Mux3~1_combout ) # ((\cpu|al_unit|ShiftRight0~16_combout )))) # (!\cpu|al_unit|ShiftLeft0~24_combout  & (((\cpu|al_unit|Mux3~2_combout ))))

	.dataa(\cpu|al_unit|Mux3~1_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datad(\cpu|al_unit|Mux3~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~3 .lut_mask = 16'hEFE0;
defparam \cpu|al_unit|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N18
cycloneii_lcell_comb \cpu|al_unit|Mux3~5 (
// Equation(s):
// \cpu|al_unit|Mux3~5_combout  = (\cpu|al_unit|Mux3~4_combout  & (((\cpu|al_unit|Mux3~3_combout )) # (!\cpu|al_unit|Mux2~19_combout ))) # (!\cpu|al_unit|Mux3~4_combout  & (\cpu|al_unit|Mux2~19_combout  & (\cpu|al_unit|ShiftLeft0~72_combout )))

	.dataa(\cpu|al_unit|Mux3~4_combout ),
	.datab(\cpu|al_unit|Mux2~19_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~72_combout ),
	.datad(\cpu|al_unit|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~5 .lut_mask = 16'hEA62;
defparam \cpu|al_unit|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N20
cycloneii_lcell_comb \cpu|al_unit|Mux3~6 (
// Equation(s):
// \cpu|al_unit|Mux3~6_combout  = (\cpu|al_unit|Mux2~7_combout  & ((\cpu|al_unit|Mux6~4_combout  & ((\cpu|al_unit|Mux3~5_combout ))) # (!\cpu|al_unit|Mux6~4_combout  & (\cpu|al_unit|Add0~129_combout )))) # (!\cpu|al_unit|Mux2~7_combout  & 
// (((!\cpu|al_unit|Mux6~4_combout ))))

	.dataa(\cpu|al_unit|Add0~129_combout ),
	.datab(\cpu|al_unit|Mux2~7_combout ),
	.datac(\cpu|al_unit|Mux6~4_combout ),
	.datad(\cpu|al_unit|Mux3~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~6 .lut_mask = 16'hCB0B;
defparam \cpu|al_unit|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y22_N10
cycloneii_lcell_comb \cpu|al_unit|Mux3~7 (
// Equation(s):
// \cpu|al_unit|Mux3~7_combout  = (\cpu|al_unit|Mux3~6_combout  & (((\cpu|alu_a|y[28]~31_combout  & \cpu|alu_b|y[28]~55_combout )) # (!\cpu|al_unit|Mux6~12_combout ))) # (!\cpu|al_unit|Mux3~6_combout  & (\cpu|al_unit|Mux6~12_combout  & 
// ((\cpu|alu_a|y[28]~31_combout ) # (\cpu|alu_b|y[28]~55_combout ))))

	.dataa(\cpu|alu_a|y[28]~31_combout ),
	.datab(\cpu|alu_b|y[28]~55_combout ),
	.datac(\cpu|al_unit|Mux3~6_combout ),
	.datad(\cpu|al_unit|Mux6~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~7 .lut_mask = 16'h8EF0;
defparam \cpu|al_unit|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N12
cycloneii_lcell_comb \cpu|al_unit|Mux3~8 (
// Equation(s):
// \cpu|al_unit|Mux3~8_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|ShiftRight1~91_combout ) # ((\cpu|al_unit|Mux2~4_combout )))) # (!\cpu|cu|aluc[3]~4_combout  & (((!\cpu|al_unit|Mux2~4_combout  & \cpu|al_unit|Mux3~7_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~91_combout ),
	.datab(\cpu|cu|aluc[3]~4_combout ),
	.datac(\cpu|al_unit|Mux2~4_combout ),
	.datad(\cpu|al_unit|Mux3~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~8 .lut_mask = 16'hCBC8;
defparam \cpu|al_unit|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N26
cycloneii_lcell_comb \cpu|al_unit|Mux3~9 (
// Equation(s):
// \cpu|al_unit|Mux3~9_combout  = (\cpu|al_unit|Mux2~4_combout  & ((\cpu|al_unit|Mux3~8_combout  & (\cpu|alu_b|y[31]~44_combout )) # (!\cpu|al_unit|Mux3~8_combout  & ((\cpu|alu_b|y[12]~39_combout ))))) # (!\cpu|al_unit|Mux2~4_combout  & 
// (((\cpu|al_unit|Mux3~8_combout ))))

	.dataa(\cpu|alu_b|y[31]~44_combout ),
	.datab(\cpu|al_unit|Mux2~4_combout ),
	.datac(\cpu|alu_b|y[12]~39_combout ),
	.datad(\cpu|al_unit|Mux3~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux3~9 .lut_mask = 16'hBBC0;
defparam \cpu|al_unit|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N8
cycloneii_lcell_comb \cpu|link|y[28]~58 (
// Equation(s):
// \cpu|link|y[28]~58_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[28]~52_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux3~9_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux3~9_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|pcplus4|p4[28]~52_combout ),
	.datac(\cpu|link|y[5]~70_combout ),
	.datad(\cpu|al_unit|Mux3~9_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[28]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[28]~58 .lut_mask = 16'hF888;
defparam \cpu|link|y[28]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[28]));
// synopsys translate_off
defparam \in_port0[28]~I .input_async_reset = "none";
defparam \in_port0[28]~I .input_power_up = "low";
defparam \in_port0[28]~I .input_register_mode = "none";
defparam \in_port0[28]~I .input_sync_reset = "none";
defparam \in_port0[28]~I .oe_async_reset = "none";
defparam \in_port0[28]~I .oe_power_up = "low";
defparam \in_port0[28]~I .oe_register_mode = "none";
defparam \in_port0[28]~I .oe_sync_reset = "none";
defparam \in_port0[28]~I .operation_mode = "input";
defparam \in_port0[28]~I .output_async_reset = "none";
defparam \in_port0[28]~I .output_power_up = "low";
defparam \in_port0[28]~I .output_register_mode = "none";
defparam \in_port0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X63_Y22_N29
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[28] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [28]));

// Location: LCCOMB_X63_Y22_N28
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector3~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector3~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg0 [28] & !\cpu|al_unit|Mux28~8_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [28]),
	.datad(\cpu|al_unit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector3~1 .lut_mask = 16'h0040;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[28]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [28]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[28]));
// synopsys translate_off
defparam \in_port1[28]~I .input_async_reset = "none";
defparam \in_port1[28]~I .input_power_up = "low";
defparam \in_port1[28]~I .input_register_mode = "none";
defparam \in_port1[28]~I .input_sync_reset = "none";
defparam \in_port1[28]~I .oe_async_reset = "none";
defparam \in_port1[28]~I .oe_power_up = "low";
defparam \in_port1[28]~I .oe_register_mode = "none";
defparam \in_port1[28]~I .oe_sync_reset = "none";
defparam \in_port1[28]~I .operation_mode = "input";
defparam \in_port1[28]~I .output_async_reset = "none";
defparam \in_port1[28]~I .output_power_up = "low";
defparam \in_port1[28]~I .output_register_mode = "none";
defparam \in_port1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X63_Y22_N11
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[28] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [28]));

// Location: LCCOMB_X63_Y22_N10
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector3~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector3~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg1 [28] & !\cpu|al_unit|Mux28~8_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [28]),
	.datad(\cpu|al_unit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector3~0 .lut_mask = 16'h0080;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N22
cycloneii_lcell_comb \dmem|io_data_mux|y[28]~28 (
// Equation(s):
// \dmem|io_data_mux|y[28]~28_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector3~1_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector3~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector3~1_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [28]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector3~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[28]~28 .lut_mask = 16'hFAD8;
defparam \dmem|io_data_mux|y[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N6
cycloneii_lcell_comb \cpu|link|y[28]~59 (
// Equation(s):
// \cpu|link|y[28]~59_combout  = (\cpu|link|y[28]~58_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[28]~28_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(vcc),
	.datac(\cpu|link|y[28]~58_combout ),
	.datad(\dmem|io_data_mux|y[28]~28_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[28]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[28]~59 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[28]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y22_N25
cycloneii_lcell_ff \cpu|rf|register[15][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][28]~regout ));

// Location: LCCOMB_X63_Y35_N6
cycloneii_lcell_comb \cpu|rf|register[12][28]~feeder (
// Equation(s):
// \cpu|rf|register[12][28]~feeder_combout  = \cpu|link|y[28]~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[28]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][28]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y35_N7
cycloneii_lcell_ff \cpu|rf|register[12][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[12][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][28]~regout ));

// Location: LCFF_X62_Y33_N11
cycloneii_lcell_ff \cpu|rf|register[13][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][28]~regout ));

// Location: LCCOMB_X60_Y34_N2
cycloneii_lcell_comb \cpu|rf|qb[28]~465 (
// Equation(s):
// \cpu|rf|qb[28]~465_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][28]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[12][28]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|register[12][28]~regout ),
	.datac(\cpu|rf|register[13][28]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~465_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~465 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[28]~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneii_lcell_comb \cpu|rf|qb[28]~466 (
// Equation(s):
// \cpu|rf|qb[28]~466_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[28]~465_combout  & ((\cpu|rf|register[15][28]~regout ))) # (!\cpu|rf|qb[28]~465_combout  & (\cpu|rf|register[14][28]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[28]~465_combout ))))

	.dataa(\cpu|rf|register[14][28]~regout ),
	.datab(\cpu|rf|register[15][28]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[28]~465_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~466_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~466 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[28]~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y32_N27
cycloneii_lcell_ff \cpu|rf|register[31][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][28]~regout ));

// Location: LCFF_X65_Y32_N31
cycloneii_lcell_ff \cpu|rf|register[27][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][28]~regout ));

// Location: LCCOMB_X68_Y32_N4
cycloneii_lcell_comb \cpu|rf|register[23][28]~feeder (
// Equation(s):
// \cpu|rf|register[23][28]~feeder_combout  = \cpu|link|y[28]~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[28]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][28]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y32_N5
cycloneii_lcell_ff \cpu|rf|register[23][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][28]~regout ));

// Location: LCFF_X65_Y32_N9
cycloneii_lcell_ff \cpu|rf|register[19][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][28]~regout ));

// Location: LCCOMB_X65_Y32_N22
cycloneii_lcell_comb \cpu|rf|qb[28]~455 (
// Equation(s):
// \cpu|rf|qb[28]~455_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[23][28]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[19][28]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[23][28]~regout ),
	.datac(\cpu|rf|register[19][28]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~455_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~455 .lut_mask = 16'hEE50;
defparam \cpu|rf|qb[28]~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N30
cycloneii_lcell_comb \cpu|rf|qb[28]~456 (
// Equation(s):
// \cpu|rf|qb[28]~456_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[28]~455_combout  & (\cpu|rf|register[31][28]~regout )) # (!\cpu|rf|qb[28]~455_combout  & ((\cpu|rf|register[27][28]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[28]~455_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[31][28]~regout ),
	.datac(\cpu|rf|register[27][28]~regout ),
	.datad(\cpu|rf|qb[28]~455_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~456_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~456 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[28]~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N28
cycloneii_lcell_comb \cpu|rf|register[25][28]~feeder (
// Equation(s):
// \cpu|rf|register[25][28]~feeder_combout  = \cpu|link|y[28]~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[28]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[25][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[25][28]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[25][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y29_N29
cycloneii_lcell_ff \cpu|rf|register[25][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[25][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][28]~regout ));

// Location: LCCOMB_X72_Y29_N30
cycloneii_lcell_comb \cpu|rf|register[21][28]~feeder (
// Equation(s):
// \cpu|rf|register[21][28]~feeder_combout  = \cpu|link|y[28]~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[28]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][28]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X72_Y29_N31
cycloneii_lcell_ff \cpu|rf|register[21][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[21][28]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][28]~regout ));

// Location: LCCOMB_X72_Y29_N22
cycloneii_lcell_comb \cpu|rf|qb[28]~450 (
// Equation(s):
// \cpu|rf|qb[28]~450_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][28]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (\cpu|rf|register[17][28]~regout ))))

	.dataa(\cpu|rf|register[17][28]~regout ),
	.datab(\cpu|rf|register[21][28]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~450_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~450 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[28]~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y29_N0
cycloneii_lcell_comb \cpu|rf|qb[28]~451 (
// Equation(s):
// \cpu|rf|qb[28]~451_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[28]~450_combout  & (\cpu|rf|register[29][28]~regout )) # (!\cpu|rf|qb[28]~450_combout  & ((\cpu|rf|register[25][28]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[28]~450_combout ))))

	.dataa(\cpu|rf|register[29][28]~regout ),
	.datab(\cpu|rf|register[25][28]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[28]~450_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~451_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~451 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[28]~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y32_N9
cycloneii_lcell_ff \cpu|rf|register[20][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][28]~regout ));

// Location: LCFF_X65_Y28_N13
cycloneii_lcell_ff \cpu|rf|register[16][28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[28]~59_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][28]~regout ));

// Location: LCCOMB_X68_Y32_N24
cycloneii_lcell_comb \cpu|rf|qb[28]~452 (
// Equation(s):
// \cpu|rf|qb[28]~452_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][28]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[16][28]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[24][28]~regout ),
	.datab(\cpu|rf|register[16][28]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~452_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~452 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[28]~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N24
cycloneii_lcell_comb \cpu|rf|qb[28]~453 (
// Equation(s):
// \cpu|rf|qb[28]~453_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[28]~452_combout  & (\cpu|rf|register[28][28]~regout )) # (!\cpu|rf|qb[28]~452_combout  & ((\cpu|rf|register[20][28]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[28]~452_combout ))))

	.dataa(\cpu|rf|register[28][28]~regout ),
	.datab(\cpu|rf|register[20][28]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[28]~452_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~453_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~453 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[28]~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N18
cycloneii_lcell_comb \cpu|rf|qb[28]~454 (
// Equation(s):
// \cpu|rf|qb[28]~454_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|qb[28]~451_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[28]~453_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[28]~451_combout ),
	.datad(\cpu|rf|qb[28]~453_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~454_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~454 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[28]~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N28
cycloneii_lcell_comb \cpu|rf|qb[28]~457 (
// Equation(s):
// \cpu|rf|qb[28]~457_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[28]~454_combout  & ((\cpu|rf|qb[28]~456_combout ))) # (!\cpu|rf|qb[28]~454_combout  & (\cpu|rf|qb[28]~449_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[28]~454_combout ))))

	.dataa(\cpu|rf|qb[28]~449_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[28]~456_combout ),
	.datad(\cpu|rf|qb[28]~454_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~457_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~457 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[28]~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N14
cycloneii_lcell_comb \cpu|rf|qb[28]~467 (
// Equation(s):
// \cpu|rf|qb[28]~467_combout  = (\cpu|rf|qb[28]~464_combout  & ((\cpu|rf|qb[28]~466_combout ) # ((!\cpu|rf|qb[2]~77_combout )))) # (!\cpu|rf|qb[28]~464_combout  & (((\cpu|rf|qb[2]~77_combout  & \cpu|rf|qb[28]~457_combout ))))

	.dataa(\cpu|rf|qb[28]~464_combout ),
	.datab(\cpu|rf|qb[28]~466_combout ),
	.datac(\cpu|rf|qb[2]~77_combout ),
	.datad(\cpu|rf|qb[28]~457_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[28]~467_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[28]~467 .lut_mask = 16'hDA8A;
defparam \cpu|rf|qb[28]~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~55 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~55_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[28]~467_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[27]~487_combout ))

	.dataa(\cpu|rf|qb[27]~487_combout ),
	.datab(\cpu|rf|qb[28]~467_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~55 .lut_mask = 16'hCACA;
defparam \cpu|al_unit|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~56 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~56_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight0~55_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight1~34_combout )))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftRight0~55_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|al_unit|ShiftRight1~34_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~56 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~85 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~85_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & (\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftRight0~56_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftRight0~56_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~85 .lut_mask = 16'hEAAA;
defparam \cpu|al_unit|ShiftRight0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~113 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~113_combout  = (\cpu|al_unit|ShiftRight0~85_combout ) # ((\cpu|al_unit|ShiftRight0~52_combout  & (\cpu|al_unit|ShiftLeft0~23_combout  & !\cpu|alu_a|y[2]~10_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~52_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftRight0~85_combout ),
	.datad(\cpu|alu_a|y[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~113 .lut_mask = 16'hF0F8;
defparam \cpu|al_unit|ShiftRight0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N16
cycloneii_lcell_comb \cpu|al_unit|Mux18~0 (
// Equation(s):
// \cpu|al_unit|Mux18~0_combout  = (\cpu|al_unit|Mux29~21_combout  & ((\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~113_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~89_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~89_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|Mux29~21_combout ),
	.datad(\cpu|al_unit|ShiftRight0~113_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~0 .lut_mask = 16'hE020;
defparam \cpu|al_unit|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N12
cycloneii_lcell_comb \cpu|alu_a|y[13]~6 (
// Equation(s):
// \cpu|alu_a|y[13]~6_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[13]~183_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qa[13]~183_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[13]~6 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N10
cycloneii_lcell_comb \cpu|al_unit|s~48 (
// Equation(s):
// \cpu|al_unit|s~48_combout  = \cpu|alu_b|y[13]~37_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[13]~183_combout )))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|alu_b|y[13]~37_combout ),
	.datac(\cpu|rf|qa[13]~183_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|s~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~48 .lut_mask = 16'h6C6C;
defparam \cpu|al_unit|s~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~59 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~59_combout  = (\cpu|al_unit|ShiftRight0~57_combout ) # ((\cpu|alu_b|y[31]~44_combout  & \cpu|al_unit|ShiftRight0~58_combout ))

	.dataa(\cpu|alu_b|y[31]~44_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight0~58_combout ),
	.datad(\cpu|al_unit|ShiftRight0~57_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~59 .lut_mask = 16'hFFA0;
defparam \cpu|al_unit|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N18
cycloneii_lcell_comb \cpu|al_unit|Mux18~1 (
// Equation(s):
// \cpu|al_unit|Mux18~1_combout  = (\cpu|al_unit|ShiftLeft0~24_combout  & (\cpu|cu|aluc[0]~11_combout  & (\cpu|al_unit|ShiftRight0~59_combout  & !\cpu|al_unit|ShiftLeft0~18_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|al_unit|ShiftRight0~59_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~1 .lut_mask = 16'h0080;
defparam \cpu|al_unit|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N30
cycloneii_lcell_comb \cpu|al_unit|Mux18~2 (
// Equation(s):
// \cpu|al_unit|Mux18~2_combout  = (\cpu|al_unit|Mux29~23_combout  & (((!\cpu|al_unit|Mux29~11_combout )))) # (!\cpu|al_unit|Mux29~23_combout  & ((\cpu|al_unit|Mux29~11_combout  & (\cpu|al_unit|Mux18~1_combout )) # (!\cpu|al_unit|Mux29~11_combout  & 
// ((\cpu|al_unit|Add0~90_combout )))))

	.dataa(\cpu|al_unit|Mux29~23_combout ),
	.datab(\cpu|al_unit|Mux18~1_combout ),
	.datac(\cpu|al_unit|Mux29~11_combout ),
	.datad(\cpu|al_unit|Add0~90_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~2 .lut_mask = 16'h4F4A;
defparam \cpu|al_unit|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N20
cycloneii_lcell_comb \cpu|al_unit|Mux18~3 (
// Equation(s):
// \cpu|al_unit|Mux18~3_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux18~2_combout  & ((\cpu|al_unit|s~48_combout ))) # (!\cpu|al_unit|Mux18~2_combout  & (\cpu|al_unit|ShiftLeft0~76_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux18~2_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~76_combout ),
	.datab(\cpu|al_unit|s~48_combout ),
	.datac(\cpu|al_unit|Mux29~12_combout ),
	.datad(\cpu|al_unit|Mux18~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~3 .lut_mask = 16'hCFA0;
defparam \cpu|al_unit|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N10
cycloneii_lcell_comb \cpu|al_unit|Mux18~4 (
// Equation(s):
// \cpu|al_unit|Mux18~4_combout  = (\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~92_combout  & ((!\cpu|al_unit|Mux29~16_combout )))) # (!\cpu|al_unit|Mux29~17_combout  & (((\cpu|al_unit|Mux18~3_combout ) # (\cpu|al_unit|Mux29~16_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~92_combout ),
	.datab(\cpu|al_unit|Mux29~17_combout ),
	.datac(\cpu|al_unit|Mux18~3_combout ),
	.datad(\cpu|al_unit|Mux29~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~4 .lut_mask = 16'h33B8;
defparam \cpu|al_unit|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N16
cycloneii_lcell_comb \cpu|al_unit|Mux18~5 (
// Equation(s):
// \cpu|al_unit|Mux18~5_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_b|y[13]~37_combout  & ((\cpu|alu_a|y[13]~6_combout ) # (!\cpu|al_unit|Mux18~4_combout ))) # (!\cpu|alu_b|y[13]~37_combout  & (\cpu|alu_a|y[13]~6_combout  & 
// !\cpu|al_unit|Mux18~4_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux18~4_combout ))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|alu_b|y[13]~37_combout ),
	.datac(\cpu|alu_a|y[13]~6_combout ),
	.datad(\cpu|al_unit|Mux18~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~5 .lut_mask = 16'hD5A8;
defparam \cpu|al_unit|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N2
cycloneii_lcell_comb \cpu|al_unit|Mux18~6 (
// Equation(s):
// \cpu|al_unit|Mux18~6_combout  = (\cpu|al_unit|Mux18~0_combout ) # ((!\cpu|al_unit|Mux29~21_combout  & \cpu|al_unit|Mux18~5_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|Mux18~0_combout ),
	.datac(\cpu|al_unit|Mux29~21_combout ),
	.datad(\cpu|al_unit|Mux18~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux18~6 .lut_mask = 16'hCFCC;
defparam \cpu|al_unit|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N26
cycloneii_lcell_comb \cpu|link|y[13]~21 (
// Equation(s):
// \cpu|link|y[13]~21_combout  = (\cpu|link|y[5]~70_combout  & ((\cpu|al_unit|Mux18~6_combout ) # ((\cpu|pcplus4|p4[13]~22_combout  & \cpu|cu|jal~0_combout )))) # (!\cpu|link|y[5]~70_combout  & (\cpu|pcplus4|p4[13]~22_combout  & ((\cpu|cu|jal~0_combout ))))

	.dataa(\cpu|link|y[5]~70_combout ),
	.datab(\cpu|pcplus4|p4[13]~22_combout ),
	.datac(\cpu|al_unit|Mux18~6_combout ),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[13]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[13]~21 .lut_mask = 16'hECA0;
defparam \cpu|link|y[13]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[13]));
// synopsys translate_off
defparam \in_port1[13]~I .input_async_reset = "none";
defparam \in_port1[13]~I .input_power_up = "low";
defparam \in_port1[13]~I .input_register_mode = "none";
defparam \in_port1[13]~I .input_sync_reset = "none";
defparam \in_port1[13]~I .oe_async_reset = "none";
defparam \in_port1[13]~I .oe_power_up = "low";
defparam \in_port1[13]~I .oe_register_mode = "none";
defparam \in_port1[13]~I .oe_sync_reset = "none";
defparam \in_port1[13]~I .operation_mode = "input";
defparam \in_port1[13]~I .output_async_reset = "none";
defparam \in_port1[13]~I .output_power_up = "low";
defparam \in_port1[13]~I .output_register_mode = "none";
defparam \in_port1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y31_N5
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[13] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [13]));

// Location: LCCOMB_X54_Y31_N4
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector18~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector18~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [13] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [13]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector18~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector18~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[13]));
// synopsys translate_off
defparam \in_port0[13]~I .input_async_reset = "none";
defparam \in_port0[13]~I .input_power_up = "low";
defparam \in_port0[13]~I .input_register_mode = "none";
defparam \in_port0[13]~I .input_sync_reset = "none";
defparam \in_port0[13]~I .oe_async_reset = "none";
defparam \in_port0[13]~I .oe_power_up = "low";
defparam \in_port0[13]~I .oe_register_mode = "none";
defparam \in_port0[13]~I .oe_sync_reset = "none";
defparam \in_port0[13]~I .operation_mode = "input";
defparam \in_port0[13]~I .output_async_reset = "none";
defparam \in_port0[13]~I .output_power_up = "low";
defparam \in_port0[13]~I .output_register_mode = "none";
defparam \in_port0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y31_N15
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[13] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [13]));

// Location: LCCOMB_X54_Y31_N14
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector18~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector18~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg0 [13] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [13]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector18~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector18~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N10
cycloneii_lcell_comb \dmem|io_data_mux|y[13]~13 (
// Equation(s):
// \dmem|io_data_mux|y[13]~13_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector18~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector18~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [13]))

	.dataa(\dmem|dram|altsyncram_component|auto_generated|q_a [13]),
	.datab(\cpu|al_unit|Mux24~7_combout ),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector18~0_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector18~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[13]~13 .lut_mask = 16'hEEE2;
defparam \dmem|io_data_mux|y[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N24
cycloneii_lcell_comb \cpu|link|y[13]~22 (
// Equation(s):
// \cpu|link|y[13]~22_combout  = (\cpu|link|y[13]~21_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[13]~13_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\cpu|link|y[13]~21_combout ),
	.datad(\dmem|io_data_mux|y[13]~13_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[13]~22 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y35_N23
cycloneii_lcell_ff \cpu|rf|register[15][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][13]~regout ));

// Location: LCCOMB_X63_Y35_N30
cycloneii_lcell_comb \cpu|rf|register[12][13]~feeder (
// Equation(s):
// \cpu|rf|register[12][13]~feeder_combout  = \cpu|link|y[13]~22_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[13]~22_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[12][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[12][13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[12][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y35_N31
cycloneii_lcell_ff \cpu|rf|register[12][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[12][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][13]~regout ));

// Location: LCCOMB_X63_Y35_N28
cycloneii_lcell_comb \cpu|rf|qa[13]~181 (
// Equation(s):
// \cpu|rf|qa[13]~181_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[14][13]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[12][13]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[12][13]~regout ),
	.datac(\cpu|rf|register[14][13]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~181_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~181 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[13]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneii_lcell_comb \cpu|rf|qa[13]~182 (
// Equation(s):
// \cpu|rf|qa[13]~182_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[13]~181_combout  & ((\cpu|rf|register[15][13]~regout ))) # (!\cpu|rf|qa[13]~181_combout  & (\cpu|rf|register[13][13]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[13]~181_combout ))))

	.dataa(\cpu|rf|register[13][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[15][13]~regout ),
	.datad(\cpu|rf|qa[13]~181_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~182_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~182 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[13]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N25
cycloneii_lcell_ff \cpu|rf|register[10][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][13]~regout ));

// Location: LCFF_X65_Y31_N21
cycloneii_lcell_ff \cpu|rf|register[8][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][13]~regout ));

// Location: LCCOMB_X65_Y31_N20
cycloneii_lcell_comb \cpu|rf|qa[13]~174 (
// Equation(s):
// \cpu|rf|qa[13]~174_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][13]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[8][13]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][13]~regout ),
	.datac(\cpu|rf|register[8][13]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~174_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~174 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[13]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N24
cycloneii_lcell_comb \cpu|rf|qa[13]~175 (
// Equation(s):
// \cpu|rf|qa[13]~175_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[13]~174_combout  & (\cpu|rf|register[11][13]~regout )) # (!\cpu|rf|qa[13]~174_combout  & ((\cpu|rf|register[10][13]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[13]~174_combout ))))

	.dataa(\cpu|rf|register[11][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[10][13]~regout ),
	.datad(\cpu|rf|qa[13]~174_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~175_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~175 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[13]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N7
cycloneii_lcell_ff \cpu|rf|register[2][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][13]~regout ));

// Location: LCFF_X63_Y31_N5
cycloneii_lcell_ff \cpu|rf|register[4][13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[13]~22_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][13]~regout ));

// Location: LCCOMB_X63_Y31_N4
cycloneii_lcell_comb \cpu|rf|qa[13]~176 (
// Equation(s):
// \cpu|rf|qa[13]~176_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][13]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][13]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[6][13]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[4][13]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~176 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[13]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N22
cycloneii_lcell_comb \cpu|rf|qa[13]~177 (
// Equation(s):
// \cpu|rf|qa[13]~177_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[13]~176_combout  & (\cpu|rf|register[7][13]~regout )) # (!\cpu|rf|qa[13]~176_combout  & ((\cpu|rf|register[5][13]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[13]~176_combout ))))

	.dataa(\cpu|rf|register[7][13]~regout ),
	.datab(\cpu|rf|register[5][13]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[13]~176_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~177_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~177 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[13]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N22
cycloneii_lcell_comb \cpu|rf|qa[13]~178 (
// Equation(s):
// \cpu|rf|qa[13]~178_combout  = (\cpu|rf|qa[4]~14_combout  & (\cpu|rf|qa[4]~17_combout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[13]~177_combout ))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][13]~regout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][13]~regout ),
	.datad(\cpu|rf|qa[13]~177_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~178 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[13]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneii_lcell_comb \cpu|rf|qa[13]~179 (
// Equation(s):
// \cpu|rf|qa[13]~179_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[13]~178_combout  & (\cpu|rf|register[3][13]~regout )) # (!\cpu|rf|qa[13]~178_combout  & ((\cpu|rf|register[2][13]~regout ))))) # (!\cpu|rf|qa[4]~14_combout  & 
// (((\cpu|rf|qa[13]~178_combout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|register[3][13]~regout ),
	.datac(\cpu|rf|register[2][13]~regout ),
	.datad(\cpu|rf|qa[13]~178_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~179 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[13]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N10
cycloneii_lcell_comb \cpu|rf|qa[13]~180 (
// Equation(s):
// \cpu|rf|qa[13]~180_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout ) # ((\cpu|rf|qa[13]~175_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[13]~179_combout ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[13]~175_combout ),
	.datad(\cpu|rf|qa[13]~179_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~180_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~180 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[13]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N4
cycloneii_lcell_comb \cpu|rf|qa[13]~183 (
// Equation(s):
// \cpu|rf|qa[13]~183_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[13]~180_combout  & ((\cpu|rf|qa[13]~182_combout ))) # (!\cpu|rf|qa[13]~180_combout  & (\cpu|rf|qa[13]~173_combout )))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[13]~180_combout 
// ))))

	.dataa(\cpu|rf|qa[13]~173_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[13]~182_combout ),
	.datad(\cpu|rf|qa[13]~180_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[13]~183_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[13]~183 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[13]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N24
cycloneii_lcell_comb \cpu|nextpc|Mux18~1 (
// Equation(s):
// \cpu|nextpc|Mux18~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (!\cpu|rf|Equal0~1_combout  & (\cpu|rf|qa[13]~183_combout ))) # (!\cpu|cu|pcsource[1]~7_combout  & (((\cpu|pcplus4|p4[13]~22_combout ))))

	.dataa(\cpu|rf|Equal0~1_combout ),
	.datab(\cpu|rf|qa[13]~183_combout ),
	.datac(\cpu|cu|pcsource[1]~7_combout ),
	.datad(\cpu|pcplus4|p4[13]~22_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux18~1 .lut_mask = 16'h4F40;
defparam \cpu|nextpc|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N4
cycloneii_lcell_comb \cpu|nextpc|Mux18~2 (
// Equation(s):
// \cpu|nextpc|Mux18~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux18~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux18~1_combout )))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux18~0_combout ),
	.datac(\cpu|cu|pcsource[0]~5_combout ),
	.datad(\cpu|nextpc|Mux18~1_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux18~2 .lut_mask = 16'h303F;
defparam \cpu|nextpc|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y23_N5
cycloneii_lcell_ff \cpu|ip|q[13] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux18~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [13]));

// Location: LCCOMB_X59_Y27_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~114 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~114_combout  = (\cpu|al_unit|ShiftRight0~92_combout ) # ((!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight1~45_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~92_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|al_unit|ShiftRight1~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~114 .lut_mask = 16'hBAAA;
defparam \cpu|al_unit|ShiftRight0~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N16
cycloneii_lcell_comb \cpu|al_unit|Mux17~0 (
// Equation(s):
// \cpu|al_unit|Mux17~0_combout  = (\cpu|al_unit|Mux29~21_combout  & ((\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~114_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~95_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~95_combout ),
	.datab(\cpu|al_unit|ShiftRight0~114_combout ),
	.datac(\cpu|al_unit|Mux29~21_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~0 .lut_mask = 16'hC0A0;
defparam \cpu|al_unit|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N14
cycloneii_lcell_comb \cpu|alu_a|y[14]~16 (
// Equation(s):
// \cpu|alu_a|y[14]~16_combout  = (\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[14]~203_combout )

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qa[14]~203_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[14]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[14]~16 .lut_mask = 16'hAA00;
defparam \cpu|alu_a|y[14]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~93 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~93_combout  = (\cpu|al_unit|ShiftRight1~82_combout  & ((\cpu|al_unit|ShiftLeft0~23_combout ) # ((\cpu|cu|aluimm~5_combout  & \cpu|immediate[16]~0_combout )))) # (!\cpu|al_unit|ShiftRight1~82_combout  & (\cpu|cu|aluimm~5_combout  & 
// (\cpu|immediate[16]~0_combout )))

	.dataa(\cpu|al_unit|ShiftRight1~82_combout ),
	.datab(\cpu|cu|aluimm~5_combout ),
	.datac(\cpu|immediate[16]~0_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~93 .lut_mask = 16'hEAC0;
defparam \cpu|al_unit|ShiftRight1~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N26
cycloneii_lcell_comb \cpu|al_unit|s~38 (
// Equation(s):
// \cpu|al_unit|s~38_combout  = \cpu|alu_b|y[14]~38_combout  $ (((\cpu|rf|qa[14]~203_combout  & \cpu|alu_a|y[0]~0_combout )))

	.dataa(vcc),
	.datab(\cpu|rf|qa[14]~203_combout ),
	.datac(\cpu|alu_b|y[14]~38_combout ),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~38 .lut_mask = 16'h3CF0;
defparam \cpu|al_unit|s~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N2
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~22 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~22_combout  = (\cpu|alu_a|y[0]~7_combout  & \cpu|alu_b|y[1]~35_combout )

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|alu_b|y[1]~35_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~22 .lut_mask = 16'hA0A0;
defparam \cpu|al_unit|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~26 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~26_combout  = (\cpu|alu_b|y[0]~28_combout  & ((\cpu|al_unit|ShiftRight0~58_combout ) # ((\cpu|al_unit|ShiftRight0~17_combout  & \cpu|alu_b|y[2]~34_combout )))) # (!\cpu|alu_b|y[0]~28_combout  & 
// (((\cpu|al_unit|ShiftRight0~17_combout  & \cpu|alu_b|y[2]~34_combout ))))

	.dataa(\cpu|alu_b|y[0]~28_combout ),
	.datab(\cpu|al_unit|ShiftRight0~58_combout ),
	.datac(\cpu|al_unit|ShiftRight0~17_combout ),
	.datad(\cpu|alu_b|y[2]~34_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~26 .lut_mask = 16'hF888;
defparam \cpu|al_unit|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~38 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~38_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~26_combout ) # ((!\cpu|alu_a|y[1]~12_combout  & \cpu|al_unit|ShiftLeft0~22_combout ))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~22_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~38 .lut_mask = 16'hF040;
defparam \cpu|al_unit|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~60 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~60_combout  = (\cpu|alu_a|y[0]~7_combout  & (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[9]~30_combout )))) # (!\cpu|alu_a|y[0]~7_combout  & (((\cpu|al_unit|ShiftLeft0~59_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~59_combout ),
	.datad(\cpu|alu_b|y[9]~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~60 .lut_mask = 16'h7250;
defparam \cpu|al_unit|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y24_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~61 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~61_combout  = (\cpu|al_unit|ShiftLeft0~60_combout ) # ((\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_a|y[1]~12_combout  & \cpu|alu_b|y[7]~40_combout )))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~60_combout ),
	.datad(\cpu|alu_b|y[7]~40_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~61 .lut_mask = 16'hF8F0;
defparam \cpu|al_unit|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~80 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~80_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~61_combout ))) # (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~79_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~79_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~61_combout ),
	.datad(\cpu|alu_a|y[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~80 .lut_mask = 16'hF0AA;
defparam \cpu|al_unit|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~81 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~81_combout  = (\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftLeft0~41_combout ) # ((\cpu|al_unit|ShiftLeft0~38_combout )))) # (!\cpu|alu_a|y[3]~9_combout  & (((\cpu|al_unit|ShiftLeft0~80_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~41_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~38_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~81 .lut_mask = 16'hFBC8;
defparam \cpu|al_unit|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y28_N6
cycloneii_lcell_comb \cpu|al_unit|Mux17~1 (
// Equation(s):
// \cpu|al_unit|Mux17~1_combout  = (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|al_unit|ShiftRight1~52_combout ) # (\cpu|al_unit|ShiftRight0~16_combout ))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|al_unit|ShiftRight1~52_combout ),
	.datac(\cpu|al_unit|ShiftRight0~16_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~1 .lut_mask = 16'h5400;
defparam \cpu|al_unit|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N24
cycloneii_lcell_comb \cpu|al_unit|Mux17~2 (
// Equation(s):
// \cpu|al_unit|Mux17~2_combout  = (!\cpu|al_unit|ShiftLeft0~18_combout  & (\cpu|al_unit|Mux17~1_combout  & \cpu|cu|aluc[0]~11_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datac(\cpu|al_unit|Mux17~1_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~2 .lut_mask = 16'h3000;
defparam \cpu|al_unit|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N6
cycloneii_lcell_comb \cpu|al_unit|Mux17~3 (
// Equation(s):
// \cpu|al_unit|Mux17~3_combout  = (\cpu|al_unit|Mux29~23_combout  & (!\cpu|al_unit|Mux29~11_combout )) # (!\cpu|al_unit|Mux29~23_combout  & ((\cpu|al_unit|Mux29~11_combout  & (\cpu|al_unit|Mux17~2_combout )) # (!\cpu|al_unit|Mux29~11_combout  & 
// ((\cpu|al_unit|Add0~92_combout )))))

	.dataa(\cpu|al_unit|Mux29~23_combout ),
	.datab(\cpu|al_unit|Mux29~11_combout ),
	.datac(\cpu|al_unit|Mux17~2_combout ),
	.datad(\cpu|al_unit|Add0~92_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~3 .lut_mask = 16'h7362;
defparam \cpu|al_unit|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N12
cycloneii_lcell_comb \cpu|al_unit|Mux17~4 (
// Equation(s):
// \cpu|al_unit|Mux17~4_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux17~3_combout  & (\cpu|al_unit|s~38_combout )) # (!\cpu|al_unit|Mux17~3_combout  & ((\cpu|al_unit|ShiftLeft0~81_combout ))))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux17~3_combout ))))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|s~38_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~81_combout ),
	.datad(\cpu|al_unit|Mux17~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~4 .lut_mask = 16'hDDA0;
defparam \cpu|al_unit|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N30
cycloneii_lcell_comb \cpu|al_unit|Mux17~5 (
// Equation(s):
// \cpu|al_unit|Mux17~5_combout  = (\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~93_combout  & (!\cpu|al_unit|Mux29~16_combout ))) # (!\cpu|al_unit|Mux29~17_combout  & (((\cpu|al_unit|Mux29~16_combout ) # (\cpu|al_unit|Mux17~4_combout ))))

	.dataa(\cpu|al_unit|Mux29~17_combout ),
	.datab(\cpu|al_unit|ShiftRight1~93_combout ),
	.datac(\cpu|al_unit|Mux29~16_combout ),
	.datad(\cpu|al_unit|Mux17~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~5 .lut_mask = 16'h5D58;
defparam \cpu|al_unit|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y22_N0
cycloneii_lcell_comb \cpu|al_unit|Mux17~6 (
// Equation(s):
// \cpu|al_unit|Mux17~6_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[14]~16_combout  & ((\cpu|alu_b|y[14]~38_combout ) # (!\cpu|al_unit|Mux17~5_combout ))) # (!\cpu|alu_a|y[14]~16_combout  & (\cpu|alu_b|y[14]~38_combout  & 
// !\cpu|al_unit|Mux17~5_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux17~5_combout ))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|alu_a|y[14]~16_combout ),
	.datac(\cpu|alu_b|y[14]~38_combout ),
	.datad(\cpu|al_unit|Mux17~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~6 .lut_mask = 16'hD5A8;
defparam \cpu|al_unit|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N20
cycloneii_lcell_comb \cpu|al_unit|Mux17~7 (
// Equation(s):
// \cpu|al_unit|Mux17~7_combout  = (\cpu|al_unit|Mux17~0_combout ) # ((!\cpu|al_unit|Mux29~21_combout  & \cpu|al_unit|Mux17~6_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|Mux17~0_combout ),
	.datac(\cpu|al_unit|Mux29~21_combout ),
	.datad(\cpu|al_unit|Mux17~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux17~7 .lut_mask = 16'hCFCC;
defparam \cpu|al_unit|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N10
cycloneii_lcell_comb \cpu|link|y[14]~23 (
// Equation(s):
// \cpu|link|y[14]~23_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[14]~24_combout ) # ((\cpu|al_unit|Mux17~7_combout  & \cpu|link|y[5]~70_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|al_unit|Mux17~7_combout  & \cpu|link|y[5]~70_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|pcplus4|p4[14]~24_combout ),
	.datac(\cpu|al_unit|Mux17~7_combout ),
	.datad(\cpu|link|y[5]~70_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[14]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[14]~23 .lut_mask = 16'hF888;
defparam \cpu|link|y[14]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N16
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector17~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector17~0_combout  = (\dmem|io_input_reg|in_reg1 [14] & (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (\cpu|al_unit|Mux29~22_combout  & !\cpu|al_unit|Mux28~8_combout )))

	.dataa(\dmem|io_input_reg|in_reg1 [14]),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datac(\cpu|al_unit|Mux29~22_combout ),
	.datad(\cpu|al_unit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector17~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector17~0 .lut_mask = 16'h0080;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[14]));
// synopsys translate_off
defparam \in_port0[14]~I .input_async_reset = "none";
defparam \in_port0[14]~I .input_power_up = "low";
defparam \in_port0[14]~I .input_register_mode = "none";
defparam \in_port0[14]~I .input_sync_reset = "none";
defparam \in_port0[14]~I .oe_async_reset = "none";
defparam \in_port0[14]~I .oe_power_up = "low";
defparam \in_port0[14]~I .oe_register_mode = "none";
defparam \in_port0[14]~I .oe_sync_reset = "none";
defparam \in_port0[14]~I .operation_mode = "input";
defparam \in_port0[14]~I .output_async_reset = "none";
defparam \in_port0[14]~I .output_power_up = "low";
defparam \in_port0[14]~I .output_register_mode = "none";
defparam \in_port0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X63_Y22_N19
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[14] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [14]));

// Location: LCCOMB_X63_Y22_N18
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector17~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector17~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg0 [14] & !\cpu|al_unit|Mux28~8_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [14]),
	.datad(\cpu|al_unit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector17~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector17~1 .lut_mask = 16'h0040;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N0
cycloneii_lcell_comb \dmem|io_data_mux|y[14]~14 (
// Equation(s):
// \dmem|io_data_mux|y[14]~14_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector17~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector17~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [14]))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [14]),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector17~0_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector17~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[14]~14 .lut_mask = 16'hEEE4;
defparam \dmem|io_data_mux|y[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y25_N2
cycloneii_lcell_comb \cpu|link|y[14]~24 (
// Equation(s):
// \cpu|link|y[14]~24_combout  = (\cpu|link|y[14]~23_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[14]~14_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(\cpu|link|y[14]~23_combout ),
	.datac(vcc),
	.datad(\dmem|io_data_mux|y[14]~14_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[14]~24 .lut_mask = 16'hEECC;
defparam \cpu|link|y[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y35_N21
cycloneii_lcell_ff \cpu|rf|register[15][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][14]~regout ));

// Location: LCFF_X62_Y33_N21
cycloneii_lcell_ff \cpu|rf|register[13][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][14]~regout ));

// Location: LCFF_X63_Y35_N3
cycloneii_lcell_ff \cpu|rf|register[12][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][14]~regout ));

// Location: LCCOMB_X63_Y35_N2
cycloneii_lcell_comb \cpu|rf|qa[14]~201 (
// Equation(s):
// \cpu|rf|qa[14]~201_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[13][14]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[12][14]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[13][14]~regout ),
	.datac(\cpu|rf|register[12][14]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~201_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~201 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[14]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneii_lcell_comb \cpu|rf|qa[14]~202 (
// Equation(s):
// \cpu|rf|qa[14]~202_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[14]~201_combout  & ((\cpu|rf|register[15][14]~regout ))) # (!\cpu|rf|qa[14]~201_combout  & (\cpu|rf|register[14][14]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[14]~201_combout ))))

	.dataa(\cpu|rf|register[14][14]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[15][14]~regout ),
	.datad(\cpu|rf|qa[14]~201_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~202_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~202 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[14]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y34_N17
cycloneii_lcell_ff \cpu|rf|register[9][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][14]~regout ));

// Location: LCFF_X65_Y34_N19
cycloneii_lcell_ff \cpu|rf|register[11][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][14]~regout ));

// Location: LCCOMB_X66_Y34_N16
cycloneii_lcell_comb \cpu|rf|register[10][14]~feeder (
// Equation(s):
// \cpu|rf|register[10][14]~feeder_combout  = \cpu|link|y[14]~24_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[14]~24_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[10][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[10][14]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[10][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y34_N17
cycloneii_lcell_ff \cpu|rf|register[10][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[10][14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][14]~regout ));

// Location: LCCOMB_X65_Y33_N6
cycloneii_lcell_comb \cpu|rf|qa[14]~184 (
// Equation(s):
// \cpu|rf|qa[14]~184_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[10][14]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[8][14]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[8][14]~regout ),
	.datab(\cpu|rf|register[10][14]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~184_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~184 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[14]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneii_lcell_comb \cpu|rf|qa[14]~185 (
// Equation(s):
// \cpu|rf|qa[14]~185_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[14]~184_combout  & ((\cpu|rf|register[11][14]~regout ))) # (!\cpu|rf|qa[14]~184_combout  & (\cpu|rf|register[9][14]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[14]~184_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][14]~regout ),
	.datac(\cpu|rf|register[11][14]~regout ),
	.datad(\cpu|rf|qa[14]~184_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~185_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~185 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[14]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y31_N25
cycloneii_lcell_ff \cpu|rf|register[27][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][14]~regout ));

// Location: LCCOMB_X68_Y31_N6
cycloneii_lcell_comb \cpu|rf|qa[14]~193 (
// Equation(s):
// \cpu|rf|qa[14]~193_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][14]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][14]~regout )))))

	.dataa(\cpu|rf|register[23][14]~regout ),
	.datab(\cpu|rf|register[19][14]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~193_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~193 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[14]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N24
cycloneii_lcell_comb \cpu|rf|qa[14]~194 (
// Equation(s):
// \cpu|rf|qa[14]~194_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[14]~193_combout  & (\cpu|rf|register[31][14]~regout )) # (!\cpu|rf|qa[14]~193_combout  & ((\cpu|rf|register[27][14]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[14]~193_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[31][14]~regout ),
	.datac(\cpu|rf|register[27][14]~regout ),
	.datad(\cpu|rf|qa[14]~193_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~194_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~194 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[14]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y25_N25
cycloneii_lcell_ff \cpu|rf|register[17][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][14]~regout ));

// Location: LCCOMB_X65_Y25_N24
cycloneii_lcell_comb \cpu|rf|qa[14]~188 (
// Equation(s):
// \cpu|rf|qa[14]~188_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][14]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][14]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[21][14]~regout ),
	.datac(\cpu|rf|register[17][14]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~188_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~188 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[14]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N14
cycloneii_lcell_comb \cpu|rf|qa[14]~189 (
// Equation(s):
// \cpu|rf|qa[14]~189_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[14]~188_combout  & ((\cpu|rf|register[29][14]~regout ))) # (!\cpu|rf|qa[14]~188_combout  & (\cpu|rf|register[25][14]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[14]~188_combout ))))

	.dataa(\cpu|rf|register[25][14]~regout ),
	.datab(\cpu|rf|register[29][14]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|qa[14]~188_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~189_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~189 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[14]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N25
cycloneii_lcell_ff \cpu|rf|register[24][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][14]~regout ));

// Location: LCCOMB_X65_Y28_N20
cycloneii_lcell_comb \cpu|rf|qa[14]~190 (
// Equation(s):
// \cpu|rf|qa[14]~190_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][14]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][14]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[24][14]~regout ),
	.datac(\cpu|rf|register[16][14]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~190_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~190 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[14]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N6
cycloneii_lcell_comb \cpu|rf|qa[14]~191 (
// Equation(s):
// \cpu|rf|qa[14]~191_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[14]~190_combout  & (\cpu|rf|register[28][14]~regout )) # (!\cpu|rf|qa[14]~190_combout  & ((\cpu|rf|register[20][14]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[14]~190_combout ))))

	.dataa(\cpu|rf|register[28][14]~regout ),
	.datab(\cpu|rf|register[20][14]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[14]~190_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~191_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~191 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[14]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N28
cycloneii_lcell_comb \cpu|rf|qa[14]~192 (
// Equation(s):
// \cpu|rf|qa[14]~192_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|qa[14]~189_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[14]~191_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[14]~189_combout ),
	.datad(\cpu|rf|qa[14]~191_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~192_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~192 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[14]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y25_N30
cycloneii_lcell_comb \cpu|rf|qa[14]~195 (
// Equation(s):
// \cpu|rf|qa[14]~195_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[14]~192_combout  & ((\cpu|rf|qa[14]~194_combout ))) # (!\cpu|rf|qa[14]~192_combout  & (\cpu|rf|qa[14]~187_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[14]~192_combout ))))

	.dataa(\cpu|rf|qa[14]~187_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[14]~194_combout ),
	.datad(\cpu|rf|qa[14]~192_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~195_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~195 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[14]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N29
cycloneii_lcell_ff \cpu|rf|register[4][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][14]~regout ));

// Location: LCCOMB_X63_Y30_N28
cycloneii_lcell_comb \cpu|rf|qa[14]~196 (
// Equation(s):
// \cpu|rf|qa[14]~196_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][14]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[4][14]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[5][14]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[4][14]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~196_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~196 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[14]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N10
cycloneii_lcell_comb \cpu|rf|qa[14]~197 (
// Equation(s):
// \cpu|rf|qa[14]~197_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[14]~196_combout  & (\cpu|rf|register[7][14]~regout )) # (!\cpu|rf|qa[14]~196_combout  & ((\cpu|rf|register[6][14]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[14]~196_combout ))))

	.dataa(\cpu|rf|register[7][14]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[6][14]~regout ),
	.datad(\cpu|rf|qa[14]~196_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~197_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~197 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[14]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y33_N27
cycloneii_lcell_ff \cpu|rf|register[1][14] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[14]~24_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][14]~regout ));

// Location: LCCOMB_X61_Y33_N26
cycloneii_lcell_comb \cpu|rf|qa[14]~198 (
// Equation(s):
// \cpu|rf|qa[14]~198_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|register[2][14]~regout ) # ((\cpu|rf|qa[4]~17_combout )))) # (!\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|register[1][14]~regout  & !\cpu|rf|qa[4]~17_combout ))))

	.dataa(\cpu|rf|register[2][14]~regout ),
	.datab(\cpu|rf|qa[4]~14_combout ),
	.datac(\cpu|rf|register[1][14]~regout ),
	.datad(\cpu|rf|qa[4]~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~198_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~198 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[14]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N4
cycloneii_lcell_comb \cpu|rf|qa[14]~199 (
// Equation(s):
// \cpu|rf|qa[14]~199_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[14]~198_combout  & ((\cpu|rf|register[3][14]~regout ))) # (!\cpu|rf|qa[14]~198_combout  & (\cpu|rf|qa[14]~197_combout )))) # (!\cpu|rf|qa[4]~17_combout  & 
// (((\cpu|rf|qa[14]~198_combout ))))

	.dataa(\cpu|rf|qa[4]~17_combout ),
	.datab(\cpu|rf|qa[14]~197_combout ),
	.datac(\cpu|rf|register[3][14]~regout ),
	.datad(\cpu|rf|qa[14]~198_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~199_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~199 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[14]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N2
cycloneii_lcell_comb \cpu|rf|qa[14]~200 (
// Equation(s):
// \cpu|rf|qa[14]~200_combout  = (\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[4]~10_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[14]~195_combout )) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[14]~199_combout )))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[14]~195_combout ),
	.datad(\cpu|rf|qa[14]~199_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~200_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~200 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[14]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N4
cycloneii_lcell_comb \cpu|rf|qa[14]~203 (
// Equation(s):
// \cpu|rf|qa[14]~203_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[14]~200_combout  & (\cpu|rf|qa[14]~202_combout )) # (!\cpu|rf|qa[14]~200_combout  & ((\cpu|rf|qa[14]~185_combout ))))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[14]~200_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[14]~202_combout ),
	.datac(\cpu|rf|qa[14]~185_combout ),
	.datad(\cpu|rf|qa[14]~200_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[14]~203_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[14]~203 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[14]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~10 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~10_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[14]~203_combout ) # ((\cpu|rf|qa[16]~243_combout ) # (\cpu|rf|qa[15]~223_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[14]~203_combout ),
	.datac(\cpu|rf|qa[16]~243_combout ),
	.datad(\cpu|rf|qa[15]~223_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~10 .lut_mask = 16'hAAA8;
defparam \cpu|al_unit|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y25_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~11 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~11_combout  = (\cpu|alu_a|y[11]~4_combout ) # ((\cpu|alu_a|y[12]~5_combout ) # ((\cpu|al_unit|ShiftLeft0~10_combout ) # (\cpu|alu_a|y[13]~6_combout )))

	.dataa(\cpu|alu_a|y[11]~4_combout ),
	.datab(\cpu|alu_a|y[12]~5_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~10_combout ),
	.datad(\cpu|alu_a|y[13]~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~11 .lut_mask = 16'hFFFE;
defparam \cpu|al_unit|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~12 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~12_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[29]~263_combout ) # ((\cpu|rf|qa[30]~283_combout ) # (\cpu|rf|qa[31]~303_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[29]~263_combout ),
	.datac(\cpu|rf|qa[30]~283_combout ),
	.datad(\cpu|rf|qa[31]~303_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~12 .lut_mask = 16'hAAA8;
defparam \cpu|al_unit|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~8 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~8_combout  = (\cpu|alu_a|y[0]~0_combout  & ((\cpu|rf|qa[9]~103_combout ) # ((\cpu|rf|qa[10]~123_combout ) # (\cpu|rf|qa[8]~83_combout ))))

	.dataa(\cpu|alu_a|y[0]~0_combout ),
	.datab(\cpu|rf|qa[9]~103_combout ),
	.datac(\cpu|rf|qa[10]~123_combout ),
	.datad(\cpu|rf|qa[8]~83_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~8 .lut_mask = 16'hAAA8;
defparam \cpu|al_unit|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~9 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~9_combout  = (\cpu|alu_a|y[5]~1_combout ) # ((\cpu|alu_a|y[6]~2_combout ) # ((\cpu|alu_a|y[7]~3_combout ) # (\cpu|al_unit|ShiftLeft0~8_combout )))

	.dataa(\cpu|alu_a|y[5]~1_combout ),
	.datab(\cpu|alu_a|y[6]~2_combout ),
	.datac(\cpu|alu_a|y[7]~3_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~9 .lut_mask = 16'hFFFE;
defparam \cpu|al_unit|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~18 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~18_combout  = (\cpu|al_unit|ShiftLeft0~17_combout ) # ((\cpu|al_unit|ShiftLeft0~11_combout ) # ((\cpu|al_unit|ShiftLeft0~12_combout ) # (\cpu|al_unit|ShiftLeft0~9_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~17_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~11_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~12_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~18 .lut_mask = 16'hFFFE;
defparam \cpu|al_unit|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N28
cycloneii_lcell_comb \cpu|al_unit|Mux7~7 (
// Equation(s):
// \cpu|al_unit|Mux7~7_combout  = (!\cpu|alu_a|y[4]~8_combout  & (!\cpu|al_unit|ShiftLeft0~18_combout  & !\cpu|alu_a|y[3]~9_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[4]~8_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux7~7 .lut_mask = 16'h0003;
defparam \cpu|al_unit|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N6
cycloneii_lcell_comb \cpu|al_unit|Mux6~10 (
// Equation(s):
// \cpu|al_unit|Mux6~10_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|Mux7~7_combout  & (\cpu|al_unit|ShiftRight1~35_combout )) # (!\cpu|al_unit|Mux7~7_combout  & ((\cpu|rf|qb[31]~87_combout )))))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight1~35_combout ),
	.datac(\cpu|al_unit|Mux7~7_combout ),
	.datad(\cpu|rf|qb[31]~87_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~10 .lut_mask = 16'h8A80;
defparam \cpu|al_unit|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N30
cycloneii_lcell_comb \cpu|alu_b|y[25]~53 (
// Equation(s):
// \cpu|alu_b|y[25]~53_combout  = (\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[25]~527_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|rf|qb[25]~527_combout ),
	.datad(\cpu|cu|aluimm~5_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[25]~53 .lut_mask = 16'hAA30;
defparam \cpu|alu_b|y[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N28
cycloneii_lcell_comb \cpu|al_unit|Mux6~13 (
// Equation(s):
// \cpu|al_unit|Mux6~13_combout  = (\cpu|al_unit|Mux6~7_combout  & (((!\cpu|al_unit|Mux6~3_combout )))) # (!\cpu|al_unit|Mux6~7_combout  & (\cpu|al_unit|ShiftRight0~61_combout  & (\cpu|al_unit|Mux6~3_combout  & !\cpu|alu_a|y[3]~9_combout )))

	.dataa(\cpu|al_unit|Mux6~7_combout ),
	.datab(\cpu|al_unit|ShiftRight0~61_combout ),
	.datac(\cpu|al_unit|Mux6~3_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~13 .lut_mask = 16'h0A4A;
defparam \cpu|al_unit|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N22
cycloneii_lcell_comb \cpu|al_unit|s~56 (
// Equation(s):
// \cpu|al_unit|s~56_combout  = \cpu|alu_b|y[25]~53_combout  $ (((\cpu|alu_a|y[0]~0_combout  & \cpu|rf|qa[25]~483_combout )))

	.dataa(\cpu|alu_b|y[25]~53_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|rf|qa[25]~483_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~56 .lut_mask = 16'h66AA;
defparam \cpu|al_unit|s~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N20
cycloneii_lcell_comb \cpu|al_unit|Mux6~7 (
// Equation(s):
// \cpu|al_unit|Mux6~7_combout  = (\cpu|cu|aluc[2]~9_combout  & ((\cpu|al_unit|s~56_combout ) # ((\cpu|cu|aluc[0]~11_combout )))) # (!\cpu|cu|aluc[2]~9_combout  & (((\cpu|alu_b|y[9]~30_combout  & !\cpu|cu|aluc[0]~11_combout ))))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(\cpu|al_unit|s~56_combout ),
	.datac(\cpu|alu_b|y[9]~30_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~7 .lut_mask = 16'hAAD8;
defparam \cpu|al_unit|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~73 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~73_combout  = (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[11]~29_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[13]~37_combout ))))

	.dataa(\cpu|alu_b|y[13]~37_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_b|y[11]~29_combout ),
	.datad(\cpu|alu_a|y[0]~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~73 .lut_mask = 16'h00E2;
defparam \cpu|al_unit|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~74 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~74_combout  = (\cpu|al_unit|ShiftLeft0~73_combout ) # ((\cpu|alu_a|y[0]~7_combout  & \cpu|al_unit|ShiftLeft0~69_combout ))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~69_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftLeft0~73_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~74 .lut_mask = 16'hFF88;
defparam \cpu|al_unit|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~92 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~92_combout  = (\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~74_combout )) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~91_combout )))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~74_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftLeft0~91_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~92 .lut_mask = 16'hDD88;
defparam \cpu|al_unit|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N16
cycloneii_lcell_comb \cpu|al_unit|Mux6~5 (
// Equation(s):
// \cpu|al_unit|Mux6~5_combout  = (\cpu|al_unit|ShiftRight0~103_combout  & (\cpu|al_unit|ShiftLeft0~121_combout  & (!\cpu|al_unit|Mux6~2_combout ))) # (!\cpu|al_unit|ShiftRight0~103_combout  & (((\cpu|al_unit|Mux6~2_combout ) # 
// (\cpu|al_unit|ShiftLeft0~92_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~103_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~121_combout ),
	.datac(\cpu|al_unit|Mux6~2_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~92_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~5 .lut_mask = 16'h5D58;
defparam \cpu|al_unit|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~54 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~54_combout  = (!\cpu|alu_a|y[2]~10_combout  & (!\cpu|alu_a|y[1]~12_combout  & \cpu|alu_a|y[3]~9_combout ))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_a|y[3]~9_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~54 .lut_mask = 16'h1010;
defparam \cpu|al_unit|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~58 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~58_combout  = (\cpu|al_unit|ShiftLeft0~25_combout  & ((\cpu|al_unit|ShiftLeft0~54_combout ) # ((!\cpu|alu_a|y[3]~9_combout  & \cpu|al_unit|ShiftLeft0~57_combout )))) # (!\cpu|al_unit|ShiftLeft0~25_combout  & 
// (((!\cpu|alu_a|y[3]~9_combout  & \cpu|al_unit|ShiftLeft0~57_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~25_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~54_combout ),
	.datac(\cpu|alu_a|y[3]~9_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~57_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~58 .lut_mask = 16'h8F88;
defparam \cpu|al_unit|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N6
cycloneii_lcell_comb \cpu|al_unit|Mux6~6 (
// Equation(s):
// \cpu|al_unit|Mux6~6_combout  = (\cpu|al_unit|Mux6~2_combout  & ((\cpu|al_unit|Mux6~5_combout  & ((\cpu|al_unit|ShiftLeft0~58_combout ))) # (!\cpu|al_unit|Mux6~5_combout  & (\cpu|al_unit|ShiftLeft0~107_combout )))) # (!\cpu|al_unit|Mux6~2_combout  & 
// (((\cpu|al_unit|Mux6~5_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~107_combout ),
	.datab(\cpu|al_unit|Mux6~2_combout ),
	.datac(\cpu|al_unit|Mux6~5_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~6 .lut_mask = 16'hF838;
defparam \cpu|al_unit|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N2
cycloneii_lcell_comb \cpu|al_unit|Mux6~14 (
// Equation(s):
// \cpu|al_unit|Mux6~14_combout  = (\cpu|al_unit|Mux6~13_combout ) # ((!\cpu|al_unit|ShiftLeft0~18_combout  & (\cpu|al_unit|Mux6~7_combout  & \cpu|al_unit|Mux6~6_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|al_unit|Mux6~13_combout ),
	.datac(\cpu|al_unit|Mux6~7_combout ),
	.datad(\cpu|al_unit|Mux6~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~14 .lut_mask = 16'hDCCC;
defparam \cpu|al_unit|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N18
cycloneii_lcell_comb \cpu|al_unit|Mux6~8 (
// Equation(s):
// \cpu|al_unit|Mux6~8_combout  = (\cpu|al_unit|Mux6~4_combout  & ((\cpu|al_unit|Mux6~12_combout ) # ((\cpu|al_unit|Mux6~14_combout )))) # (!\cpu|al_unit|Mux6~4_combout  & (!\cpu|al_unit|Mux6~12_combout  & (\cpu|al_unit|Add0~123_combout )))

	.dataa(\cpu|al_unit|Mux6~4_combout ),
	.datab(\cpu|al_unit|Mux6~12_combout ),
	.datac(\cpu|al_unit|Add0~123_combout ),
	.datad(\cpu|al_unit|Mux6~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~8 .lut_mask = 16'hBA98;
defparam \cpu|al_unit|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N28
cycloneii_lcell_comb \cpu|al_unit|Mux6~9 (
// Equation(s):
// \cpu|al_unit|Mux6~9_combout  = (\cpu|alu_a|y[25]~28_combout  & ((\cpu|al_unit|Mux6~8_combout ) # ((\cpu|alu_b|y[25]~53_combout  & \cpu|al_unit|Mux6~12_combout )))) # (!\cpu|alu_a|y[25]~28_combout  & (\cpu|al_unit|Mux6~8_combout  & 
// ((\cpu|alu_b|y[25]~53_combout ) # (!\cpu|al_unit|Mux6~12_combout ))))

	.dataa(\cpu|alu_a|y[25]~28_combout ),
	.datab(\cpu|alu_b|y[25]~53_combout ),
	.datac(\cpu|al_unit|Mux6~12_combout ),
	.datad(\cpu|al_unit|Mux6~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~9 .lut_mask = 16'hEF80;
defparam \cpu|al_unit|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N0
cycloneii_lcell_comb \cpu|al_unit|Mux6~11 (
// Equation(s):
// \cpu|al_unit|Mux6~11_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|Mux6~10_combout )))) # (!\cpu|cu|aluc[3]~4_combout  & (((\cpu|al_unit|Mux6~9_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|Mux6~10_combout ),
	.datac(\cpu|cu|aluc[3]~4_combout ),
	.datad(\cpu|al_unit|Mux6~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux6~11 .lut_mask = 16'hEFE0;
defparam \cpu|al_unit|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneii_lcell_comb \cpu|link|y[25]~52 (
// Equation(s):
// \cpu|link|y[25]~52_combout  = (\cpu|link|y[5]~70_combout  & ((\cpu|al_unit|Mux6~11_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[25]~46_combout )))) # (!\cpu|link|y[5]~70_combout  & (\cpu|cu|jal~0_combout  & (\cpu|pcplus4|p4[25]~46_combout )))

	.dataa(\cpu|link|y[5]~70_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|pcplus4|p4[25]~46_combout ),
	.datad(\cpu|al_unit|Mux6~11_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[25]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[25]~52 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[25]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[25]));
// synopsys translate_off
defparam \in_port1[25]~I .input_async_reset = "none";
defparam \in_port1[25]~I .input_power_up = "low";
defparam \in_port1[25]~I .input_register_mode = "none";
defparam \in_port1[25]~I .input_sync_reset = "none";
defparam \in_port1[25]~I .oe_async_reset = "none";
defparam \in_port1[25]~I .oe_power_up = "low";
defparam \in_port1[25]~I .oe_register_mode = "none";
defparam \in_port1[25]~I .oe_sync_reset = "none";
defparam \in_port1[25]~I .operation_mode = "input";
defparam \in_port1[25]~I .output_async_reset = "none";
defparam \in_port1[25]~I .output_power_up = "low";
defparam \in_port1[25]~I .output_register_mode = "none";
defparam \in_port1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X57_Y30_N11
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[25] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [25]));

// Location: LCCOMB_X57_Y30_N10
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector6~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector6~0_combout  = (!\cpu|al_unit|Mux28~8_combout  & (\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg1 [25] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [25]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector6~0 .lut_mask = 16'h4000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneii_lcell_comb \dmem|io_data_mux|y[25]~25 (
// Equation(s):
// \dmem|io_data_mux|y[25]~25_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector6~1_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector6~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [25]))))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector6~1_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [25]),
	.datac(\cpu|al_unit|Mux24~7_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector6~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[25]~25 .lut_mask = 16'hFCAC;
defparam \dmem|io_data_mux|y[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneii_lcell_comb \cpu|link|y[25]~53 (
// Equation(s):
// \cpu|link|y[25]~53_combout  = (\cpu|link|y[25]~52_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[25]~25_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(vcc),
	.datac(\cpu|link|y[25]~52_combout ),
	.datad(\dmem|io_data_mux|y[25]~25_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[25]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[25]~53 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[25]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y33_N29
cycloneii_lcell_ff \cpu|rf|register[13][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][25]~regout ));

// Location: LCFF_X57_Y33_N17
cycloneii_lcell_ff \cpu|rf|register[15][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[25]~53_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][25]~regout ));

// Location: LCCOMB_X58_Y33_N14
cycloneii_lcell_comb \cpu|rf|register[14][25]~feeder (
// Equation(s):
// \cpu|rf|register[14][25]~feeder_combout  = \cpu|link|y[25]~53_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[25]~53_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][25]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y33_N15
cycloneii_lcell_ff \cpu|rf|register[14][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[14][25]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][25]~regout ));

// Location: LCCOMB_X58_Y33_N0
cycloneii_lcell_comb \cpu|rf|qb[25]~525 (
// Equation(s):
// \cpu|rf|qb[25]~525_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[14][25]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[12][25]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[12][25]~regout ),
	.datab(\cpu|rf|register[14][25]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~525_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~525 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[25]~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneii_lcell_comb \cpu|rf|qb[25]~526 (
// Equation(s):
// \cpu|rf|qb[25]~526_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[25]~525_combout  & ((\cpu|rf|register[15][25]~regout ))) # (!\cpu|rf|qb[25]~525_combout  & (\cpu|rf|register[13][25]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[25]~525_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[13][25]~regout ),
	.datac(\cpu|rf|register[15][25]~regout ),
	.datad(\cpu|rf|qb[25]~525_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~526_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~526 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[25]~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N12
cycloneii_lcell_comb \cpu|rf|qb[25]~510 (
// Equation(s):
// \cpu|rf|qb[25]~510_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((\cpu|rf|register[21][25]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[17][25]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[17][25]~regout ),
	.datad(\cpu|rf|register[21][25]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~510_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~510 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[25]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N26
cycloneii_lcell_comb \cpu|rf|qb[25]~511 (
// Equation(s):
// \cpu|rf|qb[25]~511_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[25]~510_combout  & ((\cpu|rf|register[29][25]~regout ))) # (!\cpu|rf|qb[25]~510_combout  & (\cpu|rf|register[25][25]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[25]~510_combout ))))

	.dataa(\cpu|rf|register[25][25]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[29][25]~regout ),
	.datad(\cpu|rf|qb[25]~510_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~511_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~511 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[25]~511 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N8
cycloneii_lcell_comb \cpu|rf|qb[25]~517 (
// Equation(s):
// \cpu|rf|qb[25]~517_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][25]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[19][25]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[23][25]~regout ),
	.datac(\cpu|rf|register[19][25]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~517_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~517 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[25]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N30
cycloneii_lcell_comb \cpu|rf|qb[25]~518 (
// Equation(s):
// \cpu|rf|qb[25]~518_combout  = (\cpu|rf|qb[25]~517_combout  & (((\cpu|rf|register[31][25]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[25]~517_combout  & (\cpu|rf|register[27][25]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[27][25]~regout ),
	.datab(\cpu|rf|qb[25]~517_combout ),
	.datac(\cpu|rf|register[31][25]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~518_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~518 .lut_mask = 16'hE2CC;
defparam \cpu|rf|qb[25]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y27_N5
cycloneii_lcell_ff \cpu|rf|register[16][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[16][25]~regout ));

// Location: LCCOMB_X63_Y27_N4
cycloneii_lcell_comb \cpu|rf|qb[25]~514 (
// Equation(s):
// \cpu|rf|qb[25]~514_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][25]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[16][25]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[24][25]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[16][25]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~514_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~514 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[25]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N14
cycloneii_lcell_comb \cpu|rf|qb[25]~515 (
// Equation(s):
// \cpu|rf|qb[25]~515_combout  = (\cpu|rf|qb[25]~514_combout  & ((\cpu|rf|register[28][25]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|rf|qb[25]~514_combout  & (((\cpu|rf|register[20][25]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[28][25]~regout ),
	.datab(\cpu|rf|qb[25]~514_combout ),
	.datac(\cpu|rf|register[20][25]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~515_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~515 .lut_mask = 16'hB8CC;
defparam \cpu|rf|qb[25]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N27
cycloneii_lcell_ff \cpu|rf|register[22][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][25]~regout ));

// Location: LCFF_X68_Y26_N13
cycloneii_lcell_ff \cpu|rf|register[18][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][25]~regout ));

// Location: LCCOMB_X68_Y26_N12
cycloneii_lcell_comb \cpu|rf|qb[25]~512 (
// Equation(s):
// \cpu|rf|qb[25]~512_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][25]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[18][25]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[26][25]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[18][25]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~512_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~512 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[25]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N26
cycloneii_lcell_comb \cpu|rf|qb[25]~513 (
// Equation(s):
// \cpu|rf|qb[25]~513_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[25]~512_combout  & (\cpu|rf|register[30][25]~regout )) # (!\cpu|rf|qb[25]~512_combout  & ((\cpu|rf|register[22][25]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[25]~512_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[30][25]~regout ),
	.datac(\cpu|rf|register[22][25]~regout ),
	.datad(\cpu|rf|qb[25]~512_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~513_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~513 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[25]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N2
cycloneii_lcell_comb \cpu|rf|qb[25]~516 (
// Equation(s):
// \cpu|rf|qb[25]~516_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|qb[25]~513_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|qb[25]~515_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[25]~515_combout ),
	.datad(\cpu|rf|qb[25]~513_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~516_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~516 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[25]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N24
cycloneii_lcell_comb \cpu|rf|qb[25]~519 (
// Equation(s):
// \cpu|rf|qb[25]~519_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[25]~516_combout  & ((\cpu|rf|qb[25]~518_combout ))) # (!\cpu|rf|qb[25]~516_combout  & (\cpu|rf|qb[25]~511_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[25]~516_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[25]~511_combout ),
	.datac(\cpu|rf|qb[25]~518_combout ),
	.datad(\cpu|rf|qb[25]~516_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~519_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~519 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[25]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y32_N23
cycloneii_lcell_ff \cpu|rf|register[6][25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[25]~53_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][25]~regout ));

// Location: LCCOMB_X61_Y32_N18
cycloneii_lcell_comb \cpu|rf|qb[25]~520 (
// Equation(s):
// \cpu|rf|qb[25]~520_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|register[6][25]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|rf|register[4][25]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[4][25]~regout ),
	.datab(\cpu|rf|register[6][25]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~520_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~520 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[25]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y32_N24
cycloneii_lcell_comb \cpu|rf|qb[25]~521 (
// Equation(s):
// \cpu|rf|qb[25]~521_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[25]~520_combout  & (\cpu|rf|register[7][25]~regout )) # (!\cpu|rf|qb[25]~520_combout  & ((\cpu|rf|register[5][25]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[25]~520_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[7][25]~regout ),
	.datac(\cpu|rf|register[5][25]~regout ),
	.datad(\cpu|rf|qb[25]~520_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~521_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~521 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[25]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N22
cycloneii_lcell_comb \cpu|rf|qb[25]~522 (
// Equation(s):
// \cpu|rf|qb[25]~522_combout  = (\cpu|rf|qb[2]~78_combout  & (((\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[25]~521_combout ))) # (!\cpu|rf|qb[2]~81_combout  & (\cpu|rf|register[1][25]~regout ))))

	.dataa(\cpu|rf|qb[2]~78_combout ),
	.datab(\cpu|rf|register[1][25]~regout ),
	.datac(\cpu|rf|qb[2]~81_combout ),
	.datad(\cpu|rf|qb[25]~521_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~522_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~522 .lut_mask = 16'hF4A4;
defparam \cpu|rf|qb[25]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y29_N2
cycloneii_lcell_comb \cpu|rf|qb[25]~523 (
// Equation(s):
// \cpu|rf|qb[25]~523_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[25]~522_combout  & ((\cpu|rf|register[3][25]~regout ))) # (!\cpu|rf|qb[25]~522_combout  & (\cpu|rf|register[2][25]~regout )))) # (!\cpu|rf|qb[2]~78_combout  & 
// (((\cpu|rf|qb[25]~522_combout ))))

	.dataa(\cpu|rf|qb[2]~78_combout ),
	.datab(\cpu|rf|register[2][25]~regout ),
	.datac(\cpu|rf|register[3][25]~regout ),
	.datad(\cpu|rf|qb[25]~522_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~523_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~523 .lut_mask = 16'hF588;
defparam \cpu|rf|qb[25]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N26
cycloneii_lcell_comb \cpu|rf|qb[25]~524 (
// Equation(s):
// \cpu|rf|qb[25]~524_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[25]~519_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[25]~523_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[25]~519_combout ),
	.datad(\cpu|rf|qb[25]~523_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~524_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~524 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[25]~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N20
cycloneii_lcell_comb \cpu|rf|qb[25]~527 (
// Equation(s):
// \cpu|rf|qb[25]~527_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[25]~524_combout  & ((\cpu|rf|qb[25]~526_combout ))) # (!\cpu|rf|qb[25]~524_combout  & (\cpu|rf|qb[25]~509_combout )))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[25]~524_combout 
// ))))

	.dataa(\cpu|rf|qb[25]~509_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[25]~526_combout ),
	.datad(\cpu|rf|qb[25]~524_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[25]~527_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[25]~527 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[25]~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~24 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~24_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|rf|qb[25]~527_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|rf|qb[24]~547_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|rf|qb[25]~527_combout ),
	.datad(\cpu|rf|qb[24]~547_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~24 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~32 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~32_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight0~31_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight1~24_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftRight1~24_combout ),
	.datad(\cpu|al_unit|ShiftRight0~31_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~32 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~33 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~33_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight0~30_combout ))) # (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight0~32_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftRight0~32_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~33 .lut_mask = 16'hFC0C;
defparam \cpu|al_unit|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~88 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~88_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|alu_a|y[3]~9_combout  & (\cpu|rf|qb[31]~87_combout )) # (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~33_combout )))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|rf|qb[31]~87_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|al_unit|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~88 .lut_mask = 16'hD080;
defparam \cpu|al_unit|ShiftRight1~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~89 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~89_combout  = (\cpu|al_unit|ShiftRight1~88_combout ) # ((\cpu|immediate[16]~0_combout  & \cpu|cu|aluimm~5_combout ))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(vcc),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|al_unit|ShiftRight1~88_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~89 .lut_mask = 16'hFFA0;
defparam \cpu|al_unit|ShiftRight1~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N12
cycloneii_lcell_comb \cpu|al_unit|Mux23~9 (
// Equation(s):
// \cpu|al_unit|Mux23~9_combout  = (\cpu|al_unit|Mux29~17_combout  & (((\cpu|al_unit|ShiftRight1~89_combout  & !\cpu|al_unit|Mux29~16_combout )))) # (!\cpu|al_unit|Mux29~17_combout  & ((\cpu|al_unit|Mux23~8_combout ) # ((\cpu|al_unit|Mux29~16_combout ))))

	.dataa(\cpu|al_unit|Mux23~8_combout ),
	.datab(\cpu|al_unit|Mux29~17_combout ),
	.datac(\cpu|al_unit|ShiftRight1~89_combout ),
	.datad(\cpu|al_unit|Mux29~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~9 .lut_mask = 16'h33E2;
defparam \cpu|al_unit|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N14
cycloneii_lcell_comb \cpu|al_unit|Mux23~10 (
// Equation(s):
// \cpu|al_unit|Mux23~10_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_b|y[8]~32_combout  & ((\cpu|alu_a|y[8]~13_combout ) # (!\cpu|al_unit|Mux23~9_combout ))) # (!\cpu|alu_b|y[8]~32_combout  & (\cpu|alu_a|y[8]~13_combout  & 
// !\cpu|al_unit|Mux23~9_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux23~9_combout ))))

	.dataa(\cpu|alu_b|y[8]~32_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|alu_a|y[8]~13_combout ),
	.datad(\cpu|al_unit|Mux23~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~10 .lut_mask = 16'hB3C8;
defparam \cpu|al_unit|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N16
cycloneii_lcell_comb \cpu|al_unit|Mux23~5 (
// Equation(s):
// \cpu|al_unit|Mux23~5_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight0~24_combout ))) # (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight0~20_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~20_combout ),
	.datab(\cpu|al_unit|ShiftRight0~24_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~5 .lut_mask = 16'hCACA;
defparam \cpu|al_unit|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N30
cycloneii_lcell_comb \cpu|al_unit|Mux23~12 (
// Equation(s):
// \cpu|al_unit|Mux23~12_combout  = (\cpu|cu|aluimm~5_combout  & ((\cpu|immediate[16]~0_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|Mux23~4_combout )))) # (!\cpu|cu|aluimm~5_combout  & (\cpu|al_unit|ShiftLeft0~23_combout  & 
// (\cpu|al_unit|Mux23~4_combout )))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|Mux23~4_combout ),
	.datad(\cpu|immediate[16]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~12 .lut_mask = 16'hEAC0;
defparam \cpu|al_unit|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N10
cycloneii_lcell_comb \cpu|al_unit|Mux23~6 (
// Equation(s):
// \cpu|al_unit|Mux23~6_combout  = (\cpu|al_unit|Mux29~21_combout  & ((\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|Mux23~12_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|Mux23~5_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|Mux23~5_combout ),
	.datac(\cpu|al_unit|Mux29~21_combout ),
	.datad(\cpu|al_unit|Mux23~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~6 .lut_mask = 16'hE040;
defparam \cpu|al_unit|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y22_N0
cycloneii_lcell_comb \cpu|al_unit|Mux23~11 (
// Equation(s):
// \cpu|al_unit|Mux23~11_combout  = (\cpu|al_unit|Mux23~6_combout ) # ((!\cpu|al_unit|Mux29~21_combout  & \cpu|al_unit|Mux23~10_combout ))

	.dataa(\cpu|al_unit|Mux29~21_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|Mux23~10_combout ),
	.datad(\cpu|al_unit|Mux23~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux23~11 .lut_mask = 16'hFF50;
defparam \cpu|al_unit|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N18
cycloneii_lcell_comb \cpu|link|y[8]~11 (
// Equation(s):
// \cpu|link|y[8]~11_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[8]~12_combout ) # ((\cpu|al_unit|Mux23~11_combout  & \cpu|link|y[5]~70_combout )))) # (!\cpu|cu|jal~0_combout  & (\cpu|al_unit|Mux23~11_combout  & ((\cpu|link|y[5]~70_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|al_unit|Mux23~11_combout ),
	.datac(\cpu|pcplus4|p4[8]~12_combout ),
	.datad(\cpu|link|y[5]~70_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[8]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[8]~11 .lut_mask = 16'hECA0;
defparam \cpu|link|y[8]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[8]));
// synopsys translate_off
defparam \in_port1[8]~I .input_async_reset = "none";
defparam \in_port1[8]~I .input_power_up = "low";
defparam \in_port1[8]~I .input_register_mode = "none";
defparam \in_port1[8]~I .input_sync_reset = "none";
defparam \in_port1[8]~I .oe_async_reset = "none";
defparam \in_port1[8]~I .oe_power_up = "low";
defparam \in_port1[8]~I .oe_register_mode = "none";
defparam \in_port1[8]~I .oe_sync_reset = "none";
defparam \in_port1[8]~I .operation_mode = "input";
defparam \in_port1[8]~I .output_async_reset = "none";
defparam \in_port1[8]~I .output_power_up = "low";
defparam \in_port1[8]~I .output_register_mode = "none";
defparam \in_port1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y31_N9
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[8] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [8]));

// Location: LCCOMB_X54_Y31_N8
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector23~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector23~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [8] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [8]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector23~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector23~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[8]));
// synopsys translate_off
defparam \in_port0[8]~I .input_async_reset = "none";
defparam \in_port0[8]~I .input_power_up = "low";
defparam \in_port0[8]~I .input_register_mode = "none";
defparam \in_port0[8]~I .input_sync_reset = "none";
defparam \in_port0[8]~I .oe_async_reset = "none";
defparam \in_port0[8]~I .oe_power_up = "low";
defparam \in_port0[8]~I .oe_register_mode = "none";
defparam \in_port0[8]~I .oe_sync_reset = "none";
defparam \in_port0[8]~I .operation_mode = "input";
defparam \in_port0[8]~I .output_async_reset = "none";
defparam \in_port0[8]~I .output_power_up = "low";
defparam \in_port0[8]~I .output_register_mode = "none";
defparam \in_port0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y31_N23
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[8] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [8]));

// Location: LCCOMB_X54_Y31_N22
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector23~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector23~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg0 [8] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [8]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector23~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector23~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N20
cycloneii_lcell_comb \dmem|io_data_mux|y[8]~8 (
// Equation(s):
// \dmem|io_data_mux|y[8]~8_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector23~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector23~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [8]))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [8]),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector23~0_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector23~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[8]~8 .lut_mask = 16'hEEE4;
defparam \dmem|io_data_mux|y[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N0
cycloneii_lcell_comb \cpu|link|y[8]~12 (
// Equation(s):
// \cpu|link|y[8]~12_combout  = (\cpu|link|y[8]~11_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[8]~8_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[8]~11_combout ),
	.datac(\cpu|link|y[5]~5_combout ),
	.datad(\dmem|io_data_mux|y[8]~8_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[8]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[8]~12 .lut_mask = 16'hFCCC;
defparam \cpu|link|y[8]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y32_N17
cycloneii_lcell_ff \cpu|rf|register[14][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][8]~regout ));

// Location: LCCOMB_X57_Y32_N30
cycloneii_lcell_comb \cpu|rf|register[13][8]~feeder (
// Equation(s):
// \cpu|rf|register[13][8]~feeder_combout  = \cpu|link|y[8]~12_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[8]~12_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y32_N31
cycloneii_lcell_ff \cpu|rf|register[13][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[13][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][8]~regout ));

// Location: LCCOMB_X54_Y25_N12
cycloneii_lcell_comb \cpu|rf|qb[8]~185 (
// Equation(s):
// \cpu|rf|qb[8]~185_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][8]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[12][8]~regout ))))

	.dataa(\cpu|rf|register[12][8]~regout ),
	.datab(\cpu|rf|register[13][8]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~185_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~185 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qb[8]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N18
cycloneii_lcell_comb \cpu|rf|qb[8]~186 (
// Equation(s):
// \cpu|rf|qb[8]~186_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[8]~185_combout  & (\cpu|rf|register[15][8]~regout )) # (!\cpu|rf|qb[8]~185_combout  & ((\cpu|rf|register[14][8]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[8]~185_combout ))))

	.dataa(\cpu|rf|register[15][8]~regout ),
	.datab(\cpu|rf|register[14][8]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[8]~185_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~186_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~186 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[8]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N8
cycloneii_lcell_comb \cpu|rf|qb[8]~170 (
// Equation(s):
// \cpu|rf|qb[8]~170_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[21][8]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[17][8]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[17][8]~regout ),
	.datab(\cpu|rf|register[21][8]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~170_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~170 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[8]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y25_N30
cycloneii_lcell_comb \cpu|rf|qb[8]~171 (
// Equation(s):
// \cpu|rf|qb[8]~171_combout  = (\cpu|rf|qb[8]~170_combout  & ((\cpu|rf|register[29][8]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[8]~170_combout  & (((\cpu|rf|register[25][8]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[29][8]~regout ),
	.datab(\cpu|rf|register[25][8]~regout ),
	.datac(\cpu|rf|qb[8]~170_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~171_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~171 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[8]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N14
cycloneii_lcell_comb \cpu|rf|qb[8]~174 (
// Equation(s):
// \cpu|rf|qb[8]~174_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[8]~171_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[8]~173_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\cpu|rf|qb[8]~173_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[8]~171_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~174_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~174 .lut_mask = 16'hCEC2;
defparam \cpu|rf|qb[8]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N25
cycloneii_lcell_ff \cpu|rf|register[18][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][8]~regout ));

// Location: LCFF_X70_Y28_N13
cycloneii_lcell_ff \cpu|rf|register[26][8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[8]~12_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][8]~regout ));

// Location: LCCOMB_X70_Y28_N12
cycloneii_lcell_comb \cpu|rf|qb[8]~168 (
// Equation(s):
// \cpu|rf|qb[8]~168_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][8]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][8]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[18][8]~regout ),
	.datac(\cpu|rf|register[26][8]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~168_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~168 .lut_mask = 16'hFA44;
defparam \cpu|rf|qb[8]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N18
cycloneii_lcell_comb \cpu|rf|qb[8]~169 (
// Equation(s):
// \cpu|rf|qb[8]~169_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[8]~168_combout  & ((\cpu|rf|register[30][8]~regout ))) # (!\cpu|rf|qb[8]~168_combout  & (\cpu|rf|register[22][8]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[8]~168_combout ))))

	.dataa(\cpu|rf|register[22][8]~regout ),
	.datab(\cpu|rf|register[30][8]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|rf|qb[8]~168_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~169_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~169 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[8]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y32_N2
cycloneii_lcell_comb \cpu|rf|qb[8]~175 (
// Equation(s):
// \cpu|rf|qb[8]~175_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][8]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][8]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[19][8]~regout ),
	.datab(\cpu|rf|register[23][8]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~175_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~175 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[8]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y31_N18
cycloneii_lcell_comb \cpu|rf|qb[8]~176 (
// Equation(s):
// \cpu|rf|qb[8]~176_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[8]~175_combout  & (\cpu|rf|register[31][8]~regout )) # (!\cpu|rf|qb[8]~175_combout  & ((\cpu|rf|register[27][8]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[8]~175_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datab(\cpu|rf|register[31][8]~regout ),
	.datac(\cpu|rf|register[27][8]~regout ),
	.datad(\cpu|rf|qb[8]~175_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~176 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[8]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N8
cycloneii_lcell_comb \cpu|rf|qb[8]~177 (
// Equation(s):
// \cpu|rf|qb[8]~177_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[8]~174_combout  & ((\cpu|rf|qb[8]~176_combout ))) # (!\cpu|rf|qb[8]~174_combout  & (\cpu|rf|qb[8]~169_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[8]~174_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|rf|qb[8]~174_combout ),
	.datac(\cpu|rf|qb[8]~169_combout ),
	.datad(\cpu|rf|qb[8]~176_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~177_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~177 .lut_mask = 16'hEC64;
defparam \cpu|rf|qb[8]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N10
cycloneii_lcell_comb \cpu|rf|qb[8]~178 (
// Equation(s):
// \cpu|rf|qb[8]~178_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[10][8]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|rf|register[8][8]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[10][8]~regout ),
	.datab(\cpu|rf|register[8][8]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~178 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[8]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N20
cycloneii_lcell_comb \cpu|rf|qb[8]~179 (
// Equation(s):
// \cpu|rf|qb[8]~179_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[8]~178_combout  & ((\cpu|rf|register[11][8]~regout ))) # (!\cpu|rf|qb[8]~178_combout  & (\cpu|rf|register[9][8]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[8]~178_combout ))))

	.dataa(\cpu|rf|register[9][8]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[11][8]~regout ),
	.datad(\cpu|rf|qb[8]~178_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~179 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[8]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneii_lcell_comb \cpu|rf|qb[8]~182 (
// Equation(s):
// \cpu|rf|qb[8]~182_combout  = (\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[2][8]~regout )) # (!\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|register[1][8]~regout 
// )))))

	.dataa(\cpu|rf|register[2][8]~regout ),
	.datab(\cpu|rf|qb[2]~81_combout ),
	.datac(\cpu|rf|qb[2]~78_combout ),
	.datad(\cpu|rf|register[1][8]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~182_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~182 .lut_mask = 16'hE3E0;
defparam \cpu|rf|qb[8]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N28
cycloneii_lcell_comb \cpu|rf|qb[8]~180 (
// Equation(s):
// \cpu|rf|qb[8]~180_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[5][8]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[4][8]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|register[4][8]~regout ),
	.datac(\cpu|rf|register[5][8]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~180_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~180 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[8]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N26
cycloneii_lcell_comb \cpu|rf|qb[8]~181 (
// Equation(s):
// \cpu|rf|qb[8]~181_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[8]~180_combout  & ((\cpu|rf|register[7][8]~regout ))) # (!\cpu|rf|qb[8]~180_combout  & (\cpu|rf|register[6][8]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[8]~180_combout ))))

	.dataa(\cpu|rf|register[6][8]~regout ),
	.datab(\cpu|rf|register[7][8]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[8]~180_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~181_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~181 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[8]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N0
cycloneii_lcell_comb \cpu|rf|qb[8]~183 (
// Equation(s):
// \cpu|rf|qb[8]~183_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[8]~182_combout  & (\cpu|rf|register[3][8]~regout )) # (!\cpu|rf|qb[8]~182_combout  & ((\cpu|rf|qb[8]~181_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[8]~182_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[3][8]~regout ),
	.datac(\cpu|rf|qb[8]~182_combout ),
	.datad(\cpu|rf|qb[8]~181_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~183_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~183 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[8]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N2
cycloneii_lcell_comb \cpu|rf|qb[8]~184 (
// Equation(s):
// \cpu|rf|qb[8]~184_combout  = (\cpu|rf|qb[2]~77_combout  & (\cpu|rf|qb[2]~66_combout )) # (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[8]~179_combout )) # (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[8]~183_combout )))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[8]~179_combout ),
	.datad(\cpu|rf|qb[8]~183_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~184_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~184 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qb[8]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N28
cycloneii_lcell_comb \cpu|rf|qb[8]~187 (
// Equation(s):
// \cpu|rf|qb[8]~187_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[8]~184_combout  & (\cpu|rf|qb[8]~186_combout )) # (!\cpu|rf|qb[8]~184_combout  & ((\cpu|rf|qb[8]~177_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[8]~184_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[8]~186_combout ),
	.datac(\cpu|rf|qb[8]~177_combout ),
	.datad(\cpu|rf|qb[8]~184_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[8]~187_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[8]~187 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[8]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y25_N22
cycloneii_lcell_comb \cpu|alu_b|y[8]~32 (
// Equation(s):
// \cpu|alu_b|y[8]~32_combout  = (\cpu|cu|aluimm~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [8])) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[8]~187_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|cu|aluimm~5_combout ),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[8]~187_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[8]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[8]~32 .lut_mask = 16'h8B88;
defparam \cpu|alu_b|y[8]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~42 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~42_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[8]~32_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[7]~40_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_b|y[7]~40_combout ),
	.datad(\cpu|alu_b|y[8]~32_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~42 .lut_mask = 16'hC840;
defparam \cpu|al_unit|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~43 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~43_combout  = (\cpu|al_unit|ShiftRight0~42_combout ) # ((!\cpu|alu_a|y[1]~12_combout  & \cpu|al_unit|ShiftRight1~27_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftRight1~27_combout ),
	.datad(\cpu|al_unit|ShiftRight0~42_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~43 .lut_mask = 16'hFF30;
defparam \cpu|al_unit|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneii_lcell_comb \cpu|al_unit|Mux26~2 (
// Equation(s):
// \cpu|al_unit|Mux26~2_combout  = (\cpu|al_unit|Mux29~21_combout  & ((\cpu|alu_a|y[3]~9_combout ) # (\cpu|alu_a|y[2]~10_combout )))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|Mux29~21_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~2 .lut_mask = 16'hEE00;
defparam \cpu|al_unit|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N14
cycloneii_lcell_comb \cpu|al_unit|Mux26~8 (
// Equation(s):
// \cpu|al_unit|Mux26~8_combout  = (\cpu|al_unit|Mux26~2_combout  & ((\cpu|al_unit|ShiftRight0~87_combout ) # ((\cpu|al_unit|Mux26~3_combout )))) # (!\cpu|al_unit|Mux26~2_combout  & (((\cpu|al_unit|ShiftRight0~43_combout  & !\cpu|al_unit|Mux26~3_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~87_combout ),
	.datab(\cpu|al_unit|ShiftRight0~43_combout ),
	.datac(\cpu|al_unit|Mux26~2_combout ),
	.datad(\cpu|al_unit|Mux26~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~8 .lut_mask = 16'hF0AC;
defparam \cpu|al_unit|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N14
cycloneii_lcell_comb \cpu|al_unit|s~44 (
// Equation(s):
// \cpu|al_unit|s~44_combout  = \cpu|alu_b|y[5]~42_combout  $ (((\cpu|rf|qa[5]~23_combout  & \cpu|alu_a|y[0]~0_combout )))

	.dataa(\cpu|rf|qa[5]~23_combout ),
	.datab(\cpu|alu_a|y[0]~0_combout ),
	.datac(vcc),
	.datad(\cpu|alu_b|y[5]~42_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|s~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|s~44 .lut_mask = 16'h7788;
defparam \cpu|al_unit|s~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N8
cycloneii_lcell_comb \cpu|al_unit|Mux26~10 (
// Equation(s):
// \cpu|al_unit|Mux26~10_combout  = (\cpu|cu|aluc[0]~11_combout  & (!\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftRight0~86_combout ))

	.dataa(vcc),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftRight0~86_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~10 .lut_mask = 16'h0C00;
defparam \cpu|al_unit|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N28
cycloneii_lcell_comb \cpu|al_unit|Mux26~4 (
// Equation(s):
// \cpu|al_unit|Mux26~4_combout  = (\cpu|al_unit|Mux29~23_combout  & (!\cpu|al_unit|Mux29~11_combout )) # (!\cpu|al_unit|Mux29~23_combout  & ((\cpu|al_unit|Mux29~11_combout  & (\cpu|al_unit|Mux26~10_combout )) # (!\cpu|al_unit|Mux29~11_combout  & 
// ((\cpu|al_unit|Add0~71_combout )))))

	.dataa(\cpu|al_unit|Mux29~23_combout ),
	.datab(\cpu|al_unit|Mux29~11_combout ),
	.datac(\cpu|al_unit|Mux26~10_combout ),
	.datad(\cpu|al_unit|Add0~71_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~4 .lut_mask = 16'h7362;
defparam \cpu|al_unit|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N22
cycloneii_lcell_comb \cpu|al_unit|Mux26~5 (
// Equation(s):
// \cpu|al_unit|Mux26~5_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux26~4_combout  & ((\cpu|al_unit|s~44_combout ))) # (!\cpu|al_unit|Mux26~4_combout  & (\cpu|al_unit|ShiftLeft0~37_combout )))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux26~4_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~37_combout ),
	.datab(\cpu|al_unit|s~44_combout ),
	.datac(\cpu|al_unit|Mux29~12_combout ),
	.datad(\cpu|al_unit|Mux26~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~5 .lut_mask = 16'hCFA0;
defparam \cpu|al_unit|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N12
cycloneii_lcell_comb \cpu|al_unit|Mux26~6 (
// Equation(s):
// \cpu|al_unit|Mux26~6_combout  = (\cpu|al_unit|Mux29~16_combout  & (((!\cpu|al_unit|Mux29~17_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~69_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux26~5_combout )))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|al_unit|ShiftRight1~69_combout ),
	.datac(\cpu|al_unit|Mux29~17_combout ),
	.datad(\cpu|al_unit|Mux26~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~6 .lut_mask = 16'h4F4A;
defparam \cpu|al_unit|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N18
cycloneii_lcell_comb \cpu|al_unit|Mux26~7 (
// Equation(s):
// \cpu|al_unit|Mux26~7_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_b|y[5]~42_combout  & ((\cpu|alu_a|y[5]~1_combout ) # (!\cpu|al_unit|Mux26~6_combout ))) # (!\cpu|alu_b|y[5]~42_combout  & (\cpu|alu_a|y[5]~1_combout  & 
// !\cpu|al_unit|Mux26~6_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux26~6_combout ))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|alu_b|y[5]~42_combout ),
	.datac(\cpu|alu_a|y[5]~1_combout ),
	.datad(\cpu|al_unit|Mux26~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~7 .lut_mask = 16'hD5A8;
defparam \cpu|al_unit|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N0
cycloneii_lcell_comb \cpu|al_unit|Mux26~9 (
// Equation(s):
// \cpu|al_unit|Mux26~9_combout  = (\cpu|al_unit|Mux26~3_combout  & ((\cpu|al_unit|Mux26~8_combout  & (\cpu|al_unit|ShiftRight0~89_combout )) # (!\cpu|al_unit|Mux26~8_combout  & ((\cpu|al_unit|Mux26~7_combout ))))) # (!\cpu|al_unit|Mux26~3_combout  & 
// (((\cpu|al_unit|Mux26~8_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~89_combout ),
	.datab(\cpu|al_unit|Mux26~3_combout ),
	.datac(\cpu|al_unit|Mux26~8_combout ),
	.datad(\cpu|al_unit|Mux26~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~9 .lut_mask = 16'hBCB0;
defparam \cpu|al_unit|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N14
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Equal0~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  = (\cpu|al_unit|Mux24~7_combout  & (!\cpu|al_unit|Mux26~9_combout  & (!\cpu|al_unit|Mux27~7_combout  & !\cpu|al_unit|Mux25~7_combout )))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\cpu|al_unit|Mux26~9_combout ),
	.datac(\cpu|al_unit|Mux27~7_combout ),
	.datad(\cpu|al_unit|Mux25~7_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Equal0~2 .lut_mask = 16'h0002;
defparam \dmem|io_input_reg|io_input_mux2x32|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N16
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector8~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector8~1_combout  = (!\cpu|al_unit|Mux28~8_combout  & (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [23] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [23]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector8~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector8~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[23]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [23]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[23]));
// synopsys translate_off
defparam \in_port1[23]~I .input_async_reset = "none";
defparam \in_port1[23]~I .input_power_up = "low";
defparam \in_port1[23]~I .input_register_mode = "none";
defparam \in_port1[23]~I .input_sync_reset = "none";
defparam \in_port1[23]~I .oe_async_reset = "none";
defparam \in_port1[23]~I .oe_power_up = "low";
defparam \in_port1[23]~I .oe_register_mode = "none";
defparam \in_port1[23]~I .oe_sync_reset = "none";
defparam \in_port1[23]~I .operation_mode = "input";
defparam \in_port1[23]~I .output_async_reset = "none";
defparam \in_port1[23]~I .output_power_up = "low";
defparam \in_port1[23]~I .output_register_mode = "none";
defparam \in_port1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X60_Y23_N23
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[23] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [23]));

// Location: LCCOMB_X60_Y23_N22
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector8~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector8~0_combout  = (!\cpu|al_unit|Mux28~8_combout  & (\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg1 [23] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [23]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector8~0 .lut_mask = 16'h4000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N30
cycloneii_lcell_comb \dmem|io_data_mux|y[23]~23 (
// Equation(s):
// \dmem|io_data_mux|y[23]~23_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector8~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector8~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [23]))

	.dataa(\dmem|dram|altsyncram_component|auto_generated|q_a [23]),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector8~1_combout ),
	.datac(\cpu|al_unit|Mux24~7_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector8~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[23]~23 .lut_mask = 16'hFACA;
defparam \dmem|io_data_mux|y[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y22_N12
cycloneii_lcell_comb \cpu|pcplus4|p4[23]~42 (
// Equation(s):
// \cpu|pcplus4|p4[23]~42_combout  = (\cpu|ip|q [23] & ((\cpu|pcplus4|p4[22]~41 ) # (GND))) # (!\cpu|ip|q [23] & (!\cpu|pcplus4|p4[22]~41 ))
// \cpu|pcplus4|p4[23]~43  = CARRY((\cpu|ip|q [23]) # (!\cpu|pcplus4|p4[22]~41 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[22]~41 ),
	.combout(\cpu|pcplus4|p4[23]~42_combout ),
	.cout(\cpu|pcplus4|p4[23]~43 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[23]~42 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N26
cycloneii_lcell_comb \cpu|alu_a|y[23]~26 (
// Equation(s):
// \cpu|alu_a|y[23]~26_combout  = (\cpu|rf|qa[23]~443_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(vcc),
	.datab(\cpu|rf|qa[23]~443_combout ),
	.datac(vcc),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[23]~26 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~58 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~58_combout  = (\cpu|rf|qb[31]~87_combout  & \cpu|alu_a|y[3]~9_combout )

	.dataa(vcc),
	.datab(\cpu|rf|qb[31]~87_combout ),
	.datac(vcc),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~58 .lut_mask = 16'hCC00;
defparam \cpu|al_unit|ShiftRight1~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~73 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~73_combout  = (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight1~60_combout )) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight1~59_combout )))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftRight1~60_combout ),
	.datac(\cpu|al_unit|ShiftRight1~59_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~73 .lut_mask = 16'h00D8;
defparam \cpu|al_unit|ShiftRight1~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~74 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~74_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|ShiftRight1~58_combout ) # (\cpu|al_unit|ShiftRight1~73_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftRight1~58_combout ),
	.datad(\cpu|al_unit|ShiftRight1~73_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~74 .lut_mask = 16'hEEEC;
defparam \cpu|al_unit|ShiftRight1~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N2
cycloneii_lcell_comb \cpu|al_unit|Mux8~0 (
// Equation(s):
// \cpu|al_unit|Mux8~0_combout  = (\cpu|al_unit|Mux2~18_combout  & (\cpu|al_unit|s~52_combout  & (!\cpu|al_unit|Mux29~11_combout ))) # (!\cpu|al_unit|Mux2~18_combout  & (((\cpu|al_unit|Mux29~11_combout ) # (\cpu|al_unit|Add0~118_combout ))))

	.dataa(\cpu|al_unit|s~52_combout ),
	.datab(\cpu|al_unit|Mux2~18_combout ),
	.datac(\cpu|al_unit|Mux29~11_combout ),
	.datad(\cpu|al_unit|Add0~118_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~0 .lut_mask = 16'h3B38;
defparam \cpu|al_unit|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N12
cycloneii_lcell_comb \cpu|al_unit|Mux8~4 (
// Equation(s):
// \cpu|al_unit|Mux8~4_combout  = (\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Mux8~0_combout  & (\cpu|al_unit|Mux8~3_combout )) # (!\cpu|al_unit|Mux8~0_combout  & ((\cpu|alu_b|y[7]~40_combout ))))) # (!\cpu|al_unit|Mux29~11_combout  & 
// (((\cpu|al_unit|Mux8~0_combout ))))

	.dataa(\cpu|al_unit|Mux8~3_combout ),
	.datab(\cpu|alu_b|y[7]~40_combout ),
	.datac(\cpu|al_unit|Mux29~11_combout ),
	.datad(\cpu|al_unit|Mux8~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~4 .lut_mask = 16'hAFC0;
defparam \cpu|al_unit|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N14
cycloneii_lcell_comb \cpu|al_unit|Mux8~5 (
// Equation(s):
// \cpu|al_unit|Mux8~5_combout  = (\cpu|al_unit|Mux29~16_combout  & (((!\cpu|al_unit|Mux29~17_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~74_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux8~4_combout )))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|al_unit|ShiftRight1~74_combout ),
	.datac(\cpu|al_unit|Mux29~17_combout ),
	.datad(\cpu|al_unit|Mux8~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~5 .lut_mask = 16'h4F4A;
defparam \cpu|al_unit|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N28
cycloneii_lcell_comb \cpu|al_unit|Mux8~6 (
// Equation(s):
// \cpu|al_unit|Mux8~6_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[23]~26_combout  & ((\cpu|alu_b|y[23]~52_combout ) # (!\cpu|al_unit|Mux8~5_combout ))) # (!\cpu|alu_a|y[23]~26_combout  & (!\cpu|al_unit|Mux8~5_combout  & 
// \cpu|alu_b|y[23]~52_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux8~5_combout ))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|alu_a|y[23]~26_combout ),
	.datac(\cpu|al_unit|Mux8~5_combout ),
	.datad(\cpu|alu_b|y[23]~52_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~6 .lut_mask = 16'hDA58;
defparam \cpu|al_unit|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N18
cycloneii_lcell_comb \cpu|al_unit|Mux8~7 (
// Equation(s):
// \cpu|al_unit|Mux8~7_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|alu_a|y[4]~8_combout  & (\cpu|alu_b|y[31]~44_combout )) # (!\cpu|alu_a|y[4]~8_combout  & ((\cpu|al_unit|Mux8~6_combout ))))) # (!\cpu|cu|aluc[3]~4_combout  & 
// (((\cpu|al_unit|Mux8~6_combout ))))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|alu_a|y[4]~8_combout ),
	.datac(\cpu|alu_b|y[31]~44_combout ),
	.datad(\cpu|al_unit|Mux8~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux8~7 .lut_mask = 16'hF780;
defparam \cpu|al_unit|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N22
cycloneii_lcell_comb \cpu|link|y[23]~48 (
// Equation(s):
// \cpu|link|y[23]~48_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[23]~42_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux8~7_combout )))) # (!\cpu|cu|jal~0_combout  & (\cpu|link|y[5]~70_combout  & ((\cpu|al_unit|Mux8~7_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|link|y[5]~70_combout ),
	.datac(\cpu|pcplus4|p4[23]~42_combout ),
	.datad(\cpu|al_unit|Mux8~7_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[23]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[23]~48 .lut_mask = 16'hECA0;
defparam \cpu|link|y[23]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N0
cycloneii_lcell_comb \cpu|link|y[23]~49 (
// Equation(s):
// \cpu|link|y[23]~49_combout  = (\cpu|link|y[23]~48_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[23]~23_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(vcc),
	.datac(\dmem|io_data_mux|y[23]~23_combout ),
	.datad(\cpu|link|y[23]~48_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[23]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[23]~49 .lut_mask = 16'hFFA0;
defparam \cpu|link|y[23]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y33_N25
cycloneii_lcell_ff \cpu|rf|register[13][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][23]~regout ));

// Location: LCCOMB_X58_Y33_N16
cycloneii_lcell_comb \cpu|rf|register[14][23]~feeder (
// Equation(s):
// \cpu|rf|register[14][23]~feeder_combout  = \cpu|link|y[23]~49_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[23]~49_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[14][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[14][23]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[14][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y33_N17
cycloneii_lcell_ff \cpu|rf|register[14][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[14][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~57_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[14][23]~regout ));

// Location: LCCOMB_X59_Y33_N30
cycloneii_lcell_comb \cpu|rf|qa[23]~441 (
// Equation(s):
// \cpu|rf|qa[23]~441_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][23]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[12][23]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[14][23]~regout ),
	.datac(\cpu|rf|register[12][23]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~441_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~441 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[23]~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneii_lcell_comb \cpu|rf|qa[23]~442 (
// Equation(s):
// \cpu|rf|qa[23]~442_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[23]~441_combout  & (\cpu|rf|register[15][23]~regout )) # (!\cpu|rf|qa[23]~441_combout  & ((\cpu|rf|register[13][23]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[23]~441_combout ))))

	.dataa(\cpu|rf|register[15][23]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][23]~regout ),
	.datad(\cpu|rf|qa[23]~441_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~442_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~442 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[23]~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N9
cycloneii_lcell_ff \cpu|rf|register[10][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][23]~regout ));

// Location: LCFF_X66_Y26_N17
cycloneii_lcell_ff \cpu|rf|register[8][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][23]~regout ));

// Location: LCCOMB_X66_Y26_N16
cycloneii_lcell_comb \cpu|rf|qa[23]~434 (
// Equation(s):
// \cpu|rf|qa[23]~434_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][23]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[8][23]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[8][23]~regout ),
	.datad(\cpu|rf|register[9][23]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~434_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~434 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[23]~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
cycloneii_lcell_comb \cpu|rf|qa[23]~435 (
// Equation(s):
// \cpu|rf|qa[23]~435_combout  = (\cpu|rf|qa[23]~434_combout  & ((\cpu|rf|register[11][23]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[23]~434_combout  & (((\cpu|rf|register[10][23]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[11][23]~regout ),
	.datab(\cpu|rf|register[10][23]~regout ),
	.datac(\cpu|rf|qa[23]~434_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~435_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~435 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[23]~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y24_N16
cycloneii_lcell_comb \cpu|rf|register[2][23]~feeder (
// Equation(s):
// \cpu|rf|register[2][23]~feeder_combout  = \cpu|link|y[23]~49_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[23]~49_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[2][23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[2][23]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[2][23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y24_N17
cycloneii_lcell_ff \cpu|rf|register[2][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[2][23]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][23]~regout ));

// Location: LCFF_X62_Y30_N11
cycloneii_lcell_ff \cpu|rf|register[7][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][23]~regout ));

// Location: LCFF_X62_Y30_N23
cycloneii_lcell_ff \cpu|rf|register[4][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[4][23]~regout ));

// Location: LCCOMB_X62_Y30_N28
cycloneii_lcell_comb \cpu|rf|qa[23]~436 (
// Equation(s):
// \cpu|rf|qa[23]~436_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][23]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][23]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[6][23]~regout ),
	.datab(\cpu|rf|register[4][23]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~436_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~436 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[23]~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N10
cycloneii_lcell_comb \cpu|rf|qa[23]~437 (
// Equation(s):
// \cpu|rf|qa[23]~437_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[23]~436_combout  & ((\cpu|rf|register[7][23]~regout ))) # (!\cpu|rf|qa[23]~436_combout  & (\cpu|rf|register[5][23]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[23]~436_combout ))))

	.dataa(\cpu|rf|register[5][23]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[7][23]~regout ),
	.datad(\cpu|rf|qa[23]~436_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~437_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~437 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[23]~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y31_N6
cycloneii_lcell_comb \cpu|rf|qa[23]~438 (
// Equation(s):
// \cpu|rf|qa[23]~438_combout  = (\cpu|rf|qa[4]~14_combout  & (\cpu|rf|qa[4]~17_combout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[23]~437_combout ))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][23]~regout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][23]~regout ),
	.datad(\cpu|rf|qa[23]~437_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~438_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~438 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[23]~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneii_lcell_comb \cpu|rf|qa[23]~439 (
// Equation(s):
// \cpu|rf|qa[23]~439_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[23]~438_combout  & (\cpu|rf|register[3][23]~regout )) # (!\cpu|rf|qa[23]~438_combout  & ((\cpu|rf|register[2][23]~regout ))))) # (!\cpu|rf|qa[4]~14_combout  & 
// (((\cpu|rf|qa[23]~438_combout ))))

	.dataa(\cpu|rf|register[3][23]~regout ),
	.datab(\cpu|rf|register[2][23]~regout ),
	.datac(\cpu|rf|qa[4]~14_combout ),
	.datad(\cpu|rf|qa[23]~438_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~439_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~439 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[23]~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneii_lcell_comb \cpu|rf|qa[23]~440 (
// Equation(s):
// \cpu|rf|qa[23]~440_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout ) # ((\cpu|rf|qa[23]~435_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[23]~439_combout ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[23]~435_combout ),
	.datad(\cpu|rf|qa[23]~439_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~440_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~440 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[23]~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y29_N29
cycloneii_lcell_ff \cpu|rf|register[21][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][23]~regout ));

// Location: LCCOMB_X65_Y29_N28
cycloneii_lcell_comb \cpu|rf|qa[23]~424 (
// Equation(s):
// \cpu|rf|qa[23]~424_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][23]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][23]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[21][23]~regout ),
	.datad(\cpu|rf|register[17][23]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~424_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~424 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[23]~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N2
cycloneii_lcell_comb \cpu|rf|qa[23]~425 (
// Equation(s):
// \cpu|rf|qa[23]~425_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[23]~424_combout  & (\cpu|rf|register[29][23]~regout )) # (!\cpu|rf|qa[23]~424_combout  & ((\cpu|rf|register[25][23]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[23]~424_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[29][23]~regout ),
	.datac(\cpu|rf|register[25][23]~regout ),
	.datad(\cpu|rf|qa[23]~424_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~425_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~425 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[23]~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y28_N7
cycloneii_lcell_ff \cpu|rf|register[31][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[31][23]~regout ));

// Location: LCFF_X68_Y28_N3
cycloneii_lcell_ff \cpu|rf|register[23][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][23]~regout ));

// Location: LCCOMB_X68_Y28_N2
cycloneii_lcell_comb \cpu|rf|qa[23]~431 (
// Equation(s):
// \cpu|rf|qa[23]~431_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|register[23][23]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|rf|register[19][23]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[19][23]~regout ),
	.datac(\cpu|rf|register[23][23]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~431_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~431 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[23]~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N6
cycloneii_lcell_comb \cpu|rf|qa[23]~432 (
// Equation(s):
// \cpu|rf|qa[23]~432_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[23]~431_combout  & ((\cpu|rf|register[31][23]~regout ))) # (!\cpu|rf|qa[23]~431_combout  & (\cpu|rf|register[27][23]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[23]~431_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[27][23]~regout ),
	.datac(\cpu|rf|register[31][23]~regout ),
	.datad(\cpu|rf|qa[23]~431_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~432_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~432 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[23]~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N18
cycloneii_lcell_comb \cpu|rf|qa[23]~428 (
// Equation(s):
// \cpu|rf|qa[23]~428_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][23]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][23]~regout )))))

	.dataa(\cpu|rf|register[24][23]~regout ),
	.datab(\cpu|rf|register[16][23]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~428_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~428 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qa[23]~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N16
cycloneii_lcell_comb \cpu|rf|qa[23]~429 (
// Equation(s):
// \cpu|rf|qa[23]~429_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[23]~428_combout  & ((\cpu|rf|register[28][23]~regout ))) # (!\cpu|rf|qa[23]~428_combout  & (\cpu|rf|register[20][23]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[23]~428_combout ))))

	.dataa(\cpu|rf|register[20][23]~regout ),
	.datab(\cpu|rf|register[28][23]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[23]~428_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~429_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~429 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[23]~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y26_N31
cycloneii_lcell_ff \cpu|rf|register[22][23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[23]~49_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][23]~regout ));

// Location: LCCOMB_X67_Y26_N14
cycloneii_lcell_comb \cpu|rf|qa[23]~426 (
// Equation(s):
// \cpu|rf|qa[23]~426_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[26][23]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[18][23]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[18][23]~regout ),
	.datac(\cpu|rf|register[26][23]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~426_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~426 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[23]~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N30
cycloneii_lcell_comb \cpu|rf|qa[23]~427 (
// Equation(s):
// \cpu|rf|qa[23]~427_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[23]~426_combout  & (\cpu|rf|register[30][23]~regout )) # (!\cpu|rf|qa[23]~426_combout  & ((\cpu|rf|register[22][23]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[23]~426_combout ))))

	.dataa(\cpu|rf|register[30][23]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[22][23]~regout ),
	.datad(\cpu|rf|qa[23]~426_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~427_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~427 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[23]~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N30
cycloneii_lcell_comb \cpu|rf|qa[23]~430 (
// Equation(s):
// \cpu|rf|qa[23]~430_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|qa[23]~427_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[23]~429_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[23]~429_combout ),
	.datad(\cpu|rf|qa[23]~427_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~430_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~430 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[23]~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y30_N24
cycloneii_lcell_comb \cpu|rf|qa[23]~433 (
// Equation(s):
// \cpu|rf|qa[23]~433_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[23]~430_combout  & ((\cpu|rf|qa[23]~432_combout ))) # (!\cpu|rf|qa[23]~430_combout  & (\cpu|rf|qa[23]~425_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[23]~430_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[23]~425_combout ),
	.datac(\cpu|rf|qa[23]~432_combout ),
	.datad(\cpu|rf|qa[23]~430_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~433_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~433 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[23]~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneii_lcell_comb \cpu|rf|qa[23]~443 (
// Equation(s):
// \cpu|rf|qa[23]~443_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[23]~440_combout  & (\cpu|rf|qa[23]~442_combout )) # (!\cpu|rf|qa[23]~440_combout  & ((\cpu|rf|qa[23]~433_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[23]~440_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[23]~442_combout ),
	.datac(\cpu|rf|qa[23]~440_combout ),
	.datad(\cpu|rf|qa[23]~433_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[23]~443_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[23]~443 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[23]~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N26
cycloneii_lcell_comb \cpu|nextpc|Mux8~1 (
// Equation(s):
// \cpu|nextpc|Mux8~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((\cpu|rf|qa[23]~443_combout  & !\cpu|rf|Equal0~1_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[23]~42_combout ))

	.dataa(\cpu|pcplus4|p4[23]~42_combout ),
	.datab(\cpu|rf|qa[23]~443_combout ),
	.datac(\cpu|rf|Equal0~1_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux8~1 .lut_mask = 16'h0CAA;
defparam \cpu|nextpc|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N26
cycloneii_lcell_comb \cpu|nextpc|Mux8~2 (
// Equation(s):
// \cpu|nextpc|Mux8~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux8~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux8~1_combout )))

	.dataa(\cpu|nextpc|Mux8~0_combout ),
	.datab(vcc),
	.datac(\cpu|nextpc|Mux8~1_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux8~2 .lut_mask = 16'h550F;
defparam \cpu|nextpc|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N27
cycloneii_lcell_ff \cpu|ip|q[23] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux8~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [23]));

// Location: LCCOMB_X70_Y22_N16
cycloneii_lcell_comb \cpu|pcplus4|p4[25]~46 (
// Equation(s):
// \cpu|pcplus4|p4[25]~46_combout  = (\cpu|ip|q [25] & ((\cpu|pcplus4|p4[24]~45 ) # (GND))) # (!\cpu|ip|q [25] & (!\cpu|pcplus4|p4[24]~45 ))
// \cpu|pcplus4|p4[25]~47  = CARRY((\cpu|ip|q [25]) # (!\cpu|pcplus4|p4[24]~45 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[24]~45 ),
	.combout(\cpu|pcplus4|p4[25]~46_combout ),
	.cout(\cpu|pcplus4|p4[25]~47 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[25]~46 .lut_mask = 16'hC3CF;
defparam \cpu|pcplus4|p4[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N14
cycloneii_lcell_comb \cpu|br_adr|p4[24]~44 (
// Equation(s):
// \cpu|br_adr|p4[24]~44_combout  = ((\cpu|pcplus4|p4[24]~44_combout  $ (\cpu|immediate[16]~0_combout  $ (!\cpu|br_adr|p4[23]~43 )))) # (GND)
// \cpu|br_adr|p4[24]~45  = CARRY((\cpu|pcplus4|p4[24]~44_combout  & ((\cpu|immediate[16]~0_combout ) # (!\cpu|br_adr|p4[23]~43 ))) # (!\cpu|pcplus4|p4[24]~44_combout  & (\cpu|immediate[16]~0_combout  & !\cpu|br_adr|p4[23]~43 )))

	.dataa(\cpu|pcplus4|p4[24]~44_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[23]~43 ),
	.combout(\cpu|br_adr|p4[24]~44_combout ),
	.cout(\cpu|br_adr|p4[24]~45 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[24]~44 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N16
cycloneii_lcell_comb \cpu|br_adr|p4[25]~46 (
// Equation(s):
// \cpu|br_adr|p4[25]~46_combout  = (\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[25]~46_combout  & (\cpu|br_adr|p4[24]~45  & VCC)) # (!\cpu|pcplus4|p4[25]~46_combout  & (!\cpu|br_adr|p4[24]~45 )))) # (!\cpu|immediate[16]~0_combout  & 
// ((\cpu|pcplus4|p4[25]~46_combout  & (!\cpu|br_adr|p4[24]~45 )) # (!\cpu|pcplus4|p4[25]~46_combout  & ((\cpu|br_adr|p4[24]~45 ) # (GND)))))
// \cpu|br_adr|p4[25]~47  = CARRY((\cpu|immediate[16]~0_combout  & (!\cpu|pcplus4|p4[25]~46_combout  & !\cpu|br_adr|p4[24]~45 )) # (!\cpu|immediate[16]~0_combout  & ((!\cpu|br_adr|p4[24]~45 ) # (!\cpu|pcplus4|p4[25]~46_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[25]~46_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[24]~45 ),
	.combout(\cpu|br_adr|p4[25]~46_combout ),
	.cout(\cpu|br_adr|p4[25]~47 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[25]~46 .lut_mask = 16'h9617;
defparam \cpu|br_adr|p4[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N14
cycloneii_lcell_comb \cpu|nextpc|Mux6~0 (
// Equation(s):
// \cpu|nextpc|Mux6~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[25]~46_combout )))

	.dataa(vcc),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|br_adr|p4[25]~46_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux6~0 .lut_mask = 16'hF3C0;
defparam \cpu|nextpc|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N8
cycloneii_lcell_comb \cpu|nextpc|Mux6~1 (
// Equation(s):
// \cpu|nextpc|Mux6~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((!\cpu|rf|Equal0~1_combout  & \cpu|rf|qa[25]~483_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[25]~46_combout ))

	.dataa(\cpu|pcplus4|p4[25]~46_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|rf|Equal0~1_combout ),
	.datad(\cpu|rf|qa[25]~483_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux6~1 .lut_mask = 16'h2E22;
defparam \cpu|nextpc|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N18
cycloneii_lcell_comb \cpu|nextpc|Mux6~2 (
// Equation(s):
// \cpu|nextpc|Mux6~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux6~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux6~1_combout )))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux6~0_combout ),
	.datac(\cpu|nextpc|Mux6~1_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux6~2 .lut_mask = 16'h330F;
defparam \cpu|nextpc|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y22_N19
cycloneii_lcell_ff \cpu|ip|q[25] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux6~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [25]));

// Location: LCCOMB_X70_Y22_N18
cycloneii_lcell_comb \cpu|pcplus4|p4[26]~48 (
// Equation(s):
// \cpu|pcplus4|p4[26]~48_combout  = (\cpu|ip|q [26] & (!\cpu|pcplus4|p4[25]~47  & VCC)) # (!\cpu|ip|q [26] & (\cpu|pcplus4|p4[25]~47  $ (GND)))
// \cpu|pcplus4|p4[26]~49  = CARRY((!\cpu|ip|q [26] & !\cpu|pcplus4|p4[25]~47 ))

	.dataa(vcc),
	.datab(\cpu|ip|q [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[25]~47 ),
	.combout(\cpu|pcplus4|p4[26]~48_combout ),
	.cout(\cpu|pcplus4|p4[26]~49 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[26]~48 .lut_mask = 16'h3C03;
defparam \cpu|pcplus4|p4[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X68_Y22_N18
cycloneii_lcell_comb \cpu|br_adr|p4[26]~48 (
// Equation(s):
// \cpu|br_adr|p4[26]~48_combout  = ((\cpu|immediate[16]~0_combout  $ (\cpu|pcplus4|p4[26]~48_combout  $ (!\cpu|br_adr|p4[25]~47 )))) # (GND)
// \cpu|br_adr|p4[26]~49  = CARRY((\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[26]~48_combout ) # (!\cpu|br_adr|p4[25]~47 ))) # (!\cpu|immediate[16]~0_combout  & (\cpu|pcplus4|p4[26]~48_combout  & !\cpu|br_adr|p4[25]~47 )))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[26]~48_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[25]~47 ),
	.combout(\cpu|br_adr|p4[26]~48_combout ),
	.cout(\cpu|br_adr|p4[26]~49 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[26]~48 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N8
cycloneii_lcell_comb \cpu|nextpc|Mux5~0 (
// Equation(s):
// \cpu|nextpc|Mux5~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [24])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[26]~48_combout )))

	.dataa(vcc),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|br_adr|p4[26]~48_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux5~0 .lut_mask = 16'hF3C0;
defparam \cpu|nextpc|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N14
cycloneii_lcell_comb \cpu|nextpc|Mux5~1 (
// Equation(s):
// \cpu|nextpc|Mux5~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((!\cpu|rf|Equal0~1_combout  & \cpu|rf|qa[26]~503_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[26]~48_combout ))

	.dataa(\cpu|pcplus4|p4[26]~48_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|rf|qa[26]~503_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux5~1 .lut_mask = 16'h30AA;
defparam \cpu|nextpc|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N10
cycloneii_lcell_comb \cpu|nextpc|Mux5~2 (
// Equation(s):
// \cpu|nextpc|Mux5~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux5~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux5~1_combout )))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux5~0_combout ),
	.datac(\cpu|nextpc|Mux5~1_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux5~2 .lut_mask = 16'h330F;
defparam \cpu|nextpc|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N11
cycloneii_lcell_ff \cpu|ip|q[26] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux5~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [26]));

// Location: LCCOMB_X70_Y22_N26
cycloneii_lcell_comb \cpu|pcplus4|p4[30]~56 (
// Equation(s):
// \cpu|pcplus4|p4[30]~56_combout  = (\cpu|ip|q [30] & (!\cpu|pcplus4|p4[29]~55  & VCC)) # (!\cpu|ip|q [30] & (\cpu|pcplus4|p4[29]~55  $ (GND)))
// \cpu|pcplus4|p4[30]~57  = CARRY((!\cpu|ip|q [30] & !\cpu|pcplus4|p4[29]~55 ))

	.dataa(\cpu|ip|q [30]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[29]~55 ),
	.combout(\cpu|pcplus4|p4[30]~56_combout ),
	.cout(\cpu|pcplus4|p4[30]~57 ));
// synopsys translate_off
defparam \cpu|pcplus4|p4[30]~56 .lut_mask = 16'h5A05;
defparam \cpu|pcplus4|p4[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N0
cycloneii_lcell_comb \cpu|al_unit|Add0~162 (
// Equation(s):
// \cpu|al_unit|Add0~162_combout  = (\cpu|cu|aluc[2]~5_combout  & (\cpu|cu|aluc[0]~3_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|alu_a|y[4]~8_combout )))

	.dataa(\cpu|cu|aluc[2]~5_combout ),
	.datab(\cpu|cu|aluc[0]~3_combout ),
	.datac(\cpu|cu|aluc[2]~8_combout ),
	.datad(\cpu|alu_a|y[4]~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~162 .lut_mask = 16'h8000;
defparam \cpu|al_unit|Add0~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N6
cycloneii_lcell_comb \cpu|al_unit|Add0~143 (
// Equation(s):
// \cpu|al_unit|Add0~143_combout  = (!\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|Add0~142_combout ) # ((\cpu|al_unit|ShiftLeft0~81_combout  & \cpu|al_unit|Add0~162_combout ))))

	.dataa(\cpu|al_unit|Add0~142_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~81_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|Add0~162_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~143 .lut_mask = 16'h0E0A;
defparam \cpu|al_unit|Add0~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N2
cycloneii_lcell_comb \cpu|alu_b|y[30]~57 (
// Equation(s):
// \cpu|alu_b|y[30]~57_combout  = (\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & (((\cpu|rf|qb[30]~427_combout  & !\cpu|rf|Equal1~1_combout ))))

	.dataa(\cpu|cu|aluimm~5_combout ),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(\cpu|rf|qb[30]~427_combout ),
	.datad(\cpu|rf|Equal1~1_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[30]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[30]~57 .lut_mask = 16'h88D8;
defparam \cpu|alu_b|y[30]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneii_lcell_comb \cpu|al_unit|Add0~134 (
// Equation(s):
// \cpu|al_unit|Add0~134_combout  = (\cpu|cu|aluc[2]~9_combout  & (\cpu|alu_b|y[30]~57_combout  & (\cpu|rf|qa[30]~283_combout  & \cpu|alu_a|y[0]~0_combout ))) # (!\cpu|cu|aluc[2]~9_combout  & ((\cpu|alu_b|y[30]~57_combout ) # ((\cpu|rf|qa[30]~283_combout  & 
// \cpu|alu_a|y[0]~0_combout ))))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(\cpu|alu_b|y[30]~57_combout ),
	.datac(\cpu|rf|qa[30]~283_combout ),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~134 .lut_mask = 16'hD444;
defparam \cpu|al_unit|Add0~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y22_N2
cycloneii_lcell_comb \cpu|al_unit|Add0~176 (
// Equation(s):
// \cpu|al_unit|Add0~176_combout  = \cpu|alu_b|y[29]~56_combout  $ (((\cpu|cu|aluc[0]~3_combout  & (\cpu|cu|aluc[2]~8_combout  & \cpu|cu|aluc[2]~5_combout ))))

	.dataa(\cpu|alu_b|y[29]~56_combout ),
	.datab(\cpu|cu|aluc[0]~3_combout ),
	.datac(\cpu|cu|aluc[2]~8_combout ),
	.datad(\cpu|cu|aluc[2]~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~176 .lut_mask = 16'h6AAA;
defparam \cpu|al_unit|Add0~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N8
cycloneii_lcell_comb \cpu|al_unit|Add0~175 (
// Equation(s):
// \cpu|al_unit|Add0~175_combout  = \cpu|alu_b|y[28]~55_combout  $ (((\cpu|cu|aluc[0]~3_combout  & (\cpu|cu|aluc[2]~5_combout  & \cpu|cu|aluc[2]~8_combout ))))

	.dataa(\cpu|cu|aluc[0]~3_combout ),
	.datab(\cpu|cu|aluc[2]~5_combout ),
	.datac(\cpu|alu_b|y[28]~55_combout ),
	.datad(\cpu|cu|aluc[2]~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~175_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~175 .lut_mask = 16'h78F0;
defparam \cpu|al_unit|Add0~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N14
cycloneii_lcell_comb \cpu|al_unit|Add0~135 (
// Equation(s):
// \cpu|al_unit|Add0~135_combout  = (\cpu|al_unit|Add0~177_combout  & ((\cpu|alu_a|y[30]~33_combout  & (!\cpu|al_unit|Add0~132 )) # (!\cpu|alu_a|y[30]~33_combout  & ((\cpu|al_unit|Add0~132 ) # (GND))))) # (!\cpu|al_unit|Add0~177_combout  & 
// ((\cpu|alu_a|y[30]~33_combout  & (\cpu|al_unit|Add0~132  & VCC)) # (!\cpu|alu_a|y[30]~33_combout  & (!\cpu|al_unit|Add0~132 ))))
// \cpu|al_unit|Add0~136  = CARRY((\cpu|al_unit|Add0~177_combout  & ((!\cpu|al_unit|Add0~132 ) # (!\cpu|alu_a|y[30]~33_combout ))) # (!\cpu|al_unit|Add0~177_combout  & (!\cpu|alu_a|y[30]~33_combout  & !\cpu|al_unit|Add0~132 )))

	.dataa(\cpu|al_unit|Add0~177_combout ),
	.datab(\cpu|alu_a|y[30]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~132 ),
	.combout(\cpu|al_unit|Add0~135_combout ),
	.cout(\cpu|al_unit|Add0~136 ));
// synopsys translate_off
defparam \cpu|al_unit|Add0~135 .lut_mask = 16'h692B;
defparam \cpu|al_unit|Add0~135 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N6
cycloneii_lcell_comb \cpu|al_unit|Mux1~0 (
// Equation(s):
// \cpu|al_unit|Mux1~0_combout  = (\cpu|cu|aluc[0]~11_combout  & ((\cpu|al_unit|Add0~134_combout ) # ((\cpu|cu|aluc[1]~2_combout )))) # (!\cpu|cu|aluc[0]~11_combout  & (((\cpu|al_unit|Add0~135_combout  & !\cpu|cu|aluc[1]~2_combout ))))

	.dataa(\cpu|cu|aluc[0]~11_combout ),
	.datab(\cpu|al_unit|Add0~134_combout ),
	.datac(\cpu|al_unit|Add0~135_combout ),
	.datad(\cpu|cu|aluc[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~0 .lut_mask = 16'hAAD8;
defparam \cpu|al_unit|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N28
cycloneii_lcell_comb \cpu|al_unit|Mux1~1 (
// Equation(s):
// \cpu|al_unit|Mux1~1_combout  = (\cpu|cu|aluc[1]~2_combout  & ((\cpu|al_unit|Mux1~0_combout  & ((\cpu|al_unit|Add0~143_combout ))) # (!\cpu|al_unit|Mux1~0_combout  & (\cpu|al_unit|Add0~133_combout )))) # (!\cpu|cu|aluc[1]~2_combout  & 
// (((\cpu|al_unit|Mux1~0_combout ))))

	.dataa(\cpu|al_unit|Add0~133_combout ),
	.datab(\cpu|cu|aluc[1]~2_combout ),
	.datac(\cpu|al_unit|Add0~143_combout ),
	.datad(\cpu|al_unit|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~1 .lut_mask = 16'hF388;
defparam \cpu|al_unit|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N2
cycloneii_lcell_comb \cpu|al_unit|Mux1~3 (
// Equation(s):
// \cpu|al_unit|Mux1~3_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|Mux1~2_combout ) # ((\cpu|al_unit|ShiftRight0~16_combout )))) # (!\cpu|cu|aluc[3]~4_combout  & (((\cpu|al_unit|Mux1~1_combout ))))

	.dataa(\cpu|al_unit|Mux1~2_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|cu|aluc[3]~4_combout ),
	.datad(\cpu|al_unit|Mux1~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux1~3 .lut_mask = 16'hEFE0;
defparam \cpu|al_unit|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N8
cycloneii_lcell_comb \cpu|link|y[30]~32 (
// Equation(s):
// \cpu|link|y[30]~32_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[30]~56_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux1~3_combout )))) # (!\cpu|cu|jal~0_combout  & (((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux1~3_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|pcplus4|p4[30]~56_combout ),
	.datac(\cpu|link|y[5]~70_combout ),
	.datad(\cpu|al_unit|Mux1~3_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[30]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[30]~32 .lut_mask = 16'hF888;
defparam \cpu|link|y[30]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[30]));
// synopsys translate_off
defparam \in_port1[30]~I .input_async_reset = "none";
defparam \in_port1[30]~I .input_power_up = "low";
defparam \in_port1[30]~I .input_register_mode = "none";
defparam \in_port1[30]~I .input_sync_reset = "none";
defparam \in_port1[30]~I .oe_async_reset = "none";
defparam \in_port1[30]~I .oe_power_up = "low";
defparam \in_port1[30]~I .oe_register_mode = "none";
defparam \in_port1[30]~I .oe_sync_reset = "none";
defparam \in_port1[30]~I .operation_mode = "input";
defparam \in_port1[30]~I .output_async_reset = "none";
defparam \in_port1[30]~I .output_power_up = "low";
defparam \in_port1[30]~I .output_register_mode = "none";
defparam \in_port1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X60_Y24_N9
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[30] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [30]));

// Location: LCCOMB_X60_Y24_N8
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector1~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector1~0_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg1 [30] & !\cpu|al_unit|Mux28~8_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [30]),
	.datad(\cpu|al_unit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector1~0 .lut_mask = 16'h0080;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[30]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [30]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[30]));
// synopsys translate_off
defparam \in_port0[30]~I .input_async_reset = "none";
defparam \in_port0[30]~I .input_power_up = "low";
defparam \in_port0[30]~I .input_register_mode = "none";
defparam \in_port0[30]~I .input_sync_reset = "none";
defparam \in_port0[30]~I .oe_async_reset = "none";
defparam \in_port0[30]~I .oe_power_up = "low";
defparam \in_port0[30]~I .oe_register_mode = "none";
defparam \in_port0[30]~I .oe_sync_reset = "none";
defparam \in_port0[30]~I .operation_mode = "input";
defparam \in_port0[30]~I .output_async_reset = "none";
defparam \in_port0[30]~I .output_power_up = "low";
defparam \in_port0[30]~I .output_register_mode = "none";
defparam \in_port0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y31_N5
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[30] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [30]));

// Location: LCCOMB_X69_Y31_N4
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector1~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector1~1_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg0 [30] & !\cpu|al_unit|Mux29~22_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [30]),
	.datad(\cpu|al_unit|Mux29~22_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector1~1 .lut_mask = 16'h0020;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N26
cycloneii_lcell_comb \dmem|io_data_mux|y[30]~30 (
// Equation(s):
// \dmem|io_data_mux|y[30]~30_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector1~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector1~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [30]))

	.dataa(\dmem|dram|altsyncram_component|auto_generated|q_a [30]),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector1~0_combout ),
	.datac(\cpu|al_unit|Mux24~7_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector1~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[30]~30 .lut_mask = 16'hFACA;
defparam \dmem|io_data_mux|y[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N16
cycloneii_lcell_comb \cpu|link|y[30]~33 (
// Equation(s):
// \cpu|link|y[30]~33_combout  = (\cpu|link|y[30]~32_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[30]~30_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\cpu|link|y[30]~32_combout ),
	.datad(\dmem|io_data_mux|y[30]~30_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[30]~33 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneii_lcell_comb \cpu|rf|register[11][30]~feeder (
// Equation(s):
// \cpu|rf|register[11][30]~feeder_combout  = \cpu|link|y[30]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[30]~33_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[11][30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[11][30]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[11][30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y33_N9
cycloneii_lcell_ff \cpu|rf|register[11][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[11][30]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][30]~regout ));

// Location: LCFF_X65_Y33_N1
cycloneii_lcell_ff \cpu|rf|register[8][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][30]~regout ));

// Location: LCCOMB_X62_Y26_N10
cycloneii_lcell_comb \cpu|rf|qa[30]~264 (
// Equation(s):
// \cpu|rf|qa[30]~264_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][30]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[8][30]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[10][30]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[8][30]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~264_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~264 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[30]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N8
cycloneii_lcell_comb \cpu|rf|qa[30]~265 (
// Equation(s):
// \cpu|rf|qa[30]~265_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[30]~264_combout  & ((\cpu|rf|register[11][30]~regout ))) # (!\cpu|rf|qa[30]~264_combout  & (\cpu|rf|register[9][30]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[30]~264_combout ))))

	.dataa(\cpu|rf|register[9][30]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[11][30]~regout ),
	.datad(\cpu|rf|qa[30]~264_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~265_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~265 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[30]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N4
cycloneii_lcell_comb \cpu|rf|qa[30]~276 (
// Equation(s):
// \cpu|rf|qa[30]~276_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][30]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[4][30]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[4][30]~regout ),
	.datac(\cpu|rf|register[5][30]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~276_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~276 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[30]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneii_lcell_comb \cpu|rf|qa[30]~277 (
// Equation(s):
// \cpu|rf|qa[30]~277_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[30]~276_combout  & ((\cpu|rf|register[7][30]~regout ))) # (!\cpu|rf|qa[30]~276_combout  & (\cpu|rf|register[6][30]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[30]~276_combout ))))

	.dataa(\cpu|rf|register[6][30]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[7][30]~regout ),
	.datad(\cpu|rf|qa[30]~276_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~277_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~277 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[30]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y34_N29
cycloneii_lcell_ff \cpu|rf|register[2][30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[30]~33_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][30]~regout ));

// Location: LCCOMB_X61_Y34_N28
cycloneii_lcell_comb \cpu|rf|qa[30]~278 (
// Equation(s):
// \cpu|rf|qa[30]~278_combout  = (\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[4]~14_combout )))) # (!\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|register[2][30]~regout ))) # (!\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[1][30]~regout 
// ))))

	.dataa(\cpu|rf|register[1][30]~regout ),
	.datab(\cpu|rf|register[2][30]~regout ),
	.datac(\cpu|rf|qa[4]~17_combout ),
	.datad(\cpu|rf|qa[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~278_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~278 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[30]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneii_lcell_comb \cpu|rf|qa[30]~279 (
// Equation(s):
// \cpu|rf|qa[30]~279_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[30]~278_combout  & (\cpu|rf|register[3][30]~regout )) # (!\cpu|rf|qa[30]~278_combout  & ((\cpu|rf|qa[30]~277_combout ))))) # (!\cpu|rf|qa[4]~17_combout  & 
// (((\cpu|rf|qa[30]~278_combout ))))

	.dataa(\cpu|rf|qa[4]~17_combout ),
	.datab(\cpu|rf|register[3][30]~regout ),
	.datac(\cpu|rf|qa[30]~277_combout ),
	.datad(\cpu|rf|qa[30]~278_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~279_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~279 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[30]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y31_N22
cycloneii_lcell_comb \cpu|rf|qa[30]~280 (
// Equation(s):
// \cpu|rf|qa[30]~280_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[30]~275_combout ) # ((\cpu|rf|qa[4]~13_combout )))) # (!\cpu|rf|qa[4]~10_combout  & (((!\cpu|rf|qa[4]~13_combout  & \cpu|rf|qa[30]~279_combout ))))

	.dataa(\cpu|rf|qa[30]~275_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[4]~13_combout ),
	.datad(\cpu|rf|qa[30]~279_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~280_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~280 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qa[30]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N14
cycloneii_lcell_comb \cpu|rf|qa[30]~283 (
// Equation(s):
// \cpu|rf|qa[30]~283_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[30]~280_combout  & (\cpu|rf|qa[30]~282_combout )) # (!\cpu|rf|qa[30]~280_combout  & ((\cpu|rf|qa[30]~265_combout ))))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[30]~280_combout 
// ))))

	.dataa(\cpu|rf|qa[30]~282_combout ),
	.datab(\cpu|rf|qa[4]~13_combout ),
	.datac(\cpu|rf|qa[30]~265_combout ),
	.datad(\cpu|rf|qa[30]~280_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[30]~283_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[30]~283 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[30]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N16
cycloneii_lcell_comb \cpu|alu_a|y[30]~33 (
// Equation(s):
// \cpu|alu_a|y[30]~33_combout  = (\cpu|rf|qa[30]~283_combout  & \cpu|alu_a|y[0]~0_combout )

	.dataa(vcc),
	.datab(\cpu|rf|qa[30]~283_combout ),
	.datac(vcc),
	.datad(\cpu|alu_a|y[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[30]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[30]~33 .lut_mask = 16'hCC00;
defparam \cpu|alu_a|y[30]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y23_N16
cycloneii_lcell_comb \cpu|al_unit|Add0~145 (
// Equation(s):
// \cpu|al_unit|Add0~145_combout  = \cpu|alu_a|y[31]~34_combout  $ (\cpu|al_unit|Add0~179_combout  $ (\cpu|al_unit|Add0~136 ))

	.dataa(\cpu|alu_a|y[31]~34_combout ),
	.datab(\cpu|al_unit|Add0~179_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|al_unit|Add0~136 ),
	.combout(\cpu|al_unit|Add0~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~145 .lut_mask = 16'h9696;
defparam \cpu|al_unit|Add0~145 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N14
cycloneii_lcell_comb \cpu|al_unit|Mux0~0 (
// Equation(s):
// \cpu|al_unit|Mux0~0_combout  = (\cpu|cu|aluc[1]~2_combout  & (\cpu|cu|aluc[0]~11_combout )) # (!\cpu|cu|aluc[1]~2_combout  & ((\cpu|cu|aluc[0]~11_combout  & (\cpu|al_unit|Add0~178_combout )) # (!\cpu|cu|aluc[0]~11_combout  & 
// ((\cpu|al_unit|Add0~145_combout )))))

	.dataa(\cpu|cu|aluc[1]~2_combout ),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|al_unit|Add0~178_combout ),
	.datad(\cpu|al_unit|Add0~145_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux0~0 .lut_mask = 16'hD9C8;
defparam \cpu|al_unit|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~43 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~43_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftLeft0~25_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftLeft0~28_combout ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~28_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~25_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~43 .lut_mask = 16'hA820;
defparam \cpu|al_unit|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N28
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~84 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~84_combout  = (\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~65_combout )) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~83_combout )))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~65_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~83_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~84 .lut_mask = 16'hD8D8;
defparam \cpu|al_unit|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y23_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~85 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~85_combout  = (\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftLeft0~46_combout ) # ((\cpu|al_unit|ShiftLeft0~43_combout )))) # (!\cpu|alu_a|y[3]~9_combout  & (((\cpu|al_unit|ShiftLeft0~84_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~46_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~43_combout ),
	.datac(\cpu|alu_a|y[3]~9_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~84_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~85 .lut_mask = 16'hEFE0;
defparam \cpu|al_unit|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y30_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~113 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~113_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftLeft0~97_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftLeft0~98_combout ))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~98_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~113 .lut_mask = 16'hC840;
defparam \cpu|al_unit|ShiftLeft0~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N14
cycloneii_lcell_comb \cpu|al_unit|Add0~120 (
// Equation(s):
// \cpu|al_unit|Add0~120_combout  = (\cpu|al_unit|ShiftLeft0~113_combout ) # ((!\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftLeft0~115_combout ))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~113_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftLeft0~115_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~120 .lut_mask = 16'hDDCC;
defparam \cpu|al_unit|Add0~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y29_N24
cycloneii_lcell_comb \cpu|al_unit|Add0~150 (
// Equation(s):
// \cpu|al_unit|Add0~150_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|Add0~120_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|Add0~149_combout ))))

	.dataa(\cpu|al_unit|Add0~149_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|Add0~120_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~150 .lut_mask = 16'hE200;
defparam \cpu|al_unit|Add0~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N12
cycloneii_lcell_comb \cpu|al_unit|Add0~151 (
// Equation(s):
// \cpu|al_unit|Add0~151_combout  = (\cpu|cu|aluc[2]~9_combout  & (((\cpu|al_unit|ShiftRight0~16_combout ) # (\cpu|al_unit|Add0~150_combout )))) # (!\cpu|cu|aluc[2]~9_combout  & (\cpu|al_unit|Add0~94_combout ))

	.dataa(\cpu|al_unit|Add0~94_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|Add0~150_combout ),
	.datad(\cpu|cu|aluc[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~151 .lut_mask = 16'hFCAA;
defparam \cpu|al_unit|Add0~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N28
cycloneii_lcell_comb \cpu|al_unit|Add0~152 (
// Equation(s):
// \cpu|al_unit|Add0~152_combout  = (\cpu|alu_a|y[4]~8_combout  & (\cpu|al_unit|ShiftLeft0~85_combout  & (\cpu|cu|aluc[2]~9_combout ))) # (!\cpu|alu_a|y[4]~8_combout  & (((\cpu|al_unit|Add0~151_combout ))))

	.dataa(\cpu|alu_a|y[4]~8_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~85_combout ),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|al_unit|Add0~151_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~152 .lut_mask = 16'hD580;
defparam \cpu|al_unit|Add0~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N18
cycloneii_lcell_comb \cpu|al_unit|Add0~153 (
// Equation(s):
// \cpu|al_unit|Add0~153_combout  = (!\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|Add0~152_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|Add0~152_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~153 .lut_mask = 16'h0F00;
defparam \cpu|al_unit|Add0~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N12
cycloneii_lcell_comb \cpu|al_unit|Mux0~1 (
// Equation(s):
// \cpu|al_unit|Mux0~1_combout  = (\cpu|cu|aluc[1]~2_combout  & ((\cpu|al_unit|Mux0~0_combout  & ((\cpu|al_unit|Add0~153_combout ))) # (!\cpu|al_unit|Mux0~0_combout  & (\cpu|al_unit|Add0~144_combout )))) # (!\cpu|cu|aluc[1]~2_combout  & 
// (((\cpu|al_unit|Mux0~0_combout ))))

	.dataa(\cpu|cu|aluc[1]~2_combout ),
	.datab(\cpu|al_unit|Add0~144_combout ),
	.datac(\cpu|al_unit|Mux0~0_combout ),
	.datad(\cpu|al_unit|Add0~153_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux0~1 .lut_mask = 16'hF858;
defparam \cpu|al_unit|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N10
cycloneii_lcell_comb \cpu|al_unit|Mux0~2 (
// Equation(s):
// \cpu|al_unit|Mux0~2_combout  = (\cpu|cu|aluc[3]~4_combout  & (\cpu|alu_b|y[31]~44_combout )) # (!\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|Mux0~1_combout )))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|alu_b|y[31]~44_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|Mux0~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux0~2 .lut_mask = 16'hDD88;
defparam \cpu|al_unit|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y24_N20
cycloneii_lcell_comb \cpu|link|y[31]~34 (
// Equation(s):
// \cpu|link|y[31]~34_combout  = (\cpu|pcplus4|p4[31]~58_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux0~2_combout )))) # (!\cpu|pcplus4|p4[31]~58_combout  & (\cpu|link|y[5]~70_combout  & ((\cpu|al_unit|Mux0~2_combout 
// ))))

	.dataa(\cpu|pcplus4|p4[31]~58_combout ),
	.datab(\cpu|link|y[5]~70_combout ),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|al_unit|Mux0~2_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[31]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[31]~34 .lut_mask = 16'hECA0;
defparam \cpu|link|y[31]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[31]));
// synopsys translate_off
defparam \in_port0[31]~I .input_async_reset = "none";
defparam \in_port0[31]~I .input_power_up = "low";
defparam \in_port0[31]~I .input_register_mode = "none";
defparam \in_port0[31]~I .input_sync_reset = "none";
defparam \in_port0[31]~I .oe_async_reset = "none";
defparam \in_port0[31]~I .oe_power_up = "low";
defparam \in_port0[31]~I .oe_register_mode = "none";
defparam \in_port0[31]~I .oe_sync_reset = "none";
defparam \in_port0[31]~I .operation_mode = "input";
defparam \in_port0[31]~I .output_async_reset = "none";
defparam \in_port0[31]~I .output_power_up = "low";
defparam \in_port0[31]~I .output_register_mode = "none";
defparam \in_port0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y31_N1
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[31] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [31]));

// Location: LCCOMB_X69_Y31_N0
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector0~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector0~1_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg0 [31] & !\cpu|al_unit|Mux29~22_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [31]),
	.datad(\cpu|al_unit|Mux29~22_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector0~1 .lut_mask = 16'h0020;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[31]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [31]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[31]));
// synopsys translate_off
defparam \in_port1[31]~I .input_async_reset = "none";
defparam \in_port1[31]~I .input_power_up = "low";
defparam \in_port1[31]~I .input_register_mode = "none";
defparam \in_port1[31]~I .input_sync_reset = "none";
defparam \in_port1[31]~I .oe_async_reset = "none";
defparam \in_port1[31]~I .oe_power_up = "low";
defparam \in_port1[31]~I .oe_register_mode = "none";
defparam \in_port1[31]~I .oe_sync_reset = "none";
defparam \in_port1[31]~I .operation_mode = "input";
defparam \in_port1[31]~I .output_async_reset = "none";
defparam \in_port1[31]~I .output_power_up = "low";
defparam \in_port1[31]~I .output_register_mode = "none";
defparam \in_port1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y31_N3
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[31] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [31]));

// Location: LCCOMB_X69_Y31_N2
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector0~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector0~0_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [31] & \cpu|al_unit|Mux29~22_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [31]),
	.datad(\cpu|al_unit|Mux29~22_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector0~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N10
cycloneii_lcell_comb \dmem|io_data_mux|y[31]~31 (
// Equation(s):
// \dmem|io_data_mux|y[31]~31_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector0~1_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector0~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector0~1_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [31]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector0~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[31]~31 .lut_mask = 16'hFAD8;
defparam \dmem|io_data_mux|y[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N16
cycloneii_lcell_comb \cpu|link|y[31]~35 (
// Equation(s):
// \cpu|link|y[31]~35_combout  = (\cpu|link|y[31]~34_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[31]~31_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\cpu|link|y[31]~34_combout ),
	.datad(\dmem|io_data_mux|y[31]~31_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[31]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[31]~35 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[31]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y32_N15
cycloneii_lcell_ff \cpu|rf|register[10][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][31]~regout ));

// Location: LCCOMB_X63_Y32_N0
cycloneii_lcell_comb \cpu|rf|qb[31]~64 (
// Equation(s):
// \cpu|rf|qb[31]~64_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[9][31]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[8][31]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[8][31]~regout ),
	.datab(\cpu|rf|register[9][31]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~64 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qb[31]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y32_N14
cycloneii_lcell_comb \cpu|rf|qb[31]~65 (
// Equation(s):
// \cpu|rf|qb[31]~65_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[31]~64_combout  & (\cpu|rf|register[11][31]~regout )) # (!\cpu|rf|qb[31]~64_combout  & ((\cpu|rf|register[10][31]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[31]~64_combout ))))

	.dataa(\cpu|rf|register[11][31]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[10][31]~regout ),
	.datad(\cpu|rf|qb[31]~64_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~65 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N14
cycloneii_lcell_comb \cpu|rf|qb[31]~74 (
// Equation(s):
// \cpu|rf|qb[31]~74_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[23][31]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[19][31]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[23][31]~regout ),
	.datac(\cpu|rf|register[19][31]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~74 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qb[31]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N26
cycloneii_lcell_comb \cpu|rf|qb[31]~75 (
// Equation(s):
// \cpu|rf|qb[31]~75_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[31]~74_combout  & ((\cpu|rf|register[31][31]~regout ))) # (!\cpu|rf|qb[31]~74_combout  & (\cpu|rf|register[27][31]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[31]~74_combout ))))

	.dataa(\cpu|rf|register[27][31]~regout ),
	.datab(\cpu|rf|register[31][31]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[31]~74_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~75 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qb[31]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N11
cycloneii_lcell_ff \cpu|rf|register[25][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][31]~regout ));

// Location: LCFF_X66_Y29_N29
cycloneii_lcell_ff \cpu|rf|register[17][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][31]~regout ));

// Location: LCFF_X65_Y29_N31
cycloneii_lcell_ff \cpu|rf|register[21][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][31]~regout ));

// Location: LCCOMB_X66_Y29_N28
cycloneii_lcell_comb \cpu|rf|qb[31]~67 (
// Equation(s):
// \cpu|rf|qb[31]~67_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\imem|irom|altsyncram_component|auto_generated|q_a [19]) # ((\cpu|rf|register[21][31]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[17][31]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[17][31]~regout ),
	.datad(\cpu|rf|register[21][31]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~67 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[31]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N10
cycloneii_lcell_comb \cpu|rf|qb[31]~68 (
// Equation(s):
// \cpu|rf|qb[31]~68_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[31]~67_combout  & (\cpu|rf|register[29][31]~regout )) # (!\cpu|rf|qb[31]~67_combout  & ((\cpu|rf|register[25][31]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[31]~67_combout ))))

	.dataa(\cpu|rf|register[29][31]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[25][31]~regout ),
	.datad(\cpu|rf|qb[31]~67_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~68 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[31]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y29_N14
cycloneii_lcell_comb \cpu|rf|qb[31]~71 (
// Equation(s):
// \cpu|rf|qb[31]~71_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][31]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [18])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & 
// (((\cpu|rf|register[16][31]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|rf|register[24][31]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[16][31]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~71 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qb[31]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N28
cycloneii_lcell_comb \cpu|rf|qb[31]~72 (
// Equation(s):
// \cpu|rf|qb[31]~72_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[31]~71_combout  & ((\cpu|rf|register[28][31]~regout ))) # (!\cpu|rf|qb[31]~71_combout  & (\cpu|rf|register[20][31]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[31]~71_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[20][31]~regout ),
	.datac(\cpu|rf|qb[31]~71_combout ),
	.datad(\cpu|rf|register[28][31]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~72 .lut_mask = 16'hF858;
defparam \cpu|rf|qb[31]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y28_N3
cycloneii_lcell_ff \cpu|rf|register[30][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[30][31]~regout ));

// Location: LCFF_X70_Y28_N29
cycloneii_lcell_ff \cpu|rf|register[26][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][31]~regout ));

// Location: LCCOMB_X70_Y28_N28
cycloneii_lcell_comb \cpu|rf|qb[31]~69 (
// Equation(s):
// \cpu|rf|qb[31]~69_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][31]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][31]~regout ))))

	.dataa(\cpu|rf|register[18][31]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[26][31]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~69 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[31]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y28_N2
cycloneii_lcell_comb \cpu|rf|qb[31]~70 (
// Equation(s):
// \cpu|rf|qb[31]~70_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[31]~69_combout  & ((\cpu|rf|register[30][31]~regout ))) # (!\cpu|rf|qb[31]~69_combout  & (\cpu|rf|register[22][31]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[31]~69_combout ))))

	.dataa(\cpu|rf|register[22][31]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[30][31]~regout ),
	.datad(\cpu|rf|qb[31]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~70 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[31]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N26
cycloneii_lcell_comb \cpu|rf|qb[31]~73 (
// Equation(s):
// \cpu|rf|qb[31]~73_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\imem|irom|altsyncram_component|auto_generated|q_a [17])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[31]~70_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[31]~72_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[31]~72_combout ),
	.datad(\cpu|rf|qb[31]~70_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~73 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[31]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N20
cycloneii_lcell_comb \cpu|rf|qb[31]~76 (
// Equation(s):
// \cpu|rf|qb[31]~76_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[31]~73_combout  & (\cpu|rf|qb[31]~75_combout )) # (!\cpu|rf|qb[31]~73_combout  & ((\cpu|rf|qb[31]~68_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[31]~73_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|rf|qb[31]~75_combout ),
	.datac(\cpu|rf|qb[31]~68_combout ),
	.datad(\cpu|rf|qb[31]~73_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~76 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qb[31]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N27
cycloneii_lcell_ff \cpu|rf|register[5][31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[31]~35_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][31]~regout ));

// Location: LCCOMB_X63_Y29_N14
cycloneii_lcell_comb \cpu|rf|qb[31]~79 (
// Equation(s):
// \cpu|rf|qb[31]~79_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|register[6][31]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[4][31]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[4][31]~regout ),
	.datad(\cpu|rf|register[6][31]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~79 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[31]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N22
cycloneii_lcell_comb \cpu|rf|qb[31]~80 (
// Equation(s):
// \cpu|rf|qb[31]~80_combout  = (\cpu|rf|qb[31]~79_combout  & ((\cpu|rf|register[7][31]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[31]~79_combout  & (((\cpu|rf|register[5][31]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|rf|register[7][31]~regout ),
	.datab(\cpu|rf|register[5][31]~regout ),
	.datac(\cpu|rf|qb[31]~79_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~80 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[31]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N12
cycloneii_lcell_comb \cpu|rf|qb[31]~82 (
// Equation(s):
// \cpu|rf|qb[31]~82_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[2]~78_combout ) # ((\cpu|rf|qb[31]~80_combout )))) # (!\cpu|rf|qb[2]~81_combout  & (!\cpu|rf|qb[2]~78_combout  & (\cpu|rf|register[1][31]~regout )))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|qb[2]~78_combout ),
	.datac(\cpu|rf|register[1][31]~regout ),
	.datad(\cpu|rf|qb[31]~80_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~82 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[31]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N22
cycloneii_lcell_comb \cpu|rf|qb[31]~83 (
// Equation(s):
// \cpu|rf|qb[31]~83_combout  = (\cpu|rf|qb[31]~82_combout  & ((\cpu|rf|register[3][31]~regout ) # ((!\cpu|rf|qb[2]~78_combout )))) # (!\cpu|rf|qb[31]~82_combout  & (((\cpu|rf|register[2][31]~regout  & \cpu|rf|qb[2]~78_combout ))))

	.dataa(\cpu|rf|register[3][31]~regout ),
	.datab(\cpu|rf|register[2][31]~regout ),
	.datac(\cpu|rf|qb[31]~82_combout ),
	.datad(\cpu|rf|qb[2]~78_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~83 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[31]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N0
cycloneii_lcell_comb \cpu|rf|qb[31]~84 (
// Equation(s):
// \cpu|rf|qb[31]~84_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout ) # ((\cpu|rf|qb[31]~76_combout )))) # (!\cpu|rf|qb[2]~77_combout  & (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[31]~83_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[31]~76_combout ),
	.datad(\cpu|rf|qb[31]~83_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~84 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[31]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y32_N6
cycloneii_lcell_comb \cpu|rf|qb[31]~87 (
// Equation(s):
// \cpu|rf|qb[31]~87_combout  = (\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[31]~84_combout  & (\cpu|rf|qb[31]~86_combout )) # (!\cpu|rf|qb[31]~84_combout  & ((\cpu|rf|qb[31]~65_combout ))))) # (!\cpu|rf|qb[2]~66_combout  & (((\cpu|rf|qb[31]~84_combout ))))

	.dataa(\cpu|rf|qb[31]~86_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[31]~65_combout ),
	.datad(\cpu|rf|qb[31]~84_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[31]~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[31]~87 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[31]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~80 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~80_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|al_unit|ShiftRight0~30_combout ))) # (!\cpu|al_unit|ShiftLeft0~24_combout  & (\cpu|rf|qb[31]~87_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|rf|qb[31]~87_combout ),
	.datad(\cpu|al_unit|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~80 .lut_mask = 16'hC840;
defparam \cpu|al_unit|ShiftRight1~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~91 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~91_combout  = (\cpu|al_unit|ShiftRight1~80_combout ) # ((\cpu|immediate[16]~0_combout  & \cpu|cu|aluimm~5_combout ))

	.dataa(vcc),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|al_unit|ShiftRight1~80_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~91 .lut_mask = 16'hFFC0;
defparam \cpu|al_unit|ShiftRight1~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y24_N28
cycloneii_lcell_comb \cpu|al_unit|Mux19~4 (
// Equation(s):
// \cpu|al_unit|Mux19~4_combout  = (\cpu|al_unit|Mux29~17_combout  & (((\cpu|al_unit|ShiftRight1~91_combout  & !\cpu|al_unit|Mux29~16_combout )))) # (!\cpu|al_unit|Mux29~17_combout  & ((\cpu|al_unit|Mux19~3_combout ) # ((\cpu|al_unit|Mux29~16_combout ))))

	.dataa(\cpu|al_unit|Mux19~3_combout ),
	.datab(\cpu|al_unit|ShiftRight1~91_combout ),
	.datac(\cpu|al_unit|Mux29~17_combout ),
	.datad(\cpu|al_unit|Mux29~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~4 .lut_mask = 16'h0FCA;
defparam \cpu|al_unit|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N0
cycloneii_lcell_comb \cpu|al_unit|Mux19~5 (
// Equation(s):
// \cpu|al_unit|Mux19~5_combout  = (\cpu|al_unit|Mux19~4_combout  & (((\cpu|alu_a|y[12]~5_combout  & \cpu|alu_b|y[12]~39_combout )) # (!\cpu|al_unit|Mux29~16_combout ))) # (!\cpu|al_unit|Mux19~4_combout  & (\cpu|al_unit|Mux29~16_combout  & 
// ((\cpu|alu_a|y[12]~5_combout ) # (\cpu|alu_b|y[12]~39_combout ))))

	.dataa(\cpu|alu_a|y[12]~5_combout ),
	.datab(\cpu|alu_b|y[12]~39_combout ),
	.datac(\cpu|al_unit|Mux19~4_combout ),
	.datad(\cpu|al_unit|Mux29~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~5 .lut_mask = 16'h8EF0;
defparam \cpu|al_unit|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~79 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~79_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & (\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftRight0~32_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~79 .lut_mask = 16'hEAAA;
defparam \cpu|al_unit|ShiftRight0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~111 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~111_combout  = (\cpu|al_unit|ShiftRight0~79_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & (!\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftRight0~35_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~79_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~111 .lut_mask = 16'hCECC;
defparam \cpu|al_unit|ShiftRight0~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N20
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~81 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~81_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftRight0~37_combout  & \cpu|al_unit|ShiftLeft0~23_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight0~37_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~81 .lut_mask = 16'hC888;
defparam \cpu|al_unit|ShiftRight0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~82 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~82_combout  = (\cpu|al_unit|ShiftRight0~81_combout ) # ((!\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftRight0~24_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight0~81_combout ),
	.datad(\cpu|al_unit|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~82 .lut_mask = 16'hF3F0;
defparam \cpu|al_unit|ShiftRight0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y28_N10
cycloneii_lcell_comb \cpu|al_unit|Mux19~0 (
// Equation(s):
// \cpu|al_unit|Mux19~0_combout  = (\cpu|al_unit|Mux29~21_combout  & ((\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~111_combout )) # (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~82_combout )))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftRight0~111_combout ),
	.datac(\cpu|al_unit|Mux29~21_combout ),
	.datad(\cpu|al_unit|ShiftRight0~82_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~0 .lut_mask = 16'hD080;
defparam \cpu|al_unit|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y24_N10
cycloneii_lcell_comb \cpu|al_unit|Mux19~6 (
// Equation(s):
// \cpu|al_unit|Mux19~6_combout  = (\cpu|al_unit|Mux19~0_combout ) # ((!\cpu|al_unit|Mux29~21_combout  & \cpu|al_unit|Mux19~5_combout ))

	.dataa(\cpu|al_unit|Mux29~21_combout ),
	.datab(\cpu|al_unit|Mux19~5_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|Mux19~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux19~6 .lut_mask = 16'hFF44;
defparam \cpu|al_unit|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N8
cycloneii_lcell_comb \cpu|link|y[12]~19 (
// Equation(s):
// \cpu|link|y[12]~19_combout  = (\cpu|link|y[5]~70_combout  & ((\cpu|al_unit|Mux19~6_combout ) # ((\cpu|pcplus4|p4[12]~20_combout  & \cpu|cu|jal~0_combout )))) # (!\cpu|link|y[5]~70_combout  & (\cpu|pcplus4|p4[12]~20_combout  & ((\cpu|cu|jal~0_combout ))))

	.dataa(\cpu|link|y[5]~70_combout ),
	.datab(\cpu|pcplus4|p4[12]~20_combout ),
	.datac(\cpu|al_unit|Mux19~6_combout ),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[12]~19 .lut_mask = 16'hECA0;
defparam \cpu|link|y[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[12]));
// synopsys translate_off
defparam \in_port1[12]~I .input_async_reset = "none";
defparam \in_port1[12]~I .input_power_up = "low";
defparam \in_port1[12]~I .input_register_mode = "none";
defparam \in_port1[12]~I .input_sync_reset = "none";
defparam \in_port1[12]~I .oe_async_reset = "none";
defparam \in_port1[12]~I .oe_power_up = "low";
defparam \in_port1[12]~I .oe_register_mode = "none";
defparam \in_port1[12]~I .oe_sync_reset = "none";
defparam \in_port1[12]~I .operation_mode = "input";
defparam \in_port1[12]~I .output_async_reset = "none";
defparam \in_port1[12]~I .output_power_up = "low";
defparam \in_port1[12]~I .output_register_mode = "none";
defparam \in_port1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y31_N17
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[12] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [12]));

// Location: LCCOMB_X69_Y31_N16
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector19~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector19~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [12] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [12]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector19~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector19~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N8
cycloneii_lcell_comb \dmem|io_data_mux|y[12]~12 (
// Equation(s):
// \dmem|io_data_mux|y[12]~12_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector19~1_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector19~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector19~1_combout ),
	.datab(\cpu|al_unit|Mux24~7_combout ),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector19~0_combout ),
	.datad(\dmem|dram|altsyncram_component|auto_generated|q_a [12]),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[12]~12 .lut_mask = 16'hFBC8;
defparam \dmem|io_data_mux|y[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N12
cycloneii_lcell_comb \cpu|link|y[12]~20 (
// Equation(s):
// \cpu|link|y[12]~20_combout  = (\cpu|link|y[12]~19_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[12]~12_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\cpu|link|y[12]~19_combout ),
	.datad(\dmem|io_data_mux|y[12]~12_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[12]~20 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneii_lcell_comb \cpu|rf|register[15][12]~feeder (
// Equation(s):
// \cpu|rf|register[15][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[15][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[15][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[15][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y35_N19
cycloneii_lcell_ff \cpu|rf|register[15][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[15][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][12]~regout ));

// Location: LCCOMB_X62_Y35_N26
cycloneii_lcell_comb \cpu|rf|qb[12]~325 (
// Equation(s):
// \cpu|rf|qb[12]~325_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[13][12]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|rf|register[12][12]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[13][12]~regout ),
	.datab(\cpu|rf|register[12][12]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~325_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~325 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[12]~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneii_lcell_comb \cpu|rf|qb[12]~326 (
// Equation(s):
// \cpu|rf|qb[12]~326_combout  = (\cpu|rf|qb[12]~325_combout  & (((\cpu|rf|register[15][12]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[12]~325_combout  & (\cpu|rf|register[14][12]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[14][12]~regout ),
	.datab(\cpu|rf|register[15][12]~regout ),
	.datac(\cpu|rf|qb[12]~325_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~326_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~326 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qb[12]~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N20
cycloneii_lcell_comb \cpu|rf|qb[12]~318 (
// Equation(s):
// \cpu|rf|qb[12]~318_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|register[10][12]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[8][12]~regout )))))

	.dataa(\cpu|rf|register[10][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|register[8][12]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~318_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~318 .lut_mask = 16'hE3E0;
defparam \cpu|rf|qb[12]~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N14
cycloneii_lcell_comb \cpu|rf|qb[12]~319 (
// Equation(s):
// \cpu|rf|qb[12]~319_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|qb[12]~318_combout  & ((\cpu|rf|register[11][12]~regout ))) # (!\cpu|rf|qb[12]~318_combout  & (\cpu|rf|register[9][12]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|qb[12]~318_combout ))))

	.dataa(\cpu|rf|register[9][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|qb[12]~318_combout ),
	.datad(\cpu|rf|register[11][12]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~319_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~319 .lut_mask = 16'hF838;
defparam \cpu|rf|qb[12]~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N22
cycloneii_lcell_comb \cpu|rf|register[6][12]~feeder (
// Equation(s):
// \cpu|rf|register[6][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y32_N23
cycloneii_lcell_ff \cpu|rf|register[6][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[6][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][12]~regout ));

// Location: LCFF_X63_Y31_N25
cycloneii_lcell_ff \cpu|rf|register[5][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[12]~20_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[5][12]~regout ));

// Location: LCCOMB_X57_Y32_N14
cycloneii_lcell_comb \cpu|rf|qb[12]~320 (
// Equation(s):
// \cpu|rf|qb[12]~320_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|register[5][12]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|register[4][12]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[5][12]~regout ),
	.datad(\cpu|rf|register[4][12]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~320_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~320 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[12]~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneii_lcell_comb \cpu|rf|qb[12]~321 (
// Equation(s):
// \cpu|rf|qb[12]~321_combout  = (\cpu|rf|qb[12]~320_combout  & ((\cpu|rf|register[7][12]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[12]~320_combout  & (((\cpu|rf|register[6][12]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[7][12]~regout ),
	.datab(\cpu|rf|register[6][12]~regout ),
	.datac(\cpu|rf|qb[12]~320_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~321_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~321 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[12]~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneii_lcell_comb \cpu|rf|register[1][12]~feeder (
// Equation(s):
// \cpu|rf|register[1][12]~feeder_combout  = \cpu|link|y[12]~20_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[12]~20_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[1][12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[1][12]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[1][12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y33_N13
cycloneii_lcell_ff \cpu|rf|register[1][12] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[1][12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][12]~regout ));

// Location: LCCOMB_X57_Y31_N12
cycloneii_lcell_comb \cpu|rf|qb[12]~322 (
// Equation(s):
// \cpu|rf|qb[12]~322_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|register[2][12]~regout ) # ((\cpu|rf|qb[2]~81_combout )))) # (!\cpu|rf|qb[2]~78_combout  & (((!\cpu|rf|qb[2]~81_combout  & \cpu|rf|register[1][12]~regout ))))

	.dataa(\cpu|rf|register[2][12]~regout ),
	.datab(\cpu|rf|qb[2]~78_combout ),
	.datac(\cpu|rf|qb[2]~81_combout ),
	.datad(\cpu|rf|register[1][12]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~322_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~322 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qb[12]~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N2
cycloneii_lcell_comb \cpu|rf|qb[12]~323 (
// Equation(s):
// \cpu|rf|qb[12]~323_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[12]~322_combout  & (\cpu|rf|register[3][12]~regout )) # (!\cpu|rf|qb[12]~322_combout  & ((\cpu|rf|qb[12]~321_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & 
// (((\cpu|rf|qb[12]~322_combout ))))

	.dataa(\cpu|rf|register[3][12]~regout ),
	.datab(\cpu|rf|qb[2]~81_combout ),
	.datac(\cpu|rf|qb[12]~321_combout ),
	.datad(\cpu|rf|qb[12]~322_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~323_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~323 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[12]~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N16
cycloneii_lcell_comb \cpu|rf|qb[12]~324 (
// Equation(s):
// \cpu|rf|qb[12]~324_combout  = (\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[2]~66_combout )))) # (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[12]~319_combout )) # (!\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[12]~323_combout )))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[12]~319_combout ),
	.datac(\cpu|rf|qb[2]~66_combout ),
	.datad(\cpu|rf|qb[12]~323_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~324_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~324 .lut_mask = 16'hE5E0;
defparam \cpu|rf|qb[12]~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N26
cycloneii_lcell_comb \cpu|rf|qb[12]~310 (
// Equation(s):
// \cpu|rf|qb[12]~310_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[21][12]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[17][12]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[17][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[21][12]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~310_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~310 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[12]~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N16
cycloneii_lcell_comb \cpu|rf|qb[12]~311 (
// Equation(s):
// \cpu|rf|qb[12]~311_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[12]~310_combout  & (\cpu|rf|register[29][12]~regout )) # (!\cpu|rf|qb[12]~310_combout  & ((\cpu|rf|register[25][12]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[12]~310_combout ))))

	.dataa(\cpu|rf|register[29][12]~regout ),
	.datab(\cpu|rf|register[25][12]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|rf|qb[12]~310_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~311_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~311 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[12]~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N28
cycloneii_lcell_comb \cpu|rf|qb[12]~314 (
// Equation(s):
// \cpu|rf|qb[12]~314_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # (\cpu|rf|qb[12]~311_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|qb[12]~313_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\cpu|rf|qb[12]~313_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[12]~311_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~314_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~314 .lut_mask = 16'hCEC2;
defparam \cpu|rf|qb[12]~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N2
cycloneii_lcell_comb \cpu|rf|qb[12]~308 (
// Equation(s):
// \cpu|rf|qb[12]~308_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[26][12]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[18][12]~regout ))))

	.dataa(\cpu|rf|register[18][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[26][12]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~308_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~308 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[12]~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y29_N26
cycloneii_lcell_comb \cpu|rf|qb[12]~309 (
// Equation(s):
// \cpu|rf|qb[12]~309_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[12]~308_combout  & (\cpu|rf|register[30][12]~regout )) # (!\cpu|rf|qb[12]~308_combout  & ((\cpu|rf|register[22][12]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[12]~308_combout ))))

	.dataa(\cpu|rf|register[30][12]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[22][12]~regout ),
	.datad(\cpu|rf|qb[12]~308_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~309_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~309 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[12]~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N26
cycloneii_lcell_comb \cpu|rf|qb[12]~317 (
// Equation(s):
// \cpu|rf|qb[12]~317_combout  = (\cpu|rf|qb[12]~314_combout  & ((\cpu|rf|qb[12]~316_combout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|rf|qb[12]~314_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// \cpu|rf|qb[12]~309_combout ))))

	.dataa(\cpu|rf|qb[12]~316_combout ),
	.datab(\cpu|rf|qb[12]~314_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[12]~309_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~317_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~317 .lut_mask = 16'hBC8C;
defparam \cpu|rf|qb[12]~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N22
cycloneii_lcell_comb \cpu|rf|qb[12]~327 (
// Equation(s):
// \cpu|rf|qb[12]~327_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[12]~324_combout  & (\cpu|rf|qb[12]~326_combout )) # (!\cpu|rf|qb[12]~324_combout  & ((\cpu|rf|qb[12]~317_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[12]~324_combout 
// ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[12]~326_combout ),
	.datac(\cpu|rf|qb[12]~324_combout ),
	.datad(\cpu|rf|qb[12]~317_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[12]~327_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[12]~327 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[12]~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y31_N24
cycloneii_lcell_comb \cpu|alu_b|y[12]~39 (
// Equation(s):
// \cpu|alu_b|y[12]~39_combout  = (\cpu|cu|aluimm~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [12])) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[12]~327_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.datab(\cpu|rf|Equal1~1_combout ),
	.datac(\cpu|cu|aluimm~5_combout ),
	.datad(\cpu|rf|qb[12]~327_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[12]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[12]~39 .lut_mask = 16'hA3A0;
defparam \cpu|alu_b|y[12]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~46 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~46_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[12]~39_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[10]~31_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_b|y[12]~39_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|alu_b|y[10]~31_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~46 .lut_mask = 16'hCFC0;
defparam \cpu|al_unit|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y28_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~44 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~44_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|al_unit|ShiftRight1~43_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|al_unit|ShiftRight0~46_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftRight0~46_combout ),
	.datac(\cpu|alu_a|y[0]~7_combout ),
	.datad(\cpu|al_unit|ShiftRight1~43_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~44 .lut_mask = 16'hFC0C;
defparam \cpu|al_unit|ShiftRight1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~37 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~37_combout  = (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[8]~32_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[6]~41_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_b|y[6]~41_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|alu_b|y[8]~32_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~37 .lut_mask = 16'h5404;
defparam \cpu|al_unit|ShiftRight1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~38 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~38_combout  = (\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[9]~30_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[7]~40_combout ))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|alu_b|y[7]~40_combout ),
	.datac(vcc),
	.datad(\cpu|alu_b|y[9]~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~38 .lut_mask = 16'hEE44;
defparam \cpu|al_unit|ShiftRight1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~39 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~39_combout  = (\cpu|al_unit|ShiftRight1~37_combout ) # ((\cpu|alu_a|y[0]~7_combout  & \cpu|al_unit|ShiftRight1~38_combout ))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight1~37_combout ),
	.datad(\cpu|al_unit|ShiftRight1~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~39 .lut_mask = 16'hFAF0;
defparam \cpu|al_unit|ShiftRight1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~41 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~41_combout  = (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~39_combout ) # (\cpu|al_unit|ShiftLeft0~40_combout )))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~39_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~40_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~41 .lut_mask = 16'h5550;
defparam \cpu|al_unit|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~42 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~42_combout  = (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftLeft0~41_combout ) # (\cpu|al_unit|ShiftLeft0~38_combout )))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~41_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~42 .lut_mask = 16'h5550;
defparam \cpu|al_unit|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~90 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~90_combout  = (!\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight0~45_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # (\cpu|al_unit|ShiftRight1~52_combout ))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftRight1~52_combout ),
	.datad(\cpu|al_unit|ShiftRight0~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~90 .lut_mask = 16'h5400;
defparam \cpu|al_unit|ShiftRight0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~92 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~92_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight1~49_combout )))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|al_unit|ShiftRight1~49_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~92 .lut_mask = 16'hECCC;
defparam \cpu|al_unit|ShiftRight0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~91 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~91_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & (!\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftRight1~45_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftRight1~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~91 .lut_mask = 16'h0C00;
defparam \cpu|al_unit|ShiftRight0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~93 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~93_combout  = (\cpu|al_unit|ShiftRight0~90_combout ) # ((!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~92_combout ) # (\cpu|al_unit|ShiftRight0~91_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftRight0~90_combout ),
	.datac(\cpu|al_unit|ShiftRight0~92_combout ),
	.datad(\cpu|al_unit|ShiftRight0~91_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~93 .lut_mask = 16'hDDDC;
defparam \cpu|al_unit|ShiftRight0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N26
cycloneii_lcell_comb \cpu|al_unit|Mux25~8 (
// Equation(s):
// \cpu|al_unit|Mux25~8_combout  = (!\cpu|al_unit|ShiftLeft0~18_combout  & (\cpu|cu|aluc[0]~11_combout  & \cpu|al_unit|ShiftRight0~93_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftRight0~93_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~8 .lut_mask = 16'h4400;
defparam \cpu|al_unit|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N12
cycloneii_lcell_comb \cpu|al_unit|Mux25~2 (
// Equation(s):
// \cpu|al_unit|Mux25~2_combout  = (\cpu|al_unit|Mux29~11_combout  & (((!\cpu|al_unit|Mux29~23_combout  & \cpu|al_unit|Mux25~8_combout )))) # (!\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Add0~74_combout ) # ((\cpu|al_unit|Mux29~23_combout ))))

	.dataa(\cpu|al_unit|Mux29~11_combout ),
	.datab(\cpu|al_unit|Add0~74_combout ),
	.datac(\cpu|al_unit|Mux29~23_combout ),
	.datad(\cpu|al_unit|Mux25~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~2 .lut_mask = 16'h5E54;
defparam \cpu|al_unit|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N2
cycloneii_lcell_comb \cpu|al_unit|Mux25~3 (
// Equation(s):
// \cpu|al_unit|Mux25~3_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux25~2_combout  & (\cpu|al_unit|s~34_combout )) # (!\cpu|al_unit|Mux25~2_combout  & ((\cpu|al_unit|ShiftLeft0~42_combout ))))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux25~2_combout ))))

	.dataa(\cpu|al_unit|s~34_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~42_combout ),
	.datad(\cpu|al_unit|Mux25~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~3 .lut_mask = 16'hBBC0;
defparam \cpu|al_unit|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N0
cycloneii_lcell_comb \cpu|al_unit|Mux25~4 (
// Equation(s):
// \cpu|al_unit|Mux25~4_combout  = (\cpu|al_unit|Mux29~16_combout  & (((!\cpu|al_unit|Mux29~17_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~72_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux25~3_combout )))))

	.dataa(\cpu|al_unit|ShiftRight1~72_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux29~17_combout ),
	.datad(\cpu|al_unit|Mux25~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~4 .lut_mask = 16'h2F2C;
defparam \cpu|al_unit|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N14
cycloneii_lcell_comb \cpu|al_unit|Mux25~5 (
// Equation(s):
// \cpu|al_unit|Mux25~5_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_b|y[6]~41_combout  & ((\cpu|alu_a|y[6]~2_combout ) # (!\cpu|al_unit|Mux25~4_combout ))) # (!\cpu|alu_b|y[6]~41_combout  & (\cpu|alu_a|y[6]~2_combout  & 
// !\cpu|al_unit|Mux25~4_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux25~4_combout ))))

	.dataa(\cpu|alu_b|y[6]~41_combout ),
	.datab(\cpu|alu_a|y[6]~2_combout ),
	.datac(\cpu|al_unit|Mux29~16_combout ),
	.datad(\cpu|al_unit|Mux25~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~5 .lut_mask = 16'h8FE0;
defparam \cpu|al_unit|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneii_lcell_comb \cpu|al_unit|Mux25~6 (
// Equation(s):
// \cpu|al_unit|Mux25~6_combout  = (\cpu|al_unit|Mux26~3_combout  & (((\cpu|al_unit|Mux26~2_combout ) # (\cpu|al_unit|Mux25~5_combout )))) # (!\cpu|al_unit|Mux26~3_combout  & (\cpu|al_unit|ShiftRight1~39_combout  & (!\cpu|al_unit|Mux26~2_combout )))

	.dataa(\cpu|al_unit|Mux26~3_combout ),
	.datab(\cpu|al_unit|ShiftRight1~39_combout ),
	.datac(\cpu|al_unit|Mux26~2_combout ),
	.datad(\cpu|al_unit|Mux25~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~6 .lut_mask = 16'hAEA4;
defparam \cpu|al_unit|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneii_lcell_comb \cpu|al_unit|Mux25~7 (
// Equation(s):
// \cpu|al_unit|Mux25~7_combout  = (\cpu|al_unit|Mux26~2_combout  & ((\cpu|al_unit|Mux25~6_combout  & (\cpu|al_unit|ShiftRight0~95_combout )) # (!\cpu|al_unit|Mux25~6_combout  & ((\cpu|al_unit|ShiftRight1~44_combout ))))) # (!\cpu|al_unit|Mux26~2_combout  & 
// (((\cpu|al_unit|Mux25~6_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~95_combout ),
	.datab(\cpu|al_unit|ShiftRight1~44_combout ),
	.datac(\cpu|al_unit|Mux26~2_combout ),
	.datad(\cpu|al_unit|Mux25~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux25~7 .lut_mask = 16'hAFC0;
defparam \cpu|al_unit|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N2
cycloneii_lcell_comb \cpu|link|y[6]~7 (
// Equation(s):
// \cpu|link|y[6]~7_combout  = (\cpu|pcplus4|p4[6]~8_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux25~7_combout )))) # (!\cpu|pcplus4|p4[6]~8_combout  & (\cpu|link|y[5]~70_combout  & (\cpu|al_unit|Mux25~7_combout )))

	.dataa(\cpu|pcplus4|p4[6]~8_combout ),
	.datab(\cpu|link|y[5]~70_combout ),
	.datac(\cpu|al_unit|Mux25~7_combout ),
	.datad(\cpu|cu|jal~0_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[6]~7 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[6]));
// synopsys translate_off
defparam \in_port0[6]~I .input_async_reset = "none";
defparam \in_port0[6]~I .input_power_up = "low";
defparam \in_port0[6]~I .input_register_mode = "none";
defparam \in_port0[6]~I .input_sync_reset = "none";
defparam \in_port0[6]~I .oe_async_reset = "none";
defparam \in_port0[6]~I .oe_power_up = "low";
defparam \in_port0[6]~I .oe_register_mode = "none";
defparam \in_port0[6]~I .oe_sync_reset = "none";
defparam \in_port0[6]~I .operation_mode = "input";
defparam \in_port0[6]~I .output_async_reset = "none";
defparam \in_port0[6]~I .output_power_up = "low";
defparam \in_port0[6]~I .output_register_mode = "none";
defparam \in_port0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y31_N31
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[6] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [6]));

// Location: LCCOMB_X69_Y31_N30
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector25~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector25~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg0 [6] & !\cpu|al_unit|Mux28~8_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [6]),
	.datad(\cpu|al_unit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector25~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector25~1 .lut_mask = 16'h0040;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[6]));
// synopsys translate_off
defparam \in_port1[6]~I .input_async_reset = "none";
defparam \in_port1[6]~I .input_power_up = "low";
defparam \in_port1[6]~I .input_register_mode = "none";
defparam \in_port1[6]~I .input_sync_reset = "none";
defparam \in_port1[6]~I .oe_async_reset = "none";
defparam \in_port1[6]~I .oe_power_up = "low";
defparam \in_port1[6]~I .oe_register_mode = "none";
defparam \in_port1[6]~I .oe_sync_reset = "none";
defparam \in_port1[6]~I .operation_mode = "input";
defparam \in_port1[6]~I .output_async_reset = "none";
defparam \in_port1[6]~I .output_power_up = "low";
defparam \in_port1[6]~I .output_register_mode = "none";
defparam \in_port1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y31_N21
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[6] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [6]));

// Location: LCCOMB_X69_Y31_N20
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector25~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector25~0_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [6] & \cpu|al_unit|Mux29~22_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [6]),
	.datad(\cpu|al_unit|Mux29~22_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector25~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector25~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N12
cycloneii_lcell_comb \dmem|io_data_mux|y[6]~6 (
// Equation(s):
// \dmem|io_data_mux|y[6]~6_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector25~1_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector25~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [6]))))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector25~1_combout ),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector25~0_combout ),
	.datad(\dmem|dram|altsyncram_component|auto_generated|q_a [6]),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[6]~6 .lut_mask = 16'hFDA8;
defparam \dmem|io_data_mux|y[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N8
cycloneii_lcell_comb \cpu|link|y[6]~8 (
// Equation(s):
// \cpu|link|y[6]~8_combout  = (\cpu|link|y[6]~7_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[6]~6_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\cpu|link|y[6]~7_combout ),
	.datad(\dmem|io_data_mux|y[6]~6_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[6]~8 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y33_N21
cycloneii_lcell_ff \cpu|rf|register[15][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][6]~regout ));

// Location: LCFF_X63_Y33_N11
cycloneii_lcell_ff \cpu|rf|register[13][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][6]~regout ));

// Location: LCCOMB_X63_Y33_N10
cycloneii_lcell_comb \cpu|rf|qb[6]~365 (
// Equation(s):
// \cpu|rf|qb[6]~365_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & (((\cpu|rf|register[13][6]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [17])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|rf|register[12][6]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|rf|register[12][6]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[13][6]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~365_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~365 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qb[6]~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneii_lcell_comb \cpu|rf|qb[6]~366 (
// Equation(s):
// \cpu|rf|qb[6]~366_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[6]~365_combout  & ((\cpu|rf|register[15][6]~regout ))) # (!\cpu|rf|qb[6]~365_combout  & (\cpu|rf|register[14][6]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[6]~365_combout ))))

	.dataa(\cpu|rf|register[14][6]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|register[15][6]~regout ),
	.datad(\cpu|rf|qb[6]~365_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~366_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~366 .lut_mask = 16'hF388;
defparam \cpu|rf|qb[6]~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N8
cycloneii_lcell_comb \cpu|rf|qb[6]~362 (
// Equation(s):
// \cpu|rf|qb[6]~362_combout  = (\cpu|rf|qb[2]~78_combout  & ((\cpu|rf|qb[2]~81_combout ) # ((\cpu|rf|register[2][6]~regout )))) # (!\cpu|rf|qb[2]~78_combout  & (!\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|register[1][6]~regout ))))

	.dataa(\cpu|rf|qb[2]~78_combout ),
	.datab(\cpu|rf|qb[2]~81_combout ),
	.datac(\cpu|rf|register[2][6]~regout ),
	.datad(\cpu|rf|register[1][6]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~362_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~362 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[6]~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneii_lcell_comb \cpu|rf|qb[6]~360 (
// Equation(s):
// \cpu|rf|qb[6]~360_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [16] & (\cpu|rf|register[5][6]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[4][6]~regout )))))

	.dataa(\cpu|rf|register[5][6]~regout ),
	.datab(\cpu|rf|register[4][6]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~360_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~360 .lut_mask = 16'hFA0C;
defparam \cpu|rf|qb[6]~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N28
cycloneii_lcell_comb \cpu|rf|qb[6]~361 (
// Equation(s):
// \cpu|rf|qb[6]~361_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[6]~360_combout  & (\cpu|rf|register[7][6]~regout )) # (!\cpu|rf|qb[6]~360_combout  & ((\cpu|rf|register[6][6]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[6]~360_combout ))))

	.dataa(\cpu|rf|register[7][6]~regout ),
	.datab(\cpu|rf|register[6][6]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|rf|qb[6]~360_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~361_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~361 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qb[6]~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N24
cycloneii_lcell_comb \cpu|rf|qb[6]~363 (
// Equation(s):
// \cpu|rf|qb[6]~363_combout  = (\cpu|rf|qb[2]~81_combout  & ((\cpu|rf|qb[6]~362_combout  & (\cpu|rf|register[3][6]~regout )) # (!\cpu|rf|qb[6]~362_combout  & ((\cpu|rf|qb[6]~361_combout ))))) # (!\cpu|rf|qb[2]~81_combout  & (((\cpu|rf|qb[6]~362_combout ))))

	.dataa(\cpu|rf|qb[2]~81_combout ),
	.datab(\cpu|rf|register[3][6]~regout ),
	.datac(\cpu|rf|qb[6]~362_combout ),
	.datad(\cpu|rf|qb[6]~361_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~363_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~363 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[6]~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y27_N1
cycloneii_lcell_ff \cpu|rf|register[10][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][6]~regout ));

// Location: LCCOMB_X66_Y27_N0
cycloneii_lcell_comb \cpu|rf|qb[6]~358 (
// Equation(s):
// \cpu|rf|qb[6]~358_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\imem|irom|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|rf|register[10][6]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\cpu|rf|register[8][6]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|rf|register[10][6]~regout ),
	.datad(\cpu|rf|register[8][6]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~358_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~358 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qb[6]~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneii_lcell_comb \cpu|rf|register[9][6]~feeder (
// Equation(s):
// \cpu|rf|register[9][6]~feeder_combout  = \cpu|link|y[6]~8_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[6]~8_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[9][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][6]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[9][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N25
cycloneii_lcell_ff \cpu|rf|register[9][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[9][6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][6]~regout ));

// Location: LCCOMB_X66_Y27_N20
cycloneii_lcell_comb \cpu|rf|qb[6]~359 (
// Equation(s):
// \cpu|rf|qb[6]~359_combout  = (\cpu|rf|qb[6]~358_combout  & ((\cpu|rf|register[11][6]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|rf|qb[6]~358_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// \cpu|rf|register[9][6]~regout ))))

	.dataa(\cpu|rf|register[11][6]~regout ),
	.datab(\cpu|rf|qb[6]~358_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|rf|register[9][6]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~359_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~359 .lut_mask = 16'hBC8C;
defparam \cpu|rf|qb[6]~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N14
cycloneii_lcell_comb \cpu|rf|qb[6]~364 (
// Equation(s):
// \cpu|rf|qb[6]~364_combout  = (\cpu|rf|qb[2]~77_combout  & (\cpu|rf|qb[2]~66_combout )) # (!\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[2]~66_combout  & ((\cpu|rf|qb[6]~359_combout ))) # (!\cpu|rf|qb[2]~66_combout  & (\cpu|rf|qb[6]~363_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[2]~66_combout ),
	.datac(\cpu|rf|qb[6]~363_combout ),
	.datad(\cpu|rf|qb[6]~359_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~364_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~364 .lut_mask = 16'hDC98;
defparam \cpu|rf|qb[6]~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X68_Y25_N23
cycloneii_lcell_ff \cpu|rf|register[20][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][6]~regout ));

// Location: LCFF_X68_Y25_N29
cycloneii_lcell_ff \cpu|rf|register[24][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][6]~regout ));

// Location: LCCOMB_X68_Y25_N28
cycloneii_lcell_comb \cpu|rf|qb[6]~352 (
// Equation(s):
// \cpu|rf|qb[6]~352_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|register[24][6]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (\cpu|rf|register[16][6]~regout ))))

	.dataa(\cpu|rf|register[16][6]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[24][6]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~352_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~352 .lut_mask = 16'hFC22;
defparam \cpu|rf|qb[6]~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y25_N22
cycloneii_lcell_comb \cpu|rf|qb[6]~353 (
// Equation(s):
// \cpu|rf|qb[6]~353_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|qb[6]~352_combout  & (\cpu|rf|register[28][6]~regout )) # (!\cpu|rf|qb[6]~352_combout  & ((\cpu|rf|register[20][6]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|qb[6]~352_combout ))))

	.dataa(\cpu|rf|register[28][6]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|rf|register[20][6]~regout ),
	.datad(\cpu|rf|qb[6]~352_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~353_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~353 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[6]~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N4
cycloneii_lcell_comb \cpu|rf|qb[6]~350 (
// Equation(s):
// \cpu|rf|qb[6]~350_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & ((\cpu|rf|register[21][6]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|rf|register[17][6]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[21][6]~regout ),
	.datab(\cpu|rf|register[17][6]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~350_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~350 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qb[6]~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y26_N26
cycloneii_lcell_comb \cpu|rf|qb[6]~351 (
// Equation(s):
// \cpu|rf|qb[6]~351_combout  = (\cpu|rf|qb[6]~350_combout  & ((\cpu|rf|register[29][6]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\cpu|rf|qb[6]~350_combout  & (((\cpu|rf|register[25][6]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|rf|register[29][6]~regout ),
	.datab(\cpu|rf|register[25][6]~regout ),
	.datac(\cpu|rf|qb[6]~350_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~351_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~351 .lut_mask = 16'hACF0;
defparam \cpu|rf|qb[6]~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N4
cycloneii_lcell_comb \cpu|rf|qb[6]~354 (
// Equation(s):
// \cpu|rf|qb[6]~354_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [16] & ((\imem|irom|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|rf|qb[6]~351_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [16] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (\cpu|rf|qb[6]~353_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[6]~353_combout ),
	.datad(\cpu|rf|qb[6]~351_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~354_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~354 .lut_mask = 16'hBA98;
defparam \cpu|rf|qb[6]~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y31_N11
cycloneii_lcell_ff \cpu|rf|register[27][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][6]~regout ));

// Location: LCFF_X68_Y27_N29
cycloneii_lcell_ff \cpu|rf|register[19][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][6]~regout ));

// Location: LCFF_X68_Y32_N27
cycloneii_lcell_ff \cpu|rf|register[23][6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[6]~8_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][6]~regout ));

// Location: LCCOMB_X68_Y32_N26
cycloneii_lcell_comb \cpu|rf|qb[6]~355 (
// Equation(s):
// \cpu|rf|qb[6]~355_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [18] & (((\cpu|rf|register[23][6]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [19])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|rf|register[19][6]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|rf|register[19][6]~regout ),
	.datac(\cpu|rf|register[23][6]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~355_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~355 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qb[6]~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y31_N10
cycloneii_lcell_comb \cpu|rf|qb[6]~356 (
// Equation(s):
// \cpu|rf|qb[6]~356_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [19] & ((\cpu|rf|qb[6]~355_combout  & (\cpu|rf|register[31][6]~regout )) # (!\cpu|rf|qb[6]~355_combout  & ((\cpu|rf|register[27][6]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [19] & (((\cpu|rf|qb[6]~355_combout ))))

	.dataa(\cpu|rf|register[31][6]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|rf|register[27][6]~regout ),
	.datad(\cpu|rf|qb[6]~355_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~356_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~356 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qb[6]~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N10
cycloneii_lcell_comb \cpu|rf|qb[6]~357 (
// Equation(s):
// \cpu|rf|qb[6]~357_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [17] & ((\cpu|rf|qb[6]~354_combout  & ((\cpu|rf|qb[6]~356_combout ))) # (!\cpu|rf|qb[6]~354_combout  & (\cpu|rf|qb[6]~349_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [17] & (((\cpu|rf|qb[6]~354_combout ))))

	.dataa(\cpu|rf|qb[6]~349_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|rf|qb[6]~354_combout ),
	.datad(\cpu|rf|qb[6]~356_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~357_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~357 .lut_mask = 16'hF838;
defparam \cpu|rf|qb[6]~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N12
cycloneii_lcell_comb \cpu|rf|qb[6]~367 (
// Equation(s):
// \cpu|rf|qb[6]~367_combout  = (\cpu|rf|qb[2]~77_combout  & ((\cpu|rf|qb[6]~364_combout  & (\cpu|rf|qb[6]~366_combout )) # (!\cpu|rf|qb[6]~364_combout  & ((\cpu|rf|qb[6]~357_combout ))))) # (!\cpu|rf|qb[2]~77_combout  & (((\cpu|rf|qb[6]~364_combout ))))

	.dataa(\cpu|rf|qb[2]~77_combout ),
	.datab(\cpu|rf|qb[6]~366_combout ),
	.datac(\cpu|rf|qb[6]~364_combout ),
	.datad(\cpu|rf|qb[6]~357_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qb[6]~367_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qb[6]~367 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qb[6]~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N30
cycloneii_lcell_comb \cpu|alu_b|y[6]~41 (
// Equation(s):
// \cpu|alu_b|y[6]~41_combout  = (\cpu|cu|aluimm~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [6])) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[6]~367_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.datab(\cpu|cu|aluimm~5_combout ),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[6]~367_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[6]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[6]~41 .lut_mask = 16'h8B88;
defparam \cpu|alu_b|y[6]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N12
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~27 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~27_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|alu_b|y[6]~41_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_b|y[5]~42_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[0]~7_combout ),
	.datac(\cpu|alu_b|y[6]~41_combout ),
	.datad(\cpu|alu_b|y[5]~42_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~27 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y30_N20
cycloneii_lcell_comb \cpu|al_unit|Mux28~3 (
// Equation(s):
// \cpu|al_unit|Mux28~3_combout  = (\cpu|al_unit|Mux28~2_combout  & (((\cpu|al_unit|ShiftRight0~71_combout )) # (!\cpu|al_unit|Mux29~8_combout ))) # (!\cpu|al_unit|Mux28~2_combout  & (\cpu|al_unit|Mux29~8_combout  & (\cpu|al_unit|ShiftRight1~27_combout )))

	.dataa(\cpu|al_unit|Mux28~2_combout ),
	.datab(\cpu|al_unit|Mux29~8_combout ),
	.datac(\cpu|al_unit|ShiftRight1~27_combout ),
	.datad(\cpu|al_unit|ShiftRight0~71_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~3 .lut_mask = 16'hEA62;
defparam \cpu|al_unit|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N30
cycloneii_lcell_comb \cpu|al_unit|Mux28~8 (
// Equation(s):
// \cpu|al_unit|Mux28~8_combout  = (\cpu|al_unit|Mux29~21_combout  & (\cpu|al_unit|Mux28~3_combout )) # (!\cpu|al_unit|Mux29~21_combout  & ((\cpu|al_unit|Mux28~7_combout )))

	.dataa(\cpu|al_unit|Mux29~21_combout ),
	.datab(\cpu|al_unit|Mux28~3_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|Mux28~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux28~8 .lut_mask = 16'hDD88;
defparam \cpu|al_unit|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N26
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector28~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector28~0_combout  = (\dmem|io_input_reg|in_reg1 [3] & (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\dmem|io_input_reg|in_reg1 [3]),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\cpu|al_unit|Mux28~8_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector28~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector28~0 .lut_mask = 16'h0800;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[3]));
// synopsys translate_off
defparam \in_port0[3]~I .input_async_reset = "none";
defparam \in_port0[3]~I .input_power_up = "low";
defparam \in_port0[3]~I .input_register_mode = "none";
defparam \in_port0[3]~I .input_sync_reset = "none";
defparam \in_port0[3]~I .oe_async_reset = "none";
defparam \in_port0[3]~I .oe_power_up = "low";
defparam \in_port0[3]~I .oe_register_mode = "none";
defparam \in_port0[3]~I .oe_sync_reset = "none";
defparam \in_port0[3]~I .operation_mode = "input";
defparam \in_port0[3]~I .output_async_reset = "none";
defparam \in_port0[3]~I .output_power_up = "low";
defparam \in_port0[3]~I .output_register_mode = "none";
defparam \in_port0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X60_Y23_N29
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[3] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [3]));

// Location: LCCOMB_X60_Y23_N28
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector28~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector28~1_combout  = (!\cpu|al_unit|Mux28~8_combout  & (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [3] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [3]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector28~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector28~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N12
cycloneii_lcell_comb \dmem|io_data_mux|y[3]~3 (
// Equation(s):
// \dmem|io_data_mux|y[3]~3_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector28~0_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector28~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [3]))))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector28~0_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [3]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector28~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[3]~3 .lut_mask = 16'hFAD8;
defparam \dmem|io_data_mux|y[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N14
cycloneii_lcell_comb \cpu|link|y[3]~65 (
// Equation(s):
// \cpu|link|y[3]~65_combout  = (\cpu|link|y[3]~64_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[3]~3_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(vcc),
	.datac(\cpu|link|y[3]~64_combout ),
	.datad(\dmem|io_data_mux|y[3]~3_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[3]~65 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y35_N5
cycloneii_lcell_ff \cpu|rf|register[13][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][3]~regout ));

// Location: LCCOMB_X61_Y35_N20
cycloneii_lcell_comb \cpu|rf|qa[3]~601 (
// Equation(s):
// \cpu|rf|qa[3]~601_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[14][3]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[12][3]~regout )))))

	.dataa(\cpu|rf|register[14][3]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[12][3]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~601_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~601 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[3]~601 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N2
cycloneii_lcell_comb \cpu|rf|qa[3]~602 (
// Equation(s):
// \cpu|rf|qa[3]~602_combout  = (\cpu|rf|qa[3]~601_combout  & ((\cpu|rf|register[15][3]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[3]~601_combout  & (((\cpu|rf|register[13][3]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[15][3]~regout ),
	.datab(\cpu|rf|register[13][3]~regout ),
	.datac(\cpu|rf|qa[3]~601_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~602_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~602 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[3]~602 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N24
cycloneii_lcell_comb \cpu|rf|qa[3]~596 (
// Equation(s):
// \cpu|rf|qa[3]~596_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|register[6][3]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][3]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[6][3]~regout ),
	.datad(\cpu|rf|register[4][3]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~596_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~596 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[3]~596 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N8
cycloneii_lcell_comb \cpu|rf|qa[3]~597 (
// Equation(s):
// \cpu|rf|qa[3]~597_combout  = (\cpu|rf|qa[3]~596_combout  & ((\cpu|rf|register[7][3]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[3]~596_combout  & (((\cpu|rf|register[5][3]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[7][3]~regout ),
	.datab(\cpu|rf|register[5][3]~regout ),
	.datac(\cpu|rf|qa[3]~596_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~597_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~597 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[3]~597 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N10
cycloneii_lcell_comb \cpu|rf|qa[3]~598 (
// Equation(s):
// \cpu|rf|qa[3]~598_combout  = (\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[3]~597_combout ) # (\cpu|rf|qa[4]~14_combout )))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][3]~regout  & ((!\cpu|rf|qa[4]~14_combout ))))

	.dataa(\cpu|rf|register[1][3]~regout ),
	.datab(\cpu|rf|qa[3]~597_combout ),
	.datac(\cpu|rf|qa[4]~17_combout ),
	.datad(\cpu|rf|qa[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~598_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~598 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[3]~598 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N6
cycloneii_lcell_comb \cpu|rf|qa[3]~599 (
// Equation(s):
// \cpu|rf|qa[3]~599_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[3]~598_combout  & ((\cpu|rf|register[3][3]~regout ))) # (!\cpu|rf|qa[3]~598_combout  & (\cpu|rf|register[2][3]~regout )))) # (!\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|qa[3]~598_combout 
// ))))

	.dataa(\cpu|rf|register[2][3]~regout ),
	.datab(\cpu|rf|qa[4]~14_combout ),
	.datac(\cpu|rf|register[3][3]~regout ),
	.datad(\cpu|rf|qa[3]~598_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~599_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~599 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[3]~599 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N4
cycloneii_lcell_comb \cpu|rf|qa[3]~600 (
// Equation(s):
// \cpu|rf|qa[3]~600_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[3]~595_combout ) # ((\cpu|rf|qa[4]~10_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (((!\cpu|rf|qa[4]~10_combout  & \cpu|rf|qa[3]~599_combout ))))

	.dataa(\cpu|rf|qa[3]~595_combout ),
	.datab(\cpu|rf|qa[4]~13_combout ),
	.datac(\cpu|rf|qa[4]~10_combout ),
	.datad(\cpu|rf|qa[3]~599_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~600_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~600 .lut_mask = 16'hCBC8;
defparam \cpu|rf|qa[3]~600 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y27_N19
cycloneii_lcell_ff \cpu|rf|register[29][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][3]~regout ));

// Location: LCFF_X65_Y29_N21
cycloneii_lcell_ff \cpu|rf|register[21][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][3]~regout ));

// Location: LCFF_X66_Y29_N15
cycloneii_lcell_ff \cpu|rf|register[17][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][3]~regout ));

// Location: LCCOMB_X65_Y29_N20
cycloneii_lcell_comb \cpu|rf|qa[3]~584 (
// Equation(s):
// \cpu|rf|qa[3]~584_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][3]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][3]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[21][3]~regout ),
	.datad(\cpu|rf|register[17][3]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~584_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~584 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[3]~584 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N18
cycloneii_lcell_comb \cpu|rf|qa[3]~585 (
// Equation(s):
// \cpu|rf|qa[3]~585_combout  = (\cpu|rf|qa[3]~584_combout  & (((\cpu|rf|register[29][3]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[3]~584_combout  & (\cpu|rf|register[25][3]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[25][3]~regout ),
	.datab(\cpu|rf|register[29][3]~regout ),
	.datac(\cpu|rf|qa[3]~584_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~585_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~585 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[3]~585 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y28_N10
cycloneii_lcell_comb \cpu|rf|qa[3]~592 (
// Equation(s):
// \cpu|rf|qa[3]~592_combout  = (\cpu|rf|qa[3]~591_combout  & (((\cpu|rf|register[31][3]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[3]~591_combout  & (\cpu|rf|register[27][3]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|qa[3]~591_combout ),
	.datab(\cpu|rf|register[27][3]~regout ),
	.datac(\cpu|rf|register[31][3]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~592_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~592 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[3]~592 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N28
cycloneii_lcell_comb \cpu|rf|register[28][3]~feeder (
// Equation(s):
// \cpu|rf|register[28][3]~feeder_combout  = \cpu|link|y[3]~65_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[3]~65_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[28][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][3]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[28][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y24_N29
cycloneii_lcell_ff \cpu|rf|register[28][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[28][3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][3]~regout ));

// Location: LCFF_X65_Y29_N19
cycloneii_lcell_ff \cpu|rf|register[24][3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[3]~65_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][3]~regout ));

// Location: LCCOMB_X65_Y29_N18
cycloneii_lcell_comb \cpu|rf|qa[3]~588 (
// Equation(s):
// \cpu|rf|qa[3]~588_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\imem|irom|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|rf|register[24][3]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[16][3]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[24][3]~regout ),
	.datad(\cpu|rf|register[16][3]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~588_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~588 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[3]~588 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N6
cycloneii_lcell_comb \cpu|rf|qa[3]~589 (
// Equation(s):
// \cpu|rf|qa[3]~589_combout  = (\cpu|rf|qa[3]~588_combout  & (((\cpu|rf|register[28][3]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|rf|qa[3]~588_combout  & (\cpu|rf|register[20][3]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[20][3]~regout ),
	.datab(\cpu|rf|register[28][3]~regout ),
	.datac(\cpu|rf|qa[3]~588_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~589_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~589 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[3]~589 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N0
cycloneii_lcell_comb \cpu|rf|qa[3]~586 (
// Equation(s):
// \cpu|rf|qa[3]~586_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][3]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][3]~regout ))))

	.dataa(\cpu|rf|register[18][3]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[26][3]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~586_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~586 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[3]~586 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N18
cycloneii_lcell_comb \cpu|rf|qa[3]~587 (
// Equation(s):
// \cpu|rf|qa[3]~587_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[3]~586_combout  & ((\cpu|rf|register[30][3]~regout ))) # (!\cpu|rf|qa[3]~586_combout  & (\cpu|rf|register[22][3]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[3]~586_combout ))))

	.dataa(\cpu|rf|register[22][3]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[30][3]~regout ),
	.datad(\cpu|rf|qa[3]~586_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~587_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~587 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[3]~587 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N0
cycloneii_lcell_comb \cpu|rf|qa[3]~590 (
// Equation(s):
// \cpu|rf|qa[3]~590_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\imem|irom|altsyncram_component|auto_generated|q_a [22])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[3]~587_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[3]~589_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[3]~589_combout ),
	.datad(\cpu|rf|qa[3]~587_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~590_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~590 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[3]~590 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N10
cycloneii_lcell_comb \cpu|rf|qa[3]~593 (
// Equation(s):
// \cpu|rf|qa[3]~593_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[3]~590_combout  & ((\cpu|rf|qa[3]~592_combout ))) # (!\cpu|rf|qa[3]~590_combout  & (\cpu|rf|qa[3]~585_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[3]~590_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[3]~585_combout ),
	.datac(\cpu|rf|qa[3]~592_combout ),
	.datad(\cpu|rf|qa[3]~590_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~593_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~593 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[3]~593 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N30
cycloneii_lcell_comb \cpu|rf|qa[3]~603 (
// Equation(s):
// \cpu|rf|qa[3]~603_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[3]~600_combout  & (\cpu|rf|qa[3]~602_combout )) # (!\cpu|rf|qa[3]~600_combout  & ((\cpu|rf|qa[3]~593_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[3]~600_combout ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[3]~602_combout ),
	.datac(\cpu|rf|qa[3]~600_combout ),
	.datad(\cpu|rf|qa[3]~593_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[3]~603_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[3]~603 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[3]~603 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N12
cycloneii_lcell_comb \cpu|alu_a|y[3]~9 (
// Equation(s):
// \cpu|alu_a|y[3]~9_combout  = (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [9])))) # (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~1_combout  & ((\cpu|rf|qa[3]~603_combout ))))

	.dataa(\cpu|rf|Equal0~1_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.datac(\cpu|cu|shift~0_combout ),
	.datad(\cpu|rf|qa[3]~603_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[3]~9 .lut_mask = 16'hC5C0;
defparam \cpu|alu_a|y[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~47 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~47_combout  = (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight1~45_combout )) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight1~46_combout )))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftRight1~45_combout ),
	.datac(\cpu|al_unit|ShiftRight1~46_combout ),
	.datad(\cpu|alu_a|y[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~47 .lut_mask = 16'h4450;
defparam \cpu|al_unit|ShiftRight1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y28_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~51 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~51_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|ShiftRight1~47_combout ) # ((\cpu|al_unit|ShiftRight1~50_combout  & \cpu|alu_a|y[3]~9_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~50_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|al_unit|ShiftRight1~47_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~51 .lut_mask = 16'hF080;
defparam \cpu|al_unit|ShiftRight1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~85 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~85_combout  = (\cpu|al_unit|ShiftRight1~51_combout ) # ((\cpu|immediate[16]~0_combout  & \cpu|cu|aluimm~5_combout ))

	.dataa(vcc),
	.datab(\cpu|immediate[16]~0_combout ),
	.datac(\cpu|al_unit|ShiftRight1~51_combout ),
	.datad(\cpu|cu|aluimm~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~85 .lut_mask = 16'hFCF0;
defparam \cpu|al_unit|ShiftRight1~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y28_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~27 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~27_combout  = (\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|al_unit|ShiftLeft0~26_combout ) # ((\cpu|al_unit|ShiftLeft0~22_combout  & !\cpu|alu_a|y[1]~12_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~24_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~22_combout ),
	.datac(\cpu|alu_a|y[1]~12_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~26_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~27 .lut_mask = 16'hAA08;
defparam \cpu|al_unit|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~69 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~69_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & (\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftRight1~45_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftRight1~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~69 .lut_mask = 16'hEAAA;
defparam \cpu|al_unit|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~68 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~68_combout  = (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight1~46_combout ))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftRight1~46_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~68 .lut_mask = 16'h4400;
defparam \cpu|al_unit|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~70 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~70_combout  = (\cpu|alu_a|y[3]~9_combout  & (((\cpu|al_unit|ShiftRight0~67_combout )))) # (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~69_combout ) # ((\cpu|al_unit|ShiftRight0~68_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftRight0~69_combout ),
	.datac(\cpu|al_unit|ShiftRight0~68_combout ),
	.datad(\cpu|al_unit|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~70 .lut_mask = 16'hFE54;
defparam \cpu|al_unit|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N8
cycloneii_lcell_comb \cpu|al_unit|Mux29~25 (
// Equation(s):
// \cpu|al_unit|Mux29~25_combout  = (\cpu|cu|aluc[0]~11_combout  & (\cpu|al_unit|ShiftRight0~70_combout  & !\cpu|al_unit|ShiftLeft0~18_combout ))

	.dataa(vcc),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|al_unit|ShiftRight0~70_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~25 .lut_mask = 16'h00C0;
defparam \cpu|al_unit|Mux29~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N10
cycloneii_lcell_comb \cpu|al_unit|Mux29~14 (
// Equation(s):
// \cpu|al_unit|Mux29~14_combout  = (\cpu|al_unit|Mux29~11_combout  & (!\cpu|al_unit|Mux29~23_combout  & (\cpu|al_unit|Mux29~25_combout ))) # (!\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Mux29~23_combout ) # ((\cpu|al_unit|Add0~62_combout ))))

	.dataa(\cpu|al_unit|Mux29~11_combout ),
	.datab(\cpu|al_unit|Mux29~23_combout ),
	.datac(\cpu|al_unit|Mux29~25_combout ),
	.datad(\cpu|al_unit|Add0~62_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~14 .lut_mask = 16'h7564;
defparam \cpu|al_unit|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N28
cycloneii_lcell_comb \cpu|al_unit|Mux29~15 (
// Equation(s):
// \cpu|al_unit|Mux29~15_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux29~14_combout  & (\cpu|al_unit|s~32_combout )) # (!\cpu|al_unit|Mux29~14_combout  & ((\cpu|al_unit|ShiftLeft0~27_combout ))))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux29~14_combout ))))

	.dataa(\cpu|al_unit|s~32_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~27_combout ),
	.datad(\cpu|al_unit|Mux29~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~15 .lut_mask = 16'hBBC0;
defparam \cpu|al_unit|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N6
cycloneii_lcell_comb \cpu|al_unit|Mux29~18 (
// Equation(s):
// \cpu|al_unit|Mux29~18_combout  = (\cpu|al_unit|Mux29~16_combout  & (((!\cpu|al_unit|Mux29~17_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~85_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux29~15_combout )))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|al_unit|ShiftRight1~85_combout ),
	.datac(\cpu|al_unit|Mux29~17_combout ),
	.datad(\cpu|al_unit|Mux29~15_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~18 .lut_mask = 16'h4F4A;
defparam \cpu|al_unit|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N20
cycloneii_lcell_comb \cpu|al_unit|Mux29~19 (
// Equation(s):
// \cpu|al_unit|Mux29~19_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_b|y[2]~34_combout  & ((\cpu|alu_a|y[2]~10_combout ) # (!\cpu|al_unit|Mux29~18_combout ))) # (!\cpu|alu_b|y[2]~34_combout  & (\cpu|alu_a|y[2]~10_combout  & 
// !\cpu|al_unit|Mux29~18_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux29~18_combout ))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|alu_b|y[2]~34_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|Mux29~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~19 .lut_mask = 16'hD5A8;
defparam \cpu|al_unit|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N18
cycloneii_lcell_comb \cpu|al_unit|Mux29~9 (
// Equation(s):
// \cpu|al_unit|Mux29~9_combout  = (\cpu|al_unit|Mux29~8_combout  & (((!\cpu|al_unit|ShiftLeft0~24_combout )))) # (!\cpu|al_unit|Mux29~8_combout  & ((\cpu|al_unit|ShiftLeft0~24_combout  & (\cpu|al_unit|ShiftRight1~20_combout )) # 
// (!\cpu|al_unit|ShiftLeft0~24_combout  & ((\cpu|al_unit|ShiftRight1~39_combout )))))

	.dataa(\cpu|al_unit|ShiftRight1~20_combout ),
	.datab(\cpu|al_unit|ShiftRight1~39_combout ),
	.datac(\cpu|al_unit|Mux29~8_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~24_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~9 .lut_mask = 16'h0AFC;
defparam \cpu|al_unit|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N6
cycloneii_lcell_comb \cpu|al_unit|Mux29~10 (
// Equation(s):
// \cpu|al_unit|Mux29~10_combout  = (\cpu|al_unit|Mux29~8_combout  & ((\cpu|al_unit|Mux29~9_combout  & ((\cpu|al_unit|ShiftRight0~65_combout ))) # (!\cpu|al_unit|Mux29~9_combout  & (\cpu|al_unit|ShiftRight1~22_combout )))) # (!\cpu|al_unit|Mux29~8_combout  & 
// (((\cpu|al_unit|Mux29~9_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~22_combout ),
	.datab(\cpu|al_unit|Mux29~8_combout ),
	.datac(\cpu|al_unit|ShiftRight0~65_combout ),
	.datad(\cpu|al_unit|Mux29~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~10 .lut_mask = 16'hF388;
defparam \cpu|al_unit|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y26_N18
cycloneii_lcell_comb \cpu|al_unit|Mux29~22 (
// Equation(s):
// \cpu|al_unit|Mux29~22_combout  = (\cpu|al_unit|Mux29~21_combout  & ((\cpu|al_unit|Mux29~10_combout ))) # (!\cpu|al_unit|Mux29~21_combout  & (\cpu|al_unit|Mux29~19_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|Mux29~21_combout ),
	.datac(\cpu|al_unit|Mux29~19_combout ),
	.datad(\cpu|al_unit|Mux29~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~22 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|Mux29~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N16
cycloneii_lcell_comb \cpu|link|y[2]~66 (
// Equation(s):
// \cpu|link|y[2]~66_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[2]~0_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux29~22_combout )))) # (!\cpu|cu|jal~0_combout  & (\cpu|link|y[5]~70_combout  & ((\cpu|al_unit|Mux29~22_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|link|y[5]~70_combout ),
	.datac(\cpu|pcplus4|p4[2]~0_combout ),
	.datad(\cpu|al_unit|Mux29~22_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[2]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[2]~66 .lut_mask = 16'hECA0;
defparam \cpu|link|y[2]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[2]));
// synopsys translate_off
defparam \in_port1[2]~I .input_async_reset = "none";
defparam \in_port1[2]~I .input_power_up = "low";
defparam \in_port1[2]~I .input_register_mode = "none";
defparam \in_port1[2]~I .input_sync_reset = "none";
defparam \in_port1[2]~I .oe_async_reset = "none";
defparam \in_port1[2]~I .oe_power_up = "low";
defparam \in_port1[2]~I .oe_register_mode = "none";
defparam \in_port1[2]~I .oe_sync_reset = "none";
defparam \in_port1[2]~I .operation_mode = "input";
defparam \in_port1[2]~I .output_async_reset = "none";
defparam \in_port1[2]~I .output_power_up = "low";
defparam \in_port1[2]~I .output_register_mode = "none";
defparam \in_port1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y27_N31
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[2] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [2]));

// Location: LCCOMB_X69_Y27_N30
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector29~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector29~0_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [2] & \cpu|al_unit|Mux29~22_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [2]),
	.datad(\cpu|al_unit|Mux29~22_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector29~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector29~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[2]));
// synopsys translate_off
defparam \in_port0[2]~I .input_async_reset = "none";
defparam \in_port0[2]~I .input_power_up = "low";
defparam \in_port0[2]~I .input_register_mode = "none";
defparam \in_port0[2]~I .input_sync_reset = "none";
defparam \in_port0[2]~I .oe_async_reset = "none";
defparam \in_port0[2]~I .oe_power_up = "low";
defparam \in_port0[2]~I .oe_register_mode = "none";
defparam \in_port0[2]~I .oe_sync_reset = "none";
defparam \in_port0[2]~I .operation_mode = "input";
defparam \in_port0[2]~I .output_async_reset = "none";
defparam \in_port0[2]~I .output_power_up = "low";
defparam \in_port0[2]~I .output_register_mode = "none";
defparam \in_port0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X70_Y23_N5
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[2] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [2]));

// Location: LCCOMB_X69_Y26_N20
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector29~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector29~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [2] & (!\cpu|al_unit|Mux28~8_combout  & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\dmem|io_input_reg|in_reg0 [2]),
	.datac(\cpu|al_unit|Mux28~8_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector29~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector29~1 .lut_mask = 16'h0400;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N18
cycloneii_lcell_comb \dmem|io_data_mux|y[2]~2 (
// Equation(s):
// \dmem|io_data_mux|y[2]~2_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector29~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector29~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [2]))

	.dataa(\dmem|dram|altsyncram_component|auto_generated|q_a [2]),
	.datab(\cpu|al_unit|Mux24~7_combout ),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector29~0_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector29~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[2]~2 .lut_mask = 16'hEEE2;
defparam \dmem|io_data_mux|y[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N30
cycloneii_lcell_comb \cpu|link|y[2]~67 (
// Equation(s):
// \cpu|link|y[2]~67_combout  = (\cpu|link|y[2]~66_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[2]~2_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\cpu|link|y[2]~66_combout ),
	.datad(\dmem|io_data_mux|y[2]~2_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[2]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[2]~67 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[2]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y27_N21
cycloneii_lcell_ff \cpu|rf|register[15][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~59_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[15][2]~regout ));

// Location: LCFF_X59_Y33_N5
cycloneii_lcell_ff \cpu|rf|register[13][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][2]~regout ));

// Location: LCCOMB_X59_Y33_N4
cycloneii_lcell_comb \cpu|rf|qa[2]~621 (
// Equation(s):
// \cpu|rf|qa[2]~621_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[13][2]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[12][2]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[12][2]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][2]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~621_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~621 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[2]~621 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneii_lcell_comb \cpu|rf|qa[2]~622 (
// Equation(s):
// \cpu|rf|qa[2]~622_combout  = (\cpu|rf|qa[2]~621_combout  & (((\cpu|rf|register[15][2]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|rf|qa[2]~621_combout  & (\cpu|rf|register[14][2]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[14][2]~regout ),
	.datab(\cpu|rf|register[15][2]~regout ),
	.datac(\cpu|rf|qa[2]~621_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~622_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~622 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[2]~622 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y27_N3
cycloneii_lcell_ff \cpu|rf|register[10][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][2]~regout ));

// Location: LCCOMB_X66_Y27_N12
cycloneii_lcell_comb \cpu|rf|qa[2]~604 (
// Equation(s):
// \cpu|rf|qa[2]~604_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[10][2]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][2]~regout ))))

	.dataa(\cpu|rf|register[8][2]~regout ),
	.datab(\cpu|rf|register[10][2]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~604_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~604 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[2]~604 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y27_N26
cycloneii_lcell_comb \cpu|rf|qa[2]~605 (
// Equation(s):
// \cpu|rf|qa[2]~605_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[2]~604_combout  & ((\cpu|rf|register[11][2]~regout ))) # (!\cpu|rf|qa[2]~604_combout  & (\cpu|rf|register[9][2]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[2]~604_combout ))))

	.dataa(\cpu|rf|register[9][2]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[11][2]~regout ),
	.datad(\cpu|rf|qa[2]~604_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~605_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~605 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[2]~605 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y31_N17
cycloneii_lcell_ff \cpu|rf|register[2][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[2][2]~regout ));

// Location: LCCOMB_X62_Y31_N16
cycloneii_lcell_comb \cpu|rf|qa[2]~618 (
// Equation(s):
// \cpu|rf|qa[2]~618_combout  = (\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|register[2][2]~regout ) # (\cpu|rf|qa[4]~17_combout )))) # (!\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[1][2]~regout  & ((!\cpu|rf|qa[4]~17_combout ))))

	.dataa(\cpu|rf|register[1][2]~regout ),
	.datab(\cpu|rf|qa[4]~14_combout ),
	.datac(\cpu|rf|register[2][2]~regout ),
	.datad(\cpu|rf|qa[4]~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~618_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~618 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[2]~618 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneii_lcell_comb \cpu|rf|qa[2]~616 (
// Equation(s):
// \cpu|rf|qa[2]~616_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[5][2]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[4][2]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[5][2]~regout ),
	.datac(\cpu|rf|register[4][2]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~616_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~616 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[2]~616 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N20
cycloneii_lcell_comb \cpu|rf|qa[2]~617 (
// Equation(s):
// \cpu|rf|qa[2]~617_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[2]~616_combout  & (\cpu|rf|register[7][2]~regout )) # (!\cpu|rf|qa[2]~616_combout  & ((\cpu|rf|register[6][2]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[2]~616_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[7][2]~regout ),
	.datac(\cpu|rf|register[6][2]~regout ),
	.datad(\cpu|rf|qa[2]~616_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~617_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~617 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[2]~617 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N14
cycloneii_lcell_comb \cpu|rf|qa[2]~619 (
// Equation(s):
// \cpu|rf|qa[2]~619_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[2]~618_combout  & (\cpu|rf|register[3][2]~regout )) # (!\cpu|rf|qa[2]~618_combout  & ((\cpu|rf|qa[2]~617_combout ))))) # (!\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[2]~618_combout ))))

	.dataa(\cpu|rf|register[3][2]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|qa[2]~618_combout ),
	.datad(\cpu|rf|qa[2]~617_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~619_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~619 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[2]~619 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y29_N21
cycloneii_lcell_ff \cpu|rf|register[22][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][2]~regout ));

// Location: LCFF_X69_Y29_N23
cycloneii_lcell_ff \cpu|rf|register[18][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][2]~regout ));

// Location: LCCOMB_X69_Y29_N22
cycloneii_lcell_comb \cpu|rf|qa[2]~606 (
// Equation(s):
// \cpu|rf|qa[2]~606_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][2]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[18][2]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[26][2]~regout ),
	.datac(\cpu|rf|register[18][2]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~606_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~606 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[2]~606 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y29_N20
cycloneii_lcell_comb \cpu|rf|qa[2]~607 (
// Equation(s):
// \cpu|rf|qa[2]~607_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[2]~606_combout  & (\cpu|rf|register[30][2]~regout )) # (!\cpu|rf|qa[2]~606_combout  & ((\cpu|rf|register[22][2]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[2]~606_combout ))))

	.dataa(\cpu|rf|register[30][2]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[22][2]~regout ),
	.datad(\cpu|rf|qa[2]~606_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~607_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~607 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[2]~607 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y32_N10
cycloneii_lcell_comb \cpu|rf|register[23][2]~feeder (
// Equation(s):
// \cpu|rf|register[23][2]~feeder_combout  = \cpu|link|y[2]~67_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[2]~67_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[23][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[23][2]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[23][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y32_N11
cycloneii_lcell_ff \cpu|rf|register[23][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[23][2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~38_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[23][2]~regout ));

// Location: LCCOMB_X65_Y32_N28
cycloneii_lcell_comb \cpu|rf|qa[2]~613 (
// Equation(s):
// \cpu|rf|qa[2]~613_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[23][2]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[19][2]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[19][2]~regout ),
	.datad(\cpu|rf|register[23][2]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~613_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~613 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[2]~613 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y32_N22
cycloneii_lcell_comb \cpu|rf|qa[2]~614 (
// Equation(s):
// \cpu|rf|qa[2]~614_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[2]~613_combout  & (\cpu|rf|register[31][2]~regout )) # (!\cpu|rf|qa[2]~613_combout  & ((\cpu|rf|register[27][2]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[2]~613_combout ))))

	.dataa(\cpu|rf|register[31][2]~regout ),
	.datab(\cpu|rf|register[27][2]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|qa[2]~613_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~614_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~614 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[2]~614 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y29_N25
cycloneii_lcell_ff \cpu|rf|register[28][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][2]~regout ));

// Location: LCCOMB_X67_Y29_N2
cycloneii_lcell_comb \cpu|rf|qa[2]~610 (
// Equation(s):
// \cpu|rf|qa[2]~610_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[24][2]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[16][2]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[16][2]~regout ),
	.datab(\cpu|rf|register[24][2]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~610_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~610 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[2]~610 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y29_N24
cycloneii_lcell_comb \cpu|rf|qa[2]~611 (
// Equation(s):
// \cpu|rf|qa[2]~611_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[2]~610_combout  & ((\cpu|rf|register[28][2]~regout ))) # (!\cpu|rf|qa[2]~610_combout  & (\cpu|rf|register[20][2]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[2]~610_combout ))))

	.dataa(\cpu|rf|register[20][2]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[28][2]~regout ),
	.datad(\cpu|rf|qa[2]~610_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~611_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~611 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[2]~611 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X71_Y29_N25
cycloneii_lcell_ff \cpu|rf|register[29][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][2]~regout ));

// Location: LCFF_X71_Y29_N9
cycloneii_lcell_ff \cpu|rf|register[17][2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[2]~67_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][2]~regout ));

// Location: LCCOMB_X71_Y29_N22
cycloneii_lcell_comb \cpu|rf|qa[2]~608 (
// Equation(s):
// \cpu|rf|qa[2]~608_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][2]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[17][2]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[21][2]~regout ),
	.datab(\cpu|rf|register[17][2]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~608_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~608 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[2]~608 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N24
cycloneii_lcell_comb \cpu|rf|qa[2]~609 (
// Equation(s):
// \cpu|rf|qa[2]~609_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[2]~608_combout  & ((\cpu|rf|register[29][2]~regout ))) # (!\cpu|rf|qa[2]~608_combout  & (\cpu|rf|register[25][2]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[2]~608_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][2]~regout ),
	.datac(\cpu|rf|register[29][2]~regout ),
	.datad(\cpu|rf|qa[2]~608_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~609_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~609 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[2]~609 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N2
cycloneii_lcell_comb \cpu|rf|qa[2]~612 (
// Equation(s):
// \cpu|rf|qa[2]~612_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\imem|irom|altsyncram_component|auto_generated|q_a [21])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[2]~609_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[2]~611_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[2]~611_combout ),
	.datad(\cpu|rf|qa[2]~609_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~612_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~612 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[2]~612 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N0
cycloneii_lcell_comb \cpu|rf|qa[2]~615 (
// Equation(s):
// \cpu|rf|qa[2]~615_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[2]~612_combout  & ((\cpu|rf|qa[2]~614_combout ))) # (!\cpu|rf|qa[2]~612_combout  & (\cpu|rf|qa[2]~607_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[2]~612_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|qa[2]~607_combout ),
	.datac(\cpu|rf|qa[2]~614_combout ),
	.datad(\cpu|rf|qa[2]~612_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~615_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~615 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[2]~615 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N12
cycloneii_lcell_comb \cpu|rf|qa[2]~620 (
// Equation(s):
// \cpu|rf|qa[2]~620_combout  = (\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[4]~10_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[2]~615_combout ))) # (!\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[2]~619_combout ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[2]~619_combout ),
	.datad(\cpu|rf|qa[2]~615_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~620_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~620 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[2]~620 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N18
cycloneii_lcell_comb \cpu|rf|qa[2]~623 (
// Equation(s):
// \cpu|rf|qa[2]~623_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[2]~620_combout  & (\cpu|rf|qa[2]~622_combout )) # (!\cpu|rf|qa[2]~620_combout  & ((\cpu|rf|qa[2]~605_combout ))))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[2]~620_combout ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[2]~622_combout ),
	.datac(\cpu|rf|qa[2]~605_combout ),
	.datad(\cpu|rf|qa[2]~620_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[2]~623_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[2]~623 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[2]~623 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N12
cycloneii_lcell_comb \cpu|alu_a|y[2]~10 (
// Equation(s):
// \cpu|alu_a|y[2]~10_combout  = (\cpu|cu|shift~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [8])) # (!\cpu|cu|shift~0_combout  & (((!\cpu|rf|Equal0~1_combout  & \cpu|rf|qa[2]~623_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|cu|shift~0_combout ),
	.datad(\cpu|rf|qa[2]~623_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[2]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[2]~10 .lut_mask = 16'hA3A0;
defparam \cpu|alu_a|y[2]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y30_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~60 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~60_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|alu_a|y[1]~12_combout  & (\cpu|al_unit|ShiftRight0~55_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|al_unit|ShiftRight1~34_combout )))))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~55_combout ),
	.datac(\cpu|al_unit|ShiftRight1~34_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~60 .lut_mask = 16'h88A0;
defparam \cpu|al_unit|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~61 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~61_combout  = (\cpu|alu_a|y[2]~10_combout  & (((\cpu|al_unit|ShiftRight0~59_combout )))) # (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftRight0~60_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight0~59_combout ),
	.datad(\cpu|al_unit|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~61 .lut_mask = 16'hF3E2;
defparam \cpu|al_unit|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~62 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~62_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & (\cpu|al_unit|ShiftRight0~52_combout  & \cpu|alu_a|y[2]~10_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftRight0~52_combout ),
	.datad(\cpu|alu_a|y[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~62 .lut_mask = 16'hEAAA;
defparam \cpu|al_unit|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~63 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~63_combout  = (\cpu|al_unit|ShiftRight0~62_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & (\cpu|al_unit|ShiftRight0~54_combout  & !\cpu|alu_a|y[2]~10_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~54_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~63 .lut_mask = 16'hFF08;
defparam \cpu|al_unit|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~64 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~64_combout  = (\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~61_combout )) # (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~63_combout )))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftRight0~61_combout ),
	.datac(\cpu|al_unit|ShiftRight0~63_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~64 .lut_mask = 16'hCCF0;
defparam \cpu|al_unit|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y22_N24
cycloneii_lcell_comb \cpu|al_unit|Mux16~2 (
// Equation(s):
// \cpu|al_unit|Mux16~2_combout  = (!\cpu|al_unit|ShiftLeft0~18_combout  & (!\cpu|cu|aluc[2]~9_combout  & \cpu|al_unit|Mux29~24_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(vcc),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|al_unit|Mux29~24_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~2 .lut_mask = 16'h0500;
defparam \cpu|al_unit|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N4
cycloneii_lcell_comb \cpu|al_unit|Mux30~2 (
// Equation(s):
// \cpu|al_unit|Mux30~2_combout  = (\cpu|al_unit|Mux16~2_combout  & ((\cpu|al_unit|ShiftRight0~50_combout ) # ((\cpu|al_unit|ShiftRight0~64_combout  & \cpu|alu_a|y[4]~8_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~50_combout ),
	.datab(\cpu|al_unit|ShiftRight0~64_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|al_unit|Mux16~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~2 .lut_mask = 16'hEA00;
defparam \cpu|al_unit|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N6
cycloneii_lcell_comb \cpu|al_unit|Mux30~5 (
// Equation(s):
// \cpu|al_unit|Mux30~5_combout  = (!\cpu|cu|aluc[0]~11_combout  & (\cpu|alu_b|y[1]~35_combout  $ (\cpu|alu_a|y[1]~12_combout )))

	.dataa(vcc),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|alu_b|y[1]~35_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~5 .lut_mask = 16'h0330;
defparam \cpu|al_unit|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y23_N28
cycloneii_lcell_comb \cpu|al_unit|Mux30~6 (
// Equation(s):
// \cpu|al_unit|Mux30~6_combout  = (\cpu|al_unit|Mux30~5_combout ) # ((!\cpu|alu_a|y[4]~8_combout  & (\cpu|al_unit|Mux14~0_combout  & \cpu|cu|aluc[0]~11_combout )))

	.dataa(\cpu|alu_a|y[4]~8_combout ),
	.datab(\cpu|al_unit|Mux30~5_combout ),
	.datac(\cpu|al_unit|Mux14~0_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~6 .lut_mask = 16'hDCCC;
defparam \cpu|al_unit|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y25_N4
cycloneii_lcell_comb \cpu|al_unit|Mux30~3 (
// Equation(s):
// \cpu|al_unit|Mux30~3_combout  = (\cpu|cu|aluc[0]~11_combout  & ((\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[1]~35_combout ) # (!\cpu|cu|aluc[2]~9_combout ))) # (!\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[1]~35_combout  & !\cpu|cu|aluc[2]~9_combout 
// ))))

	.dataa(\cpu|alu_a|y[1]~12_combout ),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|alu_b|y[1]~35_combout ),
	.datad(\cpu|cu|aluc[2]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~3 .lut_mask = 16'h80C8;
defparam \cpu|al_unit|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N6
cycloneii_lcell_comb \cpu|al_unit|Mux30~4 (
// Equation(s):
// \cpu|al_unit|Mux30~4_combout  = (!\cpu|cu|aluc[1]~2_combout  & ((\cpu|al_unit|Mux30~3_combout ) # ((!\cpu|cu|aluc[0]~11_combout  & \cpu|al_unit|Add0~59_combout ))))

	.dataa(\cpu|cu|aluc[1]~2_combout ),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(\cpu|al_unit|Add0~59_combout ),
	.datad(\cpu|al_unit|Mux30~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~4 .lut_mask = 16'h5510;
defparam \cpu|al_unit|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N16
cycloneii_lcell_comb \cpu|al_unit|Mux30~7 (
// Equation(s):
// \cpu|al_unit|Mux30~7_combout  = (\cpu|al_unit|Mux30~4_combout ) # ((\cpu|cu|aluc[1]~2_combout  & (\cpu|al_unit|Mux30~6_combout  & \cpu|cu|aluc[2]~9_combout )))

	.dataa(\cpu|cu|aluc[1]~2_combout ),
	.datab(\cpu|al_unit|Mux30~6_combout ),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|al_unit|Mux30~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~7 .lut_mask = 16'hFF80;
defparam \cpu|al_unit|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~40 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~40_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[16]~45_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[14]~38_combout )))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_b|y[16]~45_combout ),
	.datad(\cpu|alu_b|y[14]~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~40 .lut_mask = 16'hA280;
defparam \cpu|al_unit|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~41 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~41_combout  = (\cpu|al_unit|ShiftRight0~40_combout ) # ((!\cpu|alu_a|y[0]~7_combout  & \cpu|al_unit|ShiftRight0~23_combout ))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight0~23_combout ),
	.datad(\cpu|al_unit|ShiftRight0~40_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~41 .lut_mask = 16'hFF50;
defparam \cpu|al_unit|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~44 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~44_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~41_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~43_combout ))))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftRight0~43_combout ),
	.datad(\cpu|al_unit|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~44 .lut_mask = 16'hA820;
defparam \cpu|al_unit|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y29_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~18 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~18_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[11]~29_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[9]~30_combout )))

	.dataa(\cpu|alu_b|y[11]~29_combout ),
	.datab(vcc),
	.datac(\cpu|alu_b|y[9]~30_combout ),
	.datad(\cpu|alu_a|y[1]~12_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~18 .lut_mask = 16'hAAF0;
defparam \cpu|al_unit|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y26_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~47 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~47_combout  = (\cpu|al_unit|ShiftRight0~45_combout  & ((\cpu|alu_a|y[0]~7_combout  & ((\cpu|al_unit|ShiftRight0~46_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|al_unit|ShiftRight0~18_combout ))))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|al_unit|ShiftRight0~18_combout ),
	.datac(\cpu|al_unit|ShiftRight0~45_combout ),
	.datad(\cpu|al_unit|ShiftRight0~46_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~47 .lut_mask = 16'hE040;
defparam \cpu|al_unit|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~50 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~50_combout  = (!\cpu|alu_a|y[4]~8_combout  & ((\cpu|al_unit|ShiftRight0~49_combout ) # ((\cpu|al_unit|ShiftRight0~44_combout ) # (\cpu|al_unit|ShiftRight0~47_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~49_combout ),
	.datab(\cpu|al_unit|ShiftRight0~44_combout ),
	.datac(\cpu|al_unit|ShiftRight0~47_combout ),
	.datad(\cpu|alu_a|y[4]~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~50 .lut_mask = 16'h00FE;
defparam \cpu|al_unit|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N0
cycloneii_lcell_comb \cpu|al_unit|Mux30~0 (
// Equation(s):
// \cpu|al_unit|Mux30~0_combout  = (!\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftRight0~50_combout ) # ((\cpu|al_unit|ShiftRight1~84_combout  & \cpu|alu_a|y[4]~8_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~84_combout ),
	.datab(\cpu|alu_a|y[4]~8_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftRight0~50_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~0 .lut_mask = 16'h0F08;
defparam \cpu|al_unit|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N30
cycloneii_lcell_comb \cpu|al_unit|Mux30~1 (
// Equation(s):
// \cpu|al_unit|Mux30~1_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|Mux30~0_combout ) # ((\cpu|alu_b|y[31]~44_combout  & \cpu|al_unit|ShiftLeft0~18_combout ))))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|alu_b|y[31]~44_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|Mux30~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~1 .lut_mask = 16'hAA80;
defparam \cpu|al_unit|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N26
cycloneii_lcell_comb \cpu|al_unit|Mux30~8 (
// Equation(s):
// \cpu|al_unit|Mux30~8_combout  = (\cpu|al_unit|Mux30~1_combout ) # ((!\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|Mux30~2_combout ) # (\cpu|al_unit|Mux30~7_combout ))))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|al_unit|Mux30~2_combout ),
	.datac(\cpu|al_unit|Mux30~7_combout ),
	.datad(\cpu|al_unit|Mux30~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux30~8 .lut_mask = 16'hFF54;
defparam \cpu|al_unit|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N18
cycloneii_lcell_comb \cpu|nextpc|Mux30~2 (
// Equation(s):
// \cpu|nextpc|Mux30~2_combout  = (\cpu|rf|qa[1]~643_combout  & (!\cpu|cu|pcsource[0]~5_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|qa[1]~643_combout ),
	.datac(\cpu|cu|pcsource[0]~5_combout ),
	.datad(\cpu|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux30~2 .lut_mask = 16'h080C;
defparam \cpu|nextpc|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N19
cycloneii_lcell_ff \cpu|ip|q[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux30~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|pcsource[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [1]));

// Location: LCCOMB_X57_Y29_N14
cycloneii_lcell_comb \cpu|link|y[1]~68 (
// Equation(s):
// \cpu|link|y[1]~68_combout  = (\cpu|link|y[5]~70_combout  & ((\cpu|al_unit|Mux30~8_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|ip|q [1])))) # (!\cpu|link|y[5]~70_combout  & (((\cpu|cu|jal~0_combout  & \cpu|ip|q [1]))))

	.dataa(\cpu|link|y[5]~70_combout ),
	.datab(\cpu|al_unit|Mux30~8_combout ),
	.datac(\cpu|cu|jal~0_combout ),
	.datad(\cpu|ip|q [1]),
	.cin(gnd),
	.combout(\cpu|link|y[1]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[1]~68 .lut_mask = 16'hF888;
defparam \cpu|link|y[1]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[1]));
// synopsys translate_off
defparam \in_port1[1]~I .input_async_reset = "none";
defparam \in_port1[1]~I .input_power_up = "low";
defparam \in_port1[1]~I .input_register_mode = "none";
defparam \in_port1[1]~I .input_sync_reset = "none";
defparam \in_port1[1]~I .oe_async_reset = "none";
defparam \in_port1[1]~I .oe_power_up = "low";
defparam \in_port1[1]~I .oe_register_mode = "none";
defparam \in_port1[1]~I .oe_sync_reset = "none";
defparam \in_port1[1]~I .operation_mode = "input";
defparam \in_port1[1]~I .output_async_reset = "none";
defparam \in_port1[1]~I .output_power_up = "low";
defparam \in_port1[1]~I .output_register_mode = "none";
defparam \in_port1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y31_N1
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[1] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [1]));

// Location: LCCOMB_X54_Y31_N0
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector30~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector30~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [1] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [1]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector30~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector30~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[1]));
// synopsys translate_off
defparam \in_port0[1]~I .input_async_reset = "none";
defparam \in_port0[1]~I .input_power_up = "low";
defparam \in_port0[1]~I .input_register_mode = "none";
defparam \in_port0[1]~I .input_sync_reset = "none";
defparam \in_port0[1]~I .oe_async_reset = "none";
defparam \in_port0[1]~I .oe_power_up = "low";
defparam \in_port0[1]~I .oe_register_mode = "none";
defparam \in_port0[1]~I .oe_sync_reset = "none";
defparam \in_port0[1]~I .operation_mode = "input";
defparam \in_port0[1]~I .output_async_reset = "none";
defparam \in_port0[1]~I .output_power_up = "low";
defparam \in_port0[1]~I .output_register_mode = "none";
defparam \in_port0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X61_Y28_N5
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[1] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [1]));

// Location: LCCOMB_X61_Y28_N4
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector30~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector30~1_combout  = (!\cpu|al_unit|Mux28~8_combout  & (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [1] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [1]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector30~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector30~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N6
cycloneii_lcell_comb \dmem|io_data_mux|y[1]~1 (
// Equation(s):
// \dmem|io_data_mux|y[1]~1_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector30~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector30~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [1]))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|dram|altsyncram_component|auto_generated|q_a [1]),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector30~0_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector30~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[1]~1 .lut_mask = 16'hEEE4;
defparam \dmem|io_data_mux|y[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N12
cycloneii_lcell_comb \cpu|link|y[1]~69 (
// Equation(s):
// \cpu|link|y[1]~69_combout  = (\cpu|link|y[1]~68_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[1]~1_combout ))

	.dataa(\cpu|link|y[5]~5_combout ),
	.datab(vcc),
	.datac(\cpu|link|y[1]~68_combout ),
	.datad(\dmem|io_data_mux|y[1]~1_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[1]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[1]~69 .lut_mask = 16'hFAF0;
defparam \cpu|link|y[1]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y28_N5
cycloneii_lcell_ff \cpu|rf|register[10][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][1]~regout ));

// Location: LCFF_X65_Y34_N21
cycloneii_lcell_ff \cpu|rf|register[9][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][1]~regout ));

// Location: LCCOMB_X67_Y31_N26
cycloneii_lcell_comb \cpu|rf|qa[1]~624 (
// Equation(s):
// \cpu|rf|qa[1]~624_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|register[9][1]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[8][1]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[9][1]~regout ),
	.datad(\cpu|rf|register[8][1]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~624_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~624 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[1]~624 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y28_N14
cycloneii_lcell_comb \cpu|rf|qa[1]~625 (
// Equation(s):
// \cpu|rf|qa[1]~625_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[1]~624_combout  & (\cpu|rf|register[11][1]~regout )) # (!\cpu|rf|qa[1]~624_combout  & ((\cpu|rf|register[10][1]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[1]~624_combout ))))

	.dataa(\cpu|rf|register[11][1]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[10][1]~regout ),
	.datad(\cpu|rf|qa[1]~624_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~625_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~625 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[1]~625 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N28
cycloneii_lcell_comb \cpu|rf|qa[1]~636 (
// Equation(s):
// \cpu|rf|qa[1]~636_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|register[6][1]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[4][1]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[6][1]~regout ),
	.datad(\cpu|rf|register[4][1]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~636_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~636 .lut_mask = 16'hB9A8;
defparam \cpu|rf|qa[1]~636 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y29_N8
cycloneii_lcell_comb \cpu|rf|qa[1]~637 (
// Equation(s):
// \cpu|rf|qa[1]~637_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[1]~636_combout  & (\cpu|rf|register[7][1]~regout )) # (!\cpu|rf|qa[1]~636_combout  & ((\cpu|rf|register[5][1]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[1]~636_combout ))))

	.dataa(\cpu|rf|register[7][1]~regout ),
	.datab(\cpu|rf|register[5][1]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[1]~636_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~637_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~637 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[1]~637 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y29_N16
cycloneii_lcell_comb \cpu|rf|qa[1]~638 (
// Equation(s):
// \cpu|rf|qa[1]~638_combout  = (\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|qa[4]~17_combout )))) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[1]~637_combout ))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][1]~regout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|register[1][1]~regout ),
	.datac(\cpu|rf|qa[1]~637_combout ),
	.datad(\cpu|rf|qa[4]~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~638_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~638 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[1]~638 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N20
cycloneii_lcell_comb \cpu|rf|qa[1]~639 (
// Equation(s):
// \cpu|rf|qa[1]~639_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[1]~638_combout  & (\cpu|rf|register[3][1]~regout )) # (!\cpu|rf|qa[1]~638_combout  & ((\cpu|rf|register[2][1]~regout ))))) # (!\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|qa[1]~638_combout 
// ))))

	.dataa(\cpu|rf|register[3][1]~regout ),
	.datab(\cpu|rf|qa[4]~14_combout ),
	.datac(\cpu|rf|qa[1]~638_combout ),
	.datad(\cpu|rf|register[2][1]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~639_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~639 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[1]~639 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N12
cycloneii_lcell_comb \cpu|rf|register[29][1]~feeder (
// Equation(s):
// \cpu|rf|register[29][1]~feeder_combout  = \cpu|link|y[1]~69_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[1]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[29][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[29][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[29][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y33_N13
cycloneii_lcell_ff \cpu|rf|register[29][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[29][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][1]~regout ));

// Location: LCFF_X65_Y29_N13
cycloneii_lcell_ff \cpu|rf|register[21][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][1]~regout ));

// Location: LCCOMB_X65_Y29_N12
cycloneii_lcell_comb \cpu|rf|qa[1]~626 (
// Equation(s):
// \cpu|rf|qa[1]~626_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\imem|irom|altsyncram_component|auto_generated|q_a [23])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[21][1]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[17][1]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[21][1]~regout ),
	.datad(\cpu|rf|register[17][1]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~626_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~626 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[1]~626 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N16
cycloneii_lcell_comb \cpu|rf|qa[1]~627 (
// Equation(s):
// \cpu|rf|qa[1]~627_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[1]~626_combout  & (\cpu|rf|register[29][1]~regout )) # (!\cpu|rf|qa[1]~626_combout  & ((\cpu|rf|register[25][1]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[1]~626_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[29][1]~regout ),
	.datac(\cpu|rf|register[25][1]~regout ),
	.datad(\cpu|rf|qa[1]~626_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~627_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~627 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[1]~627 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y30_N7
cycloneii_lcell_ff \cpu|rf|register[18][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[1]~69_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[18][1]~regout ));

// Location: LCCOMB_X67_Y26_N28
cycloneii_lcell_comb \cpu|rf|qa[1]~628 (
// Equation(s):
// \cpu|rf|qa[1]~628_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[26][1]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[18][1]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[18][1]~regout ),
	.datac(\cpu|rf|register[26][1]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~628_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~628 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[1]~628 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y26_N6
cycloneii_lcell_comb \cpu|rf|qa[1]~629 (
// Equation(s):
// \cpu|rf|qa[1]~629_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[1]~628_combout  & ((\cpu|rf|register[30][1]~regout ))) # (!\cpu|rf|qa[1]~628_combout  & (\cpu|rf|register[22][1]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[1]~628_combout ))))

	.dataa(\cpu|rf|register[22][1]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[30][1]~regout ),
	.datad(\cpu|rf|qa[1]~628_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~629_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~629 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[1]~629 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N8
cycloneii_lcell_comb \cpu|rf|register[28][1]~feeder (
// Equation(s):
// \cpu|rf|register[28][1]~feeder_combout  = \cpu|link|y[1]~69_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[1]~69_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[28][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[28][1]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[28][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y24_N9
cycloneii_lcell_ff \cpu|rf|register[28][1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[28][1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][1]~regout ));

// Location: LCCOMB_X63_Y24_N30
cycloneii_lcell_comb \cpu|rf|qa[1]~630 (
// Equation(s):
// \cpu|rf|qa[1]~630_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[24][1]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (((\cpu|rf|register[16][1]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|rf|register[24][1]~regout ),
	.datab(\cpu|rf|register[16][1]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~630_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~630 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[1]~630 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y24_N6
cycloneii_lcell_comb \cpu|rf|qa[1]~631 (
// Equation(s):
// \cpu|rf|qa[1]~631_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[1]~630_combout  & ((\cpu|rf|register[28][1]~regout ))) # (!\cpu|rf|qa[1]~630_combout  & (\cpu|rf|register[20][1]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[1]~630_combout ))))

	.dataa(\cpu|rf|register[20][1]~regout ),
	.datab(\cpu|rf|register[28][1]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|rf|qa[1]~630_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~631_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~631 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[1]~631 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N30
cycloneii_lcell_comb \cpu|rf|qa[1]~632 (
// Equation(s):
// \cpu|rf|qa[1]~632_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\imem|irom|altsyncram_component|auto_generated|q_a [22])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[1]~629_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[1]~631_combout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[1]~629_combout ),
	.datad(\cpu|rf|qa[1]~631_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~632_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~632 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[1]~632 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N12
cycloneii_lcell_comb \cpu|rf|qa[1]~635 (
// Equation(s):
// \cpu|rf|qa[1]~635_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[1]~632_combout  & (\cpu|rf|qa[1]~634_combout )) # (!\cpu|rf|qa[1]~632_combout  & ((\cpu|rf|qa[1]~627_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[1]~632_combout ))))

	.dataa(\cpu|rf|qa[1]~634_combout ),
	.datab(\cpu|rf|qa[1]~627_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[1]~632_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~635_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~635 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[1]~635 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N30
cycloneii_lcell_comb \cpu|rf|qa[1]~640 (
// Equation(s):
// \cpu|rf|qa[1]~640_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~13_combout ) # ((\cpu|rf|qa[1]~635_combout )))) # (!\cpu|rf|qa[4]~10_combout  & (!\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[1]~639_combout )))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[4]~13_combout ),
	.datac(\cpu|rf|qa[1]~639_combout ),
	.datad(\cpu|rf|qa[1]~635_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~640_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~640 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[1]~640 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N16
cycloneii_lcell_comb \cpu|rf|qa[1]~643 (
// Equation(s):
// \cpu|rf|qa[1]~643_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[1]~640_combout  & (\cpu|rf|qa[1]~642_combout )) # (!\cpu|rf|qa[1]~640_combout  & ((\cpu|rf|qa[1]~625_combout ))))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[1]~640_combout ))))

	.dataa(\cpu|rf|qa[1]~642_combout ),
	.datab(\cpu|rf|qa[4]~13_combout ),
	.datac(\cpu|rf|qa[1]~625_combout ),
	.datad(\cpu|rf|qa[1]~640_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[1]~643_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[1]~643 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[1]~643 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y28_N26
cycloneii_lcell_comb \cpu|alu_a|y[1]~12 (
// Equation(s):
// \cpu|alu_a|y[1]~12_combout  = (\cpu|cu|shift~0_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [7])) # (!\cpu|cu|shift~0_combout  & (((!\cpu|rf|Equal0~1_combout  & \cpu|rf|qa[1]~643_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|rf|qa[1]~643_combout ),
	.datad(\cpu|cu|shift~0_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[1]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[1]~12 .lut_mask = 16'hAA30;
defparam \cpu|alu_a|y[1]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~19 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~19_combout  = (\cpu|alu_a|y[1]~12_combout  & (\cpu|alu_b|y[10]~31_combout )) # (!\cpu|alu_a|y[1]~12_combout  & ((\cpu|alu_b|y[8]~32_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[1]~12_combout ),
	.datac(\cpu|alu_b|y[10]~31_combout ),
	.datad(\cpu|alu_b|y[8]~32_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~19 .lut_mask = 16'hF3C0;
defparam \cpu|al_unit|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N0
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~20 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~20_combout  = (\cpu|alu_a|y[0]~7_combout  & ((\cpu|al_unit|ShiftRight0~18_combout ))) # (!\cpu|alu_a|y[0]~7_combout  & (\cpu|al_unit|ShiftRight0~19_combout ))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(\cpu|al_unit|ShiftRight0~19_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~20 .lut_mask = 16'hEE44;
defparam \cpu|al_unit|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~77 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~77_combout  = (\cpu|al_unit|ShiftRight0~45_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight0~30_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftRight0~45_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datad(\cpu|al_unit|ShiftRight0~30_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~77 .lut_mask = 16'hC888;
defparam \cpu|al_unit|ShiftRight0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y28_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~78 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~78_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & (!\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftRight0~35_combout ))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftRight0~35_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~78 .lut_mask = 16'h2200;
defparam \cpu|al_unit|ShiftRight0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N16
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~80 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~80_combout  = (\cpu|al_unit|ShiftRight0~77_combout ) # ((!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~79_combout ) # (\cpu|al_unit|ShiftRight0~78_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~79_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftRight0~77_combout ),
	.datad(\cpu|al_unit|ShiftRight0~78_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~80 .lut_mask = 16'hF3F2;
defparam \cpu|al_unit|ShiftRight0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneii_lcell_comb \cpu|al_unit|Mux29~13 (
// Equation(s):
// \cpu|al_unit|Mux29~13_combout  = (\cpu|al_unit|ShiftLeft0~18_combout ) # (!\cpu|cu|aluc[0]~11_combout )

	.dataa(vcc),
	.datab(\cpu|cu|aluc[0]~11_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~13 .lut_mask = 16'hFF33;
defparam \cpu|al_unit|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N6
cycloneii_lcell_comb \cpu|al_unit|Mux27~0 (
// Equation(s):
// \cpu|al_unit|Mux27~0_combout  = (\cpu|al_unit|Mux29~23_combout ) # ((\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Mux29~13_combout ))) # (!\cpu|al_unit|Mux29~11_combout  & (\cpu|al_unit|Add0~68_combout )))

	.dataa(\cpu|al_unit|Mux29~23_combout ),
	.datab(\cpu|al_unit|Mux29~11_combout ),
	.datac(\cpu|al_unit|Add0~68_combout ),
	.datad(\cpu|al_unit|Mux29~13_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~0 .lut_mask = 16'hFEBA;
defparam \cpu|al_unit|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N0
cycloneii_lcell_comb \cpu|al_unit|Mux27~1 (
// Equation(s):
// \cpu|al_unit|Mux27~1_combout  = (\cpu|al_unit|Mux29~11_combout  & (\cpu|al_unit|ShiftRight0~80_combout  & !\cpu|al_unit|Mux27~0_combout )) # (!\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Mux27~0_combout )))

	.dataa(vcc),
	.datab(\cpu|al_unit|Mux29~11_combout ),
	.datac(\cpu|al_unit|ShiftRight0~80_combout ),
	.datad(\cpu|al_unit|Mux27~0_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~1 .lut_mask = 16'h33C0;
defparam \cpu|al_unit|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N26
cycloneii_lcell_comb \cpu|al_unit|Mux27~2 (
// Equation(s):
// \cpu|al_unit|Mux27~2_combout  = (\cpu|al_unit|Mux27~1_combout  & (\cpu|alu_b|y[4]~43_combout  $ (((\cpu|alu_a|y[4]~8_combout ))))) # (!\cpu|al_unit|Mux27~1_combout  & (((\cpu|alu_a|y[3]~9_combout ))))

	.dataa(\cpu|alu_b|y[4]~43_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|al_unit|Mux27~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~2 .lut_mask = 16'h5ACC;
defparam \cpu|al_unit|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N12
cycloneii_lcell_comb \cpu|al_unit|Mux27~3 (
// Equation(s):
// \cpu|al_unit|Mux27~3_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux27~1_combout  & ((\cpu|al_unit|Mux27~2_combout ))) # (!\cpu|al_unit|Mux27~1_combout  & (\cpu|al_unit|ShiftLeft0~32_combout  & !\cpu|al_unit|Mux27~2_combout )))) # 
// (!\cpu|al_unit|Mux29~12_combout  & (\cpu|al_unit|Mux27~1_combout ))

	.dataa(\cpu|al_unit|Mux29~12_combout ),
	.datab(\cpu|al_unit|Mux27~1_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~32_combout ),
	.datad(\cpu|al_unit|Mux27~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~3 .lut_mask = 16'hCC64;
defparam \cpu|al_unit|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N18
cycloneii_lcell_comb \cpu|al_unit|Mux27~4 (
// Equation(s):
// \cpu|al_unit|Mux27~4_combout  = (\cpu|al_unit|Mux29~16_combout  & (!\cpu|al_unit|Mux29~17_combout )) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~65_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux27~3_combout )))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|al_unit|Mux29~17_combout ),
	.datac(\cpu|al_unit|ShiftRight1~65_combout ),
	.datad(\cpu|al_unit|Mux27~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~4 .lut_mask = 16'h7362;
defparam \cpu|al_unit|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N28
cycloneii_lcell_comb \cpu|al_unit|Mux27~5 (
// Equation(s):
// \cpu|al_unit|Mux27~5_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[4]~8_combout  & ((\cpu|alu_b|y[4]~43_combout ) # (!\cpu|al_unit|Mux27~4_combout ))) # (!\cpu|alu_a|y[4]~8_combout  & (\cpu|alu_b|y[4]~43_combout  & 
// !\cpu|al_unit|Mux27~4_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux27~4_combout ))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|alu_a|y[4]~8_combout ),
	.datac(\cpu|alu_b|y[4]~43_combout ),
	.datad(\cpu|al_unit|Mux27~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~5 .lut_mask = 16'hD5A8;
defparam \cpu|al_unit|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N22
cycloneii_lcell_comb \cpu|al_unit|Mux27~6 (
// Equation(s):
// \cpu|al_unit|Mux27~6_combout  = (\cpu|al_unit|Mux26~3_combout  & (((\cpu|al_unit|Mux26~2_combout ) # (\cpu|al_unit|Mux27~5_combout )))) # (!\cpu|al_unit|Mux26~3_combout  & (\cpu|al_unit|ShiftRight0~26_combout  & (!\cpu|al_unit|Mux26~2_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~26_combout ),
	.datab(\cpu|al_unit|Mux26~3_combout ),
	.datac(\cpu|al_unit|Mux26~2_combout ),
	.datad(\cpu|al_unit|Mux27~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~6 .lut_mask = 16'hCEC2;
defparam \cpu|al_unit|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N4
cycloneii_lcell_comb \cpu|al_unit|Mux27~7 (
// Equation(s):
// \cpu|al_unit|Mux27~7_combout  = (\cpu|al_unit|Mux26~2_combout  & ((\cpu|al_unit|Mux27~6_combout  & (\cpu|al_unit|ShiftRight0~82_combout )) # (!\cpu|al_unit|Mux27~6_combout  & ((\cpu|al_unit|ShiftRight0~20_combout ))))) # (!\cpu|al_unit|Mux26~2_combout  & 
// (((\cpu|al_unit|Mux27~6_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~82_combout ),
	.datab(\cpu|al_unit|ShiftRight0~20_combout ),
	.datac(\cpu|al_unit|Mux26~2_combout ),
	.datad(\cpu|al_unit|Mux27~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux27~7 .lut_mask = 16'hAFC0;
defparam \cpu|al_unit|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N8
cycloneii_lcell_comb \cpu|link|y[4]~62 (
// Equation(s):
// \cpu|link|y[4]~62_combout  = (\cpu|cu|jal~0_combout  & ((\cpu|pcplus4|p4[4]~4_combout ) # ((\cpu|link|y[5]~70_combout  & \cpu|al_unit|Mux27~7_combout )))) # (!\cpu|cu|jal~0_combout  & (\cpu|link|y[5]~70_combout  & ((\cpu|al_unit|Mux27~7_combout ))))

	.dataa(\cpu|cu|jal~0_combout ),
	.datab(\cpu|link|y[5]~70_combout ),
	.datac(\cpu|pcplus4|p4[4]~4_combout ),
	.datad(\cpu|al_unit|Mux27~7_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[4]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[4]~62 .lut_mask = 16'hECA0;
defparam \cpu|link|y[4]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[4]));
// synopsys translate_off
defparam \in_port0[4]~I .input_async_reset = "none";
defparam \in_port0[4]~I .input_power_up = "low";
defparam \in_port0[4]~I .input_register_mode = "none";
defparam \in_port0[4]~I .input_sync_reset = "none";
defparam \in_port0[4]~I .oe_async_reset = "none";
defparam \in_port0[4]~I .oe_power_up = "low";
defparam \in_port0[4]~I .oe_register_mode = "none";
defparam \in_port0[4]~I .oe_sync_reset = "none";
defparam \in_port0[4]~I .operation_mode = "input";
defparam \in_port0[4]~I .output_async_reset = "none";
defparam \in_port0[4]~I .output_power_up = "low";
defparam \in_port0[4]~I .output_register_mode = "none";
defparam \in_port0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y24_N21
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[4] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [4]));

// Location: LCCOMB_X69_Y24_N20
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector27~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector27~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg0 [4] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [4]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector27~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector27~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N28
cycloneii_lcell_comb \dmem|io_data_mux|y[4]~4 (
// Equation(s):
// \dmem|io_data_mux|y[4]~4_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector27~0_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector27~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [4]))))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector27~0_combout ),
	.datab(\cpu|al_unit|Mux24~7_combout ),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector27~1_combout ),
	.datad(\dmem|dram|altsyncram_component|auto_generated|q_a [4]),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[4]~4 .lut_mask = 16'hFBC8;
defparam \dmem|io_data_mux|y[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N10
cycloneii_lcell_comb \cpu|link|y[4]~63 (
// Equation(s):
// \cpu|link|y[4]~63_combout  = (\cpu|link|y[4]~62_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[4]~4_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\cpu|link|y[4]~62_combout ),
	.datad(\dmem|io_data_mux|y[4]~4_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[4]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[4]~63 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[4]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y27_N25
cycloneii_lcell_ff \cpu|rf|register[11][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][4]~regout ));

// Location: LCCOMB_X65_Y24_N0
cycloneii_lcell_comb \cpu|rf|qa[4]~564 (
// Equation(s):
// \cpu|rf|qa[4]~564_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|register[10][4]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|rf|register[8][4]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[8][4]~regout ),
	.datab(\cpu|rf|register[10][4]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~564_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~564 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[4]~564 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y24_N14
cycloneii_lcell_comb \cpu|rf|qa[4]~565 (
// Equation(s):
// \cpu|rf|qa[4]~565_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[4]~564_combout  & ((\cpu|rf|register[11][4]~regout ))) # (!\cpu|rf|qa[4]~564_combout  & (\cpu|rf|register[9][4]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[4]~564_combout ))))

	.dataa(\cpu|rf|register[9][4]~regout ),
	.datab(\cpu|rf|register[11][4]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[4]~564_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~565_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~565 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[4]~565 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneii_lcell_comb \cpu|rf|qa[4]~581 (
// Equation(s):
// \cpu|rf|qa[4]~581_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[13][4]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[12][4]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[12][4]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[13][4]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~581_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~581 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[4]~581 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneii_lcell_comb \cpu|rf|qa[4]~582 (
// Equation(s):
// \cpu|rf|qa[4]~582_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[4]~581_combout  & ((\cpu|rf|register[15][4]~regout ))) # (!\cpu|rf|qa[4]~581_combout  & (\cpu|rf|register[14][4]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[4]~581_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[14][4]~regout ),
	.datac(\cpu|rf|qa[4]~581_combout ),
	.datad(\cpu|rf|register[15][4]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~582_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~582 .lut_mask = 16'hF858;
defparam \cpu|rf|qa[4]~582 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneii_lcell_comb \cpu|rf|qa[4]~576 (
// Equation(s):
// \cpu|rf|qa[4]~576_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[5][4]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[4][4]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[4][4]~regout ),
	.datab(\cpu|rf|register[5][4]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~576_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~576 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[4]~576 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneii_lcell_comb \cpu|rf|qa[4]~577 (
// Equation(s):
// \cpu|rf|qa[4]~577_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[4]~576_combout  & ((\cpu|rf|register[7][4]~regout ))) # (!\cpu|rf|qa[4]~576_combout  & (\cpu|rf|register[6][4]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[4]~576_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[6][4]~regout ),
	.datac(\cpu|rf|register[7][4]~regout ),
	.datad(\cpu|rf|qa[4]~576_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~577_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~577 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[4]~577 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N10
cycloneii_lcell_comb \cpu|rf|qa[4]~578 (
// Equation(s):
// \cpu|rf|qa[4]~578_combout  = (\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|register[2][4]~regout ) # (\cpu|rf|qa[4]~17_combout )))) # (!\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[1][4]~regout  & ((!\cpu|rf|qa[4]~17_combout ))))

	.dataa(\cpu|rf|register[1][4]~regout ),
	.datab(\cpu|rf|register[2][4]~regout ),
	.datac(\cpu|rf|qa[4]~14_combout ),
	.datad(\cpu|rf|qa[4]~17_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~578_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~578 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[4]~578 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N6
cycloneii_lcell_comb \cpu|rf|qa[4]~579 (
// Equation(s):
// \cpu|rf|qa[4]~579_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[4]~578_combout  & (\cpu|rf|register[3][4]~regout )) # (!\cpu|rf|qa[4]~578_combout  & ((\cpu|rf|qa[4]~577_combout ))))) # (!\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[4]~578_combout ))))

	.dataa(\cpu|rf|register[3][4]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|qa[4]~577_combout ),
	.datad(\cpu|rf|qa[4]~578_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~579_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~579 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[4]~579 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y28_N29
cycloneii_lcell_ff \cpu|rf|register[28][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[28][4]~regout ));

// Location: LCFF_X65_Y29_N3
cycloneii_lcell_ff \cpu|rf|register[24][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[24][4]~regout ));

// Location: LCCOMB_X65_Y29_N2
cycloneii_lcell_comb \cpu|rf|qa[4]~570 (
// Equation(s):
// \cpu|rf|qa[4]~570_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|register[24][4]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// (\cpu|rf|register[16][4]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[16][4]~regout ),
	.datac(\cpu|rf|register[24][4]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~570_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~570 .lut_mask = 16'hAAE4;
defparam \cpu|rf|qa[4]~570 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y28_N28
cycloneii_lcell_comb \cpu|rf|qa[4]~571 (
// Equation(s):
// \cpu|rf|qa[4]~571_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[4]~570_combout  & ((\cpu|rf|register[28][4]~regout ))) # (!\cpu|rf|qa[4]~570_combout  & (\cpu|rf|register[20][4]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[4]~570_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|rf|register[20][4]~regout ),
	.datac(\cpu|rf|register[28][4]~regout ),
	.datad(\cpu|rf|qa[4]~570_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~571_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~571 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[4]~571 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y29_N1
cycloneii_lcell_ff \cpu|rf|register[21][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][4]~regout ));

// Location: LCCOMB_X65_Y29_N0
cycloneii_lcell_comb \cpu|rf|qa[4]~568 (
// Equation(s):
// \cpu|rf|qa[4]~568_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][4]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][4]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[17][4]~regout ),
	.datac(\cpu|rf|register[21][4]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~568_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~568 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[4]~568 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y33_N16
cycloneii_lcell_comb \cpu|rf|qa[4]~569 (
// Equation(s):
// \cpu|rf|qa[4]~569_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[4]~568_combout  & (\cpu|rf|register[29][4]~regout )) # (!\cpu|rf|qa[4]~568_combout  & ((\cpu|rf|register[25][4]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[4]~568_combout ))))

	.dataa(\cpu|rf|register[29][4]~regout ),
	.datab(\cpu|rf|register[25][4]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|qa[4]~568_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~569_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~569 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[4]~569 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N8
cycloneii_lcell_comb \cpu|rf|qa[4]~572 (
// Equation(s):
// \cpu|rf|qa[4]~572_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|qa[4]~569_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[4]~571_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[4]~571_combout ),
	.datad(\cpu|rf|qa[4]~569_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~572_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~572 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[4]~572 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y30_N19
cycloneii_lcell_ff \cpu|rf|register[22][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[22][4]~regout ));

// Location: LCFF_X67_Y26_N21
cycloneii_lcell_ff \cpu|rf|register[26][4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[4]~63_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[26][4]~regout ));

// Location: LCCOMB_X67_Y26_N20
cycloneii_lcell_comb \cpu|rf|qa[4]~566 (
// Equation(s):
// \cpu|rf|qa[4]~566_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[26][4]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[18][4]~regout ))))

	.dataa(\cpu|rf|register[18][4]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[26][4]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~566_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~566 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[4]~566 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N18
cycloneii_lcell_comb \cpu|rf|qa[4]~567 (
// Equation(s):
// \cpu|rf|qa[4]~567_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[4]~566_combout  & (\cpu|rf|register[30][4]~regout )) # (!\cpu|rf|qa[4]~566_combout  & ((\cpu|rf|register[22][4]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[4]~566_combout ))))

	.dataa(\cpu|rf|register[30][4]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[22][4]~regout ),
	.datad(\cpu|rf|qa[4]~566_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~567_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~567 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[4]~567 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y30_N10
cycloneii_lcell_comb \cpu|rf|qa[4]~575 (
// Equation(s):
// \cpu|rf|qa[4]~575_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[4]~572_combout  & (\cpu|rf|qa[4]~574_combout )) # (!\cpu|rf|qa[4]~572_combout  & ((\cpu|rf|qa[4]~567_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[4]~572_combout ))))

	.dataa(\cpu|rf|qa[4]~574_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[4]~572_combout ),
	.datad(\cpu|rf|qa[4]~567_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~575_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~575 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[4]~575 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneii_lcell_comb \cpu|rf|qa[4]~580 (
// Equation(s):
// \cpu|rf|qa[4]~580_combout  = (\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[4]~10_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~575_combout ))) # (!\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[4]~579_combout ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[4]~579_combout ),
	.datad(\cpu|rf|qa[4]~575_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~580_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~580 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[4]~580 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneii_lcell_comb \cpu|rf|qa[4]~583 (
// Equation(s):
// \cpu|rf|qa[4]~583_combout  = (\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[4]~580_combout  & ((\cpu|rf|qa[4]~582_combout ))) # (!\cpu|rf|qa[4]~580_combout  & (\cpu|rf|qa[4]~565_combout )))) # (!\cpu|rf|qa[4]~13_combout  & (((\cpu|rf|qa[4]~580_combout ))))

	.dataa(\cpu|rf|qa[4]~13_combout ),
	.datab(\cpu|rf|qa[4]~565_combout ),
	.datac(\cpu|rf|qa[4]~582_combout ),
	.datad(\cpu|rf|qa[4]~580_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[4]~583_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[4]~583 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[4]~583 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneii_lcell_comb \cpu|alu_a|y[4]~8 (
// Equation(s):
// \cpu|alu_a|y[4]~8_combout  = (\cpu|cu|shift~0_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [10])))) # (!\cpu|cu|shift~0_combout  & (!\cpu|rf|Equal0~1_combout  & ((\cpu|rf|qa[4]~583_combout ))))

	.dataa(\cpu|cu|shift~0_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.datad(\cpu|rf|qa[4]~583_combout ),
	.cin(gnd),
	.combout(\cpu|alu_a|y[4]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_a|y[4]~8 .lut_mask = 16'hB1A0;
defparam \cpu|alu_a|y[4]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneii_lcell_comb \cpu|al_unit|Mux29~20 (
// Equation(s):
// \cpu|al_unit|Mux29~20_combout  = (!\cpu|alu_a|y[4]~8_combout  & !\cpu|al_unit|ShiftLeft0~18_combout )

	.dataa(vcc),
	.datab(\cpu|alu_a|y[4]~8_combout ),
	.datac(vcc),
	.datad(\cpu|al_unit|ShiftLeft0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~20 .lut_mask = 16'h0033;
defparam \cpu|al_unit|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneii_lcell_comb \cpu|al_unit|Mux29~21 (
// Equation(s):
// \cpu|al_unit|Mux29~21_combout  = (!\cpu|cu|aluc[2]~9_combout  & (\cpu|al_unit|Mux29~20_combout  & ((\cpu|cu|aluc[3]~4_combout ) # (\cpu|al_unit|Mux29~24_combout ))))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(\cpu|cu|aluc[3]~4_combout ),
	.datac(\cpu|al_unit|Mux29~24_combout ),
	.datad(\cpu|al_unit|Mux29~20_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux29~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux29~21 .lut_mask = 16'h5400;
defparam \cpu|al_unit|Mux29~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N30
cycloneii_lcell_comb \cpu|al_unit|Mux26~3 (
// Equation(s):
// \cpu|al_unit|Mux26~3_combout  = (\cpu|alu_a|y[3]~9_combout ) # (!\cpu|al_unit|Mux29~21_combout )

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|al_unit|Mux29~21_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux26~3 .lut_mask = 16'hAAFF;
defparam \cpu|al_unit|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N30
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~53 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~53_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|al_unit|ShiftRight0~19_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|al_unit|ShiftRight1~38_combout )))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight0~19_combout ),
	.datad(\cpu|al_unit|ShiftRight1~38_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~53 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N20
cycloneii_lcell_comb \cpu|al_unit|Mux24~6 (
// Equation(s):
// \cpu|al_unit|Mux24~6_combout  = (\cpu|al_unit|Mux26~2_combout  & ((\cpu|al_unit|ShiftRight1~57_combout ) # ((\cpu|al_unit|Mux26~3_combout )))) # (!\cpu|al_unit|Mux26~2_combout  & (((\cpu|al_unit|ShiftRight1~53_combout  & !\cpu|al_unit|Mux26~3_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~57_combout ),
	.datab(\cpu|al_unit|ShiftRight1~53_combout ),
	.datac(\cpu|al_unit|Mux26~2_combout ),
	.datad(\cpu|al_unit|Mux26~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~6 .lut_mask = 16'hF0AC;
defparam \cpu|al_unit|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y24_N26
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~46 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~46_combout  = (!\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~44_combout ) # (\cpu|al_unit|ShiftLeft0~45_combout )))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftLeft0~44_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~46 .lut_mask = 16'h0F0C;
defparam \cpu|al_unit|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftLeft0~47 (
// Equation(s):
// \cpu|al_unit|ShiftLeft0~47_combout  = (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftLeft0~43_combout ) # (\cpu|al_unit|ShiftLeft0~46_combout )))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~43_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftLeft0~47 .lut_mask = 16'h3330;
defparam \cpu|al_unit|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N8
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~98 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~98_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight1~60_combout )))

	.dataa(\cpu|alu_a|y[2]~10_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftRight0~16_combout ),
	.datad(\cpu|al_unit|ShiftRight1~60_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~98 .lut_mask = 16'hF8F0;
defparam \cpu|al_unit|ShiftRight0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~97 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~97_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & (!\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftRight1~59_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftRight1~59_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~97 .lut_mask = 16'h0C00;
defparam \cpu|al_unit|ShiftRight0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N6
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~99 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~99_combout  = (\cpu|al_unit|ShiftRight0~96_combout ) # ((!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~98_combout ) # (\cpu|al_unit|ShiftRight0~97_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~96_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftRight0~98_combout ),
	.datad(\cpu|al_unit|ShiftRight0~97_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~99 .lut_mask = 16'hBBBA;
defparam \cpu|al_unit|ShiftRight0~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N30
cycloneii_lcell_comb \cpu|al_unit|Mux24~8 (
// Equation(s):
// \cpu|al_unit|Mux24~8_combout  = (\cpu|cu|aluc[0]~11_combout  & (!\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|al_unit|ShiftRight0~99_combout ))

	.dataa(\cpu|cu|aluc[0]~11_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|ShiftRight0~99_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~8 .lut_mask = 16'h0A00;
defparam \cpu|al_unit|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N0
cycloneii_lcell_comb \cpu|al_unit|Mux24~2 (
// Equation(s):
// \cpu|al_unit|Mux24~2_combout  = (\cpu|al_unit|Mux29~11_combout  & (!\cpu|al_unit|Mux29~23_combout  & ((\cpu|al_unit|Mux24~8_combout )))) # (!\cpu|al_unit|Mux29~11_combout  & ((\cpu|al_unit|Mux29~23_combout ) # ((\cpu|al_unit|Add0~77_combout ))))

	.dataa(\cpu|al_unit|Mux29~11_combout ),
	.datab(\cpu|al_unit|Mux29~23_combout ),
	.datac(\cpu|al_unit|Add0~77_combout ),
	.datad(\cpu|al_unit|Mux24~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~2 .lut_mask = 16'h7654;
defparam \cpu|al_unit|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y26_N22
cycloneii_lcell_comb \cpu|al_unit|Mux24~3 (
// Equation(s):
// \cpu|al_unit|Mux24~3_combout  = (\cpu|al_unit|Mux29~12_combout  & ((\cpu|al_unit|Mux24~2_combout  & (\cpu|al_unit|s~45_combout )) # (!\cpu|al_unit|Mux24~2_combout  & ((\cpu|al_unit|ShiftLeft0~47_combout ))))) # (!\cpu|al_unit|Mux29~12_combout  & 
// (((\cpu|al_unit|Mux24~2_combout ))))

	.dataa(\cpu|al_unit|s~45_combout ),
	.datab(\cpu|al_unit|Mux29~12_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~47_combout ),
	.datad(\cpu|al_unit|Mux24~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~3 .lut_mask = 16'hBBC0;
defparam \cpu|al_unit|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y26_N30
cycloneii_lcell_comb \cpu|al_unit|Mux24~4 (
// Equation(s):
// \cpu|al_unit|Mux24~4_combout  = (\cpu|al_unit|Mux29~16_combout  & (!\cpu|al_unit|Mux29~17_combout )) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~74_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux24~3_combout )))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|al_unit|Mux29~17_combout ),
	.datac(\cpu|al_unit|ShiftRight1~74_combout ),
	.datad(\cpu|al_unit|Mux24~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~4 .lut_mask = 16'h7362;
defparam \cpu|al_unit|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N26
cycloneii_lcell_comb \cpu|al_unit|Mux24~5 (
// Equation(s):
// \cpu|al_unit|Mux24~5_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[7]~3_combout  & ((\cpu|alu_b|y[7]~40_combout ) # (!\cpu|al_unit|Mux24~4_combout ))) # (!\cpu|alu_a|y[7]~3_combout  & (\cpu|alu_b|y[7]~40_combout  & 
// !\cpu|al_unit|Mux24~4_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux24~4_combout ))))

	.dataa(\cpu|al_unit|Mux29~16_combout ),
	.datab(\cpu|alu_a|y[7]~3_combout ),
	.datac(\cpu|alu_b|y[7]~40_combout ),
	.datad(\cpu|al_unit|Mux24~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~5 .lut_mask = 16'hD5A8;
defparam \cpu|al_unit|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N2
cycloneii_lcell_comb \cpu|al_unit|Mux24~7 (
// Equation(s):
// \cpu|al_unit|Mux24~7_combout  = (\cpu|al_unit|Mux26~3_combout  & ((\cpu|al_unit|Mux24~6_combout  & (\cpu|al_unit|ShiftRight0~101_combout )) # (!\cpu|al_unit|Mux24~6_combout  & ((\cpu|al_unit|Mux24~5_combout ))))) # (!\cpu|al_unit|Mux26~3_combout  & 
// (((\cpu|al_unit|Mux24~6_combout ))))

	.dataa(\cpu|al_unit|ShiftRight0~101_combout ),
	.datab(\cpu|al_unit|Mux26~3_combout ),
	.datac(\cpu|al_unit|Mux24~6_combout ),
	.datad(\cpu|al_unit|Mux24~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux24~7 .lut_mask = 16'hBCB0;
defparam \cpu|al_unit|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N18
cycloneii_lcell_comb \cpu|link|y[7]~9 (
// Equation(s):
// \cpu|link|y[7]~9_combout  = (\cpu|pcplus4|p4[7]~10_combout  & ((\cpu|cu|jal~0_combout ) # ((\cpu|al_unit|Mux24~7_combout  & \cpu|link|y[5]~70_combout )))) # (!\cpu|pcplus4|p4[7]~10_combout  & (((\cpu|al_unit|Mux24~7_combout  & \cpu|link|y[5]~70_combout 
// ))))

	.dataa(\cpu|pcplus4|p4[7]~10_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|al_unit|Mux24~7_combout ),
	.datad(\cpu|link|y[5]~70_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[7]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[7]~9 .lut_mask = 16'hF888;
defparam \cpu|link|y[7]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[7]));
// synopsys translate_off
defparam \in_port1[7]~I .input_async_reset = "none";
defparam \in_port1[7]~I .input_power_up = "low";
defparam \in_port1[7]~I .input_register_mode = "none";
defparam \in_port1[7]~I .input_sync_reset = "none";
defparam \in_port1[7]~I .oe_async_reset = "none";
defparam \in_port1[7]~I .oe_power_up = "low";
defparam \in_port1[7]~I .oe_register_mode = "none";
defparam \in_port1[7]~I .oe_sync_reset = "none";
defparam \in_port1[7]~I .operation_mode = "input";
defparam \in_port1[7]~I .output_async_reset = "none";
defparam \in_port1[7]~I .output_power_up = "low";
defparam \in_port1[7]~I .output_register_mode = "none";
defparam \in_port1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y31_N27
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[7] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [7]));

// Location: LCCOMB_X54_Y31_N26
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector24~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector24~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [7] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [7]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector24~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector24~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[7]));
// synopsys translate_off
defparam \in_port0[7]~I .input_async_reset = "none";
defparam \in_port0[7]~I .input_power_up = "low";
defparam \in_port0[7]~I .input_register_mode = "none";
defparam \in_port0[7]~I .input_sync_reset = "none";
defparam \in_port0[7]~I .oe_async_reset = "none";
defparam \in_port0[7]~I .oe_power_up = "low";
defparam \in_port0[7]~I .oe_register_mode = "none";
defparam \in_port0[7]~I .oe_sync_reset = "none";
defparam \in_port0[7]~I .operation_mode = "input";
defparam \in_port0[7]~I .output_async_reset = "none";
defparam \in_port0[7]~I .output_power_up = "low";
defparam \in_port0[7]~I .output_register_mode = "none";
defparam \in_port0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y31_N17
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[7] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [7]));

// Location: LCCOMB_X54_Y31_N16
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector24~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector24~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg0 [7] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [7]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector24~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector24~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N6
cycloneii_lcell_comb \dmem|io_data_mux|y[7]~7 (
// Equation(s):
// \dmem|io_data_mux|y[7]~7_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector24~0_combout ) # ((\dmem|io_input_reg|io_input_mux2x32|Selector24~1_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (((\dmem|dram|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector24~0_combout ),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector24~1_combout ),
	.datad(\dmem|dram|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[7]~7 .lut_mask = 16'hFDA8;
defparam \dmem|io_data_mux|y[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N22
cycloneii_lcell_comb \cpu|link|y[7]~10 (
// Equation(s):
// \cpu|link|y[7]~10_combout  = (\cpu|link|y[7]~9_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[7]~7_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[7]~9_combout ),
	.datac(\cpu|link|y[5]~5_combout ),
	.datad(\dmem|io_data_mux|y[7]~7_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[7]~10 .lut_mask = 16'hFCCC;
defparam \cpu|link|y[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y24_N7
cycloneii_lcell_ff \cpu|rf|register[12][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~58_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[12][7]~regout ));

// Location: LCCOMB_X61_Y24_N0
cycloneii_lcell_comb \cpu|rf|qa[7]~61 (
// Equation(s):
// \cpu|rf|qa[7]~61_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\imem|irom|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|rf|register[14][7]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[12][7]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[12][7]~regout ),
	.datad(\cpu|rf|register[14][7]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~61 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[7]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N4
cycloneii_lcell_comb \cpu|rf|qa[7]~62 (
// Equation(s):
// \cpu|rf|qa[7]~62_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[7]~61_combout  & (\cpu|rf|register[15][7]~regout )) # (!\cpu|rf|qa[7]~61_combout  & ((\cpu|rf|register[13][7]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[7]~61_combout ))))

	.dataa(\cpu|rf|register[15][7]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[7]~61_combout ),
	.datad(\cpu|rf|register[13][7]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~62 .lut_mask = 16'hBCB0;
defparam \cpu|rf|qa[7]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N7
cycloneii_lcell_ff \cpu|rf|register[29][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][7]~regout ));

// Location: LCCOMB_X69_Y26_N12
cycloneii_lcell_comb \cpu|rf|qa[7]~44 (
// Equation(s):
// \cpu|rf|qa[7]~44_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][7]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][7]~regout ))))

	.dataa(\cpu|rf|register[17][7]~regout ),
	.datab(\cpu|rf|register[21][7]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~44 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[7]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N6
cycloneii_lcell_comb \cpu|rf|qa[7]~45 (
// Equation(s):
// \cpu|rf|qa[7]~45_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[7]~44_combout  & ((\cpu|rf|register[29][7]~regout ))) # (!\cpu|rf|qa[7]~44_combout  & (\cpu|rf|register[25][7]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[7]~44_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][7]~regout ),
	.datac(\cpu|rf|register[29][7]~regout ),
	.datad(\cpu|rf|qa[7]~44_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~45 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[7]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N14
cycloneii_lcell_comb \cpu|rf|qa[7]~52 (
// Equation(s):
// \cpu|rf|qa[7]~52_combout  = (\cpu|rf|qa[7]~51_combout  & (((\cpu|rf|register[31][7]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[7]~51_combout  & (\cpu|rf|register[27][7]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|qa[7]~51_combout ),
	.datab(\cpu|rf|register[27][7]~regout ),
	.datac(\cpu|rf|register[31][7]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~52 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N14
cycloneii_lcell_comb \cpu|rf|qa[7]~53 (
// Equation(s):
// \cpu|rf|qa[7]~53_combout  = (\cpu|rf|qa[7]~50_combout  & (((\cpu|rf|qa[7]~52_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|rf|qa[7]~50_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|qa[7]~45_combout )))

	.dataa(\cpu|rf|qa[7]~50_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[7]~45_combout ),
	.datad(\cpu|rf|qa[7]~52_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~53 .lut_mask = 16'hEA62;
defparam \cpu|rf|qa[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N9
cycloneii_lcell_ff \cpu|rf|register[10][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][7]~regout ));

// Location: LCFF_X67_Y31_N15
cycloneii_lcell_ff \cpu|rf|register[8][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[7]~10_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][7]~regout ));

// Location: LCCOMB_X59_Y31_N20
cycloneii_lcell_comb \cpu|rf|register[9][7]~feeder (
// Equation(s):
// \cpu|rf|register[9][7]~feeder_combout  = \cpu|link|y[7]~10_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[7]~10_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[9][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[9][7]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[9][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y31_N21
cycloneii_lcell_ff \cpu|rf|register[9][7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[9][7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[9][7]~regout ));

// Location: LCCOMB_X67_Y31_N14
cycloneii_lcell_comb \cpu|rf|qa[7]~54 (
// Equation(s):
// \cpu|rf|qa[7]~54_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|rf|register[9][7]~regout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[8][7]~regout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[8][7]~regout ),
	.datad(\cpu|rf|register[9][7]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~54 .lut_mask = 16'hBA98;
defparam \cpu|rf|qa[7]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N8
cycloneii_lcell_comb \cpu|rf|qa[7]~55 (
// Equation(s):
// \cpu|rf|qa[7]~55_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[7]~54_combout  & (\cpu|rf|register[11][7]~regout )) # (!\cpu|rf|qa[7]~54_combout  & ((\cpu|rf|register[10][7]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[7]~54_combout ))))

	.dataa(\cpu|rf|register[11][7]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[10][7]~regout ),
	.datad(\cpu|rf|qa[7]~54_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~55 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[7]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N28
cycloneii_lcell_comb \cpu|rf|qa[7]~56 (
// Equation(s):
// \cpu|rf|qa[7]~56_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][7]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][7]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[6][7]~regout ),
	.datac(\cpu|rf|register[4][7]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~56 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[7]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N18
cycloneii_lcell_comb \cpu|rf|qa[7]~57 (
// Equation(s):
// \cpu|rf|qa[7]~57_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[7]~56_combout  & (\cpu|rf|register[7][7]~regout )) # (!\cpu|rf|qa[7]~56_combout  & ((\cpu|rf|register[5][7]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[7]~56_combout ))))

	.dataa(\cpu|rf|register[7][7]~regout ),
	.datab(\cpu|rf|register[5][7]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|rf|qa[7]~56_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~57 .lut_mask = 16'hAFC0;
defparam \cpu|rf|qa[7]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneii_lcell_comb \cpu|rf|qa[7]~58 (
// Equation(s):
// \cpu|rf|qa[7]~58_combout  = (\cpu|rf|qa[4]~14_combout  & (\cpu|rf|qa[4]~17_combout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[7]~57_combout ))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][7]~regout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][7]~regout ),
	.datad(\cpu|rf|qa[7]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~58 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[7]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneii_lcell_comb \cpu|rf|qa[7]~59 (
// Equation(s):
// \cpu|rf|qa[7]~59_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[7]~58_combout  & (\cpu|rf|register[3][7]~regout )) # (!\cpu|rf|qa[7]~58_combout  & ((\cpu|rf|register[2][7]~regout ))))) # (!\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|qa[7]~58_combout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|register[3][7]~regout ),
	.datac(\cpu|rf|register[2][7]~regout ),
	.datad(\cpu|rf|qa[7]~58_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~59 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[7]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N28
cycloneii_lcell_comb \cpu|rf|qa[7]~60 (
// Equation(s):
// \cpu|rf|qa[7]~60_combout  = (\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[4]~13_combout )))) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[7]~55_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[7]~59_combout )))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[7]~55_combout ),
	.datac(\cpu|rf|qa[4]~13_combout ),
	.datad(\cpu|rf|qa[7]~59_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~60 .lut_mask = 16'hE5E0;
defparam \cpu|rf|qa[7]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N22
cycloneii_lcell_comb \cpu|rf|qa[7]~63 (
// Equation(s):
// \cpu|rf|qa[7]~63_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[7]~60_combout  & (\cpu|rf|qa[7]~62_combout )) # (!\cpu|rf|qa[7]~60_combout  & ((\cpu|rf|qa[7]~53_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[7]~60_combout ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[7]~62_combout ),
	.datac(\cpu|rf|qa[7]~53_combout ),
	.datad(\cpu|rf|qa[7]~60_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[7]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[7]~63 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[7]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N12
cycloneii_lcell_comb \cpu|nextpc|Mux24~1 (
// Equation(s):
// \cpu|nextpc|Mux24~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (!\cpu|rf|Equal0~1_combout  & (\cpu|rf|qa[7]~63_combout ))) # (!\cpu|cu|pcsource[1]~7_combout  & (((\cpu|pcplus4|p4[7]~10_combout ))))

	.dataa(\cpu|rf|Equal0~1_combout ),
	.datab(\cpu|rf|qa[7]~63_combout ),
	.datac(\cpu|pcplus4|p4[7]~10_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux24~1 .lut_mask = 16'h44F0;
defparam \cpu|nextpc|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N14
cycloneii_lcell_comb \cpu|nextpc|Mux24~2 (
// Equation(s):
// \cpu|nextpc|Mux24~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux24~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux24~1_combout )))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux24~0_combout ),
	.datac(\cpu|nextpc|Mux24~1_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux24~2 .lut_mask = 16'h330F;
defparam \cpu|nextpc|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N15
cycloneii_lcell_ff \cpu|ip|q[7] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux24~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [7]));

// Location: LCCOMB_X69_Y23_N30
cycloneii_lcell_comb \cpu|ip|q[7]~_wirecell (
// Equation(s):
// \cpu|ip|q[7]~_wirecell_combout  = !\cpu|ip|q [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|ip|q [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|ip|q[7]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip|q[7]~_wirecell .lut_mask = 16'h0F0F;
defparam \cpu|ip|q[7]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N8
cycloneii_lcell_comb \cpu|cu|pcsource[0]~4 (
// Equation(s):
// \cpu|cu|pcsource[0]~4_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [29] & !\imem|irom|altsyncram_component|auto_generated|q_a [30])

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\cpu|cu|pcsource[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|pcsource[0]~4 .lut_mask = 16'h0033;
defparam \cpu|cu|pcsource[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y25_N10
cycloneii_lcell_comb \cpu|cu|pcsource[0]~8 (
// Equation(s):
// \cpu|cu|pcsource[0]~8_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [27] & (\cpu|cu|pcsource[0]~4_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & !\imem|irom|altsyncram_component|auto_generated|q_a [31])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datab(\cpu|cu|pcsource[0]~4_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\cpu|cu|pcsource[0]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|pcsource[0]~8 .lut_mask = 16'h0008;
defparam \cpu|cu|pcsource[0]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N8
cycloneii_lcell_comb \cpu|cu|comb~5 (
// Equation(s):
// \cpu|cu|comb~5_combout  = (\cpu|cu|comb~0_combout  & \imem|irom|altsyncram_component|auto_generated|q_a [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|cu|comb~0_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\cpu|cu|comb~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~5 .lut_mask = 16'hF000;
defparam \cpu|cu|comb~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N26
cycloneii_lcell_comb \cpu|al_unit|Mux16~4 (
// Equation(s):
// \cpu|al_unit|Mux16~4_combout  = (\cpu|al_unit|Mux6~12_combout  & ((\cpu|cu|aluc[2]~9_combout  & (\cpu|alu_b|y[15]~36_combout  & \cpu|alu_a|y[15]~17_combout )) # (!\cpu|cu|aluc[2]~9_combout  & ((\cpu|alu_b|y[15]~36_combout ) # (\cpu|alu_a|y[15]~17_combout 
// )))))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(\cpu|al_unit|Mux6~12_combout ),
	.datac(\cpu|alu_b|y[15]~36_combout ),
	.datad(\cpu|alu_a|y[15]~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~4 .lut_mask = 16'hC440;
defparam \cpu|al_unit|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N0
cycloneii_lcell_comb \cpu|al_unit|Mux16~7 (
// Equation(s):
// \cpu|al_unit|Mux16~7_combout  = (!\cpu|alu_a|y[4]~8_combout  & (\cpu|al_unit|Mux29~23_combout  & (!\cpu|al_unit|ShiftLeft0~18_combout  & \cpu|cu|aluc[0]~11_combout )))

	.dataa(\cpu|alu_a|y[4]~8_combout ),
	.datab(\cpu|al_unit|Mux29~23_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|cu|aluc[0]~11_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~7 .lut_mask = 16'h0400;
defparam \cpu|al_unit|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y23_N22
cycloneii_lcell_comb \cpu|al_unit|Mux16~8 (
// Equation(s):
// \cpu|al_unit|Mux16~8_combout  = (\cpu|al_unit|Mux16~6_combout ) # ((\cpu|al_unit|Mux16~4_combout ) # ((\cpu|al_unit|ShiftLeft0~85_combout  & \cpu|al_unit|Mux16~7_combout )))

	.dataa(\cpu|al_unit|Mux16~6_combout ),
	.datab(\cpu|al_unit|Mux16~4_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~85_combout ),
	.datad(\cpu|al_unit|Mux16~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~8 .lut_mask = 16'hFEEE;
defparam \cpu|al_unit|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N14
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~100 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~100_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & \cpu|al_unit|ShiftRight1~61_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datab(\cpu|al_unit|ShiftRight0~16_combout ),
	.datac(\cpu|al_unit|ShiftRight1~61_combout ),
	.datad(\cpu|alu_a|y[2]~10_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~100 .lut_mask = 16'hEC00;
defparam \cpu|al_unit|ShiftRight0~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y30_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~101 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~101_combout  = (\cpu|al_unit|ShiftRight0~100_combout ) # ((!\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|ShiftRight1~56_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight0~100_combout ),
	.datad(\cpu|al_unit|ShiftRight1~56_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~101 .lut_mask = 16'hF3F0;
defparam \cpu|al_unit|ShiftRight0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N10
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~102 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~102_combout  = (\cpu|alu_a|y[3]~9_combout  & (!\cpu|alu_a|y[4]~8_combout  & ((\cpu|al_unit|ShiftRight0~98_combout ) # (\cpu|al_unit|ShiftRight0~97_combout ))))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftRight0~98_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|al_unit|ShiftRight0~97_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~102 .lut_mask = 16'h0A08;
defparam \cpu|al_unit|ShiftRight0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N22
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~115 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~115_combout  = (\cpu|al_unit|ShiftRight0~102_combout ) # ((!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~101_combout  & !\cpu|alu_a|y[4]~8_combout )))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|ShiftRight0~101_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|al_unit|ShiftRight0~102_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~115 .lut_mask = 16'hFF04;
defparam \cpu|al_unit|ShiftRight0~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N8
cycloneii_lcell_comb \cpu|al_unit|Mux16~10 (
// Equation(s):
// \cpu|al_unit|Mux16~10_combout  = (\cpu|al_unit|ShiftLeft0~18_combout  & (\cpu|alu_b|y[31]~44_combout )) # (!\cpu|al_unit|ShiftLeft0~18_combout  & ((\cpu|al_unit|ShiftRight0~115_combout ) # ((\cpu|alu_b|y[31]~44_combout  & \cpu|alu_a|y[4]~8_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datab(\cpu|alu_b|y[31]~44_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|al_unit|ShiftRight0~115_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~10 .lut_mask = 16'hDDC8;
defparam \cpu|al_unit|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y22_N2
cycloneii_lcell_comb \cpu|al_unit|Mux16~9 (
// Equation(s):
// \cpu|al_unit|Mux16~9_combout  = (\cpu|cu|aluc[3]~4_combout  & (((\cpu|al_unit|Mux16~10_combout )))) # (!\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|Mux16~3_combout ) # ((\cpu|al_unit|Mux16~8_combout ))))

	.dataa(\cpu|al_unit|Mux16~3_combout ),
	.datab(\cpu|al_unit|Mux16~8_combout ),
	.datac(\cpu|al_unit|Mux16~10_combout ),
	.datad(\cpu|cu|aluc[3]~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux16~9 .lut_mask = 16'hF0EE;
defparam \cpu|al_unit|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N18
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~104 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~104_combout  = (\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|ShiftRight0~33_combout ))) # (!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|Mux23~4_combout ))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|Mux23~4_combout ),
	.datad(\cpu|al_unit|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~104 .lut_mask = 16'hFA50;
defparam \cpu|al_unit|ShiftRight0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y24_N28
cycloneii_lcell_comb \cpu|al_unit|Mux15~2 (
// Equation(s):
// \cpu|al_unit|Mux15~2_combout  = (\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|Mux29~20_combout  & ((\cpu|al_unit|ShiftRight0~104_combout ))) # (!\cpu|al_unit|Mux29~20_combout  & (\cpu|rf|qb[31]~87_combout ))))

	.dataa(\cpu|al_unit|Mux29~20_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|rf|qb[31]~87_combout ),
	.datad(\cpu|al_unit|ShiftRight0~104_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux15~2 .lut_mask = 16'hC840;
defparam \cpu|al_unit|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N24
cycloneii_lcell_comb \cpu|al_unit|Add0~163 (
// Equation(s):
// \cpu|al_unit|Add0~163_combout  = (\cpu|al_unit|ShiftRight0~17_combout  & (\cpu|alu_b|y[0]~28_combout  & (!\cpu|alu_a|y[2]~10_combout  & \cpu|al_unit|Add0~162_combout )))

	.dataa(\cpu|al_unit|ShiftRight0~17_combout ),
	.datab(\cpu|alu_b|y[0]~28_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|Add0~162_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~163 .lut_mask = 16'h0800;
defparam \cpu|al_unit|Add0~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N2
cycloneii_lcell_comb \cpu|al_unit|Add0~101 (
// Equation(s):
// \cpu|al_unit|Add0~101_combout  = (\cpu|cu|aluc[2]~9_combout  & (((\cpu|al_unit|ShiftLeft0~88_combout  & !\cpu|alu_a|y[3]~9_combout )))) # (!\cpu|cu|aluc[2]~9_combout  & (\cpu|al_unit|ShiftRight0~16_combout ))

	.dataa(\cpu|al_unit|ShiftRight0~16_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~88_combout ),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|alu_a|y[3]~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~101 .lut_mask = 16'h0ACA;
defparam \cpu|al_unit|Add0~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y25_N6
cycloneii_lcell_comb \cpu|al_unit|Add0~102 (
// Equation(s):
// \cpu|al_unit|Add0~102_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftLeft0~30_combout ) # ((\cpu|al_unit|ShiftLeft0~31_combout )))) # (!\cpu|alu_a|y[2]~10_combout  & (((\cpu|al_unit|ShiftLeft0~52_combout ))))

	.dataa(\cpu|al_unit|ShiftLeft0~30_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~31_combout ),
	.datac(\cpu|alu_a|y[2]~10_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~52_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~102 .lut_mask = 16'hEFE0;
defparam \cpu|al_unit|Add0~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N0
cycloneii_lcell_comb \cpu|al_unit|Add0~103 (
// Equation(s):
// \cpu|al_unit|Add0~103_combout  = (\cpu|al_unit|Add0~101_combout ) # ((\cpu|alu_a|y[3]~9_combout  & (\cpu|cu|aluc[2]~9_combout  & \cpu|al_unit|Add0~102_combout )))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|Add0~101_combout ),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|al_unit|Add0~102_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~103 .lut_mask = 16'hECCC;
defparam \cpu|al_unit|Add0~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N18
cycloneii_lcell_comb \cpu|al_unit|Add0~104 (
// Equation(s):
// \cpu|al_unit|Add0~104_combout  = (\cpu|al_unit|Mux29~20_combout  & ((\cpu|al_unit|Add0~103_combout ) # ((!\cpu|cu|aluc[2]~9_combout  & \cpu|al_unit|ShiftRight0~38_combout ))))

	.dataa(\cpu|cu|aluc[2]~9_combout ),
	.datab(\cpu|al_unit|Add0~103_combout ),
	.datac(\cpu|al_unit|ShiftRight0~38_combout ),
	.datad(\cpu|al_unit|Mux29~20_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~104 .lut_mask = 16'hDC00;
defparam \cpu|al_unit|Add0~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N4
cycloneii_lcell_comb \cpu|al_unit|Add0~105 (
// Equation(s):
// \cpu|al_unit|Add0~105_combout  = (\cpu|al_unit|Add0~104_combout ) # ((!\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|Add0~163_combout  & !\cpu|al_unit|ShiftLeft0~18_combout )))

	.dataa(\cpu|alu_a|y[3]~9_combout ),
	.datab(\cpu|al_unit|Add0~163_combout ),
	.datac(\cpu|al_unit|ShiftLeft0~18_combout ),
	.datad(\cpu|al_unit|Add0~104_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~105 .lut_mask = 16'hFF04;
defparam \cpu|al_unit|Add0~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N8
cycloneii_lcell_comb \cpu|al_unit|Add0~97 (
// Equation(s):
// \cpu|al_unit|Add0~97_combout  = (\cpu|cu|aluc[2]~9_combout  & (\cpu|alu_a|y[16]~18_combout  $ ((\cpu|alu_b|y[16]~45_combout )))) # (!\cpu|cu|aluc[2]~9_combout  & (((\cpu|alu_b|y[0]~28_combout ))))

	.dataa(\cpu|alu_a|y[16]~18_combout ),
	.datab(\cpu|alu_b|y[16]~45_combout ),
	.datac(\cpu|cu|aluc[2]~9_combout ),
	.datad(\cpu|alu_b|y[0]~28_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Add0~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Add0~97 .lut_mask = 16'h6F60;
defparam \cpu|al_unit|Add0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y24_N30
cycloneii_lcell_comb \cpu|al_unit|Mux15~1 (
// Equation(s):
// \cpu|al_unit|Mux15~1_combout  = (\cpu|al_unit|Mux15~0_combout  & ((\cpu|al_unit|Add0~105_combout ) # ((!\cpu|cu|aluc[1]~2_combout )))) # (!\cpu|al_unit|Mux15~0_combout  & (((\cpu|al_unit|Add0~97_combout  & \cpu|cu|aluc[1]~2_combout ))))

	.dataa(\cpu|al_unit|Mux15~0_combout ),
	.datab(\cpu|al_unit|Add0~105_combout ),
	.datac(\cpu|al_unit|Add0~97_combout ),
	.datad(\cpu|cu|aluc[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux15~1 .lut_mask = 16'hD8AA;
defparam \cpu|al_unit|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N20
cycloneii_lcell_comb \cpu|al_unit|Mux15~3 (
// Equation(s):
// \cpu|al_unit|Mux15~3_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|al_unit|Mux15~2_combout ) # ((\cpu|al_unit|ShiftRight0~16_combout )))) # (!\cpu|cu|aluc[3]~4_combout  & (((\cpu|al_unit|Mux15~1_combout ))))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|al_unit|Mux15~2_combout ),
	.datac(\cpu|al_unit|ShiftRight0~16_combout ),
	.datad(\cpu|al_unit|Mux15~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux15~3 .lut_mask = 16'hFDA8;
defparam \cpu|al_unit|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N30
cycloneii_lcell_comb \cpu|al_unit|Equal0~0 (
// Equation(s):
// \cpu|al_unit|Equal0~0_combout  = (!\cpu|al_unit|Mux30~8_combout  & (!\cpu|al_unit|Mux16~9_combout  & (!\cpu|al_unit|Mux15~3_combout  & !\cpu|al_unit|Mux31~7_combout )))

	.dataa(\cpu|al_unit|Mux30~8_combout ),
	.datab(\cpu|al_unit|Mux16~9_combout ),
	.datac(\cpu|al_unit|Mux15~3_combout ),
	.datad(\cpu|al_unit|Mux31~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~0 .lut_mask = 16'h0001;
defparam \cpu|al_unit|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N16
cycloneii_lcell_comb \cpu|al_unit|Equal0~2 (
// Equation(s):
// \cpu|al_unit|Equal0~2_combout  = (!\cpu|al_unit|Mux19~6_combout  & (!\cpu|al_unit|Mux20~6_combout  & (!\cpu|al_unit|Mux18~6_combout  & !\cpu|al_unit|Mux21~6_combout )))

	.dataa(\cpu|al_unit|Mux19~6_combout ),
	.datab(\cpu|al_unit|Mux20~6_combout ),
	.datac(\cpu|al_unit|Mux18~6_combout ),
	.datad(\cpu|al_unit|Mux21~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~2 .lut_mask = 16'h0001;
defparam \cpu|al_unit|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N4
cycloneii_lcell_comb \cpu|al_unit|Equal0~3 (
// Equation(s):
// \cpu|al_unit|Equal0~3_combout  = (\cpu|al_unit|Equal0~1_combout  & (!\cpu|al_unit|Mux6~11_combout  & (\cpu|al_unit|Equal0~2_combout  & !\cpu|al_unit|Mux5~6_combout )))

	.dataa(\cpu|al_unit|Equal0~1_combout ),
	.datab(\cpu|al_unit|Mux6~11_combout ),
	.datac(\cpu|al_unit|Equal0~2_combout ),
	.datad(\cpu|al_unit|Mux5~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~3 .lut_mask = 16'h0020;
defparam \cpu|al_unit|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N14
cycloneii_lcell_comb \dmem|io_output_reg|Decoder0~0 (
// Equation(s):
// \dmem|io_output_reg|Decoder0~0_combout  = (!\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux26~9_combout  & (!\cpu|al_unit|Mux27~7_combout  & !\cpu|al_unit|Mux25~7_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux26~9_combout ),
	.datac(\cpu|al_unit|Mux27~7_combout ),
	.datad(\cpu|al_unit|Mux25~7_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|Decoder0~0 .lut_mask = 16'h0001;
defparam \dmem|io_output_reg|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N20
cycloneii_lcell_comb \cpu|al_unit|Equal0~7 (
// Equation(s):
// \cpu|al_unit|Equal0~7_combout  = (!\cpu|al_unit|Mux13~8_combout  & (!\cpu|al_unit|Mux28~8_combout  & !\cpu|al_unit|Mux12~8_combout ))

	.dataa(\cpu|al_unit|Mux13~8_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|Mux28~8_combout ),
	.datad(\cpu|al_unit|Mux12~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~7 .lut_mask = 16'h0005;
defparam \cpu|al_unit|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N14
cycloneii_lcell_comb \cpu|al_unit|Equal0~6 (
// Equation(s):
// \cpu|al_unit|Equal0~6_combout  = (!\cpu|al_unit|Mux9~10_combout  & (!\cpu|al_unit|Mux8~7_combout  & (!\cpu|al_unit|Mux10~7_combout  & !\cpu|al_unit|Mux11~7_combout )))

	.dataa(\cpu|al_unit|Mux9~10_combout ),
	.datab(\cpu|al_unit|Mux8~7_combout ),
	.datac(\cpu|al_unit|Mux10~7_combout ),
	.datad(\cpu|al_unit|Mux11~7_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~6 .lut_mask = 16'h0001;
defparam \cpu|al_unit|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N20
cycloneii_lcell_comb \cpu|al_unit|Equal0~5 (
// Equation(s):
// \cpu|al_unit|Equal0~5_combout  = (!\cpu|al_unit|Mux24~7_combout  & (!\cpu|al_unit|Mux3~9_combout  & (!\cpu|al_unit|Mux0~2_combout  & !\cpu|al_unit|Mux2~17_combout )))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\cpu|al_unit|Mux3~9_combout ),
	.datac(\cpu|al_unit|Mux0~2_combout ),
	.datad(\cpu|al_unit|Mux2~17_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~5 .lut_mask = 16'h0001;
defparam \cpu|al_unit|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N28
cycloneii_lcell_comb \cpu|al_unit|Equal0~8 (
// Equation(s):
// \cpu|al_unit|Equal0~8_combout  = (!\cpu|al_unit|Mux14~7_combout  & (\cpu|al_unit|Equal0~7_combout  & (\cpu|al_unit|Equal0~6_combout  & \cpu|al_unit|Equal0~5_combout )))

	.dataa(\cpu|al_unit|Mux14~7_combout ),
	.datab(\cpu|al_unit|Equal0~7_combout ),
	.datac(\cpu|al_unit|Equal0~6_combout ),
	.datad(\cpu|al_unit|Equal0~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~8 .lut_mask = 16'h4000;
defparam \cpu|al_unit|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N22
cycloneii_lcell_comb \cpu|al_unit|Equal0~9 (
// Equation(s):
// \cpu|al_unit|Equal0~9_combout  = (!\cpu|al_unit|Mux7~9_combout  & (\dmem|io_output_reg|Decoder0~0_combout  & (!\cpu|al_unit|Mux23~11_combout  & \cpu|al_unit|Equal0~8_combout )))

	.dataa(\cpu|al_unit|Mux7~9_combout ),
	.datab(\dmem|io_output_reg|Decoder0~0_combout ),
	.datac(\cpu|al_unit|Mux23~11_combout ),
	.datad(\cpu|al_unit|Equal0~8_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~9 .lut_mask = 16'h0400;
defparam \cpu|al_unit|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N12
cycloneii_lcell_comb \cpu|al_unit|Equal0~10 (
// Equation(s):
// \cpu|al_unit|Equal0~10_combout  = (\cpu|al_unit|Equal0~4_combout  & (\cpu|al_unit|Equal0~0_combout  & (\cpu|al_unit|Equal0~3_combout  & \cpu|al_unit|Equal0~9_combout )))

	.dataa(\cpu|al_unit|Equal0~4_combout ),
	.datab(\cpu|al_unit|Equal0~0_combout ),
	.datac(\cpu|al_unit|Equal0~3_combout ),
	.datad(\cpu|al_unit|Equal0~9_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Equal0~10 .lut_mask = 16'h8000;
defparam \cpu|al_unit|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y22_N10
cycloneii_lcell_comb \cpu|cu|pcsource[0]~5 (
// Equation(s):
// \cpu|cu|pcsource[0]~5_combout  = (\cpu|cu|pcsource[0]~8_combout ) # ((\cpu|cu|comb~5_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [26] $ (\cpu|al_unit|Equal0~10_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(\cpu|cu|pcsource[0]~8_combout ),
	.datac(\cpu|cu|comb~5_combout ),
	.datad(\cpu|al_unit|Equal0~10_combout ),
	.cin(gnd),
	.combout(\cpu|cu|pcsource[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|pcsource[0]~5 .lut_mask = 16'hDCEC;
defparam \cpu|cu|pcsource[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N18
cycloneii_lcell_comb \cpu|nextpc|Mux25~1 (
// Equation(s):
// \cpu|nextpc|Mux25~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((\cpu|rf|qa[6]~43_combout  & !\cpu|rf|Equal0~1_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[6]~8_combout ))

	.dataa(\cpu|pcplus4|p4[6]~8_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|rf|qa[6]~43_combout ),
	.datad(\cpu|rf|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux25~1 .lut_mask = 16'h22E2;
defparam \cpu|nextpc|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N10
cycloneii_lcell_comb \cpu|nextpc|Mux25~2 (
// Equation(s):
// \cpu|nextpc|Mux25~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux25~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux25~1_combout )))

	.dataa(\cpu|nextpc|Mux25~0_combout ),
	.datab(vcc),
	.datac(\cpu|cu|pcsource[0]~5_combout ),
	.datad(\cpu|nextpc|Mux25~1_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux25~2 .lut_mask = 16'h505F;
defparam \cpu|nextpc|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y23_N11
cycloneii_lcell_ff \cpu|ip|q[6] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux25~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [6]));

// Location: LCCOMB_X65_Y23_N22
cycloneii_lcell_comb \cpu|ip|q[6]~_wirecell (
// Equation(s):
// \cpu|ip|q[6]~_wirecell_combout  = !\cpu|ip|q [6]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|ip|q [6]),
	.cin(gnd),
	.combout(\cpu|ip|q[6]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip|q[6]~_wirecell .lut_mask = 16'h00FF;
defparam \cpu|ip|q[6]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneii_lcell_comb \cpu|link|y[5]~5 (
// Equation(s):
// \cpu|link|y[5]~5_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [26] & (\imem|irom|altsyncram_component|auto_generated|q_a [31] & (\cpu|cu|pcsource[0]~4_combout  & \cpu|cu|wreg~2_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datac(\cpu|cu|pcsource[0]~4_combout ),
	.datad(\cpu|cu|wreg~2_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[5]~5 .lut_mask = 16'h8000;
defparam \cpu|link|y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N16
cycloneii_lcell_comb \cpu|link|y[5]~4 (
// Equation(s):
// \cpu|link|y[5]~4_combout  = (\cpu|al_unit|Mux26~9_combout  & ((\cpu|link|y[5]~70_combout ) # ((\cpu|cu|jal~0_combout  & \cpu|pcplus4|p4[5]~6_combout )))) # (!\cpu|al_unit|Mux26~9_combout  & (\cpu|cu|jal~0_combout  & (\cpu|pcplus4|p4[5]~6_combout )))

	.dataa(\cpu|al_unit|Mux26~9_combout ),
	.datab(\cpu|cu|jal~0_combout ),
	.datac(\cpu|pcplus4|p4[5]~6_combout ),
	.datad(\cpu|link|y[5]~70_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[5]~4 .lut_mask = 16'hEAC0;
defparam \cpu|link|y[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[5]));
// synopsys translate_off
defparam \in_port0[5]~I .input_async_reset = "none";
defparam \in_port0[5]~I .input_power_up = "low";
defparam \in_port0[5]~I .input_register_mode = "none";
defparam \in_port0[5]~I .input_sync_reset = "none";
defparam \in_port0[5]~I .oe_async_reset = "none";
defparam \in_port0[5]~I .oe_power_up = "low";
defparam \in_port0[5]~I .oe_register_mode = "none";
defparam \in_port0[5]~I .oe_sync_reset = "none";
defparam \in_port0[5]~I .operation_mode = "input";
defparam \in_port0[5]~I .output_async_reset = "none";
defparam \in_port0[5]~I .output_power_up = "low";
defparam \in_port0[5]~I .output_register_mode = "none";
defparam \in_port0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X70_Y23_N29
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[5] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [5]));

// Location: LCCOMB_X69_Y26_N24
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector26~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector26~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [5] & (!\cpu|al_unit|Mux28~8_combout  & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\dmem|io_input_reg|in_reg0 [5]),
	.datac(\cpu|al_unit|Mux28~8_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector26~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector26~1 .lut_mask = 16'h0400;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N10
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector26~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector26~0_combout  = (\dmem|io_input_reg|in_reg1 [5] & (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\dmem|io_input_reg|in_reg1 [5]),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\cpu|al_unit|Mux28~8_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector26~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector26~0 .lut_mask = 16'h0800;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N2
cycloneii_lcell_comb \dmem|io_data_mux|y[5]~5 (
// Equation(s):
// \dmem|io_data_mux|y[5]~5_combout  = (\cpu|al_unit|Mux24~7_combout  & (((\dmem|io_input_reg|io_input_mux2x32|Selector26~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector26~0_combout )))) # (!\cpu|al_unit|Mux24~7_combout  & 
// (\dmem|dram|altsyncram_component|auto_generated|q_a [5]))

	.dataa(\dmem|dram|altsyncram_component|auto_generated|q_a [5]),
	.datab(\cpu|al_unit|Mux24~7_combout ),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector26~1_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector26~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[5]~5 .lut_mask = 16'hEEE2;
defparam \dmem|io_data_mux|y[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N4
cycloneii_lcell_comb \cpu|link|y[5]~6 (
// Equation(s):
// \cpu|link|y[5]~6_combout  = (\cpu|link|y[5]~4_combout ) # ((\cpu|link|y[5]~5_combout  & \dmem|io_data_mux|y[5]~5_combout ))

	.dataa(vcc),
	.datab(\cpu|link|y[5]~5_combout ),
	.datac(\cpu|link|y[5]~4_combout ),
	.datad(\dmem|io_data_mux|y[5]~5_combout ),
	.cin(gnd),
	.combout(\cpu|link|y[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|link|y[5]~6 .lut_mask = 16'hFCF0;
defparam \cpu|link|y[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneii_lcell_comb \cpu|rf|register[13][5]~feeder (
// Equation(s):
// \cpu|rf|register[13][5]~feeder_combout  = \cpu|link|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[5]~6_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[13][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[13][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[13][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y33_N9
cycloneii_lcell_ff \cpu|rf|register[13][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[13][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][5]~regout ));

// Location: LCCOMB_X60_Y32_N8
cycloneii_lcell_comb \cpu|rf|qa[5]~21 (
// Equation(s):
// \cpu|rf|qa[5]~21_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][5]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[12][5]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[14][5]~regout ),
	.datab(\cpu|rf|register[12][5]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~21 .lut_mask = 16'hF0AC;
defparam \cpu|rf|qa[5]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N22
cycloneii_lcell_comb \cpu|rf|qa[5]~22 (
// Equation(s):
// \cpu|rf|qa[5]~22_combout  = (\cpu|rf|qa[5]~21_combout  & ((\cpu|rf|register[15][5]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|rf|qa[5]~21_combout  & (((\cpu|rf|register[13][5]~regout  & 
// \imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|rf|register[15][5]~regout ),
	.datab(\cpu|rf|register[13][5]~regout ),
	.datac(\cpu|rf|qa[5]~21_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~22 .lut_mask = 16'hACF0;
defparam \cpu|rf|qa[5]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N7
cycloneii_lcell_ff \cpu|rf|register[11][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[11][5]~regout ));

// Location: LCFF_X65_Y31_N17
cycloneii_lcell_ff \cpu|rf|register[8][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][5]~regout ));

// Location: LCCOMB_X65_Y31_N16
cycloneii_lcell_comb \cpu|rf|qa[5]~11 (
// Equation(s):
// \cpu|rf|qa[5]~11_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|register[9][5]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[8][5]~regout )))))

	.dataa(\cpu|rf|register[9][5]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[8][5]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~11 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[5]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N6
cycloneii_lcell_comb \cpu|rf|qa[5]~12 (
// Equation(s):
// \cpu|rf|qa[5]~12_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[5]~11_combout  & ((\cpu|rf|register[11][5]~regout ))) # (!\cpu|rf|qa[5]~11_combout  & (\cpu|rf|register[10][5]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[5]~11_combout ))))

	.dataa(\cpu|rf|register[10][5]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[11][5]~regout ),
	.datad(\cpu|rf|qa[5]~11_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~12 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[5]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneii_lcell_comb \cpu|rf|register[6][5]~feeder (
// Equation(s):
// \cpu|rf|register[6][5]~feeder_combout  = \cpu|link|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[5]~6_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[6][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[6][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[6][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y32_N25
cycloneii_lcell_ff \cpu|rf|register[6][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[6][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][5]~regout ));

// Location: LCCOMB_X60_Y31_N6
cycloneii_lcell_comb \cpu|rf|qa[5]~15 (
// Equation(s):
// \cpu|rf|qa[5]~15_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][5]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][5]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[6][5]~regout ),
	.datac(\cpu|rf|register[4][5]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~15 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[5]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y31_N12
cycloneii_lcell_comb \cpu|rf|qa[5]~16 (
// Equation(s):
// \cpu|rf|qa[5]~16_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[5]~15_combout  & (\cpu|rf|register[7][5]~regout )) # (!\cpu|rf|qa[5]~15_combout  & ((\cpu|rf|register[5][5]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[5]~15_combout ))))

	.dataa(\cpu|rf|register[7][5]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[5][5]~regout ),
	.datad(\cpu|rf|qa[5]~15_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~16 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[5]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneii_lcell_comb \cpu|rf|qa[5]~18 (
// Equation(s):
// \cpu|rf|qa[5]~18_combout  = (\cpu|rf|qa[4]~14_combout  & (\cpu|rf|qa[4]~17_combout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[5]~16_combout ))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][5]~regout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][5]~regout ),
	.datad(\cpu|rf|qa[5]~16_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~18 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[5]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N28
cycloneii_lcell_comb \cpu|rf|qa[5]~19 (
// Equation(s):
// \cpu|rf|qa[5]~19_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[5]~18_combout  & (\cpu|rf|register[3][5]~regout )) # (!\cpu|rf|qa[5]~18_combout  & ((\cpu|rf|register[2][5]~regout ))))) # (!\cpu|rf|qa[4]~14_combout  & (((\cpu|rf|qa[5]~18_combout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|register[3][5]~regout ),
	.datac(\cpu|rf|register[2][5]~regout ),
	.datad(\cpu|rf|qa[5]~18_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~19 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[5]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N24
cycloneii_lcell_comb \cpu|rf|qa[5]~20 (
// Equation(s):
// \cpu|rf|qa[5]~20_combout  = (\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[4]~13_combout )))) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[5]~12_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[5]~19_combout )))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[5]~12_combout ),
	.datac(\cpu|rf|qa[4]~13_combout ),
	.datad(\cpu|rf|qa[5]~19_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~20 .lut_mask = 16'hE5E0;
defparam \cpu|rf|qa[5]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y27_N6
cycloneii_lcell_comb \cpu|rf|qa[5]~8 (
// Equation(s):
// \cpu|rf|qa[5]~8_combout  = (\cpu|rf|qa[5]~7_combout  & (((\cpu|rf|register[31][5]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[5]~7_combout  & (\cpu|rf|register[27][5]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|qa[5]~7_combout ),
	.datab(\cpu|rf|register[27][5]~regout ),
	.datac(\cpu|rf|register[31][5]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~8 .lut_mask = 16'hE4AA;
defparam \cpu|rf|qa[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y26_N5
cycloneii_lcell_ff \cpu|rf|register[25][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|link|y[5]~6_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[25][5]~regout ));

// Location: LCFF_X69_Y26_N27
cycloneii_lcell_ff \cpu|rf|register[29][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[5]~6_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[29][5]~regout ));

// Location: LCCOMB_X70_Y25_N12
cycloneii_lcell_comb \cpu|rf|register[21][5]~feeder (
// Equation(s):
// \cpu|rf|register[21][5]~feeder_combout  = \cpu|link|y[5]~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[5]~6_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[21][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[21][5]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[21][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X70_Y25_N13
cycloneii_lcell_ff \cpu|rf|register[21][5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[21][5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][5]~regout ));

// Location: LCCOMB_X70_Y26_N2
cycloneii_lcell_comb \cpu|rf|qa[5]~0 (
// Equation(s):
// \cpu|rf|qa[5]~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][5]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][5]~regout ))))

	.dataa(\cpu|rf|register[17][5]~regout ),
	.datab(\cpu|rf|register[21][5]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~0 .lut_mask = 16'hFC0A;
defparam \cpu|rf|qa[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N26
cycloneii_lcell_comb \cpu|rf|qa[5]~1 (
// Equation(s):
// \cpu|rf|qa[5]~1_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[5]~0_combout  & ((\cpu|rf|register[29][5]~regout ))) # (!\cpu|rf|qa[5]~0_combout  & (\cpu|rf|register[25][5]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[5]~0_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[25][5]~regout ),
	.datac(\cpu|rf|register[29][5]~regout ),
	.datad(\cpu|rf|qa[5]~0_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~1 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[5]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N2
cycloneii_lcell_comb \cpu|rf|qa[5]~9 (
// Equation(s):
// \cpu|rf|qa[5]~9_combout  = (\cpu|rf|qa[5]~6_combout  & (((\cpu|rf|qa[5]~8_combout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|rf|qa[5]~6_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|rf|qa[5]~1_combout ))))

	.dataa(\cpu|rf|qa[5]~6_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|qa[5]~8_combout ),
	.datad(\cpu|rf|qa[5]~1_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~9 .lut_mask = 16'hE6A2;
defparam \cpu|rf|qa[5]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y24_N18
cycloneii_lcell_comb \cpu|rf|qa[5]~23 (
// Equation(s):
// \cpu|rf|qa[5]~23_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[5]~20_combout  & (\cpu|rf|qa[5]~22_combout )) # (!\cpu|rf|qa[5]~20_combout  & ((\cpu|rf|qa[5]~9_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[5]~20_combout ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[5]~22_combout ),
	.datac(\cpu|rf|qa[5]~20_combout ),
	.datad(\cpu|rf|qa[5]~9_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[5]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[5]~23 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[5]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N28
cycloneii_lcell_comb \cpu|nextpc|Mux26~1 (
// Equation(s):
// \cpu|nextpc|Mux26~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (!\cpu|rf|Equal0~1_combout  & (\cpu|rf|qa[5]~23_combout ))) # (!\cpu|cu|pcsource[1]~7_combout  & (((\cpu|pcplus4|p4[5]~6_combout ))))

	.dataa(\cpu|rf|Equal0~1_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|rf|qa[5]~23_combout ),
	.datad(\cpu|pcplus4|p4[5]~6_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux26~1 .lut_mask = 16'h7340;
defparam \cpu|nextpc|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N16
cycloneii_lcell_comb \cpu|nextpc|Mux26~0 (
// Equation(s):
// \cpu|nextpc|Mux26~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [3])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[5]~6_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datab(vcc),
	.datac(\cpu|br_adr|p4[5]~6_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux26~0 .lut_mask = 16'hAAF0;
defparam \cpu|nextpc|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N20
cycloneii_lcell_comb \cpu|nextpc|Mux26~2 (
// Equation(s):
// \cpu|nextpc|Mux26~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux26~0_combout ))) # (!\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux26~1_combout ))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux26~1_combout ),
	.datac(\cpu|cu|pcsource[0]~5_combout ),
	.datad(\cpu|nextpc|Mux26~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux26~2 .lut_mask = 16'h03F3;
defparam \cpu|nextpc|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y23_N21
cycloneii_lcell_ff \cpu|ip|q[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux26~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [5]));

// Location: LCCOMB_X65_Y23_N16
cycloneii_lcell_comb \cpu|ip|q[5]~_wirecell (
// Equation(s):
// \cpu|ip|q[5]~_wirecell_combout  = !\cpu|ip|q [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|ip|q [5]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|ip|q[5]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip|q[5]~_wirecell .lut_mask = 16'h0F0F;
defparam \cpu|ip|q[5]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N26
cycloneii_lcell_comb \cpu|nextpc|Mux27~0 (
// Equation(s):
// \cpu|nextpc|Mux27~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [2])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[4]~4_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.datab(vcc),
	.datac(\cpu|br_adr|p4[4]~4_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux27~0 .lut_mask = 16'hAAF0;
defparam \cpu|nextpc|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N8
cycloneii_lcell_comb \cpu|nextpc|Mux27~1 (
// Equation(s):
// \cpu|nextpc|Mux27~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (!\cpu|rf|Equal0~1_combout  & (\cpu|rf|qa[4]~583_combout ))) # (!\cpu|cu|pcsource[1]~7_combout  & (((\cpu|pcplus4|p4[4]~4_combout ))))

	.dataa(\cpu|rf|Equal0~1_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|rf|qa[4]~583_combout ),
	.datad(\cpu|pcplus4|p4[4]~4_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux27~1 .lut_mask = 16'h7340;
defparam \cpu|nextpc|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N24
cycloneii_lcell_comb \cpu|nextpc|Mux27~2 (
// Equation(s):
// \cpu|nextpc|Mux27~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux27~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux27~1_combout )))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux27~0_combout ),
	.datac(\cpu|nextpc|Mux27~1_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux27~2 .lut_mask = 16'h330F;
defparam \cpu|nextpc|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N25
cycloneii_lcell_ff \cpu|ip|q[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux27~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [4]));

// Location: LCCOMB_X69_Y23_N16
cycloneii_lcell_comb \cpu|ip|q[4]~_wirecell (
// Equation(s):
// \cpu|ip|q[4]~_wirecell_combout  = !\cpu|ip|q [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|ip|q [4]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|ip|q[4]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip|q[4]~_wirecell .lut_mask = 16'h0F0F;
defparam \cpu|ip|q[4]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N4
cycloneii_lcell_comb \cpu|nextpc|Mux28~0 (
// Equation(s):
// \cpu|nextpc|Mux28~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [1])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[3]~2_combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.datab(vcc),
	.datac(\cpu|br_adr|p4[3]~2_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux28~0 .lut_mask = 16'hAAF0;
defparam \cpu|nextpc|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N6
cycloneii_lcell_comb \cpu|nextpc|Mux28~1 (
// Equation(s):
// \cpu|nextpc|Mux28~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((\cpu|rf|qa[3]~603_combout  & !\cpu|rf|Equal0~1_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[3]~2_combout ))

	.dataa(\cpu|pcplus4|p4[3]~2_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|rf|qa[3]~603_combout ),
	.datad(\cpu|rf|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux28~1 .lut_mask = 16'h22E2;
defparam \cpu|nextpc|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N10
cycloneii_lcell_comb \cpu|nextpc|Mux28~2 (
// Equation(s):
// \cpu|nextpc|Mux28~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux28~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux28~1_combout )))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux28~0_combout ),
	.datac(\cpu|nextpc|Mux28~1_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux28~2 .lut_mask = 16'h330F;
defparam \cpu|nextpc|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N11
cycloneii_lcell_ff \cpu|ip|q[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux28~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [3]));

// Location: LCCOMB_X69_Y23_N6
cycloneii_lcell_comb \cpu|ip|q[3]~_wirecell (
// Equation(s):
// \cpu|ip|q[3]~_wirecell_combout  = !\cpu|ip|q [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|ip|q [3]),
	.cin(gnd),
	.combout(\cpu|ip|q[3]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip|q[3]~_wirecell .lut_mask = 16'h00FF;
defparam \cpu|ip|q[3]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y25_N6
cycloneii_lcell_comb \cpu|cu|comb~1 (
// Equation(s):
// \cpu|cu|comb~1_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [4] & (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & !\imem|irom|altsyncram_component|auto_generated|q_a [26]))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|cu|comb~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|comb~1 .lut_mask = 16'h0003;
defparam \cpu|cu|comb~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N22
cycloneii_lcell_comb \cpu|cu|pcsource[1]~7 (
// Equation(s):
// \cpu|cu|pcsource[1]~7_combout  = (\cpu|cu|pcsource[0]~8_combout ) # ((\cpu|cu|pcsource[1]~6_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [3] & \cpu|cu|comb~1_combout )))

	.dataa(\cpu|cu|pcsource[1]~6_combout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.datac(\cpu|cu|pcsource[0]~8_combout ),
	.datad(\cpu|cu|comb~1_combout ),
	.cin(gnd),
	.combout(\cpu|cu|pcsource[1]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|pcsource[1]~7 .lut_mask = 16'hF8F0;
defparam \cpu|cu|pcsource[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N22
cycloneii_lcell_comb \cpu|nextpc|Mux29~0 (
// Equation(s):
// \cpu|nextpc|Mux29~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [0]))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|br_adr|p4[2]~0_combout ))

	.dataa(\cpu|br_adr|p4[2]~0_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(vcc),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux29~0 .lut_mask = 16'hEE22;
defparam \cpu|nextpc|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N28
cycloneii_lcell_comb \cpu|nextpc|Mux29~2 (
// Equation(s):
// \cpu|nextpc|Mux29~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux29~0_combout ))) # (!\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux29~1_combout ))

	.dataa(\cpu|nextpc|Mux29~1_combout ),
	.datab(\cpu|nextpc|Mux29~0_combout ),
	.datac(vcc),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux29~2 .lut_mask = 16'h3355;
defparam \cpu|nextpc|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N29
cycloneii_lcell_ff \cpu|ip|q[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux29~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [2]));

// Location: LCCOMB_X68_Y25_N24
cycloneii_lcell_comb \cpu|ip|q[2]~_wirecell (
// Equation(s):
// \cpu|ip|q[2]~_wirecell_combout  = !\cpu|ip|q [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|ip|q [2]),
	.cin(gnd),
	.combout(\cpu|ip|q[2]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ip|q[2]~_wirecell .lut_mask = 16'h00FF;
defparam \cpu|ip|q[2]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneii_lcell_comb \cpu|rf|qa[0]~561 (
// Equation(s):
// \cpu|rf|qa[0]~561_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[13][0]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[12][0]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[12][0]~regout ),
	.datab(\cpu|rf|register[13][0]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~561_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~561 .lut_mask = 16'hF0CA;
defparam \cpu|rf|qa[0]~561 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N18
cycloneii_lcell_comb \cpu|rf|qa[0]~562 (
// Equation(s):
// \cpu|rf|qa[0]~562_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[0]~561_combout  & ((\cpu|rf|register[15][0]~regout ))) # (!\cpu|rf|qa[0]~561_combout  & (\cpu|rf|register[14][0]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[0]~561_combout ))))

	.dataa(\cpu|rf|register[14][0]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[15][0]~regout ),
	.datad(\cpu|rf|qa[0]~561_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~562_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~562 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[0]~562 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X63_Y30_N3
cycloneii_lcell_ff \cpu|rf|register[6][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[6][0]~regout ));

// Location: LCCOMB_X63_Y30_N22
cycloneii_lcell_comb \cpu|rf|qa[0]~556 (
// Equation(s):
// \cpu|rf|qa[0]~556_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|register[5][0]~regout ) # (\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|register[4][0]~regout  & ((!\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|rf|register[4][0]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[5][0]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~556_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~556 .lut_mask = 16'hCCE2;
defparam \cpu|rf|qa[0]~556 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y30_N2
cycloneii_lcell_comb \cpu|rf|qa[0]~557 (
// Equation(s):
// \cpu|rf|qa[0]~557_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[0]~556_combout  & (\cpu|rf|register[7][0]~regout )) # (!\cpu|rf|qa[0]~556_combout  & ((\cpu|rf|register[6][0]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[0]~556_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[7][0]~regout ),
	.datac(\cpu|rf|register[6][0]~regout ),
	.datad(\cpu|rf|qa[0]~556_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~557_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~557 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[0]~557 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y29_N25
cycloneii_lcell_ff \cpu|rf|register[1][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[1][0]~regout ));

// Location: LCCOMB_X61_Y29_N24
cycloneii_lcell_comb \cpu|rf|qa[0]~558 (
// Equation(s):
// \cpu|rf|qa[0]~558_combout  = (\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[4]~14_combout )))) # (!\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[4]~14_combout  & (\cpu|rf|register[2][0]~regout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|register[1][0]~regout 
// )))))

	.dataa(\cpu|rf|register[2][0]~regout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][0]~regout ),
	.datad(\cpu|rf|qa[4]~14_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~558_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~558 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[0]~558 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y31_N8
cycloneii_lcell_comb \cpu|rf|qa[0]~559 (
// Equation(s):
// \cpu|rf|qa[0]~559_combout  = (\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[0]~558_combout  & ((\cpu|rf|register[3][0]~regout ))) # (!\cpu|rf|qa[0]~558_combout  & (\cpu|rf|qa[0]~557_combout )))) # (!\cpu|rf|qa[4]~17_combout  & (((\cpu|rf|qa[0]~558_combout ))))

	.dataa(\cpu|rf|qa[4]~17_combout ),
	.datab(\cpu|rf|qa[0]~557_combout ),
	.datac(\cpu|rf|register[3][0]~regout ),
	.datad(\cpu|rf|qa[0]~558_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~559_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~559 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[0]~559 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N8
cycloneii_lcell_comb \cpu|rf|qa[0]~560 (
// Equation(s):
// \cpu|rf|qa[0]~560_combout  = (\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[4]~13_combout )))) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[0]~555_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[0]~559_combout )))))

	.dataa(\cpu|rf|qa[0]~555_combout ),
	.datab(\cpu|rf|qa[4]~10_combout ),
	.datac(\cpu|rf|qa[4]~13_combout ),
	.datad(\cpu|rf|qa[0]~559_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~560_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~560 .lut_mask = 16'hE3E0;
defparam \cpu|rf|qa[0]~560 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y32_N7
cycloneii_lcell_ff \cpu|rf|register[27][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][0]~regout ));

// Location: LCFF_X65_Y32_N13
cycloneii_lcell_ff \cpu|rf|register[19][0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[0]~61_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[19][0]~regout ));

// Location: LCCOMB_X65_Y32_N12
cycloneii_lcell_comb \cpu|rf|qa[0]~551 (
// Equation(s):
// \cpu|rf|qa[0]~551_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[23][0]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[19][0]~regout )))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[23][0]~regout ),
	.datac(\cpu|rf|register[19][0]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~551_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~551 .lut_mask = 16'hEE50;
defparam \cpu|rf|qa[0]~551 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y32_N6
cycloneii_lcell_comb \cpu|rf|qa[0]~552 (
// Equation(s):
// \cpu|rf|qa[0]~552_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[0]~551_combout  & (\cpu|rf|register[31][0]~regout )) # (!\cpu|rf|qa[0]~551_combout  & ((\cpu|rf|register[27][0]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[0]~551_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[31][0]~regout ),
	.datac(\cpu|rf|register[27][0]~regout ),
	.datad(\cpu|rf|qa[0]~551_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~552_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~552 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[0]~552 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N0
cycloneii_lcell_comb \cpu|rf|qa[0]~548 (
// Equation(s):
// \cpu|rf|qa[0]~548_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[20][0]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[16][0]~regout ))))

	.dataa(\cpu|rf|register[16][0]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[20][0]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~548_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~548 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[0]~548 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N22
cycloneii_lcell_comb \cpu|rf|qa[0]~549 (
// Equation(s):
// \cpu|rf|qa[0]~549_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[0]~548_combout  & ((\cpu|rf|register[28][0]~regout ))) # (!\cpu|rf|qa[0]~548_combout  & (\cpu|rf|register[24][0]~regout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[0]~548_combout ))))

	.dataa(\cpu|rf|register[24][0]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|rf|register[28][0]~regout ),
	.datad(\cpu|rf|qa[0]~548_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~549_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~549 .lut_mask = 16'hF388;
defparam \cpu|rf|qa[0]~549 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y29_N16
cycloneii_lcell_comb \cpu|rf|qa[0]~546 (
// Equation(s):
// \cpu|rf|qa[0]~546_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][0]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|rf|register[17][0]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[21][0]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[17][0]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~546_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~546 .lut_mask = 16'hCCB8;
defparam \cpu|rf|qa[0]~546 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X71_Y28_N22
cycloneii_lcell_comb \cpu|rf|qa[0]~547 (
// Equation(s):
// \cpu|rf|qa[0]~547_combout  = (\cpu|rf|qa[0]~546_combout  & (((\cpu|rf|register[29][0]~regout ) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[0]~546_combout  & (\cpu|rf|register[25][0]~regout  & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|rf|register[25][0]~regout ),
	.datab(\cpu|rf|register[29][0]~regout ),
	.datac(\cpu|rf|qa[0]~546_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~547_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~547 .lut_mask = 16'hCAF0;
defparam \cpu|rf|qa[0]~547 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N12
cycloneii_lcell_comb \cpu|rf|qa[0]~550 (
// Equation(s):
// \cpu|rf|qa[0]~550_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22]) # (\cpu|rf|qa[0]~547_combout )))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|rf|qa[0]~549_combout  & (!\imem|irom|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[0]~549_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[0]~547_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~550_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~550 .lut_mask = 16'hAEA4;
defparam \cpu|rf|qa[0]~550 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N18
cycloneii_lcell_comb \cpu|rf|qa[0]~553 (
// Equation(s):
// \cpu|rf|qa[0]~553_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[0]~550_combout  & ((\cpu|rf|qa[0]~552_combout ))) # (!\cpu|rf|qa[0]~550_combout  & (\cpu|rf|qa[0]~545_combout )))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[0]~550_combout ))))

	.dataa(\cpu|rf|qa[0]~545_combout ),
	.datab(\cpu|rf|qa[0]~552_combout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|rf|qa[0]~550_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~553_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~553 .lut_mask = 16'hCFA0;
defparam \cpu|rf|qa[0]~553 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y28_N2
cycloneii_lcell_comb \cpu|rf|qa[0]~563 (
// Equation(s):
// \cpu|rf|qa[0]~563_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[0]~560_combout  & (\cpu|rf|qa[0]~562_combout )) # (!\cpu|rf|qa[0]~560_combout  & ((\cpu|rf|qa[0]~553_combout ))))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[0]~560_combout ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[0]~562_combout ),
	.datac(\cpu|rf|qa[0]~560_combout ),
	.datad(\cpu|rf|qa[0]~553_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[0]~563_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[0]~563 .lut_mask = 16'hDAD0;
defparam \cpu|rf|qa[0]~563 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N0
cycloneii_lcell_comb \cpu|nextpc|Mux31~2 (
// Equation(s):
// \cpu|nextpc|Mux31~2_combout  = (\cpu|rf|qa[0]~563_combout  & (!\cpu|cu|pcsource[0]~5_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [25]) # (!\cpu|rf|Equal0~0_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|rf|qa[0]~563_combout ),
	.datac(\cpu|cu|pcsource[0]~5_combout ),
	.datad(\cpu|rf|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux31~2 .lut_mask = 16'h080C;
defparam \cpu|nextpc|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N1
cycloneii_lcell_ff \cpu|ip|q[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux31~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|cu|pcsource[1]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [0]));

// Location: LCCOMB_X67_Y23_N22
cycloneii_lcell_comb \cpu|nextpc|Mux23~1 (
// Equation(s):
// \cpu|nextpc|Mux23~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((\cpu|rf|qa[8]~83_combout  & !\cpu|rf|Equal0~1_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[8]~12_combout ))

	.dataa(\cpu|pcplus4|p4[8]~12_combout ),
	.datab(\cpu|rf|qa[8]~83_combout ),
	.datac(\cpu|rf|Equal0~1_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux23~1 .lut_mask = 16'h0CAA;
defparam \cpu|nextpc|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N16
cycloneii_lcell_comb \cpu|nextpc|Mux23~2 (
// Equation(s):
// \cpu|nextpc|Mux23~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux23~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux23~1_combout )))

	.dataa(\cpu|nextpc|Mux23~0_combout ),
	.datab(vcc),
	.datac(\cpu|nextpc|Mux23~1_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux23~2 .lut_mask = 16'h550F;
defparam \cpu|nextpc|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N17
cycloneii_lcell_ff \cpu|ip|q[8] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux23~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [8]));

// Location: LCCOMB_X67_Y23_N30
cycloneii_lcell_comb \cpu|nextpc|Mux21~1 (
// Equation(s):
// \cpu|nextpc|Mux21~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((\cpu|rf|qa[10]~123_combout  & !\cpu|rf|Equal0~1_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[10]~16_combout ))

	.dataa(\cpu|pcplus4|p4[10]~16_combout ),
	.datab(\cpu|rf|qa[10]~123_combout ),
	.datac(\cpu|rf|Equal0~1_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux21~1 .lut_mask = 16'h0CAA;
defparam \cpu|nextpc|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y23_N6
cycloneii_lcell_comb \cpu|nextpc|Mux21~2 (
// Equation(s):
// \cpu|nextpc|Mux21~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux21~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux21~1_combout )))

	.dataa(\cpu|nextpc|Mux21~0_combout ),
	.datab(vcc),
	.datac(\cpu|cu|pcsource[0]~5_combout ),
	.datad(\cpu|nextpc|Mux21~1_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux21~2 .lut_mask = 16'h505F;
defparam \cpu|nextpc|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y23_N7
cycloneii_lcell_ff \cpu|ip|q[10] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux21~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [10]));

// Location: LCCOMB_X69_Y23_N2
cycloneii_lcell_comb \cpu|nextpc|Mux20~1 (
// Equation(s):
// \cpu|nextpc|Mux20~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((\cpu|rf|qa[11]~143_combout  & !\cpu|rf|Equal0~1_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[11]~18_combout ))

	.dataa(\cpu|pcplus4|p4[11]~18_combout ),
	.datab(\cpu|rf|qa[11]~143_combout ),
	.datac(\cpu|rf|Equal0~1_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux20~1 .lut_mask = 16'h0CAA;
defparam \cpu|nextpc|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N20
cycloneii_lcell_comb \cpu|nextpc|Mux20~0 (
// Equation(s):
// \cpu|nextpc|Mux20~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & ((\imem|irom|altsyncram_component|auto_generated|q_a [9]))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|br_adr|p4[11]~18_combout ))

	.dataa(vcc),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|br_adr|p4[11]~18_combout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux20~0 .lut_mask = 16'hFC30;
defparam \cpu|nextpc|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y23_N0
cycloneii_lcell_comb \cpu|nextpc|Mux20~2 (
// Equation(s):
// \cpu|nextpc|Mux20~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux20~0_combout ))) # (!\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux20~1_combout ))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux20~1_combout ),
	.datac(\cpu|nextpc|Mux20~0_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux20~2 .lut_mask = 16'h0F33;
defparam \cpu|nextpc|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y23_N1
cycloneii_lcell_ff \cpu|ip|q[11] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux20~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [11]));

// Location: LCCOMB_X67_Y22_N2
cycloneii_lcell_comb \cpu|nextpc|Mux7~1 (
// Equation(s):
// \cpu|nextpc|Mux7~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((!\cpu|rf|Equal0~1_combout  & \cpu|rf|qa[24]~463_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[24]~44_combout ))

	.dataa(\cpu|pcplus4|p4[24]~44_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|rf|qa[24]~463_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux7~1 .lut_mask = 16'h30AA;
defparam \cpu|nextpc|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N24
cycloneii_lcell_comb \cpu|nextpc|Mux7~0 (
// Equation(s):
// \cpu|nextpc|Mux7~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\imem|irom|altsyncram_component|auto_generated|q_a [22])) # (!\cpu|cu|pcsource[1]~7_combout  & ((\cpu|br_adr|p4[24]~44_combout )))

	.dataa(vcc),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|br_adr|p4[24]~44_combout ),
	.datad(\cpu|cu|pcsource[1]~7_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux7~0 .lut_mask = 16'hCCF0;
defparam \cpu|nextpc|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y22_N28
cycloneii_lcell_comb \cpu|nextpc|Mux7~2 (
// Equation(s):
// \cpu|nextpc|Mux7~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux7~0_combout ))) # (!\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux7~1_combout ))

	.dataa(vcc),
	.datab(\cpu|nextpc|Mux7~1_combout ),
	.datac(\cpu|nextpc|Mux7~0_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux7~2 .lut_mask = 16'h0F33;
defparam \cpu|nextpc|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y22_N29
cycloneii_lcell_ff \cpu|ip|q[24] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux7~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [24]));

// Location: LCFF_X63_Y27_N19
cycloneii_lcell_ff \cpu|rf|register[20][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[20][27]~regout ));

// Location: LCCOMB_X63_Y27_N12
cycloneii_lcell_comb \cpu|rf|qa[27]~508 (
// Equation(s):
// \cpu|rf|qa[27]~508_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[24][27]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[16][27]~regout )))))

	.dataa(\cpu|rf|register[24][27]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[16][27]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~508_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~508 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[27]~508 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y27_N18
cycloneii_lcell_comb \cpu|rf|qa[27]~509 (
// Equation(s):
// \cpu|rf|qa[27]~509_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[27]~508_combout  & (\cpu|rf|register[28][27]~regout )) # (!\cpu|rf|qa[27]~508_combout  & ((\cpu|rf|register[20][27]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[27]~508_combout ))))

	.dataa(\cpu|rf|register[28][27]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[20][27]~regout ),
	.datad(\cpu|rf|qa[27]~508_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~509_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~509 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[27]~509 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N0
cycloneii_lcell_comb \cpu|rf|qa[27]~506 (
// Equation(s):
// \cpu|rf|qa[27]~506_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [24] & (\cpu|rf|register[26][27]~regout )) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|register[18][27]~regout )))))

	.dataa(\cpu|rf|register[26][27]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[18][27]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~506_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~506 .lut_mask = 16'hEE30;
defparam \cpu|rf|qa[27]~506 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y26_N14
cycloneii_lcell_comb \cpu|rf|qa[27]~507 (
// Equation(s):
// \cpu|rf|qa[27]~507_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|qa[27]~506_combout  & (\cpu|rf|register[30][27]~regout )) # (!\cpu|rf|qa[27]~506_combout  & ((\cpu|rf|register[22][27]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (((\cpu|rf|qa[27]~506_combout ))))

	.dataa(\cpu|rf|register[30][27]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|rf|register[22][27]~regout ),
	.datad(\cpu|rf|qa[27]~506_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~507_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~507 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[27]~507 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N4
cycloneii_lcell_comb \cpu|rf|qa[27]~510 (
// Equation(s):
// \cpu|rf|qa[27]~510_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\imem|irom|altsyncram_component|auto_generated|q_a [22])) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[27]~507_combout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|qa[27]~509_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|qa[27]~509_combout ),
	.datad(\cpu|rf|qa[27]~507_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~510_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~510 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[27]~510 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y27_N2
cycloneii_lcell_comb \cpu|rf|register[27][27]~feeder (
// Equation(s):
// \cpu|rf|register[27][27]~feeder_combout  = \cpu|link|y[27]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[27]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[27][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[27][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[27][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X67_Y27_N3
cycloneii_lcell_ff \cpu|rf|register[27][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[27][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[27][27]~regout ));

// Location: LCCOMB_X67_Y27_N26
cycloneii_lcell_comb \cpu|rf|qa[27]~512 (
// Equation(s):
// \cpu|rf|qa[27]~512_combout  = (\cpu|rf|qa[27]~511_combout  & ((\cpu|rf|register[31][27]~regout ) # ((!\imem|irom|altsyncram_component|auto_generated|q_a [24])))) # (!\cpu|rf|qa[27]~511_combout  & (((\imem|irom|altsyncram_component|auto_generated|q_a [24] 
// & \cpu|rf|register[27][27]~regout ))))

	.dataa(\cpu|rf|qa[27]~511_combout ),
	.datab(\cpu|rf|register[31][27]~regout ),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|rf|register[27][27]~regout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~512_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~512 .lut_mask = 16'hDA8A;
defparam \cpu|rf|qa[27]~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y29_N21
cycloneii_lcell_ff \cpu|rf|register[17][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[17][27]~regout ));

// Location: LCFF_X65_Y29_N25
cycloneii_lcell_ff \cpu|rf|register[21][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[21][27]~regout ));

// Location: LCCOMB_X65_Y29_N24
cycloneii_lcell_comb \cpu|rf|qa[27]~504 (
// Equation(s):
// \cpu|rf|qa[27]~504_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\imem|irom|altsyncram_component|auto_generated|q_a [23])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [23] & ((\cpu|rf|register[21][27]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [23] & (\cpu|rf|register[17][27]~regout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[17][27]~regout ),
	.datac(\cpu|rf|register[21][27]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~504_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~504 .lut_mask = 16'hFA44;
defparam \cpu|rf|qa[27]~504 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y29_N30
cycloneii_lcell_comb \cpu|rf|qa[27]~505 (
// Equation(s):
// \cpu|rf|qa[27]~505_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [24] & ((\cpu|rf|qa[27]~504_combout  & (\cpu|rf|register[29][27]~regout )) # (!\cpu|rf|qa[27]~504_combout  & ((\cpu|rf|register[25][27]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [24] & (((\cpu|rf|qa[27]~504_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|rf|register[29][27]~regout ),
	.datac(\cpu|rf|register[25][27]~regout ),
	.datad(\cpu|rf|qa[27]~504_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~505_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~505 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[27]~505 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N26
cycloneii_lcell_comb \cpu|rf|qa[27]~513 (
// Equation(s):
// \cpu|rf|qa[27]~513_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[27]~510_combout  & (\cpu|rf|qa[27]~512_combout )) # (!\cpu|rf|qa[27]~510_combout  & ((\cpu|rf|qa[27]~505_combout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (\cpu|rf|qa[27]~510_combout ))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|qa[27]~510_combout ),
	.datac(\cpu|rf|qa[27]~512_combout ),
	.datad(\cpu|rf|qa[27]~505_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~513_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~513 .lut_mask = 16'hE6C4;
defparam \cpu|rf|qa[27]~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y33_N3
cycloneii_lcell_ff \cpu|rf|register[13][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[13][27]~regout ));

// Location: LCCOMB_X63_Y35_N16
cycloneii_lcell_comb \cpu|rf|qa[27]~521 (
// Equation(s):
// \cpu|rf|qa[27]~521_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// ((\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[14][27]~regout ))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (\cpu|rf|register[12][27]~regout ))))

	.dataa(\cpu|rf|register[12][27]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|rf|register[14][27]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~521_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~521 .lut_mask = 16'hFC22;
defparam \cpu|rf|qa[27]~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneii_lcell_comb \cpu|rf|qa[27]~522 (
// Equation(s):
// \cpu|rf|qa[27]~522_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[27]~521_combout  & (\cpu|rf|register[15][27]~regout )) # (!\cpu|rf|qa[27]~521_combout  & ((\cpu|rf|register[13][27]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[27]~521_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[15][27]~regout ),
	.datac(\cpu|rf|register[13][27]~regout ),
	.datad(\cpu|rf|qa[27]~521_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~522_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~522 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[27]~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X66_Y31_N21
cycloneii_lcell_ff \cpu|rf|register[10][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[10][27]~regout ));

// Location: LCFF_X65_Y31_N3
cycloneii_lcell_ff \cpu|rf|register[8][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|link|y[27]~57_combout ),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|rf|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[8][27]~regout ));

// Location: LCCOMB_X65_Y31_N2
cycloneii_lcell_comb \cpu|rf|qa[27]~514 (
// Equation(s):
// \cpu|rf|qa[27]~514_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|register[9][27]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [22])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|rf|register[8][27]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[9][27]~regout ),
	.datac(\cpu|rf|register[8][27]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~514_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~514 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[27]~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y31_N20
cycloneii_lcell_comb \cpu|rf|qa[27]~515 (
// Equation(s):
// \cpu|rf|qa[27]~515_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|qa[27]~514_combout  & (\cpu|rf|register[11][27]~regout )) # (!\cpu|rf|qa[27]~514_combout  & ((\cpu|rf|register[10][27]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & (((\cpu|rf|qa[27]~514_combout ))))

	.dataa(\cpu|rf|register[11][27]~regout ),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|rf|register[10][27]~regout ),
	.datad(\cpu|rf|qa[27]~514_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~515_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~515 .lut_mask = 16'hBBC0;
defparam \cpu|rf|qa[27]~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y28_N10
cycloneii_lcell_comb \cpu|rf|register[7][27]~feeder (
// Equation(s):
// \cpu|rf|register[7][27]~feeder_combout  = \cpu|link|y[27]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|link|y[27]~57_combout ),
	.cin(gnd),
	.combout(\cpu|rf|register[7][27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|register[7][27]~feeder .lut_mask = 16'hFF00;
defparam \cpu|rf|register[7][27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y28_N11
cycloneii_lcell_ff \cpu|rf|register[7][27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|rf|register[7][27]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|rf|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rf|register[7][27]~regout ));

// Location: LCCOMB_X63_Y29_N26
cycloneii_lcell_comb \cpu|rf|qa[27]~516 (
// Equation(s):
// \cpu|rf|qa[27]~516_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [22] & ((\cpu|rf|register[6][27]~regout ) # ((\imem|irom|altsyncram_component|auto_generated|q_a [21])))) # (!\imem|irom|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|rf|register[4][27]~regout  & !\imem|irom|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|rf|register[6][27]~regout ),
	.datac(\cpu|rf|register[4][27]~regout ),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~516_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~516 .lut_mask = 16'hAAD8;
defparam \cpu|rf|qa[27]~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N14
cycloneii_lcell_comb \cpu|rf|qa[27]~517 (
// Equation(s):
// \cpu|rf|qa[27]~517_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [21] & ((\cpu|rf|qa[27]~516_combout  & (\cpu|rf|register[7][27]~regout )) # (!\cpu|rf|qa[27]~516_combout  & ((\cpu|rf|register[5][27]~regout ))))) # 
// (!\imem|irom|altsyncram_component|auto_generated|q_a [21] & (((\cpu|rf|qa[27]~516_combout ))))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|rf|register[7][27]~regout ),
	.datac(\cpu|rf|register[5][27]~regout ),
	.datad(\cpu|rf|qa[27]~516_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~517_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~517 .lut_mask = 16'hDDA0;
defparam \cpu|rf|qa[27]~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y29_N4
cycloneii_lcell_comb \cpu|rf|qa[27]~518 (
// Equation(s):
// \cpu|rf|qa[27]~518_combout  = (\cpu|rf|qa[4]~14_combout  & (\cpu|rf|qa[4]~17_combout )) # (!\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[4]~17_combout  & ((\cpu|rf|qa[27]~517_combout ))) # (!\cpu|rf|qa[4]~17_combout  & (\cpu|rf|register[1][27]~regout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|qa[4]~17_combout ),
	.datac(\cpu|rf|register[1][27]~regout ),
	.datad(\cpu|rf|qa[27]~517_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~518_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~518 .lut_mask = 16'hDC98;
defparam \cpu|rf|qa[27]~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N18
cycloneii_lcell_comb \cpu|rf|qa[27]~519 (
// Equation(s):
// \cpu|rf|qa[27]~519_combout  = (\cpu|rf|qa[4]~14_combout  & ((\cpu|rf|qa[27]~518_combout  & ((\cpu|rf|register[3][27]~regout ))) # (!\cpu|rf|qa[27]~518_combout  & (\cpu|rf|register[2][27]~regout )))) # (!\cpu|rf|qa[4]~14_combout  & 
// (((\cpu|rf|qa[27]~518_combout ))))

	.dataa(\cpu|rf|qa[4]~14_combout ),
	.datab(\cpu|rf|register[2][27]~regout ),
	.datac(\cpu|rf|register[3][27]~regout ),
	.datad(\cpu|rf|qa[27]~518_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~519_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~519 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[27]~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N28
cycloneii_lcell_comb \cpu|rf|qa[27]~520 (
// Equation(s):
// \cpu|rf|qa[27]~520_combout  = (\cpu|rf|qa[4]~10_combout  & (\cpu|rf|qa[4]~13_combout )) # (!\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[4]~13_combout  & (\cpu|rf|qa[27]~515_combout )) # (!\cpu|rf|qa[4]~13_combout  & ((\cpu|rf|qa[27]~519_combout )))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[4]~13_combout ),
	.datac(\cpu|rf|qa[27]~515_combout ),
	.datad(\cpu|rf|qa[27]~519_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~520_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~520 .lut_mask = 16'hD9C8;
defparam \cpu|rf|qa[27]~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y26_N6
cycloneii_lcell_comb \cpu|rf|qa[27]~523 (
// Equation(s):
// \cpu|rf|qa[27]~523_combout  = (\cpu|rf|qa[4]~10_combout  & ((\cpu|rf|qa[27]~520_combout  & ((\cpu|rf|qa[27]~522_combout ))) # (!\cpu|rf|qa[27]~520_combout  & (\cpu|rf|qa[27]~513_combout )))) # (!\cpu|rf|qa[4]~10_combout  & (((\cpu|rf|qa[27]~520_combout 
// ))))

	.dataa(\cpu|rf|qa[4]~10_combout ),
	.datab(\cpu|rf|qa[27]~513_combout ),
	.datac(\cpu|rf|qa[27]~522_combout ),
	.datad(\cpu|rf|qa[27]~520_combout ),
	.cin(gnd),
	.combout(\cpu|rf|qa[27]~523_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|rf|qa[27]~523 .lut_mask = 16'hF588;
defparam \cpu|rf|qa[27]~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N28
cycloneii_lcell_comb \cpu|nextpc|Mux4~1 (
// Equation(s):
// \cpu|nextpc|Mux4~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & (((!\cpu|rf|Equal0~1_combout  & \cpu|rf|qa[27]~523_combout )))) # (!\cpu|cu|pcsource[1]~7_combout  & (\cpu|pcplus4|p4[27]~50_combout ))

	.dataa(\cpu|pcplus4|p4[27]~50_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|rf|Equal0~1_combout ),
	.datad(\cpu|rf|qa[27]~523_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux4~1 .lut_mask = 16'h2E22;
defparam \cpu|nextpc|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N24
cycloneii_lcell_comb \cpu|nextpc|Mux4~2 (
// Equation(s):
// \cpu|nextpc|Mux4~2_combout  = (\cpu|cu|pcsource[0]~5_combout  & (!\cpu|nextpc|Mux4~0_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux4~1_combout )))

	.dataa(\cpu|nextpc|Mux4~0_combout ),
	.datab(\cpu|nextpc|Mux4~1_combout ),
	.datac(\cpu|cu|pcsource[0]~5_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux4~2 .lut_mask = 16'h5353;
defparam \cpu|nextpc|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X65_Y22_N25
cycloneii_lcell_ff \cpu|ip|q[27] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux4~2_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [27]));

// Location: LCCOMB_X68_Y22_N22
cycloneii_lcell_comb \cpu|br_adr|p4[28]~52 (
// Equation(s):
// \cpu|br_adr|p4[28]~52_combout  = ((\cpu|immediate[16]~0_combout  $ (\cpu|pcplus4|p4[28]~52_combout  $ (!\cpu|br_adr|p4[27]~51 )))) # (GND)
// \cpu|br_adr|p4[28]~53  = CARRY((\cpu|immediate[16]~0_combout  & ((\cpu|pcplus4|p4[28]~52_combout ) # (!\cpu|br_adr|p4[27]~51 ))) # (!\cpu|immediate[16]~0_combout  & (\cpu|pcplus4|p4[28]~52_combout  & !\cpu|br_adr|p4[27]~51 )))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|pcplus4|p4[28]~52_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|br_adr|p4[27]~51 ),
	.combout(\cpu|br_adr|p4[28]~52_combout ),
	.cout(\cpu|br_adr|p4[28]~53 ));
// synopsys translate_off
defparam \cpu|br_adr|p4[28]~52 .lut_mask = 16'h698E;
defparam \cpu|br_adr|p4[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N14
cycloneii_lcell_comb \cpu|nextpc|Mux3~0 (
// Equation(s):
// \cpu|nextpc|Mux3~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (\cpu|rf|qa[28]~543_combout  & (!\cpu|rf|Equal0~1_combout ))) # (!\cpu|cu|pcsource[1]~7_combout  & (((\cpu|br_adr|p4[28]~52_combout ))))

	.dataa(\cpu|rf|qa[28]~543_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|rf|Equal0~1_combout ),
	.datad(\cpu|br_adr|p4[28]~52_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux3~0 .lut_mask = 16'h3B08;
defparam \cpu|nextpc|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N20
cycloneii_lcell_comb \cpu|nextpc|Mux3~1 (
// Equation(s):
// \cpu|nextpc|Mux3~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & ((\cpu|cu|pcsource[0]~5_combout  & (!\cpu|pcplus4|p4[28]~52_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux3~0_combout ))))) # (!\cpu|cu|pcsource[1]~7_combout  & 
// ((\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux3~0_combout ))) # (!\cpu|cu|pcsource[0]~5_combout  & (!\cpu|pcplus4|p4[28]~52_combout ))))

	.dataa(\cpu|cu|pcsource[1]~7_combout ),
	.datab(\cpu|pcplus4|p4[28]~52_combout ),
	.datac(\cpu|nextpc|Mux3~0_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux3~1 .lut_mask = 16'h271B;
defparam \cpu|nextpc|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y22_N21
cycloneii_lcell_ff \cpu|ip|q[28] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux3~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [28]));

// Location: LCCOMB_X69_Y22_N8
cycloneii_lcell_comb \cpu|nextpc|Mux2~0 (
// Equation(s):
// \cpu|nextpc|Mux2~0_combout  = (\cpu|cu|pcsource[1]~7_combout  & (!\cpu|rf|Equal0~1_combout  & (\cpu|rf|qa[29]~263_combout ))) # (!\cpu|cu|pcsource[1]~7_combout  & (((\cpu|br_adr|p4[29]~54_combout ))))

	.dataa(\cpu|cu|pcsource[1]~7_combout ),
	.datab(\cpu|rf|Equal0~1_combout ),
	.datac(\cpu|rf|qa[29]~263_combout ),
	.datad(\cpu|br_adr|p4[29]~54_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux2~0 .lut_mask = 16'h7520;
defparam \cpu|nextpc|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N30
cycloneii_lcell_comb \cpu|nextpc|Mux2~1 (
// Equation(s):
// \cpu|nextpc|Mux2~1_combout  = (\cpu|cu|pcsource[1]~7_combout  & ((\cpu|cu|pcsource[0]~5_combout  & (!\cpu|pcplus4|p4[29]~54_combout )) # (!\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux2~0_combout ))))) # (!\cpu|cu|pcsource[1]~7_combout  & 
// ((\cpu|cu|pcsource[0]~5_combout  & ((!\cpu|nextpc|Mux2~0_combout ))) # (!\cpu|cu|pcsource[0]~5_combout  & (!\cpu|pcplus4|p4[29]~54_combout ))))

	.dataa(\cpu|cu|pcsource[1]~7_combout ),
	.datab(\cpu|pcplus4|p4[29]~54_combout ),
	.datac(\cpu|nextpc|Mux2~0_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux2~1 .lut_mask = 16'h271B;
defparam \cpu|nextpc|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y22_N31
cycloneii_lcell_ff \cpu|ip|q[29] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux2~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [29]));

// Location: LCCOMB_X69_Y22_N12
cycloneii_lcell_comb \cpu|nextpc|Mux1~1 (
// Equation(s):
// \cpu|nextpc|Mux1~1_combout  = (\cpu|nextpc|Mux1~0_combout  & (!\cpu|pcplus4|p4[30]~56_combout  & (\cpu|cu|pcsource[1]~7_combout  $ (!\cpu|cu|pcsource[0]~5_combout )))) # (!\cpu|nextpc|Mux1~0_combout  & ((\cpu|cu|pcsource[1]~7_combout  $ 
// (\cpu|cu|pcsource[0]~5_combout )) # (!\cpu|pcplus4|p4[30]~56_combout )))

	.dataa(\cpu|nextpc|Mux1~0_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|pcplus4|p4[30]~56_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux1~1 .lut_mask = 16'h1D47;
defparam \cpu|nextpc|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y22_N13
cycloneii_lcell_ff \cpu|ip|q[30] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux1~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [30]));

// Location: LCCOMB_X70_Y22_N28
cycloneii_lcell_comb \cpu|pcplus4|p4[31]~58 (
// Equation(s):
// \cpu|pcplus4|p4[31]~58_combout  = \cpu|ip|q [31] $ (!\cpu|pcplus4|p4[30]~57 )

	.dataa(vcc),
	.datab(\cpu|ip|q [31]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|pcplus4|p4[30]~57 ),
	.combout(\cpu|pcplus4|p4[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|pcplus4|p4[31]~58 .lut_mask = 16'hC3C3;
defparam \cpu|pcplus4|p4[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X69_Y22_N6
cycloneii_lcell_comb \cpu|nextpc|Mux0~1 (
// Equation(s):
// \cpu|nextpc|Mux0~1_combout  = (\cpu|nextpc|Mux0~0_combout  & (!\cpu|pcplus4|p4[31]~58_combout  & (\cpu|cu|pcsource[1]~7_combout  $ (!\cpu|cu|pcsource[0]~5_combout )))) # (!\cpu|nextpc|Mux0~0_combout  & ((\cpu|cu|pcsource[1]~7_combout  $ 
// (\cpu|cu|pcsource[0]~5_combout )) # (!\cpu|pcplus4|p4[31]~58_combout )))

	.dataa(\cpu|nextpc|Mux0~0_combout ),
	.datab(\cpu|cu|pcsource[1]~7_combout ),
	.datac(\cpu|pcplus4|p4[31]~58_combout ),
	.datad(\cpu|cu|pcsource[0]~5_combout ),
	.cin(gnd),
	.combout(\cpu|nextpc|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|nextpc|Mux0~1 .lut_mask = 16'h1D47;
defparam \cpu|nextpc|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X69_Y22_N7
cycloneii_lcell_ff \cpu|ip|q[31] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\cpu|nextpc|Mux0~1_combout ),
	.sdata(gnd),
	.aclr(!\resetn~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|ip|q [31]));

// Location: LCCOMB_X57_Y29_N4
cycloneii_lcell_comb \cpu|al_unit|ShiftRight1~76 (
// Equation(s):
// \cpu|al_unit|ShiftRight1~76_combout  = (\cpu|al_unit|ShiftRight0~16_combout ) # ((\cpu|al_unit|ShiftLeft0~23_combout  & ((\cpu|al_unit|ShiftRight1~75_combout ) # (\cpu|al_unit|ShiftRight1~58_combout ))))

	.dataa(\cpu|al_unit|ShiftRight1~75_combout ),
	.datab(\cpu|al_unit|ShiftLeft0~23_combout ),
	.datac(\cpu|al_unit|ShiftRight1~58_combout ),
	.datad(\cpu|al_unit|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight1~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight1~76 .lut_mask = 16'hFFC8;
defparam \cpu|al_unit|ShiftRight1~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N4
cycloneii_lcell_comb \cpu|al_unit|Mux22~6 (
// Equation(s):
// \cpu|al_unit|Mux22~6_combout  = (\cpu|al_unit|Mux29~16_combout  & (((!\cpu|al_unit|Mux29~17_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & ((\cpu|al_unit|ShiftRight1~76_combout ))) # (!\cpu|al_unit|Mux29~17_combout  & 
// (\cpu|al_unit|Mux22~5_combout ))))

	.dataa(\cpu|al_unit|Mux22~5_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux29~17_combout ),
	.datad(\cpu|al_unit|ShiftRight1~76_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~6 .lut_mask = 16'h3E0E;
defparam \cpu|al_unit|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N18
cycloneii_lcell_comb \cpu|al_unit|Mux22~7 (
// Equation(s):
// \cpu|al_unit|Mux22~7_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_b|y[9]~30_combout  & ((\cpu|alu_a|y[9]~14_combout ) # (!\cpu|al_unit|Mux22~6_combout ))) # (!\cpu|alu_b|y[9]~30_combout  & (!\cpu|al_unit|Mux22~6_combout  & 
// \cpu|alu_a|y[9]~14_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux22~6_combout ))))

	.dataa(\cpu|alu_b|y[9]~30_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux22~6_combout ),
	.datad(\cpu|alu_a|y[9]~14_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~7 .lut_mask = 16'hBC38;
defparam \cpu|al_unit|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y26_N24
cycloneii_lcell_comb \cpu|al_unit|ShiftRight0~87 (
// Equation(s):
// \cpu|al_unit|ShiftRight0~87_combout  = (\cpu|alu_a|y[0]~7_combout  & (\cpu|al_unit|ShiftRight0~46_combout )) # (!\cpu|alu_a|y[0]~7_combout  & ((\cpu|al_unit|ShiftRight0~18_combout )))

	.dataa(\cpu|alu_a|y[0]~7_combout ),
	.datab(vcc),
	.datac(\cpu|al_unit|ShiftRight0~46_combout ),
	.datad(\cpu|al_unit|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|ShiftRight0~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|ShiftRight0~87 .lut_mask = 16'hF5A0;
defparam \cpu|al_unit|ShiftRight0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y26_N30
cycloneii_lcell_comb \cpu|al_unit|Mux22~2 (
// Equation(s):
// \cpu|al_unit|Mux22~2_combout  = (\cpu|alu_a|y[2]~10_combout  & ((\cpu|al_unit|ShiftRight0~41_combout ))) # (!\cpu|alu_a|y[2]~10_combout  & (\cpu|al_unit|ShiftRight0~87_combout ))

	.dataa(vcc),
	.datab(\cpu|alu_a|y[2]~10_combout ),
	.datac(\cpu|al_unit|ShiftRight0~87_combout ),
	.datad(\cpu|al_unit|ShiftRight0~41_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~2 .lut_mask = 16'hFC30;
defparam \cpu|al_unit|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y23_N30
cycloneii_lcell_comb \cpu|al_unit|Mux22~3 (
// Equation(s):
// \cpu|al_unit|Mux22~3_combout  = (\cpu|al_unit|Mux29~21_combout  & ((\cpu|alu_a|y[3]~9_combout  & (\cpu|al_unit|ShiftRight0~63_combout )) # (!\cpu|alu_a|y[3]~9_combout  & ((\cpu|al_unit|Mux22~2_combout )))))

	.dataa(\cpu|al_unit|Mux29~21_combout ),
	.datab(\cpu|alu_a|y[3]~9_combout ),
	.datac(\cpu|al_unit|ShiftRight0~63_combout ),
	.datad(\cpu|al_unit|Mux22~2_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~3 .lut_mask = 16'hA280;
defparam \cpu|al_unit|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y23_N16
cycloneii_lcell_comb \cpu|al_unit|Mux22~8 (
// Equation(s):
// \cpu|al_unit|Mux22~8_combout  = (\cpu|al_unit|Mux22~3_combout ) # ((\cpu|al_unit|Mux22~7_combout  & !\cpu|al_unit|Mux29~21_combout ))

	.dataa(vcc),
	.datab(\cpu|al_unit|Mux22~7_combout ),
	.datac(\cpu|al_unit|Mux29~21_combout ),
	.datad(\cpu|al_unit|Mux22~3_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux22~8 .lut_mask = 16'hFF0C;
defparam \cpu|al_unit|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N14
cycloneii_lcell_comb \cpu|alu_b|y[18]~47 (
// Equation(s):
// \cpu|alu_b|y[18]~47_combout  = (\cpu|cu|aluimm~5_combout  & (\cpu|immediate[16]~0_combout )) # (!\cpu|cu|aluimm~5_combout  & (((!\cpu|rf|Equal1~1_combout  & \cpu|rf|qb[18]~667_combout ))))

	.dataa(\cpu|immediate[16]~0_combout ),
	.datab(\cpu|cu|aluimm~5_combout ),
	.datac(\cpu|rf|Equal1~1_combout ),
	.datad(\cpu|rf|qb[18]~667_combout ),
	.cin(gnd),
	.combout(\cpu|alu_b|y[18]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|alu_b|y[18]~47 .lut_mask = 16'h8B88;
defparam \cpu|alu_b|y[18]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N0
cycloneii_lcell_comb \cpu|al_unit|Mux13~3 (
// Equation(s):
// \cpu|al_unit|Mux13~3_combout  = (\cpu|al_unit|Mux9~2_combout  & (((\cpu|al_unit|ShiftRight0~70_combout  & \cpu|al_unit|Mux9~1_combout )))) # (!\cpu|al_unit|Mux9~2_combout  & ((\cpu|al_unit|Mux13~9_combout ) # ((!\cpu|al_unit|Mux9~1_combout ))))

	.dataa(\cpu|al_unit|Mux13~9_combout ),
	.datab(\cpu|al_unit|Mux9~2_combout ),
	.datac(\cpu|al_unit|ShiftRight0~70_combout ),
	.datad(\cpu|al_unit|Mux9~1_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~3 .lut_mask = 16'hE233;
defparam \cpu|al_unit|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N2
cycloneii_lcell_comb \cpu|al_unit|Mux13~4 (
// Equation(s):
// \cpu|al_unit|Mux13~4_combout  = (\cpu|al_unit|Mux13~3_combout  & (((\cpu|al_unit|Mux9~0_combout ) # (\cpu|al_unit|ShiftLeft0~96_combout )))) # (!\cpu|al_unit|Mux13~3_combout  & (\cpu|al_unit|ShiftLeft0~62_combout  & (!\cpu|al_unit|Mux9~0_combout )))

	.dataa(\cpu|al_unit|ShiftLeft0~62_combout ),
	.datab(\cpu|al_unit|Mux13~3_combout ),
	.datac(\cpu|al_unit|Mux9~0_combout ),
	.datad(\cpu|al_unit|ShiftLeft0~96_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~4 .lut_mask = 16'hCEC2;
defparam \cpu|al_unit|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y22_N8
cycloneii_lcell_comb \cpu|al_unit|Mux13~5 (
// Equation(s):
// \cpu|al_unit|Mux13~5_combout  = (\cpu|al_unit|Mux13~2_combout  & ((\cpu|al_unit|Mux2~18_combout ) # ((\cpu|al_unit|Mux13~4_combout )))) # (!\cpu|al_unit|Mux13~2_combout  & (!\cpu|al_unit|Mux2~18_combout  & (\cpu|al_unit|Add0~108_combout )))

	.dataa(\cpu|al_unit|Mux13~2_combout ),
	.datab(\cpu|al_unit|Mux2~18_combout ),
	.datac(\cpu|al_unit|Add0~108_combout ),
	.datad(\cpu|al_unit|Mux13~4_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~5 .lut_mask = 16'hBA98;
defparam \cpu|al_unit|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N4
cycloneii_lcell_comb \cpu|al_unit|Mux13~6 (
// Equation(s):
// \cpu|al_unit|Mux13~6_combout  = (\cpu|al_unit|Mux29~16_combout  & (((!\cpu|al_unit|Mux29~17_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & ((\cpu|al_unit|Mux29~17_combout  & (\cpu|al_unit|ShiftRight1~85_combout )) # (!\cpu|al_unit|Mux29~17_combout  & 
// ((\cpu|al_unit|Mux13~5_combout )))))

	.dataa(\cpu|al_unit|ShiftRight1~85_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|al_unit|Mux29~17_combout ),
	.datad(\cpu|al_unit|Mux13~5_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~6 .lut_mask = 16'h2F2C;
defparam \cpu|al_unit|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N2
cycloneii_lcell_comb \cpu|al_unit|Mux13~7 (
// Equation(s):
// \cpu|al_unit|Mux13~7_combout  = (\cpu|al_unit|Mux29~16_combout  & ((\cpu|alu_a|y[18]~20_combout  & ((\cpu|alu_b|y[18]~47_combout ) # (!\cpu|al_unit|Mux13~6_combout ))) # (!\cpu|alu_a|y[18]~20_combout  & (\cpu|alu_b|y[18]~47_combout  & 
// !\cpu|al_unit|Mux13~6_combout )))) # (!\cpu|al_unit|Mux29~16_combout  & (((\cpu|al_unit|Mux13~6_combout ))))

	.dataa(\cpu|alu_a|y[18]~20_combout ),
	.datab(\cpu|al_unit|Mux29~16_combout ),
	.datac(\cpu|alu_b|y[18]~47_combout ),
	.datad(\cpu|al_unit|Mux13~6_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~7 .lut_mask = 16'hB3C8;
defparam \cpu|al_unit|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y22_N12
cycloneii_lcell_comb \cpu|al_unit|Mux13~8 (
// Equation(s):
// \cpu|al_unit|Mux13~8_combout  = (\cpu|cu|aluc[3]~4_combout  & ((\cpu|alu_a|y[4]~8_combout  & ((\cpu|alu_b|y[31]~44_combout ))) # (!\cpu|alu_a|y[4]~8_combout  & (\cpu|al_unit|Mux13~7_combout )))) # (!\cpu|cu|aluc[3]~4_combout  & 
// (\cpu|al_unit|Mux13~7_combout ))

	.dataa(\cpu|cu|aluc[3]~4_combout ),
	.datab(\cpu|al_unit|Mux13~7_combout ),
	.datac(\cpu|alu_a|y[4]~8_combout ),
	.datad(\cpu|alu_b|y[31]~44_combout ),
	.cin(gnd),
	.combout(\cpu|al_unit|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|al_unit|Mux13~8 .lut_mask = 16'hEC4C;
defparam \cpu|al_unit|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y20_N28
cycloneii_lcell_comb \dmem|io_data_mux|y[15]~15 (
// Equation(s):
// \dmem|io_data_mux|y[15]~15_combout  = (\cpu|al_unit|Mux24~7_combout  & ((\dmem|io_input_reg|io_input_mux2x32|Selector16~0_combout ))) # (!\cpu|al_unit|Mux24~7_combout  & (\dmem|dram|altsyncram_component|auto_generated|q_a [15]))

	.dataa(vcc),
	.datab(\cpu|al_unit|Mux24~7_combout ),
	.datac(\dmem|dram|altsyncram_component|auto_generated|q_a [15]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector16~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_data_mux|y[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_data_mux|y[15]~15 .lut_mask = 16'hFC30;
defparam \dmem|io_data_mux|y[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneii_lcell_comb \cpu|cu|wmem~0 (
// Equation(s):
// \cpu|cu|wmem~0_combout  = (\imem|irom|altsyncram_component|auto_generated|q_a [27] & (\imem|irom|altsyncram_component|auto_generated|q_a [31] & (!\imem|irom|altsyncram_component|auto_generated|q_a [28] & \imem|irom|altsyncram_component|auto_generated|q_a 
// [26])))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.datac(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.datad(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|cu|wmem~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cu|wmem~0 .lut_mask = 16'h0800;
defparam \cpu|cu|wmem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N6
cycloneii_lcell_comb \dmem|write_data_enable~0 (
// Equation(s):
// \dmem|write_data_enable~0_combout  = (!\imem|irom|altsyncram_component|auto_generated|q_a [30] & (\imem|irom|altsyncram_component|auto_generated|q_a [29] & (\cpu|cu|wmem~0_combout  & !\clock~combout )))

	.dataa(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.datab(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.datac(\cpu|cu|wmem~0_combout ),
	.datad(\clock~combout ),
	.cin(gnd),
	.combout(\dmem|write_data_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|write_data_enable~0 .lut_mask = 16'h0040;
defparam \dmem|write_data_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y27_N24
cycloneii_lcell_comb \dmem|io_output_reg|Decoder0~1 (
// Equation(s):
// \dmem|io_output_reg|Decoder0~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & \dmem|write_data_enable~0_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datad(\dmem|write_data_enable~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|Decoder0~1 .lut_mask = 16'h1000;
defparam \dmem|io_output_reg|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y27_N21
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[0] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[0]~712_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [0]));

// Location: LCFF_X57_Y27_N31
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[1] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[1]~713_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [1]));

// Location: LCCOMB_X54_Y27_N20
cycloneii_lcell_comb \dmem|io_output_reg|out_port0[2]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[2]~feeder_combout  = \cpu|rf|qb[2]~714_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[2]~714_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[2]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N21
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[2] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port0[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [2]));

// Location: LCFF_X58_Y27_N25
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[3] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[3]~715_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [3]));

// Location: LCFF_X58_Y27_N23
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[4] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[4]~716_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [4]));

// Location: LCCOMB_X58_Y24_N20
cycloneii_lcell_comb \dmem|io_output_reg|out_port0[5]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[5]~feeder_combout  = \cpu|rf|qb[5]~717_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[5]~717_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[5]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N21
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[5] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port0[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [5]));

// Location: LCCOMB_X58_Y24_N18
cycloneii_lcell_comb \dmem|io_output_reg|out_port0[6]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[6]~feeder_combout  = \cpu|rf|qb[6]~718_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[6]~718_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[6]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N19
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[6] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port0[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [6]));

// Location: LCCOMB_X57_Y25_N8
cycloneii_lcell_comb \dmem|io_output_reg|out_port0[7]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[7]~feeder_combout  = \cpu|rf|qb[7]~719_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[7]~719_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[7]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N9
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[7] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port0[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [7]));

// Location: LCFF_X54_Y27_N15
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[8] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[8]~720_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [8]));

// Location: LCCOMB_X54_Y29_N28
cycloneii_lcell_comb \dmem|io_output_reg|out_port0[9]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[9]~feeder_combout  = \cpu|rf|qb[9]~721_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[9]~721_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[9]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y29_N29
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[9] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port0[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [9]));

// Location: LCFF_X54_Y27_N13
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[10] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[10]~722_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [10]));

// Location: LCCOMB_X57_Y31_N10
cycloneii_lcell_comb \dmem|io_output_reg|out_port0[11]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[11]~feeder_combout  = \cpu|rf|qb[11]~723_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[11]~723_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[11]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y31_N11
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[11] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port0[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [11]));

// Location: LCFF_X57_Y31_N5
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[12] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[12]~724_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [12]));

// Location: LCFF_X56_Y31_N11
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[13] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[13]~725_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [13]));

// Location: LCFF_X56_Y31_N25
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[14] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[14]~726_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [14]));

// Location: LCFF_X57_Y27_N19
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[15] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[15]~727_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [15]));

// Location: LCFF_X58_Y27_N1
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[16] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[16]~708_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [16]));

// Location: LCCOMB_X53_Y27_N16
cycloneii_lcell_comb \dmem|io_output_reg|out_port0[17]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[17]~feeder_combout  = \cpu|rf|qb[17]~728_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[17]~728_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[17]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N17
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[17] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port0[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [17]));

// Location: LCFF_X53_Y27_N23
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[18] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[18]~729_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [18]));

// Location: LCFF_X53_Y27_N21
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[19] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[19]~730_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [19]));

// Location: LCCOMB_X53_Y27_N26
cycloneii_lcell_comb \dmem|io_output_reg|out_port0[20]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[20]~feeder_combout  = \cpu|rf|qb[20]~731_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[20]~731_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[20]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N27
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[20] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port0[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [20]));

// Location: LCFF_X53_Y27_N13
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[21] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[21]~732_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [21]));

// Location: LCFF_X53_Y27_N19
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[22] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[22]~733_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [22]));

// Location: LCFF_X53_Y27_N1
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[23] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[23]~734_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [23]));

// Location: LCFF_X57_Y27_N9
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[24] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[24]~709_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [24]));

// Location: LCCOMB_X56_Y30_N24
cycloneii_lcell_comb \dmem|io_output_reg|out_port0[25]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[25]~feeder_combout  = \cpu|rf|qb[25]~735_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[25]~735_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[25]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N25
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[25] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port0[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [25]));

// Location: LCFF_X57_Y27_N27
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[26] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[26]~710_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [26]));

// Location: LCCOMB_X57_Y27_N12
cycloneii_lcell_comb \dmem|io_output_reg|out_port0[27]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[27]~feeder_combout  = \cpu|rf|qb[27]~736_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[27]~736_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[27]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y27_N13
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[27] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port0[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [27]));

// Location: LCFF_X53_Y27_N15
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[28] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[28]~737_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [28]));

// Location: LCFF_X57_Y27_N29
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[29] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[29]~738_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [29]));

// Location: LCFF_X58_Y27_N31
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[30] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[30]~711_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [30]));

// Location: LCCOMB_X56_Y30_N18
cycloneii_lcell_comb \dmem|io_output_reg|out_port0[31]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port0[31]~feeder_combout  = \cpu|rf|qb[31]~739_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[31]~739_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port0[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port0[31]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port0[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N19
cycloneii_lcell_ff \dmem|io_output_reg|out_port0[31] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port0[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port0 [31]));

// Location: LCCOMB_X57_Y27_N2
cycloneii_lcell_comb \dmem|io_output_reg|Decoder0~2 (
// Equation(s):
// \dmem|io_output_reg|Decoder0~2_combout  = (\dmem|write_data_enable~0_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\cpu|al_unit|Mux29~22_combout  & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\dmem|write_data_enable~0_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\cpu|al_unit|Mux29~22_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|Decoder0~2 .lut_mask = 16'h2000;
defparam \dmem|io_output_reg|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N1
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[0] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[0]~712_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [0]));

// Location: LCFF_X56_Y29_N15
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[1] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[1]~713_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [1]));

// Location: LCFF_X58_Y29_N25
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[2] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[2]~714_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [2]));

// Location: LCFF_X58_Y27_N21
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[3] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[3]~715_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [3]));

// Location: LCFF_X56_Y25_N13
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[4] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[4]~716_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [4]));

// Location: LCCOMB_X58_Y24_N16
cycloneii_lcell_comb \dmem|io_output_reg|out_port1[5]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[5]~feeder_combout  = \cpu|rf|qb[5]~717_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[5]~717_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[5]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N17
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[5] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port1[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [5]));

// Location: LCCOMB_X58_Y24_N6
cycloneii_lcell_comb \dmem|io_output_reg|out_port1[6]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[6]~feeder_combout  = \cpu|rf|qb[6]~718_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[6]~718_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[6]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X58_Y24_N7
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[6] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port1[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [6]));

// Location: LCFF_X57_Y25_N27
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[7] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[7]~719_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [7]));

// Location: LCCOMB_X57_Y25_N20
cycloneii_lcell_comb \dmem|io_output_reg|out_port1[8]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[8]~feeder_combout  = \cpu|rf|qb[8]~720_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[8]~720_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[8]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y25_N21
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[8] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port1[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [8]));

// Location: LCCOMB_X56_Y29_N10
cycloneii_lcell_comb \dmem|io_output_reg|out_port1[9]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[9]~feeder_combout  = \cpu|rf|qb[9]~721_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[9]~721_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[9]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y29_N11
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[9] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port1[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [9]));

// Location: LCCOMB_X57_Y31_N6
cycloneii_lcell_comb \dmem|io_output_reg|out_port1[10]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[10]~feeder_combout  = \cpu|rf|qb[10]~722_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[10]~722_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[10]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y31_N7
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[10] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port1[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [10]));

// Location: LCCOMB_X57_Y31_N0
cycloneii_lcell_comb \dmem|io_output_reg|out_port1[11]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[11]~feeder_combout  = \cpu|rf|qb[11]~723_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[11]~723_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[11]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y31_N1
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[11] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port1[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [11]));

// Location: LCFF_X57_Y31_N19
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[12] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[12]~724_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [12]));

// Location: LCCOMB_X56_Y31_N18
cycloneii_lcell_comb \dmem|io_output_reg|out_port1[13]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[13]~feeder_combout  = \cpu|rf|qb[13]~725_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[13]~725_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[13]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y31_N19
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[13] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port1[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [13]));

// Location: LCFF_X56_Y31_N1
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[14] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[14]~726_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [14]));

// Location: LCFF_X57_Y27_N17
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[15] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[15]~727_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [15]));

// Location: LCFF_X58_Y27_N9
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[16] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[16]~708_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [16]));

// Location: LCFF_X53_Y27_N29
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[17] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[17]~728_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [17]));

// Location: LCCOMB_X53_Y27_N2
cycloneii_lcell_comb \dmem|io_output_reg|out_port1[18]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[18]~feeder_combout  = \cpu|rf|qb[18]~729_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[18]~729_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[18]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N3
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[18] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port1[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [18]));

// Location: LCFF_X53_Y27_N25
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[19] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[19]~730_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [19]));

// Location: LCFF_X53_Y27_N11
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[20] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[20]~731_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [20]));

// Location: LCFF_X53_Y27_N9
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[21] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[21]~732_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [21]));

// Location: LCCOMB_X53_Y27_N30
cycloneii_lcell_comb \dmem|io_output_reg|out_port1[22]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[22]~feeder_combout  = \cpu|rf|qb[22]~733_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[22]~733_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[22]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X53_Y27_N31
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[22] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port1[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [22]));

// Location: LCFF_X53_Y27_N5
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[23] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[23]~734_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [23]));

// Location: LCFF_X57_Y27_N1
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[24] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[24]~709_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [24]));

// Location: LCCOMB_X56_Y30_N14
cycloneii_lcell_comb \dmem|io_output_reg|out_port1[25]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[25]~feeder_combout  = \cpu|rf|qb[25]~735_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[25]~735_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[25]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N15
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[25] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port1[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [25]));

// Location: LCFF_X57_Y27_N11
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[26] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[26]~710_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [26]));

// Location: LCCOMB_X57_Y27_N4
cycloneii_lcell_comb \dmem|io_output_reg|out_port1[27]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[27]~feeder_combout  = \cpu|rf|qb[27]~736_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[27]~736_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[27]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[27]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[27]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X57_Y27_N5
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[27] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port1[27]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [27]));

// Location: LCFF_X53_Y27_N7
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[28] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[28]~737_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [28]));

// Location: LCFF_X57_Y27_N23
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[29] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[29]~738_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [29]));

// Location: LCFF_X58_Y27_N7
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[30] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[30]~711_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [30]));

// Location: LCCOMB_X56_Y30_N8
cycloneii_lcell_comb \dmem|io_output_reg|out_port1[31]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port1[31]~feeder_combout  = \cpu|rf|qb[31]~739_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[31]~739_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port1[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port1[31]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port1[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y30_N9
cycloneii_lcell_ff \dmem|io_output_reg|out_port1[31] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port1[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port1 [31]));

// Location: LCCOMB_X54_Y27_N22
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[0]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[0]~feeder_combout  = \cpu|rf|qb[0]~712_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[0]~712_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[0]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y27_N10
cycloneii_lcell_comb \dmem|io_output_reg|Decoder0~3 (
// Equation(s):
// \dmem|io_output_reg|Decoder0~3_combout  = (\cpu|al_unit|Mux24~7_combout  & (\cpu|al_unit|Mux28~8_combout  & (\dmem|io_output_reg|Decoder0~0_combout  & \dmem|write_data_enable~0_combout )))

	.dataa(\cpu|al_unit|Mux24~7_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_output_reg|Decoder0~0_combout ),
	.datad(\dmem|write_data_enable~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|Decoder0~3 .lut_mask = 16'h8000;
defparam \dmem|io_output_reg|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N23
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[0] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [0]));

// Location: LCCOMB_X52_Y27_N8
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[1]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[1]~feeder_combout  = \cpu|rf|qb[1]~713_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[1]~713_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[1]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N9
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[1] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [1]));

// Location: LCCOMB_X54_Y27_N8
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[2]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[2]~feeder_combout  = \cpu|rf|qb[2]~714_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[2]~714_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[2]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N9
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[2] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [2]));

// Location: LCCOMB_X54_Y27_N26
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[3]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[3]~feeder_combout  = \cpu|rf|qb[3]~715_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[3]~715_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[3]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N27
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[3] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [3]));

// Location: LCFF_X54_Y27_N5
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[4] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[4]~716_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [4]));

// Location: LCFF_X54_Y27_N11
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[5] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[5]~717_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [5]));

// Location: LCCOMB_X54_Y27_N24
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[6]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[6]~feeder_combout  = \cpu|rf|qb[6]~718_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[6]~718_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[6]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N25
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[6] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [6]));

// Location: LCFF_X54_Y27_N3
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[7] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[7]~719_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [7]));

// Location: LCFF_X54_Y27_N17
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[8] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[8]~720_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [8]));

// Location: LCCOMB_X54_Y27_N18
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[9]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[9]~feeder_combout  = \cpu|rf|qb[9]~721_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[9]~721_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[9]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N19
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[9] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [9]));

// Location: LCFF_X54_Y27_N29
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[10] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[10]~722_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [10]));

// Location: LCFF_X54_Y27_N7
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[11] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[11]~723_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [11]));

// Location: LCFF_X52_Y27_N11
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[12] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[12]~724_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [12]));

// Location: LCCOMB_X52_Y27_N16
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[13]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[13]~feeder_combout  = \cpu|rf|qb[13]~725_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[13]~725_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[13]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N17
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[13] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [13]));

// Location: LCCOMB_X52_Y27_N22
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[14]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[14]~feeder_combout  = \cpu|rf|qb[14]~726_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[14]~726_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[14]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N23
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[14] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [14]));

// Location: LCFF_X56_Y29_N29
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[15] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[15]~727_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [15]));

// Location: LCCOMB_X54_Y27_N0
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[16]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[16]~feeder_combout  = \cpu|rf|qb[16]~708_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[16]~708_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[16]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X54_Y27_N1
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[16] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [16]));

// Location: LCFF_X52_Y27_N5
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[17] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[17]~728_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [17]));

// Location: LCCOMB_X52_Y27_N18
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[18]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[18]~feeder_combout  = \cpu|rf|qb[18]~729_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[18]~729_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[18]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N19
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[18] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [18]));

// Location: LCFF_X56_Y27_N3
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[19] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[19]~730_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [19]));

// Location: LCFF_X52_Y27_N13
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[20] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|rf|qb[20]~731_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [20]));

// Location: LCCOMB_X56_Y27_N20
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[21]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[21]~feeder_combout  = \cpu|rf|qb[21]~732_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[21]~732_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[21]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N21
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[21] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [21]));

// Location: LCCOMB_X56_Y27_N30
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[22]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[22]~feeder_combout  = \cpu|rf|qb[22]~733_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[22]~733_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[22]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N31
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[22] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [22]));

// Location: LCCOMB_X52_Y27_N30
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[23]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[23]~feeder_combout  = \cpu|rf|qb[23]~734_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[23]~734_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[23]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N31
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[23] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [23]));

// Location: LCFF_X56_Y29_N23
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[24] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[24]~709_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [24]));

// Location: LCFF_X56_Y29_N13
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[25] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[25]~735_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [25]));

// Location: LCFF_X56_Y29_N31
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[26] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[26]~710_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [26]));

// Location: LCFF_X54_Y27_N31
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[27] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[27]~736_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [27]));

// Location: LCCOMB_X52_Y27_N28
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[28]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[28]~feeder_combout  = \cpu|rf|qb[28]~737_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[28]~737_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[28]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N29
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[28] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [28]));

// Location: LCFF_X56_Y29_N5
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[29] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[29]~738_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [29]));

// Location: LCCOMB_X56_Y27_N8
cycloneii_lcell_comb \dmem|io_output_reg|out_port2[30]~feeder (
// Equation(s):
// \dmem|io_output_reg|out_port2[30]~feeder_combout  = \cpu|rf|qb[30]~711_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|rf|qb[30]~711_combout ),
	.cin(gnd),
	.combout(\dmem|io_output_reg|out_port2[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_output_reg|out_port2[30]~feeder .lut_mask = 16'hFF00;
defparam \dmem|io_output_reg|out_port2[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X56_Y27_N9
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[30] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\dmem|io_output_reg|out_port2[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [30]));

// Location: LCFF_X56_Y29_N3
cycloneii_lcell_ff \dmem|io_output_reg|out_port2[31] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(\cpu|rf|qb[31]~739_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dmem|io_output_reg|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_output_reg|out_port2 [31]));

// Location: LCCOMB_X56_Y27_N24
cycloneii_lcell_comb \dmem|write_data_enable~1 (
// Equation(s):
// \dmem|write_data_enable~1_combout  = (!\cpu|al_unit|Mux24~7_combout  & \dmem|write_data_enable~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|al_unit|Mux24~7_combout ),
	.datad(\dmem|write_data_enable~0_combout ),
	.cin(gnd),
	.combout(\dmem|write_data_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|write_data_enable~1 .lut_mask = 16'h0F00;
defparam \dmem|write_data_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y31_N26
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector31~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector31~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector31~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector31~0_combout )

	.dataa(vcc),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector31~1_combout ),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector31~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector31~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector31~2 .lut_mask = 16'hFFCC;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N30
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector30~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector30~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector30~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector30~1_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector30~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector30~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector30~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector30~2 .lut_mask = 16'hFFAA;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N14
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector29~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector29~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector29~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector29~1_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector29~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector29~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector29~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector29~2 .lut_mask = 16'hFFAA;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N4
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector28~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector28~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector28~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector28~0_combout )

	.dataa(vcc),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector28~1_combout ),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector28~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector28~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector28~2 .lut_mask = 16'hFFCC;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[4]));
// synopsys translate_off
defparam \in_port1[4]~I .input_async_reset = "none";
defparam \in_port1[4]~I .input_power_up = "low";
defparam \in_port1[4]~I .input_register_mode = "none";
defparam \in_port1[4]~I .input_sync_reset = "none";
defparam \in_port1[4]~I .oe_async_reset = "none";
defparam \in_port1[4]~I .oe_power_up = "low";
defparam \in_port1[4]~I .oe_register_mode = "none";
defparam \in_port1[4]~I .oe_sync_reset = "none";
defparam \in_port1[4]~I .operation_mode = "input";
defparam \in_port1[4]~I .output_async_reset = "none";
defparam \in_port1[4]~I .output_power_up = "low";
defparam \in_port1[4]~I .output_register_mode = "none";
defparam \in_port1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y24_N15
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[4] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [4]));

// Location: LCCOMB_X69_Y24_N14
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector27~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector27~0_combout  = (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [4] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [4]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector27~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector27~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N24
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector27~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector27~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector27~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector27~0_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector27~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector27~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector27~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector27~2 .lut_mask = 16'hFFAA;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y26_N28
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector26~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector26~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector26~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector26~0_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector26~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector26~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector26~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector26~2 .lut_mask = 16'hFFAA;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N24
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector25~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector25~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector25~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector25~1_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector25~0_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector25~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector25~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector25~2 .lut_mask = 16'hEEEE;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N2
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector24~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector24~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector24~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector24~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector24~1_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector24~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector24~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector24~2 .lut_mask = 16'hFFF0;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N24
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector23~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector23~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector23~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector23~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector23~0_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector23~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector23~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector23~2 .lut_mask = 16'hFFF0;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y27_N20
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector22~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector22~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector22~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector22~1_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector22~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector22~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector22~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector22~2 .lut_mask = 16'hFFAA;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y23_N30
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector21~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector21~0_combout  = (\dmem|io_input_reg|in_reg1 [10] & (\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\dmem|io_input_reg|in_reg1 [10]),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\cpu|al_unit|Mux28~8_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector21~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector21~0 .lut_mask = 16'h0800;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y23_N28
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector21~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector21~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector21~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector21~0_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector21~1_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector21~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector21~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector21~2 .lut_mask = 16'hEEEE;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y33_N12
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector20~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector20~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector20~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector20~1_combout )

	.dataa(vcc),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector20~0_combout ),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector20~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector20~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector20~2 .lut_mask = 16'hFFCC;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_F18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[12]));
// synopsys translate_off
defparam \in_port0[12]~I .input_async_reset = "none";
defparam \in_port0[12]~I .input_power_up = "low";
defparam \in_port0[12]~I .input_register_mode = "none";
defparam \in_port0[12]~I .input_sync_reset = "none";
defparam \in_port0[12]~I .oe_async_reset = "none";
defparam \in_port0[12]~I .oe_power_up = "low";
defparam \in_port0[12]~I .oe_register_mode = "none";
defparam \in_port0[12]~I .oe_sync_reset = "none";
defparam \in_port0[12]~I .operation_mode = "input";
defparam \in_port0[12]~I .output_async_reset = "none";
defparam \in_port0[12]~I .output_power_up = "low";
defparam \in_port0[12]~I .output_register_mode = "none";
defparam \in_port0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y31_N11
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[12] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [12]));

// Location: LCCOMB_X69_Y31_N10
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector19~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector19~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (\dmem|io_input_reg|in_reg0 [12] & !\cpu|al_unit|Mux28~8_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [12]),
	.datad(\cpu|al_unit|Mux28~8_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector19~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector19~1 .lut_mask = 16'h0040;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y31_N6
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector19~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector19~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector19~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector19~0_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector19~1_combout ),
	.datab(vcc),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector19~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector19~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector19~2 .lut_mask = 16'hFAFA;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y31_N4
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector18~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector18~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector18~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector18~1_combout )

	.dataa(vcc),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector18~0_combout ),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector18~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector18~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector18~2 .lut_mask = 16'hFFCC;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y22_N24
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector17~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector17~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector17~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector17~1_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector17~0_combout ),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector17~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector17~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector17~2 .lut_mask = 16'hEEEE;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N8
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector15~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector15~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector15~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector15~1_combout )

	.dataa(vcc),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector15~0_combout ),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector15~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector15~2 .lut_mask = 16'hFFCC;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_D23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[17]));
// synopsys translate_off
defparam \in_port1[17]~I .input_async_reset = "none";
defparam \in_port1[17]~I .input_power_up = "low";
defparam \in_port1[17]~I .input_register_mode = "none";
defparam \in_port1[17]~I .input_sync_reset = "none";
defparam \in_port1[17]~I .oe_async_reset = "none";
defparam \in_port1[17]~I .oe_power_up = "low";
defparam \in_port1[17]~I .oe_register_mode = "none";
defparam \in_port1[17]~I .oe_sync_reset = "none";
defparam \in_port1[17]~I .operation_mode = "input";
defparam \in_port1[17]~I .output_async_reset = "none";
defparam \in_port1[17]~I .output_power_up = "low";
defparam \in_port1[17]~I .output_register_mode = "none";
defparam \in_port1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X69_Y27_N1
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[17] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [17]));

// Location: LCCOMB_X69_Y27_N0
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector14~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector14~0_combout  = (\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg1 [17] & \cpu|al_unit|Mux29~22_combout )))

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [17]),
	.datad(\cpu|al_unit|Mux29~22_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector14~0 .lut_mask = 16'h2000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y27_N20
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector14~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector14~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector14~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector14~1_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector14~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector14~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector14~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector14~2 .lut_mask = 16'hFFAA;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N14
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector13~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector13~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector13~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector13~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector13~1_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector13~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector13~2 .lut_mask = 16'hFFF0;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y20_N24
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector12~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector12~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector12~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector12~1_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\dmem|io_input_reg|io_input_mux2x32|Selector12~0_combout ),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector12~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector12~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector12~2 .lut_mask = 16'hFFF0;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y24_N8
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector11~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector11~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector11~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector11~0_combout )

	.dataa(vcc),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector11~1_combout ),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector11~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector11~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector11~2 .lut_mask = 16'hFFCC;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector10~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector10~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector10~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector10~0_combout )

	.dataa(vcc),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector10~1_combout ),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector10~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector10~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector10~2 .lut_mask = 16'hFFCC;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y29_N28
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector9~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector9~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector9~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector9~1_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector9~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector9~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector9~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector9~2 .lut_mask = 16'hFFAA;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y23_N24
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector8~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector8~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector8~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector8~0_combout )

	.dataa(vcc),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector8~1_combout ),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector8~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector8~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector8~2 .lut_mask = 16'hFFCC;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port1[24]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port1~combout [24]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port1[24]));
// synopsys translate_off
defparam \in_port1[24]~I .input_async_reset = "none";
defparam \in_port1[24]~I .input_power_up = "low";
defparam \in_port1[24]~I .input_register_mode = "none";
defparam \in_port1[24]~I .input_sync_reset = "none";
defparam \in_port1[24]~I .oe_async_reset = "none";
defparam \in_port1[24]~I .oe_power_up = "low";
defparam \in_port1[24]~I .oe_register_mode = "none";
defparam \in_port1[24]~I .oe_sync_reset = "none";
defparam \in_port1[24]~I .operation_mode = "input";
defparam \in_port1[24]~I .output_async_reset = "none";
defparam \in_port1[24]~I .output_power_up = "low";
defparam \in_port1[24]~I .output_register_mode = "none";
defparam \in_port1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X61_Y28_N7
cycloneii_lcell_ff \dmem|io_input_reg|in_reg1[24] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port1~combout [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg1 [24]));

// Location: LCCOMB_X61_Y28_N6
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector7~0 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector7~0_combout  = (!\cpu|al_unit|Mux28~8_combout  & (\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg1 [24] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg1 [24]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector7~0 .lut_mask = 16'h4000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y28_N20
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector7~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector7~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector7~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector7~1_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector7~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector7~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector7~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector7~2 .lut_mask = 16'hFFAA;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[25]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [25]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[25]));
// synopsys translate_off
defparam \in_port0[25]~I .input_async_reset = "none";
defparam \in_port0[25]~I .input_power_up = "low";
defparam \in_port0[25]~I .input_register_mode = "none";
defparam \in_port0[25]~I .input_sync_reset = "none";
defparam \in_port0[25]~I .oe_async_reset = "none";
defparam \in_port0[25]~I .oe_power_up = "low";
defparam \in_port0[25]~I .oe_register_mode = "none";
defparam \in_port0[25]~I .oe_sync_reset = "none";
defparam \in_port0[25]~I .operation_mode = "input";
defparam \in_port0[25]~I .output_async_reset = "none";
defparam \in_port0[25]~I .output_power_up = "low";
defparam \in_port0[25]~I .output_register_mode = "none";
defparam \in_port0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X57_Y30_N1
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[25] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [25]));

// Location: LCCOMB_X57_Y30_N0
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector6~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector6~1_combout  = (!\cpu|al_unit|Mux28~8_combout  & (!\cpu|al_unit|Mux29~22_combout  & (\dmem|io_input_reg|in_reg0 [25] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux28~8_combout ),
	.datab(\cpu|al_unit|Mux29~22_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [25]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector6~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector6~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector6~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector6~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector6~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector6~0_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector6~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector6~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector6~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector6~2 .lut_mask = 16'hFFAA;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N30
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector5~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector5~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector5~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector5~0_combout )

	.dataa(vcc),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector5~1_combout ),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector5~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector5~2 .lut_mask = 16'hFFCC;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \in_port0[27]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\in_port0~combout [27]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(in_port0[27]));
// synopsys translate_off
defparam \in_port0[27]~I .input_async_reset = "none";
defparam \in_port0[27]~I .input_power_up = "low";
defparam \in_port0[27]~I .input_register_mode = "none";
defparam \in_port0[27]~I .input_sync_reset = "none";
defparam \in_port0[27]~I .oe_async_reset = "none";
defparam \in_port0[27]~I .oe_power_up = "low";
defparam \in_port0[27]~I .oe_register_mode = "none";
defparam \in_port0[27]~I .oe_sync_reset = "none";
defparam \in_port0[27]~I .operation_mode = "input";
defparam \in_port0[27]~I .output_async_reset = "none";
defparam \in_port0[27]~I .output_power_up = "low";
defparam \in_port0[27]~I .output_register_mode = "none";
defparam \in_port0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X54_Y31_N11
cycloneii_lcell_ff \dmem|io_input_reg|in_reg0[27] (
	.clk(\dmem|dmem_clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\in_port0~combout [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\dmem|io_input_reg|in_reg0 [27]));

// Location: LCCOMB_X54_Y31_N10
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector4~1 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector4~1_combout  = (!\cpu|al_unit|Mux29~22_combout  & (!\cpu|al_unit|Mux28~8_combout  & (\dmem|io_input_reg|in_reg0 [27] & \dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout )))

	.dataa(\cpu|al_unit|Mux29~22_combout ),
	.datab(\cpu|al_unit|Mux28~8_combout ),
	.datac(\dmem|io_input_reg|in_reg0 [27]),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Equal0~2_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector4~1 .lut_mask = 16'h1000;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y31_N18
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector4~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector4~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector4~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector4~0_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector4~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector4~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector4~2 .lut_mask = 16'hFFAA;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y22_N20
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector3~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector3~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector3~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector3~0_combout )

	.dataa(vcc),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector3~1_combout ),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector3~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector3~2 .lut_mask = 16'hFFCC;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y23_N20
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector2~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector2~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector2~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector2~0_combout )

	.dataa(\dmem|io_input_reg|io_input_mux2x32|Selector2~1_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector2~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector2~2 .lut_mask = 16'hFFAA;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y32_N30
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector1~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector1~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector1~0_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector1~1_combout )

	.dataa(vcc),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector1~0_combout ),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector1~1_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector1~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector1~2 .lut_mask = 16'hFFCC;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y32_N8
cycloneii_lcell_comb \dmem|io_input_reg|io_input_mux2x32|Selector0~2 (
// Equation(s):
// \dmem|io_input_reg|io_input_mux2x32|Selector0~2_combout  = (\dmem|io_input_reg|io_input_mux2x32|Selector0~1_combout ) # (\dmem|io_input_reg|io_input_mux2x32|Selector0~0_combout )

	.dataa(vcc),
	.datab(\dmem|io_input_reg|io_input_mux2x32|Selector0~1_combout ),
	.datac(vcc),
	.datad(\dmem|io_input_reg|io_input_mux2x32|Selector0~0_combout ),
	.cin(gnd),
	.combout(\dmem|io_input_reg|io_input_mux2x32|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \dmem|io_input_reg|io_input_mux2x32|Selector0~2 .lut_mask = 16'hFFCC;
defparam \dmem|io_input_reg|io_input_mux2x32|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[0]~I (
	.datain(\cpu|ip|q [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[0]));
// synopsys translate_off
defparam \pc[0]~I .input_async_reset = "none";
defparam \pc[0]~I .input_power_up = "low";
defparam \pc[0]~I .input_register_mode = "none";
defparam \pc[0]~I .input_sync_reset = "none";
defparam \pc[0]~I .oe_async_reset = "none";
defparam \pc[0]~I .oe_power_up = "low";
defparam \pc[0]~I .oe_register_mode = "none";
defparam \pc[0]~I .oe_sync_reset = "none";
defparam \pc[0]~I .operation_mode = "output";
defparam \pc[0]~I .output_async_reset = "none";
defparam \pc[0]~I .output_power_up = "low";
defparam \pc[0]~I .output_register_mode = "none";
defparam \pc[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[1]~I (
	.datain(\cpu|ip|q [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[1]));
// synopsys translate_off
defparam \pc[1]~I .input_async_reset = "none";
defparam \pc[1]~I .input_power_up = "low";
defparam \pc[1]~I .input_register_mode = "none";
defparam \pc[1]~I .input_sync_reset = "none";
defparam \pc[1]~I .oe_async_reset = "none";
defparam \pc[1]~I .oe_power_up = "low";
defparam \pc[1]~I .oe_register_mode = "none";
defparam \pc[1]~I .oe_sync_reset = "none";
defparam \pc[1]~I .operation_mode = "output";
defparam \pc[1]~I .output_async_reset = "none";
defparam \pc[1]~I .output_power_up = "low";
defparam \pc[1]~I .output_register_mode = "none";
defparam \pc[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[2]~I (
	.datain(!\cpu|ip|q [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[2]));
// synopsys translate_off
defparam \pc[2]~I .input_async_reset = "none";
defparam \pc[2]~I .input_power_up = "low";
defparam \pc[2]~I .input_register_mode = "none";
defparam \pc[2]~I .input_sync_reset = "none";
defparam \pc[2]~I .oe_async_reset = "none";
defparam \pc[2]~I .oe_power_up = "low";
defparam \pc[2]~I .oe_register_mode = "none";
defparam \pc[2]~I .oe_sync_reset = "none";
defparam \pc[2]~I .operation_mode = "output";
defparam \pc[2]~I .output_async_reset = "none";
defparam \pc[2]~I .output_power_up = "low";
defparam \pc[2]~I .output_register_mode = "none";
defparam \pc[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[3]~I (
	.datain(!\cpu|ip|q [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[3]));
// synopsys translate_off
defparam \pc[3]~I .input_async_reset = "none";
defparam \pc[3]~I .input_power_up = "low";
defparam \pc[3]~I .input_register_mode = "none";
defparam \pc[3]~I .input_sync_reset = "none";
defparam \pc[3]~I .oe_async_reset = "none";
defparam \pc[3]~I .oe_power_up = "low";
defparam \pc[3]~I .oe_register_mode = "none";
defparam \pc[3]~I .oe_sync_reset = "none";
defparam \pc[3]~I .operation_mode = "output";
defparam \pc[3]~I .output_async_reset = "none";
defparam \pc[3]~I .output_power_up = "low";
defparam \pc[3]~I .output_register_mode = "none";
defparam \pc[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[4]~I (
	.datain(!\cpu|ip|q [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[4]));
// synopsys translate_off
defparam \pc[4]~I .input_async_reset = "none";
defparam \pc[4]~I .input_power_up = "low";
defparam \pc[4]~I .input_register_mode = "none";
defparam \pc[4]~I .input_sync_reset = "none";
defparam \pc[4]~I .oe_async_reset = "none";
defparam \pc[4]~I .oe_power_up = "low";
defparam \pc[4]~I .oe_register_mode = "none";
defparam \pc[4]~I .oe_sync_reset = "none";
defparam \pc[4]~I .operation_mode = "output";
defparam \pc[4]~I .output_async_reset = "none";
defparam \pc[4]~I .output_power_up = "low";
defparam \pc[4]~I .output_register_mode = "none";
defparam \pc[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[5]~I (
	.datain(!\cpu|ip|q [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[5]));
// synopsys translate_off
defparam \pc[5]~I .input_async_reset = "none";
defparam \pc[5]~I .input_power_up = "low";
defparam \pc[5]~I .input_register_mode = "none";
defparam \pc[5]~I .input_sync_reset = "none";
defparam \pc[5]~I .oe_async_reset = "none";
defparam \pc[5]~I .oe_power_up = "low";
defparam \pc[5]~I .oe_register_mode = "none";
defparam \pc[5]~I .oe_sync_reset = "none";
defparam \pc[5]~I .operation_mode = "output";
defparam \pc[5]~I .output_async_reset = "none";
defparam \pc[5]~I .output_power_up = "low";
defparam \pc[5]~I .output_register_mode = "none";
defparam \pc[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[6]~I (
	.datain(!\cpu|ip|q [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[6]));
// synopsys translate_off
defparam \pc[6]~I .input_async_reset = "none";
defparam \pc[6]~I .input_power_up = "low";
defparam \pc[6]~I .input_register_mode = "none";
defparam \pc[6]~I .input_sync_reset = "none";
defparam \pc[6]~I .oe_async_reset = "none";
defparam \pc[6]~I .oe_power_up = "low";
defparam \pc[6]~I .oe_register_mode = "none";
defparam \pc[6]~I .oe_sync_reset = "none";
defparam \pc[6]~I .operation_mode = "output";
defparam \pc[6]~I .output_async_reset = "none";
defparam \pc[6]~I .output_power_up = "low";
defparam \pc[6]~I .output_register_mode = "none";
defparam \pc[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[7]~I (
	.datain(!\cpu|ip|q [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[7]));
// synopsys translate_off
defparam \pc[7]~I .input_async_reset = "none";
defparam \pc[7]~I .input_power_up = "low";
defparam \pc[7]~I .input_register_mode = "none";
defparam \pc[7]~I .input_sync_reset = "none";
defparam \pc[7]~I .oe_async_reset = "none";
defparam \pc[7]~I .oe_power_up = "low";
defparam \pc[7]~I .oe_register_mode = "none";
defparam \pc[7]~I .oe_sync_reset = "none";
defparam \pc[7]~I .operation_mode = "output";
defparam \pc[7]~I .output_async_reset = "none";
defparam \pc[7]~I .output_power_up = "low";
defparam \pc[7]~I .output_register_mode = "none";
defparam \pc[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[8]~I (
	.datain(!\cpu|ip|q [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[8]));
// synopsys translate_off
defparam \pc[8]~I .input_async_reset = "none";
defparam \pc[8]~I .input_power_up = "low";
defparam \pc[8]~I .input_register_mode = "none";
defparam \pc[8]~I .input_sync_reset = "none";
defparam \pc[8]~I .oe_async_reset = "none";
defparam \pc[8]~I .oe_power_up = "low";
defparam \pc[8]~I .oe_register_mode = "none";
defparam \pc[8]~I .oe_sync_reset = "none";
defparam \pc[8]~I .operation_mode = "output";
defparam \pc[8]~I .output_async_reset = "none";
defparam \pc[8]~I .output_power_up = "low";
defparam \pc[8]~I .output_register_mode = "none";
defparam \pc[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[9]~I (
	.datain(!\cpu|ip|q [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[9]));
// synopsys translate_off
defparam \pc[9]~I .input_async_reset = "none";
defparam \pc[9]~I .input_power_up = "low";
defparam \pc[9]~I .input_register_mode = "none";
defparam \pc[9]~I .input_sync_reset = "none";
defparam \pc[9]~I .oe_async_reset = "none";
defparam \pc[9]~I .oe_power_up = "low";
defparam \pc[9]~I .oe_register_mode = "none";
defparam \pc[9]~I .oe_sync_reset = "none";
defparam \pc[9]~I .operation_mode = "output";
defparam \pc[9]~I .output_async_reset = "none";
defparam \pc[9]~I .output_power_up = "low";
defparam \pc[9]~I .output_register_mode = "none";
defparam \pc[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[10]~I (
	.datain(!\cpu|ip|q [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[10]));
// synopsys translate_off
defparam \pc[10]~I .input_async_reset = "none";
defparam \pc[10]~I .input_power_up = "low";
defparam \pc[10]~I .input_register_mode = "none";
defparam \pc[10]~I .input_sync_reset = "none";
defparam \pc[10]~I .oe_async_reset = "none";
defparam \pc[10]~I .oe_power_up = "low";
defparam \pc[10]~I .oe_register_mode = "none";
defparam \pc[10]~I .oe_sync_reset = "none";
defparam \pc[10]~I .operation_mode = "output";
defparam \pc[10]~I .output_async_reset = "none";
defparam \pc[10]~I .output_power_up = "low";
defparam \pc[10]~I .output_register_mode = "none";
defparam \pc[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[11]~I (
	.datain(!\cpu|ip|q [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[11]));
// synopsys translate_off
defparam \pc[11]~I .input_async_reset = "none";
defparam \pc[11]~I .input_power_up = "low";
defparam \pc[11]~I .input_register_mode = "none";
defparam \pc[11]~I .input_sync_reset = "none";
defparam \pc[11]~I .oe_async_reset = "none";
defparam \pc[11]~I .oe_power_up = "low";
defparam \pc[11]~I .oe_register_mode = "none";
defparam \pc[11]~I .oe_sync_reset = "none";
defparam \pc[11]~I .operation_mode = "output";
defparam \pc[11]~I .output_async_reset = "none";
defparam \pc[11]~I .output_power_up = "low";
defparam \pc[11]~I .output_register_mode = "none";
defparam \pc[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[12]~I (
	.datain(!\cpu|ip|q [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[12]));
// synopsys translate_off
defparam \pc[12]~I .input_async_reset = "none";
defparam \pc[12]~I .input_power_up = "low";
defparam \pc[12]~I .input_register_mode = "none";
defparam \pc[12]~I .input_sync_reset = "none";
defparam \pc[12]~I .oe_async_reset = "none";
defparam \pc[12]~I .oe_power_up = "low";
defparam \pc[12]~I .oe_register_mode = "none";
defparam \pc[12]~I .oe_sync_reset = "none";
defparam \pc[12]~I .operation_mode = "output";
defparam \pc[12]~I .output_async_reset = "none";
defparam \pc[12]~I .output_power_up = "low";
defparam \pc[12]~I .output_register_mode = "none";
defparam \pc[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[13]~I (
	.datain(!\cpu|ip|q [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[13]));
// synopsys translate_off
defparam \pc[13]~I .input_async_reset = "none";
defparam \pc[13]~I .input_power_up = "low";
defparam \pc[13]~I .input_register_mode = "none";
defparam \pc[13]~I .input_sync_reset = "none";
defparam \pc[13]~I .oe_async_reset = "none";
defparam \pc[13]~I .oe_power_up = "low";
defparam \pc[13]~I .oe_register_mode = "none";
defparam \pc[13]~I .oe_sync_reset = "none";
defparam \pc[13]~I .operation_mode = "output";
defparam \pc[13]~I .output_async_reset = "none";
defparam \pc[13]~I .output_power_up = "low";
defparam \pc[13]~I .output_register_mode = "none";
defparam \pc[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[14]~I (
	.datain(!\cpu|ip|q [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[14]));
// synopsys translate_off
defparam \pc[14]~I .input_async_reset = "none";
defparam \pc[14]~I .input_power_up = "low";
defparam \pc[14]~I .input_register_mode = "none";
defparam \pc[14]~I .input_sync_reset = "none";
defparam \pc[14]~I .oe_async_reset = "none";
defparam \pc[14]~I .oe_power_up = "low";
defparam \pc[14]~I .oe_register_mode = "none";
defparam \pc[14]~I .oe_sync_reset = "none";
defparam \pc[14]~I .operation_mode = "output";
defparam \pc[14]~I .output_async_reset = "none";
defparam \pc[14]~I .output_power_up = "low";
defparam \pc[14]~I .output_register_mode = "none";
defparam \pc[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[15]~I (
	.datain(!\cpu|ip|q [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[15]));
// synopsys translate_off
defparam \pc[15]~I .input_async_reset = "none";
defparam \pc[15]~I .input_power_up = "low";
defparam \pc[15]~I .input_register_mode = "none";
defparam \pc[15]~I .input_sync_reset = "none";
defparam \pc[15]~I .oe_async_reset = "none";
defparam \pc[15]~I .oe_power_up = "low";
defparam \pc[15]~I .oe_register_mode = "none";
defparam \pc[15]~I .oe_sync_reset = "none";
defparam \pc[15]~I .operation_mode = "output";
defparam \pc[15]~I .output_async_reset = "none";
defparam \pc[15]~I .output_power_up = "low";
defparam \pc[15]~I .output_register_mode = "none";
defparam \pc[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[16]~I (
	.datain(!\cpu|ip|q [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[16]));
// synopsys translate_off
defparam \pc[16]~I .input_async_reset = "none";
defparam \pc[16]~I .input_power_up = "low";
defparam \pc[16]~I .input_register_mode = "none";
defparam \pc[16]~I .input_sync_reset = "none";
defparam \pc[16]~I .oe_async_reset = "none";
defparam \pc[16]~I .oe_power_up = "low";
defparam \pc[16]~I .oe_register_mode = "none";
defparam \pc[16]~I .oe_sync_reset = "none";
defparam \pc[16]~I .operation_mode = "output";
defparam \pc[16]~I .output_async_reset = "none";
defparam \pc[16]~I .output_power_up = "low";
defparam \pc[16]~I .output_register_mode = "none";
defparam \pc[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[17]~I (
	.datain(!\cpu|ip|q [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[17]));
// synopsys translate_off
defparam \pc[17]~I .input_async_reset = "none";
defparam \pc[17]~I .input_power_up = "low";
defparam \pc[17]~I .input_register_mode = "none";
defparam \pc[17]~I .input_sync_reset = "none";
defparam \pc[17]~I .oe_async_reset = "none";
defparam \pc[17]~I .oe_power_up = "low";
defparam \pc[17]~I .oe_register_mode = "none";
defparam \pc[17]~I .oe_sync_reset = "none";
defparam \pc[17]~I .operation_mode = "output";
defparam \pc[17]~I .output_async_reset = "none";
defparam \pc[17]~I .output_power_up = "low";
defparam \pc[17]~I .output_register_mode = "none";
defparam \pc[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[18]~I (
	.datain(!\cpu|ip|q [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[18]));
// synopsys translate_off
defparam \pc[18]~I .input_async_reset = "none";
defparam \pc[18]~I .input_power_up = "low";
defparam \pc[18]~I .input_register_mode = "none";
defparam \pc[18]~I .input_sync_reset = "none";
defparam \pc[18]~I .oe_async_reset = "none";
defparam \pc[18]~I .oe_power_up = "low";
defparam \pc[18]~I .oe_register_mode = "none";
defparam \pc[18]~I .oe_sync_reset = "none";
defparam \pc[18]~I .operation_mode = "output";
defparam \pc[18]~I .output_async_reset = "none";
defparam \pc[18]~I .output_power_up = "low";
defparam \pc[18]~I .output_register_mode = "none";
defparam \pc[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[19]~I (
	.datain(!\cpu|ip|q [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[19]));
// synopsys translate_off
defparam \pc[19]~I .input_async_reset = "none";
defparam \pc[19]~I .input_power_up = "low";
defparam \pc[19]~I .input_register_mode = "none";
defparam \pc[19]~I .input_sync_reset = "none";
defparam \pc[19]~I .oe_async_reset = "none";
defparam \pc[19]~I .oe_power_up = "low";
defparam \pc[19]~I .oe_register_mode = "none";
defparam \pc[19]~I .oe_sync_reset = "none";
defparam \pc[19]~I .operation_mode = "output";
defparam \pc[19]~I .output_async_reset = "none";
defparam \pc[19]~I .output_power_up = "low";
defparam \pc[19]~I .output_register_mode = "none";
defparam \pc[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[20]~I (
	.datain(!\cpu|ip|q [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[20]));
// synopsys translate_off
defparam \pc[20]~I .input_async_reset = "none";
defparam \pc[20]~I .input_power_up = "low";
defparam \pc[20]~I .input_register_mode = "none";
defparam \pc[20]~I .input_sync_reset = "none";
defparam \pc[20]~I .oe_async_reset = "none";
defparam \pc[20]~I .oe_power_up = "low";
defparam \pc[20]~I .oe_register_mode = "none";
defparam \pc[20]~I .oe_sync_reset = "none";
defparam \pc[20]~I .operation_mode = "output";
defparam \pc[20]~I .output_async_reset = "none";
defparam \pc[20]~I .output_power_up = "low";
defparam \pc[20]~I .output_register_mode = "none";
defparam \pc[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[21]~I (
	.datain(!\cpu|ip|q [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[21]));
// synopsys translate_off
defparam \pc[21]~I .input_async_reset = "none";
defparam \pc[21]~I .input_power_up = "low";
defparam \pc[21]~I .input_register_mode = "none";
defparam \pc[21]~I .input_sync_reset = "none";
defparam \pc[21]~I .oe_async_reset = "none";
defparam \pc[21]~I .oe_power_up = "low";
defparam \pc[21]~I .oe_register_mode = "none";
defparam \pc[21]~I .oe_sync_reset = "none";
defparam \pc[21]~I .operation_mode = "output";
defparam \pc[21]~I .output_async_reset = "none";
defparam \pc[21]~I .output_power_up = "low";
defparam \pc[21]~I .output_register_mode = "none";
defparam \pc[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[22]~I (
	.datain(!\cpu|ip|q [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[22]));
// synopsys translate_off
defparam \pc[22]~I .input_async_reset = "none";
defparam \pc[22]~I .input_power_up = "low";
defparam \pc[22]~I .input_register_mode = "none";
defparam \pc[22]~I .input_sync_reset = "none";
defparam \pc[22]~I .oe_async_reset = "none";
defparam \pc[22]~I .oe_power_up = "low";
defparam \pc[22]~I .oe_register_mode = "none";
defparam \pc[22]~I .oe_sync_reset = "none";
defparam \pc[22]~I .operation_mode = "output";
defparam \pc[22]~I .output_async_reset = "none";
defparam \pc[22]~I .output_power_up = "low";
defparam \pc[22]~I .output_register_mode = "none";
defparam \pc[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[23]~I (
	.datain(!\cpu|ip|q [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[23]));
// synopsys translate_off
defparam \pc[23]~I .input_async_reset = "none";
defparam \pc[23]~I .input_power_up = "low";
defparam \pc[23]~I .input_register_mode = "none";
defparam \pc[23]~I .input_sync_reset = "none";
defparam \pc[23]~I .oe_async_reset = "none";
defparam \pc[23]~I .oe_power_up = "low";
defparam \pc[23]~I .oe_register_mode = "none";
defparam \pc[23]~I .oe_sync_reset = "none";
defparam \pc[23]~I .operation_mode = "output";
defparam \pc[23]~I .output_async_reset = "none";
defparam \pc[23]~I .output_power_up = "low";
defparam \pc[23]~I .output_register_mode = "none";
defparam \pc[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[24]~I (
	.datain(!\cpu|ip|q [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[24]));
// synopsys translate_off
defparam \pc[24]~I .input_async_reset = "none";
defparam \pc[24]~I .input_power_up = "low";
defparam \pc[24]~I .input_register_mode = "none";
defparam \pc[24]~I .input_sync_reset = "none";
defparam \pc[24]~I .oe_async_reset = "none";
defparam \pc[24]~I .oe_power_up = "low";
defparam \pc[24]~I .oe_register_mode = "none";
defparam \pc[24]~I .oe_sync_reset = "none";
defparam \pc[24]~I .operation_mode = "output";
defparam \pc[24]~I .output_async_reset = "none";
defparam \pc[24]~I .output_power_up = "low";
defparam \pc[24]~I .output_register_mode = "none";
defparam \pc[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[25]~I (
	.datain(!\cpu|ip|q [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[25]));
// synopsys translate_off
defparam \pc[25]~I .input_async_reset = "none";
defparam \pc[25]~I .input_power_up = "low";
defparam \pc[25]~I .input_register_mode = "none";
defparam \pc[25]~I .input_sync_reset = "none";
defparam \pc[25]~I .oe_async_reset = "none";
defparam \pc[25]~I .oe_power_up = "low";
defparam \pc[25]~I .oe_register_mode = "none";
defparam \pc[25]~I .oe_sync_reset = "none";
defparam \pc[25]~I .operation_mode = "output";
defparam \pc[25]~I .output_async_reset = "none";
defparam \pc[25]~I .output_power_up = "low";
defparam \pc[25]~I .output_register_mode = "none";
defparam \pc[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[26]~I (
	.datain(!\cpu|ip|q [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[26]));
// synopsys translate_off
defparam \pc[26]~I .input_async_reset = "none";
defparam \pc[26]~I .input_power_up = "low";
defparam \pc[26]~I .input_register_mode = "none";
defparam \pc[26]~I .input_sync_reset = "none";
defparam \pc[26]~I .oe_async_reset = "none";
defparam \pc[26]~I .oe_power_up = "low";
defparam \pc[26]~I .oe_register_mode = "none";
defparam \pc[26]~I .oe_sync_reset = "none";
defparam \pc[26]~I .operation_mode = "output";
defparam \pc[26]~I .output_async_reset = "none";
defparam \pc[26]~I .output_power_up = "low";
defparam \pc[26]~I .output_register_mode = "none";
defparam \pc[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[27]~I (
	.datain(!\cpu|ip|q [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[27]));
// synopsys translate_off
defparam \pc[27]~I .input_async_reset = "none";
defparam \pc[27]~I .input_power_up = "low";
defparam \pc[27]~I .input_register_mode = "none";
defparam \pc[27]~I .input_sync_reset = "none";
defparam \pc[27]~I .oe_async_reset = "none";
defparam \pc[27]~I .oe_power_up = "low";
defparam \pc[27]~I .oe_register_mode = "none";
defparam \pc[27]~I .oe_sync_reset = "none";
defparam \pc[27]~I .operation_mode = "output";
defparam \pc[27]~I .output_async_reset = "none";
defparam \pc[27]~I .output_power_up = "low";
defparam \pc[27]~I .output_register_mode = "none";
defparam \pc[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[28]~I (
	.datain(!\cpu|ip|q [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[28]));
// synopsys translate_off
defparam \pc[28]~I .input_async_reset = "none";
defparam \pc[28]~I .input_power_up = "low";
defparam \pc[28]~I .input_register_mode = "none";
defparam \pc[28]~I .input_sync_reset = "none";
defparam \pc[28]~I .oe_async_reset = "none";
defparam \pc[28]~I .oe_power_up = "low";
defparam \pc[28]~I .oe_register_mode = "none";
defparam \pc[28]~I .oe_sync_reset = "none";
defparam \pc[28]~I .operation_mode = "output";
defparam \pc[28]~I .output_async_reset = "none";
defparam \pc[28]~I .output_power_up = "low";
defparam \pc[28]~I .output_register_mode = "none";
defparam \pc[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[29]~I (
	.datain(!\cpu|ip|q [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[29]));
// synopsys translate_off
defparam \pc[29]~I .input_async_reset = "none";
defparam \pc[29]~I .input_power_up = "low";
defparam \pc[29]~I .input_register_mode = "none";
defparam \pc[29]~I .input_sync_reset = "none";
defparam \pc[29]~I .oe_async_reset = "none";
defparam \pc[29]~I .oe_power_up = "low";
defparam \pc[29]~I .oe_register_mode = "none";
defparam \pc[29]~I .oe_sync_reset = "none";
defparam \pc[29]~I .operation_mode = "output";
defparam \pc[29]~I .output_async_reset = "none";
defparam \pc[29]~I .output_power_up = "low";
defparam \pc[29]~I .output_register_mode = "none";
defparam \pc[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[30]~I (
	.datain(!\cpu|ip|q [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[30]));
// synopsys translate_off
defparam \pc[30]~I .input_async_reset = "none";
defparam \pc[30]~I .input_power_up = "low";
defparam \pc[30]~I .input_register_mode = "none";
defparam \pc[30]~I .input_sync_reset = "none";
defparam \pc[30]~I .oe_async_reset = "none";
defparam \pc[30]~I .oe_power_up = "low";
defparam \pc[30]~I .oe_register_mode = "none";
defparam \pc[30]~I .oe_sync_reset = "none";
defparam \pc[30]~I .operation_mode = "output";
defparam \pc[30]~I .output_async_reset = "none";
defparam \pc[30]~I .output_power_up = "low";
defparam \pc[30]~I .output_register_mode = "none";
defparam \pc[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \pc[31]~I (
	.datain(!\cpu|ip|q [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(pc[31]));
// synopsys translate_off
defparam \pc[31]~I .input_async_reset = "none";
defparam \pc[31]~I .input_power_up = "low";
defparam \pc[31]~I .input_register_mode = "none";
defparam \pc[31]~I .input_sync_reset = "none";
defparam \pc[31]~I .oe_async_reset = "none";
defparam \pc[31]~I .oe_power_up = "low";
defparam \pc[31]~I .oe_register_mode = "none";
defparam \pc[31]~I .oe_sync_reset = "none";
defparam \pc[31]~I .operation_mode = "output";
defparam \pc[31]~I .output_async_reset = "none";
defparam \pc[31]~I .output_power_up = "low";
defparam \pc[31]~I .output_register_mode = "none";
defparam \pc[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[0]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[0]));
// synopsys translate_off
defparam \inst[0]~I .input_async_reset = "none";
defparam \inst[0]~I .input_power_up = "low";
defparam \inst[0]~I .input_register_mode = "none";
defparam \inst[0]~I .input_sync_reset = "none";
defparam \inst[0]~I .oe_async_reset = "none";
defparam \inst[0]~I .oe_power_up = "low";
defparam \inst[0]~I .oe_register_mode = "none";
defparam \inst[0]~I .oe_sync_reset = "none";
defparam \inst[0]~I .operation_mode = "output";
defparam \inst[0]~I .output_async_reset = "none";
defparam \inst[0]~I .output_power_up = "low";
defparam \inst[0]~I .output_register_mode = "none";
defparam \inst[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[1]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[1]));
// synopsys translate_off
defparam \inst[1]~I .input_async_reset = "none";
defparam \inst[1]~I .input_power_up = "low";
defparam \inst[1]~I .input_register_mode = "none";
defparam \inst[1]~I .input_sync_reset = "none";
defparam \inst[1]~I .oe_async_reset = "none";
defparam \inst[1]~I .oe_power_up = "low";
defparam \inst[1]~I .oe_register_mode = "none";
defparam \inst[1]~I .oe_sync_reset = "none";
defparam \inst[1]~I .operation_mode = "output";
defparam \inst[1]~I .output_async_reset = "none";
defparam \inst[1]~I .output_power_up = "low";
defparam \inst[1]~I .output_register_mode = "none";
defparam \inst[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[2]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[2]));
// synopsys translate_off
defparam \inst[2]~I .input_async_reset = "none";
defparam \inst[2]~I .input_power_up = "low";
defparam \inst[2]~I .input_register_mode = "none";
defparam \inst[2]~I .input_sync_reset = "none";
defparam \inst[2]~I .oe_async_reset = "none";
defparam \inst[2]~I .oe_power_up = "low";
defparam \inst[2]~I .oe_register_mode = "none";
defparam \inst[2]~I .oe_sync_reset = "none";
defparam \inst[2]~I .operation_mode = "output";
defparam \inst[2]~I .output_async_reset = "none";
defparam \inst[2]~I .output_power_up = "low";
defparam \inst[2]~I .output_register_mode = "none";
defparam \inst[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[3]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[3]));
// synopsys translate_off
defparam \inst[3]~I .input_async_reset = "none";
defparam \inst[3]~I .input_power_up = "low";
defparam \inst[3]~I .input_register_mode = "none";
defparam \inst[3]~I .input_sync_reset = "none";
defparam \inst[3]~I .oe_async_reset = "none";
defparam \inst[3]~I .oe_power_up = "low";
defparam \inst[3]~I .oe_register_mode = "none";
defparam \inst[3]~I .oe_sync_reset = "none";
defparam \inst[3]~I .operation_mode = "output";
defparam \inst[3]~I .output_async_reset = "none";
defparam \inst[3]~I .output_power_up = "low";
defparam \inst[3]~I .output_register_mode = "none";
defparam \inst[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[4]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[4]));
// synopsys translate_off
defparam \inst[4]~I .input_async_reset = "none";
defparam \inst[4]~I .input_power_up = "low";
defparam \inst[4]~I .input_register_mode = "none";
defparam \inst[4]~I .input_sync_reset = "none";
defparam \inst[4]~I .oe_async_reset = "none";
defparam \inst[4]~I .oe_power_up = "low";
defparam \inst[4]~I .oe_register_mode = "none";
defparam \inst[4]~I .oe_sync_reset = "none";
defparam \inst[4]~I .operation_mode = "output";
defparam \inst[4]~I .output_async_reset = "none";
defparam \inst[4]~I .output_power_up = "low";
defparam \inst[4]~I .output_register_mode = "none";
defparam \inst[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[5]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[5]));
// synopsys translate_off
defparam \inst[5]~I .input_async_reset = "none";
defparam \inst[5]~I .input_power_up = "low";
defparam \inst[5]~I .input_register_mode = "none";
defparam \inst[5]~I .input_sync_reset = "none";
defparam \inst[5]~I .oe_async_reset = "none";
defparam \inst[5]~I .oe_power_up = "low";
defparam \inst[5]~I .oe_register_mode = "none";
defparam \inst[5]~I .oe_sync_reset = "none";
defparam \inst[5]~I .operation_mode = "output";
defparam \inst[5]~I .output_async_reset = "none";
defparam \inst[5]~I .output_power_up = "low";
defparam \inst[5]~I .output_register_mode = "none";
defparam \inst[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[6]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[6]));
// synopsys translate_off
defparam \inst[6]~I .input_async_reset = "none";
defparam \inst[6]~I .input_power_up = "low";
defparam \inst[6]~I .input_register_mode = "none";
defparam \inst[6]~I .input_sync_reset = "none";
defparam \inst[6]~I .oe_async_reset = "none";
defparam \inst[6]~I .oe_power_up = "low";
defparam \inst[6]~I .oe_register_mode = "none";
defparam \inst[6]~I .oe_sync_reset = "none";
defparam \inst[6]~I .operation_mode = "output";
defparam \inst[6]~I .output_async_reset = "none";
defparam \inst[6]~I .output_power_up = "low";
defparam \inst[6]~I .output_register_mode = "none";
defparam \inst[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[7]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[7]));
// synopsys translate_off
defparam \inst[7]~I .input_async_reset = "none";
defparam \inst[7]~I .input_power_up = "low";
defparam \inst[7]~I .input_register_mode = "none";
defparam \inst[7]~I .input_sync_reset = "none";
defparam \inst[7]~I .oe_async_reset = "none";
defparam \inst[7]~I .oe_power_up = "low";
defparam \inst[7]~I .oe_register_mode = "none";
defparam \inst[7]~I .oe_sync_reset = "none";
defparam \inst[7]~I .operation_mode = "output";
defparam \inst[7]~I .output_async_reset = "none";
defparam \inst[7]~I .output_power_up = "low";
defparam \inst[7]~I .output_register_mode = "none";
defparam \inst[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[8]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[8]));
// synopsys translate_off
defparam \inst[8]~I .input_async_reset = "none";
defparam \inst[8]~I .input_power_up = "low";
defparam \inst[8]~I .input_register_mode = "none";
defparam \inst[8]~I .input_sync_reset = "none";
defparam \inst[8]~I .oe_async_reset = "none";
defparam \inst[8]~I .oe_power_up = "low";
defparam \inst[8]~I .oe_register_mode = "none";
defparam \inst[8]~I .oe_sync_reset = "none";
defparam \inst[8]~I .operation_mode = "output";
defparam \inst[8]~I .output_async_reset = "none";
defparam \inst[8]~I .output_power_up = "low";
defparam \inst[8]~I .output_register_mode = "none";
defparam \inst[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[9]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[9]));
// synopsys translate_off
defparam \inst[9]~I .input_async_reset = "none";
defparam \inst[9]~I .input_power_up = "low";
defparam \inst[9]~I .input_register_mode = "none";
defparam \inst[9]~I .input_sync_reset = "none";
defparam \inst[9]~I .oe_async_reset = "none";
defparam \inst[9]~I .oe_power_up = "low";
defparam \inst[9]~I .oe_register_mode = "none";
defparam \inst[9]~I .oe_sync_reset = "none";
defparam \inst[9]~I .operation_mode = "output";
defparam \inst[9]~I .output_async_reset = "none";
defparam \inst[9]~I .output_power_up = "low";
defparam \inst[9]~I .output_register_mode = "none";
defparam \inst[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[10]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[10]));
// synopsys translate_off
defparam \inst[10]~I .input_async_reset = "none";
defparam \inst[10]~I .input_power_up = "low";
defparam \inst[10]~I .input_register_mode = "none";
defparam \inst[10]~I .input_sync_reset = "none";
defparam \inst[10]~I .oe_async_reset = "none";
defparam \inst[10]~I .oe_power_up = "low";
defparam \inst[10]~I .oe_register_mode = "none";
defparam \inst[10]~I .oe_sync_reset = "none";
defparam \inst[10]~I .operation_mode = "output";
defparam \inst[10]~I .output_async_reset = "none";
defparam \inst[10]~I .output_power_up = "low";
defparam \inst[10]~I .output_register_mode = "none";
defparam \inst[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[11]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[11]));
// synopsys translate_off
defparam \inst[11]~I .input_async_reset = "none";
defparam \inst[11]~I .input_power_up = "low";
defparam \inst[11]~I .input_register_mode = "none";
defparam \inst[11]~I .input_sync_reset = "none";
defparam \inst[11]~I .oe_async_reset = "none";
defparam \inst[11]~I .oe_power_up = "low";
defparam \inst[11]~I .oe_register_mode = "none";
defparam \inst[11]~I .oe_sync_reset = "none";
defparam \inst[11]~I .operation_mode = "output";
defparam \inst[11]~I .output_async_reset = "none";
defparam \inst[11]~I .output_power_up = "low";
defparam \inst[11]~I .output_register_mode = "none";
defparam \inst[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[12]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[12]));
// synopsys translate_off
defparam \inst[12]~I .input_async_reset = "none";
defparam \inst[12]~I .input_power_up = "low";
defparam \inst[12]~I .input_register_mode = "none";
defparam \inst[12]~I .input_sync_reset = "none";
defparam \inst[12]~I .oe_async_reset = "none";
defparam \inst[12]~I .oe_power_up = "low";
defparam \inst[12]~I .oe_register_mode = "none";
defparam \inst[12]~I .oe_sync_reset = "none";
defparam \inst[12]~I .operation_mode = "output";
defparam \inst[12]~I .output_async_reset = "none";
defparam \inst[12]~I .output_power_up = "low";
defparam \inst[12]~I .output_register_mode = "none";
defparam \inst[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[13]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[13]));
// synopsys translate_off
defparam \inst[13]~I .input_async_reset = "none";
defparam \inst[13]~I .input_power_up = "low";
defparam \inst[13]~I .input_register_mode = "none";
defparam \inst[13]~I .input_sync_reset = "none";
defparam \inst[13]~I .oe_async_reset = "none";
defparam \inst[13]~I .oe_power_up = "low";
defparam \inst[13]~I .oe_register_mode = "none";
defparam \inst[13]~I .oe_sync_reset = "none";
defparam \inst[13]~I .operation_mode = "output";
defparam \inst[13]~I .output_async_reset = "none";
defparam \inst[13]~I .output_power_up = "low";
defparam \inst[13]~I .output_register_mode = "none";
defparam \inst[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[14]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[14]));
// synopsys translate_off
defparam \inst[14]~I .input_async_reset = "none";
defparam \inst[14]~I .input_power_up = "low";
defparam \inst[14]~I .input_register_mode = "none";
defparam \inst[14]~I .input_sync_reset = "none";
defparam \inst[14]~I .oe_async_reset = "none";
defparam \inst[14]~I .oe_power_up = "low";
defparam \inst[14]~I .oe_register_mode = "none";
defparam \inst[14]~I .oe_sync_reset = "none";
defparam \inst[14]~I .operation_mode = "output";
defparam \inst[14]~I .output_async_reset = "none";
defparam \inst[14]~I .output_power_up = "low";
defparam \inst[14]~I .output_register_mode = "none";
defparam \inst[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[15]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[15]));
// synopsys translate_off
defparam \inst[15]~I .input_async_reset = "none";
defparam \inst[15]~I .input_power_up = "low";
defparam \inst[15]~I .input_register_mode = "none";
defparam \inst[15]~I .input_sync_reset = "none";
defparam \inst[15]~I .oe_async_reset = "none";
defparam \inst[15]~I .oe_power_up = "low";
defparam \inst[15]~I .oe_register_mode = "none";
defparam \inst[15]~I .oe_sync_reset = "none";
defparam \inst[15]~I .operation_mode = "output";
defparam \inst[15]~I .output_async_reset = "none";
defparam \inst[15]~I .output_power_up = "low";
defparam \inst[15]~I .output_register_mode = "none";
defparam \inst[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[16]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[16]));
// synopsys translate_off
defparam \inst[16]~I .input_async_reset = "none";
defparam \inst[16]~I .input_power_up = "low";
defparam \inst[16]~I .input_register_mode = "none";
defparam \inst[16]~I .input_sync_reset = "none";
defparam \inst[16]~I .oe_async_reset = "none";
defparam \inst[16]~I .oe_power_up = "low";
defparam \inst[16]~I .oe_register_mode = "none";
defparam \inst[16]~I .oe_sync_reset = "none";
defparam \inst[16]~I .operation_mode = "output";
defparam \inst[16]~I .output_async_reset = "none";
defparam \inst[16]~I .output_power_up = "low";
defparam \inst[16]~I .output_register_mode = "none";
defparam \inst[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[17]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[17]));
// synopsys translate_off
defparam \inst[17]~I .input_async_reset = "none";
defparam \inst[17]~I .input_power_up = "low";
defparam \inst[17]~I .input_register_mode = "none";
defparam \inst[17]~I .input_sync_reset = "none";
defparam \inst[17]~I .oe_async_reset = "none";
defparam \inst[17]~I .oe_power_up = "low";
defparam \inst[17]~I .oe_register_mode = "none";
defparam \inst[17]~I .oe_sync_reset = "none";
defparam \inst[17]~I .operation_mode = "output";
defparam \inst[17]~I .output_async_reset = "none";
defparam \inst[17]~I .output_power_up = "low";
defparam \inst[17]~I .output_register_mode = "none";
defparam \inst[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[18]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[18]));
// synopsys translate_off
defparam \inst[18]~I .input_async_reset = "none";
defparam \inst[18]~I .input_power_up = "low";
defparam \inst[18]~I .input_register_mode = "none";
defparam \inst[18]~I .input_sync_reset = "none";
defparam \inst[18]~I .oe_async_reset = "none";
defparam \inst[18]~I .oe_power_up = "low";
defparam \inst[18]~I .oe_register_mode = "none";
defparam \inst[18]~I .oe_sync_reset = "none";
defparam \inst[18]~I .operation_mode = "output";
defparam \inst[18]~I .output_async_reset = "none";
defparam \inst[18]~I .output_power_up = "low";
defparam \inst[18]~I .output_register_mode = "none";
defparam \inst[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[19]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[19]));
// synopsys translate_off
defparam \inst[19]~I .input_async_reset = "none";
defparam \inst[19]~I .input_power_up = "low";
defparam \inst[19]~I .input_register_mode = "none";
defparam \inst[19]~I .input_sync_reset = "none";
defparam \inst[19]~I .oe_async_reset = "none";
defparam \inst[19]~I .oe_power_up = "low";
defparam \inst[19]~I .oe_register_mode = "none";
defparam \inst[19]~I .oe_sync_reset = "none";
defparam \inst[19]~I .operation_mode = "output";
defparam \inst[19]~I .output_async_reset = "none";
defparam \inst[19]~I .output_power_up = "low";
defparam \inst[19]~I .output_register_mode = "none";
defparam \inst[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[20]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[20]));
// synopsys translate_off
defparam \inst[20]~I .input_async_reset = "none";
defparam \inst[20]~I .input_power_up = "low";
defparam \inst[20]~I .input_register_mode = "none";
defparam \inst[20]~I .input_sync_reset = "none";
defparam \inst[20]~I .oe_async_reset = "none";
defparam \inst[20]~I .oe_power_up = "low";
defparam \inst[20]~I .oe_register_mode = "none";
defparam \inst[20]~I .oe_sync_reset = "none";
defparam \inst[20]~I .operation_mode = "output";
defparam \inst[20]~I .output_async_reset = "none";
defparam \inst[20]~I .output_power_up = "low";
defparam \inst[20]~I .output_register_mode = "none";
defparam \inst[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[21]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[21]));
// synopsys translate_off
defparam \inst[21]~I .input_async_reset = "none";
defparam \inst[21]~I .input_power_up = "low";
defparam \inst[21]~I .input_register_mode = "none";
defparam \inst[21]~I .input_sync_reset = "none";
defparam \inst[21]~I .oe_async_reset = "none";
defparam \inst[21]~I .oe_power_up = "low";
defparam \inst[21]~I .oe_register_mode = "none";
defparam \inst[21]~I .oe_sync_reset = "none";
defparam \inst[21]~I .operation_mode = "output";
defparam \inst[21]~I .output_async_reset = "none";
defparam \inst[21]~I .output_power_up = "low";
defparam \inst[21]~I .output_register_mode = "none";
defparam \inst[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[22]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[22]));
// synopsys translate_off
defparam \inst[22]~I .input_async_reset = "none";
defparam \inst[22]~I .input_power_up = "low";
defparam \inst[22]~I .input_register_mode = "none";
defparam \inst[22]~I .input_sync_reset = "none";
defparam \inst[22]~I .oe_async_reset = "none";
defparam \inst[22]~I .oe_power_up = "low";
defparam \inst[22]~I .oe_register_mode = "none";
defparam \inst[22]~I .oe_sync_reset = "none";
defparam \inst[22]~I .operation_mode = "output";
defparam \inst[22]~I .output_async_reset = "none";
defparam \inst[22]~I .output_power_up = "low";
defparam \inst[22]~I .output_register_mode = "none";
defparam \inst[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[23]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[23]));
// synopsys translate_off
defparam \inst[23]~I .input_async_reset = "none";
defparam \inst[23]~I .input_power_up = "low";
defparam \inst[23]~I .input_register_mode = "none";
defparam \inst[23]~I .input_sync_reset = "none";
defparam \inst[23]~I .oe_async_reset = "none";
defparam \inst[23]~I .oe_power_up = "low";
defparam \inst[23]~I .oe_register_mode = "none";
defparam \inst[23]~I .oe_sync_reset = "none";
defparam \inst[23]~I .operation_mode = "output";
defparam \inst[23]~I .output_async_reset = "none";
defparam \inst[23]~I .output_power_up = "low";
defparam \inst[23]~I .output_register_mode = "none";
defparam \inst[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[24]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[24]));
// synopsys translate_off
defparam \inst[24]~I .input_async_reset = "none";
defparam \inst[24]~I .input_power_up = "low";
defparam \inst[24]~I .input_register_mode = "none";
defparam \inst[24]~I .input_sync_reset = "none";
defparam \inst[24]~I .oe_async_reset = "none";
defparam \inst[24]~I .oe_power_up = "low";
defparam \inst[24]~I .oe_register_mode = "none";
defparam \inst[24]~I .oe_sync_reset = "none";
defparam \inst[24]~I .operation_mode = "output";
defparam \inst[24]~I .output_async_reset = "none";
defparam \inst[24]~I .output_power_up = "low";
defparam \inst[24]~I .output_register_mode = "none";
defparam \inst[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[25]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[25]));
// synopsys translate_off
defparam \inst[25]~I .input_async_reset = "none";
defparam \inst[25]~I .input_power_up = "low";
defparam \inst[25]~I .input_register_mode = "none";
defparam \inst[25]~I .input_sync_reset = "none";
defparam \inst[25]~I .oe_async_reset = "none";
defparam \inst[25]~I .oe_power_up = "low";
defparam \inst[25]~I .oe_register_mode = "none";
defparam \inst[25]~I .oe_sync_reset = "none";
defparam \inst[25]~I .operation_mode = "output";
defparam \inst[25]~I .output_async_reset = "none";
defparam \inst[25]~I .output_power_up = "low";
defparam \inst[25]~I .output_register_mode = "none";
defparam \inst[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[26]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[26]));
// synopsys translate_off
defparam \inst[26]~I .input_async_reset = "none";
defparam \inst[26]~I .input_power_up = "low";
defparam \inst[26]~I .input_register_mode = "none";
defparam \inst[26]~I .input_sync_reset = "none";
defparam \inst[26]~I .oe_async_reset = "none";
defparam \inst[26]~I .oe_power_up = "low";
defparam \inst[26]~I .oe_register_mode = "none";
defparam \inst[26]~I .oe_sync_reset = "none";
defparam \inst[26]~I .operation_mode = "output";
defparam \inst[26]~I .output_async_reset = "none";
defparam \inst[26]~I .output_power_up = "low";
defparam \inst[26]~I .output_register_mode = "none";
defparam \inst[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[27]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[27]));
// synopsys translate_off
defparam \inst[27]~I .input_async_reset = "none";
defparam \inst[27]~I .input_power_up = "low";
defparam \inst[27]~I .input_register_mode = "none";
defparam \inst[27]~I .input_sync_reset = "none";
defparam \inst[27]~I .oe_async_reset = "none";
defparam \inst[27]~I .oe_power_up = "low";
defparam \inst[27]~I .oe_register_mode = "none";
defparam \inst[27]~I .oe_sync_reset = "none";
defparam \inst[27]~I .operation_mode = "output";
defparam \inst[27]~I .output_async_reset = "none";
defparam \inst[27]~I .output_power_up = "low";
defparam \inst[27]~I .output_register_mode = "none";
defparam \inst[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[28]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[28]));
// synopsys translate_off
defparam \inst[28]~I .input_async_reset = "none";
defparam \inst[28]~I .input_power_up = "low";
defparam \inst[28]~I .input_register_mode = "none";
defparam \inst[28]~I .input_sync_reset = "none";
defparam \inst[28]~I .oe_async_reset = "none";
defparam \inst[28]~I .oe_power_up = "low";
defparam \inst[28]~I .oe_register_mode = "none";
defparam \inst[28]~I .oe_sync_reset = "none";
defparam \inst[28]~I .operation_mode = "output";
defparam \inst[28]~I .output_async_reset = "none";
defparam \inst[28]~I .output_power_up = "low";
defparam \inst[28]~I .output_register_mode = "none";
defparam \inst[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[29]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[29]));
// synopsys translate_off
defparam \inst[29]~I .input_async_reset = "none";
defparam \inst[29]~I .input_power_up = "low";
defparam \inst[29]~I .input_register_mode = "none";
defparam \inst[29]~I .input_sync_reset = "none";
defparam \inst[29]~I .oe_async_reset = "none";
defparam \inst[29]~I .oe_power_up = "low";
defparam \inst[29]~I .oe_register_mode = "none";
defparam \inst[29]~I .oe_sync_reset = "none";
defparam \inst[29]~I .operation_mode = "output";
defparam \inst[29]~I .output_async_reset = "none";
defparam \inst[29]~I .output_power_up = "low";
defparam \inst[29]~I .output_register_mode = "none";
defparam \inst[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[30]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[30]));
// synopsys translate_off
defparam \inst[30]~I .input_async_reset = "none";
defparam \inst[30]~I .input_power_up = "low";
defparam \inst[30]~I .input_register_mode = "none";
defparam \inst[30]~I .input_sync_reset = "none";
defparam \inst[30]~I .oe_async_reset = "none";
defparam \inst[30]~I .oe_power_up = "low";
defparam \inst[30]~I .oe_register_mode = "none";
defparam \inst[30]~I .oe_sync_reset = "none";
defparam \inst[30]~I .operation_mode = "output";
defparam \inst[30]~I .output_async_reset = "none";
defparam \inst[30]~I .output_power_up = "low";
defparam \inst[30]~I .output_register_mode = "none";
defparam \inst[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \inst[31]~I (
	.datain(\imem|irom|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(inst[31]));
// synopsys translate_off
defparam \inst[31]~I .input_async_reset = "none";
defparam \inst[31]~I .input_power_up = "low";
defparam \inst[31]~I .input_register_mode = "none";
defparam \inst[31]~I .input_sync_reset = "none";
defparam \inst[31]~I .oe_async_reset = "none";
defparam \inst[31]~I .oe_power_up = "low";
defparam \inst[31]~I .oe_register_mode = "none";
defparam \inst[31]~I .oe_sync_reset = "none";
defparam \inst[31]~I .operation_mode = "output";
defparam \inst[31]~I .output_async_reset = "none";
defparam \inst[31]~I .output_power_up = "low";
defparam \inst[31]~I .output_register_mode = "none";
defparam \inst[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[0]~I (
	.datain(\cpu|al_unit|Mux31~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[0]));
// synopsys translate_off
defparam \aluout[0]~I .input_async_reset = "none";
defparam \aluout[0]~I .input_power_up = "low";
defparam \aluout[0]~I .input_register_mode = "none";
defparam \aluout[0]~I .input_sync_reset = "none";
defparam \aluout[0]~I .oe_async_reset = "none";
defparam \aluout[0]~I .oe_power_up = "low";
defparam \aluout[0]~I .oe_register_mode = "none";
defparam \aluout[0]~I .oe_sync_reset = "none";
defparam \aluout[0]~I .operation_mode = "output";
defparam \aluout[0]~I .output_async_reset = "none";
defparam \aluout[0]~I .output_power_up = "low";
defparam \aluout[0]~I .output_register_mode = "none";
defparam \aluout[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[1]~I (
	.datain(\cpu|al_unit|Mux30~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[1]));
// synopsys translate_off
defparam \aluout[1]~I .input_async_reset = "none";
defparam \aluout[1]~I .input_power_up = "low";
defparam \aluout[1]~I .input_register_mode = "none";
defparam \aluout[1]~I .input_sync_reset = "none";
defparam \aluout[1]~I .oe_async_reset = "none";
defparam \aluout[1]~I .oe_power_up = "low";
defparam \aluout[1]~I .oe_register_mode = "none";
defparam \aluout[1]~I .oe_sync_reset = "none";
defparam \aluout[1]~I .operation_mode = "output";
defparam \aluout[1]~I .output_async_reset = "none";
defparam \aluout[1]~I .output_power_up = "low";
defparam \aluout[1]~I .output_register_mode = "none";
defparam \aluout[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[2]~I (
	.datain(\cpu|al_unit|Mux29~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[2]));
// synopsys translate_off
defparam \aluout[2]~I .input_async_reset = "none";
defparam \aluout[2]~I .input_power_up = "low";
defparam \aluout[2]~I .input_register_mode = "none";
defparam \aluout[2]~I .input_sync_reset = "none";
defparam \aluout[2]~I .oe_async_reset = "none";
defparam \aluout[2]~I .oe_power_up = "low";
defparam \aluout[2]~I .oe_register_mode = "none";
defparam \aluout[2]~I .oe_sync_reset = "none";
defparam \aluout[2]~I .operation_mode = "output";
defparam \aluout[2]~I .output_async_reset = "none";
defparam \aluout[2]~I .output_power_up = "low";
defparam \aluout[2]~I .output_register_mode = "none";
defparam \aluout[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[3]~I (
	.datain(\cpu|al_unit|Mux28~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[3]));
// synopsys translate_off
defparam \aluout[3]~I .input_async_reset = "none";
defparam \aluout[3]~I .input_power_up = "low";
defparam \aluout[3]~I .input_register_mode = "none";
defparam \aluout[3]~I .input_sync_reset = "none";
defparam \aluout[3]~I .oe_async_reset = "none";
defparam \aluout[3]~I .oe_power_up = "low";
defparam \aluout[3]~I .oe_register_mode = "none";
defparam \aluout[3]~I .oe_sync_reset = "none";
defparam \aluout[3]~I .operation_mode = "output";
defparam \aluout[3]~I .output_async_reset = "none";
defparam \aluout[3]~I .output_power_up = "low";
defparam \aluout[3]~I .output_register_mode = "none";
defparam \aluout[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[4]~I (
	.datain(\cpu|al_unit|Mux27~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[4]));
// synopsys translate_off
defparam \aluout[4]~I .input_async_reset = "none";
defparam \aluout[4]~I .input_power_up = "low";
defparam \aluout[4]~I .input_register_mode = "none";
defparam \aluout[4]~I .input_sync_reset = "none";
defparam \aluout[4]~I .oe_async_reset = "none";
defparam \aluout[4]~I .oe_power_up = "low";
defparam \aluout[4]~I .oe_register_mode = "none";
defparam \aluout[4]~I .oe_sync_reset = "none";
defparam \aluout[4]~I .operation_mode = "output";
defparam \aluout[4]~I .output_async_reset = "none";
defparam \aluout[4]~I .output_power_up = "low";
defparam \aluout[4]~I .output_register_mode = "none";
defparam \aluout[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[5]~I (
	.datain(\cpu|al_unit|Mux26~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[5]));
// synopsys translate_off
defparam \aluout[5]~I .input_async_reset = "none";
defparam \aluout[5]~I .input_power_up = "low";
defparam \aluout[5]~I .input_register_mode = "none";
defparam \aluout[5]~I .input_sync_reset = "none";
defparam \aluout[5]~I .oe_async_reset = "none";
defparam \aluout[5]~I .oe_power_up = "low";
defparam \aluout[5]~I .oe_register_mode = "none";
defparam \aluout[5]~I .oe_sync_reset = "none";
defparam \aluout[5]~I .operation_mode = "output";
defparam \aluout[5]~I .output_async_reset = "none";
defparam \aluout[5]~I .output_power_up = "low";
defparam \aluout[5]~I .output_register_mode = "none";
defparam \aluout[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[6]~I (
	.datain(\cpu|al_unit|Mux25~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[6]));
// synopsys translate_off
defparam \aluout[6]~I .input_async_reset = "none";
defparam \aluout[6]~I .input_power_up = "low";
defparam \aluout[6]~I .input_register_mode = "none";
defparam \aluout[6]~I .input_sync_reset = "none";
defparam \aluout[6]~I .oe_async_reset = "none";
defparam \aluout[6]~I .oe_power_up = "low";
defparam \aluout[6]~I .oe_register_mode = "none";
defparam \aluout[6]~I .oe_sync_reset = "none";
defparam \aluout[6]~I .operation_mode = "output";
defparam \aluout[6]~I .output_async_reset = "none";
defparam \aluout[6]~I .output_power_up = "low";
defparam \aluout[6]~I .output_register_mode = "none";
defparam \aluout[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[7]~I (
	.datain(\cpu|al_unit|Mux24~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[7]));
// synopsys translate_off
defparam \aluout[7]~I .input_async_reset = "none";
defparam \aluout[7]~I .input_power_up = "low";
defparam \aluout[7]~I .input_register_mode = "none";
defparam \aluout[7]~I .input_sync_reset = "none";
defparam \aluout[7]~I .oe_async_reset = "none";
defparam \aluout[7]~I .oe_power_up = "low";
defparam \aluout[7]~I .oe_register_mode = "none";
defparam \aluout[7]~I .oe_sync_reset = "none";
defparam \aluout[7]~I .operation_mode = "output";
defparam \aluout[7]~I .output_async_reset = "none";
defparam \aluout[7]~I .output_power_up = "low";
defparam \aluout[7]~I .output_register_mode = "none";
defparam \aluout[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[8]~I (
	.datain(\cpu|al_unit|Mux23~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[8]));
// synopsys translate_off
defparam \aluout[8]~I .input_async_reset = "none";
defparam \aluout[8]~I .input_power_up = "low";
defparam \aluout[8]~I .input_register_mode = "none";
defparam \aluout[8]~I .input_sync_reset = "none";
defparam \aluout[8]~I .oe_async_reset = "none";
defparam \aluout[8]~I .oe_power_up = "low";
defparam \aluout[8]~I .oe_register_mode = "none";
defparam \aluout[8]~I .oe_sync_reset = "none";
defparam \aluout[8]~I .operation_mode = "output";
defparam \aluout[8]~I .output_async_reset = "none";
defparam \aluout[8]~I .output_power_up = "low";
defparam \aluout[8]~I .output_register_mode = "none";
defparam \aluout[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[9]~I (
	.datain(\cpu|al_unit|Mux22~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[9]));
// synopsys translate_off
defparam \aluout[9]~I .input_async_reset = "none";
defparam \aluout[9]~I .input_power_up = "low";
defparam \aluout[9]~I .input_register_mode = "none";
defparam \aluout[9]~I .input_sync_reset = "none";
defparam \aluout[9]~I .oe_async_reset = "none";
defparam \aluout[9]~I .oe_power_up = "low";
defparam \aluout[9]~I .oe_register_mode = "none";
defparam \aluout[9]~I .oe_sync_reset = "none";
defparam \aluout[9]~I .operation_mode = "output";
defparam \aluout[9]~I .output_async_reset = "none";
defparam \aluout[9]~I .output_power_up = "low";
defparam \aluout[9]~I .output_register_mode = "none";
defparam \aluout[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[10]~I (
	.datain(\cpu|al_unit|Mux21~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[10]));
// synopsys translate_off
defparam \aluout[10]~I .input_async_reset = "none";
defparam \aluout[10]~I .input_power_up = "low";
defparam \aluout[10]~I .input_register_mode = "none";
defparam \aluout[10]~I .input_sync_reset = "none";
defparam \aluout[10]~I .oe_async_reset = "none";
defparam \aluout[10]~I .oe_power_up = "low";
defparam \aluout[10]~I .oe_register_mode = "none";
defparam \aluout[10]~I .oe_sync_reset = "none";
defparam \aluout[10]~I .operation_mode = "output";
defparam \aluout[10]~I .output_async_reset = "none";
defparam \aluout[10]~I .output_power_up = "low";
defparam \aluout[10]~I .output_register_mode = "none";
defparam \aluout[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[11]~I (
	.datain(\cpu|al_unit|Mux20~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[11]));
// synopsys translate_off
defparam \aluout[11]~I .input_async_reset = "none";
defparam \aluout[11]~I .input_power_up = "low";
defparam \aluout[11]~I .input_register_mode = "none";
defparam \aluout[11]~I .input_sync_reset = "none";
defparam \aluout[11]~I .oe_async_reset = "none";
defparam \aluout[11]~I .oe_power_up = "low";
defparam \aluout[11]~I .oe_register_mode = "none";
defparam \aluout[11]~I .oe_sync_reset = "none";
defparam \aluout[11]~I .operation_mode = "output";
defparam \aluout[11]~I .output_async_reset = "none";
defparam \aluout[11]~I .output_power_up = "low";
defparam \aluout[11]~I .output_register_mode = "none";
defparam \aluout[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[12]~I (
	.datain(\cpu|al_unit|Mux19~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[12]));
// synopsys translate_off
defparam \aluout[12]~I .input_async_reset = "none";
defparam \aluout[12]~I .input_power_up = "low";
defparam \aluout[12]~I .input_register_mode = "none";
defparam \aluout[12]~I .input_sync_reset = "none";
defparam \aluout[12]~I .oe_async_reset = "none";
defparam \aluout[12]~I .oe_power_up = "low";
defparam \aluout[12]~I .oe_register_mode = "none";
defparam \aluout[12]~I .oe_sync_reset = "none";
defparam \aluout[12]~I .operation_mode = "output";
defparam \aluout[12]~I .output_async_reset = "none";
defparam \aluout[12]~I .output_power_up = "low";
defparam \aluout[12]~I .output_register_mode = "none";
defparam \aluout[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[13]~I (
	.datain(\cpu|al_unit|Mux18~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[13]));
// synopsys translate_off
defparam \aluout[13]~I .input_async_reset = "none";
defparam \aluout[13]~I .input_power_up = "low";
defparam \aluout[13]~I .input_register_mode = "none";
defparam \aluout[13]~I .input_sync_reset = "none";
defparam \aluout[13]~I .oe_async_reset = "none";
defparam \aluout[13]~I .oe_power_up = "low";
defparam \aluout[13]~I .oe_register_mode = "none";
defparam \aluout[13]~I .oe_sync_reset = "none";
defparam \aluout[13]~I .operation_mode = "output";
defparam \aluout[13]~I .output_async_reset = "none";
defparam \aluout[13]~I .output_power_up = "low";
defparam \aluout[13]~I .output_register_mode = "none";
defparam \aluout[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[14]~I (
	.datain(\cpu|al_unit|Mux17~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[14]));
// synopsys translate_off
defparam \aluout[14]~I .input_async_reset = "none";
defparam \aluout[14]~I .input_power_up = "low";
defparam \aluout[14]~I .input_register_mode = "none";
defparam \aluout[14]~I .input_sync_reset = "none";
defparam \aluout[14]~I .oe_async_reset = "none";
defparam \aluout[14]~I .oe_power_up = "low";
defparam \aluout[14]~I .oe_register_mode = "none";
defparam \aluout[14]~I .oe_sync_reset = "none";
defparam \aluout[14]~I .operation_mode = "output";
defparam \aluout[14]~I .output_async_reset = "none";
defparam \aluout[14]~I .output_power_up = "low";
defparam \aluout[14]~I .output_register_mode = "none";
defparam \aluout[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[15]~I (
	.datain(\cpu|al_unit|Mux16~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[15]));
// synopsys translate_off
defparam \aluout[15]~I .input_async_reset = "none";
defparam \aluout[15]~I .input_power_up = "low";
defparam \aluout[15]~I .input_register_mode = "none";
defparam \aluout[15]~I .input_sync_reset = "none";
defparam \aluout[15]~I .oe_async_reset = "none";
defparam \aluout[15]~I .oe_power_up = "low";
defparam \aluout[15]~I .oe_register_mode = "none";
defparam \aluout[15]~I .oe_sync_reset = "none";
defparam \aluout[15]~I .operation_mode = "output";
defparam \aluout[15]~I .output_async_reset = "none";
defparam \aluout[15]~I .output_power_up = "low";
defparam \aluout[15]~I .output_register_mode = "none";
defparam \aluout[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[16]~I (
	.datain(\cpu|al_unit|Mux15~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[16]));
// synopsys translate_off
defparam \aluout[16]~I .input_async_reset = "none";
defparam \aluout[16]~I .input_power_up = "low";
defparam \aluout[16]~I .input_register_mode = "none";
defparam \aluout[16]~I .input_sync_reset = "none";
defparam \aluout[16]~I .oe_async_reset = "none";
defparam \aluout[16]~I .oe_power_up = "low";
defparam \aluout[16]~I .oe_register_mode = "none";
defparam \aluout[16]~I .oe_sync_reset = "none";
defparam \aluout[16]~I .operation_mode = "output";
defparam \aluout[16]~I .output_async_reset = "none";
defparam \aluout[16]~I .output_power_up = "low";
defparam \aluout[16]~I .output_register_mode = "none";
defparam \aluout[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[17]~I (
	.datain(\cpu|al_unit|Mux14~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[17]));
// synopsys translate_off
defparam \aluout[17]~I .input_async_reset = "none";
defparam \aluout[17]~I .input_power_up = "low";
defparam \aluout[17]~I .input_register_mode = "none";
defparam \aluout[17]~I .input_sync_reset = "none";
defparam \aluout[17]~I .oe_async_reset = "none";
defparam \aluout[17]~I .oe_power_up = "low";
defparam \aluout[17]~I .oe_register_mode = "none";
defparam \aluout[17]~I .oe_sync_reset = "none";
defparam \aluout[17]~I .operation_mode = "output";
defparam \aluout[17]~I .output_async_reset = "none";
defparam \aluout[17]~I .output_power_up = "low";
defparam \aluout[17]~I .output_register_mode = "none";
defparam \aluout[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[18]~I (
	.datain(\cpu|al_unit|Mux13~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[18]));
// synopsys translate_off
defparam \aluout[18]~I .input_async_reset = "none";
defparam \aluout[18]~I .input_power_up = "low";
defparam \aluout[18]~I .input_register_mode = "none";
defparam \aluout[18]~I .input_sync_reset = "none";
defparam \aluout[18]~I .oe_async_reset = "none";
defparam \aluout[18]~I .oe_power_up = "low";
defparam \aluout[18]~I .oe_register_mode = "none";
defparam \aluout[18]~I .oe_sync_reset = "none";
defparam \aluout[18]~I .operation_mode = "output";
defparam \aluout[18]~I .output_async_reset = "none";
defparam \aluout[18]~I .output_power_up = "low";
defparam \aluout[18]~I .output_register_mode = "none";
defparam \aluout[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[19]~I (
	.datain(\cpu|al_unit|Mux12~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[19]));
// synopsys translate_off
defparam \aluout[19]~I .input_async_reset = "none";
defparam \aluout[19]~I .input_power_up = "low";
defparam \aluout[19]~I .input_register_mode = "none";
defparam \aluout[19]~I .input_sync_reset = "none";
defparam \aluout[19]~I .oe_async_reset = "none";
defparam \aluout[19]~I .oe_power_up = "low";
defparam \aluout[19]~I .oe_register_mode = "none";
defparam \aluout[19]~I .oe_sync_reset = "none";
defparam \aluout[19]~I .operation_mode = "output";
defparam \aluout[19]~I .output_async_reset = "none";
defparam \aluout[19]~I .output_power_up = "low";
defparam \aluout[19]~I .output_register_mode = "none";
defparam \aluout[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[20]~I (
	.datain(\cpu|al_unit|Mux11~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[20]));
// synopsys translate_off
defparam \aluout[20]~I .input_async_reset = "none";
defparam \aluout[20]~I .input_power_up = "low";
defparam \aluout[20]~I .input_register_mode = "none";
defparam \aluout[20]~I .input_sync_reset = "none";
defparam \aluout[20]~I .oe_async_reset = "none";
defparam \aluout[20]~I .oe_power_up = "low";
defparam \aluout[20]~I .oe_register_mode = "none";
defparam \aluout[20]~I .oe_sync_reset = "none";
defparam \aluout[20]~I .operation_mode = "output";
defparam \aluout[20]~I .output_async_reset = "none";
defparam \aluout[20]~I .output_power_up = "low";
defparam \aluout[20]~I .output_register_mode = "none";
defparam \aluout[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[21]~I (
	.datain(\cpu|al_unit|Mux10~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[21]));
// synopsys translate_off
defparam \aluout[21]~I .input_async_reset = "none";
defparam \aluout[21]~I .input_power_up = "low";
defparam \aluout[21]~I .input_register_mode = "none";
defparam \aluout[21]~I .input_sync_reset = "none";
defparam \aluout[21]~I .oe_async_reset = "none";
defparam \aluout[21]~I .oe_power_up = "low";
defparam \aluout[21]~I .oe_register_mode = "none";
defparam \aluout[21]~I .oe_sync_reset = "none";
defparam \aluout[21]~I .operation_mode = "output";
defparam \aluout[21]~I .output_async_reset = "none";
defparam \aluout[21]~I .output_power_up = "low";
defparam \aluout[21]~I .output_register_mode = "none";
defparam \aluout[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[22]~I (
	.datain(\cpu|al_unit|Mux9~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[22]));
// synopsys translate_off
defparam \aluout[22]~I .input_async_reset = "none";
defparam \aluout[22]~I .input_power_up = "low";
defparam \aluout[22]~I .input_register_mode = "none";
defparam \aluout[22]~I .input_sync_reset = "none";
defparam \aluout[22]~I .oe_async_reset = "none";
defparam \aluout[22]~I .oe_power_up = "low";
defparam \aluout[22]~I .oe_register_mode = "none";
defparam \aluout[22]~I .oe_sync_reset = "none";
defparam \aluout[22]~I .operation_mode = "output";
defparam \aluout[22]~I .output_async_reset = "none";
defparam \aluout[22]~I .output_power_up = "low";
defparam \aluout[22]~I .output_register_mode = "none";
defparam \aluout[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[23]~I (
	.datain(\cpu|al_unit|Mux8~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[23]));
// synopsys translate_off
defparam \aluout[23]~I .input_async_reset = "none";
defparam \aluout[23]~I .input_power_up = "low";
defparam \aluout[23]~I .input_register_mode = "none";
defparam \aluout[23]~I .input_sync_reset = "none";
defparam \aluout[23]~I .oe_async_reset = "none";
defparam \aluout[23]~I .oe_power_up = "low";
defparam \aluout[23]~I .oe_register_mode = "none";
defparam \aluout[23]~I .oe_sync_reset = "none";
defparam \aluout[23]~I .operation_mode = "output";
defparam \aluout[23]~I .output_async_reset = "none";
defparam \aluout[23]~I .output_power_up = "low";
defparam \aluout[23]~I .output_register_mode = "none";
defparam \aluout[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[24]~I (
	.datain(\cpu|al_unit|Mux7~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[24]));
// synopsys translate_off
defparam \aluout[24]~I .input_async_reset = "none";
defparam \aluout[24]~I .input_power_up = "low";
defparam \aluout[24]~I .input_register_mode = "none";
defparam \aluout[24]~I .input_sync_reset = "none";
defparam \aluout[24]~I .oe_async_reset = "none";
defparam \aluout[24]~I .oe_power_up = "low";
defparam \aluout[24]~I .oe_register_mode = "none";
defparam \aluout[24]~I .oe_sync_reset = "none";
defparam \aluout[24]~I .operation_mode = "output";
defparam \aluout[24]~I .output_async_reset = "none";
defparam \aluout[24]~I .output_power_up = "low";
defparam \aluout[24]~I .output_register_mode = "none";
defparam \aluout[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[25]~I (
	.datain(\cpu|al_unit|Mux6~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[25]));
// synopsys translate_off
defparam \aluout[25]~I .input_async_reset = "none";
defparam \aluout[25]~I .input_power_up = "low";
defparam \aluout[25]~I .input_register_mode = "none";
defparam \aluout[25]~I .input_sync_reset = "none";
defparam \aluout[25]~I .oe_async_reset = "none";
defparam \aluout[25]~I .oe_power_up = "low";
defparam \aluout[25]~I .oe_register_mode = "none";
defparam \aluout[25]~I .oe_sync_reset = "none";
defparam \aluout[25]~I .operation_mode = "output";
defparam \aluout[25]~I .output_async_reset = "none";
defparam \aluout[25]~I .output_power_up = "low";
defparam \aluout[25]~I .output_register_mode = "none";
defparam \aluout[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[26]~I (
	.datain(\cpu|al_unit|Mux5~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[26]));
// synopsys translate_off
defparam \aluout[26]~I .input_async_reset = "none";
defparam \aluout[26]~I .input_power_up = "low";
defparam \aluout[26]~I .input_register_mode = "none";
defparam \aluout[26]~I .input_sync_reset = "none";
defparam \aluout[26]~I .oe_async_reset = "none";
defparam \aluout[26]~I .oe_power_up = "low";
defparam \aluout[26]~I .oe_register_mode = "none";
defparam \aluout[26]~I .oe_sync_reset = "none";
defparam \aluout[26]~I .operation_mode = "output";
defparam \aluout[26]~I .output_async_reset = "none";
defparam \aluout[26]~I .output_power_up = "low";
defparam \aluout[26]~I .output_register_mode = "none";
defparam \aluout[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[27]~I (
	.datain(\cpu|al_unit|Mux4~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[27]));
// synopsys translate_off
defparam \aluout[27]~I .input_async_reset = "none";
defparam \aluout[27]~I .input_power_up = "low";
defparam \aluout[27]~I .input_register_mode = "none";
defparam \aluout[27]~I .input_sync_reset = "none";
defparam \aluout[27]~I .oe_async_reset = "none";
defparam \aluout[27]~I .oe_power_up = "low";
defparam \aluout[27]~I .oe_register_mode = "none";
defparam \aluout[27]~I .oe_sync_reset = "none";
defparam \aluout[27]~I .operation_mode = "output";
defparam \aluout[27]~I .output_async_reset = "none";
defparam \aluout[27]~I .output_power_up = "low";
defparam \aluout[27]~I .output_register_mode = "none";
defparam \aluout[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[28]~I (
	.datain(\cpu|al_unit|Mux3~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[28]));
// synopsys translate_off
defparam \aluout[28]~I .input_async_reset = "none";
defparam \aluout[28]~I .input_power_up = "low";
defparam \aluout[28]~I .input_register_mode = "none";
defparam \aluout[28]~I .input_sync_reset = "none";
defparam \aluout[28]~I .oe_async_reset = "none";
defparam \aluout[28]~I .oe_power_up = "low";
defparam \aluout[28]~I .oe_register_mode = "none";
defparam \aluout[28]~I .oe_sync_reset = "none";
defparam \aluout[28]~I .operation_mode = "output";
defparam \aluout[28]~I .output_async_reset = "none";
defparam \aluout[28]~I .output_power_up = "low";
defparam \aluout[28]~I .output_register_mode = "none";
defparam \aluout[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[29]~I (
	.datain(\cpu|al_unit|Mux2~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[29]));
// synopsys translate_off
defparam \aluout[29]~I .input_async_reset = "none";
defparam \aluout[29]~I .input_power_up = "low";
defparam \aluout[29]~I .input_register_mode = "none";
defparam \aluout[29]~I .input_sync_reset = "none";
defparam \aluout[29]~I .oe_async_reset = "none";
defparam \aluout[29]~I .oe_power_up = "low";
defparam \aluout[29]~I .oe_register_mode = "none";
defparam \aluout[29]~I .oe_sync_reset = "none";
defparam \aluout[29]~I .operation_mode = "output";
defparam \aluout[29]~I .output_async_reset = "none";
defparam \aluout[29]~I .output_power_up = "low";
defparam \aluout[29]~I .output_register_mode = "none";
defparam \aluout[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[30]~I (
	.datain(\cpu|al_unit|Mux1~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[30]));
// synopsys translate_off
defparam \aluout[30]~I .input_async_reset = "none";
defparam \aluout[30]~I .input_power_up = "low";
defparam \aluout[30]~I .input_register_mode = "none";
defparam \aluout[30]~I .input_sync_reset = "none";
defparam \aluout[30]~I .oe_async_reset = "none";
defparam \aluout[30]~I .oe_power_up = "low";
defparam \aluout[30]~I .oe_register_mode = "none";
defparam \aluout[30]~I .oe_sync_reset = "none";
defparam \aluout[30]~I .operation_mode = "output";
defparam \aluout[30]~I .output_async_reset = "none";
defparam \aluout[30]~I .output_power_up = "low";
defparam \aluout[30]~I .output_register_mode = "none";
defparam \aluout[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \aluout[31]~I (
	.datain(\cpu|al_unit|Mux0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(aluout[31]));
// synopsys translate_off
defparam \aluout[31]~I .input_async_reset = "none";
defparam \aluout[31]~I .input_power_up = "low";
defparam \aluout[31]~I .input_register_mode = "none";
defparam \aluout[31]~I .input_sync_reset = "none";
defparam \aluout[31]~I .oe_async_reset = "none";
defparam \aluout[31]~I .oe_power_up = "low";
defparam \aluout[31]~I .oe_register_mode = "none";
defparam \aluout[31]~I .oe_sync_reset = "none";
defparam \aluout[31]~I .operation_mode = "output";
defparam \aluout[31]~I .output_async_reset = "none";
defparam \aluout[31]~I .output_power_up = "low";
defparam \aluout[31]~I .output_register_mode = "none";
defparam \aluout[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[0]~I (
	.datain(\dmem|io_data_mux|y[0]~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[0]));
// synopsys translate_off
defparam \memout[0]~I .input_async_reset = "none";
defparam \memout[0]~I .input_power_up = "low";
defparam \memout[0]~I .input_register_mode = "none";
defparam \memout[0]~I .input_sync_reset = "none";
defparam \memout[0]~I .oe_async_reset = "none";
defparam \memout[0]~I .oe_power_up = "low";
defparam \memout[0]~I .oe_register_mode = "none";
defparam \memout[0]~I .oe_sync_reset = "none";
defparam \memout[0]~I .operation_mode = "output";
defparam \memout[0]~I .output_async_reset = "none";
defparam \memout[0]~I .output_power_up = "low";
defparam \memout[0]~I .output_register_mode = "none";
defparam \memout[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[1]~I (
	.datain(\dmem|io_data_mux|y[1]~1_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[1]));
// synopsys translate_off
defparam \memout[1]~I .input_async_reset = "none";
defparam \memout[1]~I .input_power_up = "low";
defparam \memout[1]~I .input_register_mode = "none";
defparam \memout[1]~I .input_sync_reset = "none";
defparam \memout[1]~I .oe_async_reset = "none";
defparam \memout[1]~I .oe_power_up = "low";
defparam \memout[1]~I .oe_register_mode = "none";
defparam \memout[1]~I .oe_sync_reset = "none";
defparam \memout[1]~I .operation_mode = "output";
defparam \memout[1]~I .output_async_reset = "none";
defparam \memout[1]~I .output_power_up = "low";
defparam \memout[1]~I .output_register_mode = "none";
defparam \memout[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[2]~I (
	.datain(\dmem|io_data_mux|y[2]~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[2]));
// synopsys translate_off
defparam \memout[2]~I .input_async_reset = "none";
defparam \memout[2]~I .input_power_up = "low";
defparam \memout[2]~I .input_register_mode = "none";
defparam \memout[2]~I .input_sync_reset = "none";
defparam \memout[2]~I .oe_async_reset = "none";
defparam \memout[2]~I .oe_power_up = "low";
defparam \memout[2]~I .oe_register_mode = "none";
defparam \memout[2]~I .oe_sync_reset = "none";
defparam \memout[2]~I .operation_mode = "output";
defparam \memout[2]~I .output_async_reset = "none";
defparam \memout[2]~I .output_power_up = "low";
defparam \memout[2]~I .output_register_mode = "none";
defparam \memout[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[3]~I (
	.datain(\dmem|io_data_mux|y[3]~3_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[3]));
// synopsys translate_off
defparam \memout[3]~I .input_async_reset = "none";
defparam \memout[3]~I .input_power_up = "low";
defparam \memout[3]~I .input_register_mode = "none";
defparam \memout[3]~I .input_sync_reset = "none";
defparam \memout[3]~I .oe_async_reset = "none";
defparam \memout[3]~I .oe_power_up = "low";
defparam \memout[3]~I .oe_register_mode = "none";
defparam \memout[3]~I .oe_sync_reset = "none";
defparam \memout[3]~I .operation_mode = "output";
defparam \memout[3]~I .output_async_reset = "none";
defparam \memout[3]~I .output_power_up = "low";
defparam \memout[3]~I .output_register_mode = "none";
defparam \memout[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[4]~I (
	.datain(\dmem|io_data_mux|y[4]~4_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[4]));
// synopsys translate_off
defparam \memout[4]~I .input_async_reset = "none";
defparam \memout[4]~I .input_power_up = "low";
defparam \memout[4]~I .input_register_mode = "none";
defparam \memout[4]~I .input_sync_reset = "none";
defparam \memout[4]~I .oe_async_reset = "none";
defparam \memout[4]~I .oe_power_up = "low";
defparam \memout[4]~I .oe_register_mode = "none";
defparam \memout[4]~I .oe_sync_reset = "none";
defparam \memout[4]~I .operation_mode = "output";
defparam \memout[4]~I .output_async_reset = "none";
defparam \memout[4]~I .output_power_up = "low";
defparam \memout[4]~I .output_register_mode = "none";
defparam \memout[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[5]~I (
	.datain(\dmem|io_data_mux|y[5]~5_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[5]));
// synopsys translate_off
defparam \memout[5]~I .input_async_reset = "none";
defparam \memout[5]~I .input_power_up = "low";
defparam \memout[5]~I .input_register_mode = "none";
defparam \memout[5]~I .input_sync_reset = "none";
defparam \memout[5]~I .oe_async_reset = "none";
defparam \memout[5]~I .oe_power_up = "low";
defparam \memout[5]~I .oe_register_mode = "none";
defparam \memout[5]~I .oe_sync_reset = "none";
defparam \memout[5]~I .operation_mode = "output";
defparam \memout[5]~I .output_async_reset = "none";
defparam \memout[5]~I .output_power_up = "low";
defparam \memout[5]~I .output_register_mode = "none";
defparam \memout[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[6]~I (
	.datain(\dmem|io_data_mux|y[6]~6_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[6]));
// synopsys translate_off
defparam \memout[6]~I .input_async_reset = "none";
defparam \memout[6]~I .input_power_up = "low";
defparam \memout[6]~I .input_register_mode = "none";
defparam \memout[6]~I .input_sync_reset = "none";
defparam \memout[6]~I .oe_async_reset = "none";
defparam \memout[6]~I .oe_power_up = "low";
defparam \memout[6]~I .oe_register_mode = "none";
defparam \memout[6]~I .oe_sync_reset = "none";
defparam \memout[6]~I .operation_mode = "output";
defparam \memout[6]~I .output_async_reset = "none";
defparam \memout[6]~I .output_power_up = "low";
defparam \memout[6]~I .output_register_mode = "none";
defparam \memout[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[7]~I (
	.datain(\dmem|io_data_mux|y[7]~7_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[7]));
// synopsys translate_off
defparam \memout[7]~I .input_async_reset = "none";
defparam \memout[7]~I .input_power_up = "low";
defparam \memout[7]~I .input_register_mode = "none";
defparam \memout[7]~I .input_sync_reset = "none";
defparam \memout[7]~I .oe_async_reset = "none";
defparam \memout[7]~I .oe_power_up = "low";
defparam \memout[7]~I .oe_register_mode = "none";
defparam \memout[7]~I .oe_sync_reset = "none";
defparam \memout[7]~I .operation_mode = "output";
defparam \memout[7]~I .output_async_reset = "none";
defparam \memout[7]~I .output_power_up = "low";
defparam \memout[7]~I .output_register_mode = "none";
defparam \memout[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[8]~I (
	.datain(\dmem|io_data_mux|y[8]~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[8]));
// synopsys translate_off
defparam \memout[8]~I .input_async_reset = "none";
defparam \memout[8]~I .input_power_up = "low";
defparam \memout[8]~I .input_register_mode = "none";
defparam \memout[8]~I .input_sync_reset = "none";
defparam \memout[8]~I .oe_async_reset = "none";
defparam \memout[8]~I .oe_power_up = "low";
defparam \memout[8]~I .oe_register_mode = "none";
defparam \memout[8]~I .oe_sync_reset = "none";
defparam \memout[8]~I .operation_mode = "output";
defparam \memout[8]~I .output_async_reset = "none";
defparam \memout[8]~I .output_power_up = "low";
defparam \memout[8]~I .output_register_mode = "none";
defparam \memout[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[9]~I (
	.datain(\dmem|io_data_mux|y[9]~9_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[9]));
// synopsys translate_off
defparam \memout[9]~I .input_async_reset = "none";
defparam \memout[9]~I .input_power_up = "low";
defparam \memout[9]~I .input_register_mode = "none";
defparam \memout[9]~I .input_sync_reset = "none";
defparam \memout[9]~I .oe_async_reset = "none";
defparam \memout[9]~I .oe_power_up = "low";
defparam \memout[9]~I .oe_register_mode = "none";
defparam \memout[9]~I .oe_sync_reset = "none";
defparam \memout[9]~I .operation_mode = "output";
defparam \memout[9]~I .output_async_reset = "none";
defparam \memout[9]~I .output_power_up = "low";
defparam \memout[9]~I .output_register_mode = "none";
defparam \memout[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[10]~I (
	.datain(\dmem|io_data_mux|y[10]~10_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[10]));
// synopsys translate_off
defparam \memout[10]~I .input_async_reset = "none";
defparam \memout[10]~I .input_power_up = "low";
defparam \memout[10]~I .input_register_mode = "none";
defparam \memout[10]~I .input_sync_reset = "none";
defparam \memout[10]~I .oe_async_reset = "none";
defparam \memout[10]~I .oe_power_up = "low";
defparam \memout[10]~I .oe_register_mode = "none";
defparam \memout[10]~I .oe_sync_reset = "none";
defparam \memout[10]~I .operation_mode = "output";
defparam \memout[10]~I .output_async_reset = "none";
defparam \memout[10]~I .output_power_up = "low";
defparam \memout[10]~I .output_register_mode = "none";
defparam \memout[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[11]~I (
	.datain(\dmem|io_data_mux|y[11]~11_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[11]));
// synopsys translate_off
defparam \memout[11]~I .input_async_reset = "none";
defparam \memout[11]~I .input_power_up = "low";
defparam \memout[11]~I .input_register_mode = "none";
defparam \memout[11]~I .input_sync_reset = "none";
defparam \memout[11]~I .oe_async_reset = "none";
defparam \memout[11]~I .oe_power_up = "low";
defparam \memout[11]~I .oe_register_mode = "none";
defparam \memout[11]~I .oe_sync_reset = "none";
defparam \memout[11]~I .operation_mode = "output";
defparam \memout[11]~I .output_async_reset = "none";
defparam \memout[11]~I .output_power_up = "low";
defparam \memout[11]~I .output_register_mode = "none";
defparam \memout[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[12]~I (
	.datain(\dmem|io_data_mux|y[12]~12_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[12]));
// synopsys translate_off
defparam \memout[12]~I .input_async_reset = "none";
defparam \memout[12]~I .input_power_up = "low";
defparam \memout[12]~I .input_register_mode = "none";
defparam \memout[12]~I .input_sync_reset = "none";
defparam \memout[12]~I .oe_async_reset = "none";
defparam \memout[12]~I .oe_power_up = "low";
defparam \memout[12]~I .oe_register_mode = "none";
defparam \memout[12]~I .oe_sync_reset = "none";
defparam \memout[12]~I .operation_mode = "output";
defparam \memout[12]~I .output_async_reset = "none";
defparam \memout[12]~I .output_power_up = "low";
defparam \memout[12]~I .output_register_mode = "none";
defparam \memout[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[13]~I (
	.datain(\dmem|io_data_mux|y[13]~13_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[13]));
// synopsys translate_off
defparam \memout[13]~I .input_async_reset = "none";
defparam \memout[13]~I .input_power_up = "low";
defparam \memout[13]~I .input_register_mode = "none";
defparam \memout[13]~I .input_sync_reset = "none";
defparam \memout[13]~I .oe_async_reset = "none";
defparam \memout[13]~I .oe_power_up = "low";
defparam \memout[13]~I .oe_register_mode = "none";
defparam \memout[13]~I .oe_sync_reset = "none";
defparam \memout[13]~I .operation_mode = "output";
defparam \memout[13]~I .output_async_reset = "none";
defparam \memout[13]~I .output_power_up = "low";
defparam \memout[13]~I .output_register_mode = "none";
defparam \memout[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[14]~I (
	.datain(\dmem|io_data_mux|y[14]~14_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[14]));
// synopsys translate_off
defparam \memout[14]~I .input_async_reset = "none";
defparam \memout[14]~I .input_power_up = "low";
defparam \memout[14]~I .input_register_mode = "none";
defparam \memout[14]~I .input_sync_reset = "none";
defparam \memout[14]~I .oe_async_reset = "none";
defparam \memout[14]~I .oe_power_up = "low";
defparam \memout[14]~I .oe_register_mode = "none";
defparam \memout[14]~I .oe_sync_reset = "none";
defparam \memout[14]~I .operation_mode = "output";
defparam \memout[14]~I .output_async_reset = "none";
defparam \memout[14]~I .output_power_up = "low";
defparam \memout[14]~I .output_register_mode = "none";
defparam \memout[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[15]~I (
	.datain(\dmem|io_data_mux|y[15]~15_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[15]));
// synopsys translate_off
defparam \memout[15]~I .input_async_reset = "none";
defparam \memout[15]~I .input_power_up = "low";
defparam \memout[15]~I .input_register_mode = "none";
defparam \memout[15]~I .input_sync_reset = "none";
defparam \memout[15]~I .oe_async_reset = "none";
defparam \memout[15]~I .oe_power_up = "low";
defparam \memout[15]~I .oe_register_mode = "none";
defparam \memout[15]~I .oe_sync_reset = "none";
defparam \memout[15]~I .operation_mode = "output";
defparam \memout[15]~I .output_async_reset = "none";
defparam \memout[15]~I .output_power_up = "low";
defparam \memout[15]~I .output_register_mode = "none";
defparam \memout[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[16]~I (
	.datain(\dmem|io_data_mux|y[16]~16_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[16]));
// synopsys translate_off
defparam \memout[16]~I .input_async_reset = "none";
defparam \memout[16]~I .input_power_up = "low";
defparam \memout[16]~I .input_register_mode = "none";
defparam \memout[16]~I .input_sync_reset = "none";
defparam \memout[16]~I .oe_async_reset = "none";
defparam \memout[16]~I .oe_power_up = "low";
defparam \memout[16]~I .oe_register_mode = "none";
defparam \memout[16]~I .oe_sync_reset = "none";
defparam \memout[16]~I .operation_mode = "output";
defparam \memout[16]~I .output_async_reset = "none";
defparam \memout[16]~I .output_power_up = "low";
defparam \memout[16]~I .output_register_mode = "none";
defparam \memout[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[17]~I (
	.datain(\dmem|io_data_mux|y[17]~17_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[17]));
// synopsys translate_off
defparam \memout[17]~I .input_async_reset = "none";
defparam \memout[17]~I .input_power_up = "low";
defparam \memout[17]~I .input_register_mode = "none";
defparam \memout[17]~I .input_sync_reset = "none";
defparam \memout[17]~I .oe_async_reset = "none";
defparam \memout[17]~I .oe_power_up = "low";
defparam \memout[17]~I .oe_register_mode = "none";
defparam \memout[17]~I .oe_sync_reset = "none";
defparam \memout[17]~I .operation_mode = "output";
defparam \memout[17]~I .output_async_reset = "none";
defparam \memout[17]~I .output_power_up = "low";
defparam \memout[17]~I .output_register_mode = "none";
defparam \memout[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[18]~I (
	.datain(\dmem|io_data_mux|y[18]~18_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[18]));
// synopsys translate_off
defparam \memout[18]~I .input_async_reset = "none";
defparam \memout[18]~I .input_power_up = "low";
defparam \memout[18]~I .input_register_mode = "none";
defparam \memout[18]~I .input_sync_reset = "none";
defparam \memout[18]~I .oe_async_reset = "none";
defparam \memout[18]~I .oe_power_up = "low";
defparam \memout[18]~I .oe_register_mode = "none";
defparam \memout[18]~I .oe_sync_reset = "none";
defparam \memout[18]~I .operation_mode = "output";
defparam \memout[18]~I .output_async_reset = "none";
defparam \memout[18]~I .output_power_up = "low";
defparam \memout[18]~I .output_register_mode = "none";
defparam \memout[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[19]~I (
	.datain(\dmem|io_data_mux|y[19]~19_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[19]));
// synopsys translate_off
defparam \memout[19]~I .input_async_reset = "none";
defparam \memout[19]~I .input_power_up = "low";
defparam \memout[19]~I .input_register_mode = "none";
defparam \memout[19]~I .input_sync_reset = "none";
defparam \memout[19]~I .oe_async_reset = "none";
defparam \memout[19]~I .oe_power_up = "low";
defparam \memout[19]~I .oe_register_mode = "none";
defparam \memout[19]~I .oe_sync_reset = "none";
defparam \memout[19]~I .operation_mode = "output";
defparam \memout[19]~I .output_async_reset = "none";
defparam \memout[19]~I .output_power_up = "low";
defparam \memout[19]~I .output_register_mode = "none";
defparam \memout[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[20]~I (
	.datain(\dmem|io_data_mux|y[20]~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[20]));
// synopsys translate_off
defparam \memout[20]~I .input_async_reset = "none";
defparam \memout[20]~I .input_power_up = "low";
defparam \memout[20]~I .input_register_mode = "none";
defparam \memout[20]~I .input_sync_reset = "none";
defparam \memout[20]~I .oe_async_reset = "none";
defparam \memout[20]~I .oe_power_up = "low";
defparam \memout[20]~I .oe_register_mode = "none";
defparam \memout[20]~I .oe_sync_reset = "none";
defparam \memout[20]~I .operation_mode = "output";
defparam \memout[20]~I .output_async_reset = "none";
defparam \memout[20]~I .output_power_up = "low";
defparam \memout[20]~I .output_register_mode = "none";
defparam \memout[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[21]~I (
	.datain(\dmem|io_data_mux|y[21]~21_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[21]));
// synopsys translate_off
defparam \memout[21]~I .input_async_reset = "none";
defparam \memout[21]~I .input_power_up = "low";
defparam \memout[21]~I .input_register_mode = "none";
defparam \memout[21]~I .input_sync_reset = "none";
defparam \memout[21]~I .oe_async_reset = "none";
defparam \memout[21]~I .oe_power_up = "low";
defparam \memout[21]~I .oe_register_mode = "none";
defparam \memout[21]~I .oe_sync_reset = "none";
defparam \memout[21]~I .operation_mode = "output";
defparam \memout[21]~I .output_async_reset = "none";
defparam \memout[21]~I .output_power_up = "low";
defparam \memout[21]~I .output_register_mode = "none";
defparam \memout[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[22]~I (
	.datain(\dmem|io_data_mux|y[22]~22_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[22]));
// synopsys translate_off
defparam \memout[22]~I .input_async_reset = "none";
defparam \memout[22]~I .input_power_up = "low";
defparam \memout[22]~I .input_register_mode = "none";
defparam \memout[22]~I .input_sync_reset = "none";
defparam \memout[22]~I .oe_async_reset = "none";
defparam \memout[22]~I .oe_power_up = "low";
defparam \memout[22]~I .oe_register_mode = "none";
defparam \memout[22]~I .oe_sync_reset = "none";
defparam \memout[22]~I .operation_mode = "output";
defparam \memout[22]~I .output_async_reset = "none";
defparam \memout[22]~I .output_power_up = "low";
defparam \memout[22]~I .output_register_mode = "none";
defparam \memout[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[23]~I (
	.datain(\dmem|io_data_mux|y[23]~23_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[23]));
// synopsys translate_off
defparam \memout[23]~I .input_async_reset = "none";
defparam \memout[23]~I .input_power_up = "low";
defparam \memout[23]~I .input_register_mode = "none";
defparam \memout[23]~I .input_sync_reset = "none";
defparam \memout[23]~I .oe_async_reset = "none";
defparam \memout[23]~I .oe_power_up = "low";
defparam \memout[23]~I .oe_register_mode = "none";
defparam \memout[23]~I .oe_sync_reset = "none";
defparam \memout[23]~I .operation_mode = "output";
defparam \memout[23]~I .output_async_reset = "none";
defparam \memout[23]~I .output_power_up = "low";
defparam \memout[23]~I .output_register_mode = "none";
defparam \memout[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[24]~I (
	.datain(\dmem|io_data_mux|y[24]~24_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[24]));
// synopsys translate_off
defparam \memout[24]~I .input_async_reset = "none";
defparam \memout[24]~I .input_power_up = "low";
defparam \memout[24]~I .input_register_mode = "none";
defparam \memout[24]~I .input_sync_reset = "none";
defparam \memout[24]~I .oe_async_reset = "none";
defparam \memout[24]~I .oe_power_up = "low";
defparam \memout[24]~I .oe_register_mode = "none";
defparam \memout[24]~I .oe_sync_reset = "none";
defparam \memout[24]~I .operation_mode = "output";
defparam \memout[24]~I .output_async_reset = "none";
defparam \memout[24]~I .output_power_up = "low";
defparam \memout[24]~I .output_register_mode = "none";
defparam \memout[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[25]~I (
	.datain(\dmem|io_data_mux|y[25]~25_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[25]));
// synopsys translate_off
defparam \memout[25]~I .input_async_reset = "none";
defparam \memout[25]~I .input_power_up = "low";
defparam \memout[25]~I .input_register_mode = "none";
defparam \memout[25]~I .input_sync_reset = "none";
defparam \memout[25]~I .oe_async_reset = "none";
defparam \memout[25]~I .oe_power_up = "low";
defparam \memout[25]~I .oe_register_mode = "none";
defparam \memout[25]~I .oe_sync_reset = "none";
defparam \memout[25]~I .operation_mode = "output";
defparam \memout[25]~I .output_async_reset = "none";
defparam \memout[25]~I .output_power_up = "low";
defparam \memout[25]~I .output_register_mode = "none";
defparam \memout[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[26]~I (
	.datain(\dmem|io_data_mux|y[26]~26_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[26]));
// synopsys translate_off
defparam \memout[26]~I .input_async_reset = "none";
defparam \memout[26]~I .input_power_up = "low";
defparam \memout[26]~I .input_register_mode = "none";
defparam \memout[26]~I .input_sync_reset = "none";
defparam \memout[26]~I .oe_async_reset = "none";
defparam \memout[26]~I .oe_power_up = "low";
defparam \memout[26]~I .oe_register_mode = "none";
defparam \memout[26]~I .oe_sync_reset = "none";
defparam \memout[26]~I .operation_mode = "output";
defparam \memout[26]~I .output_async_reset = "none";
defparam \memout[26]~I .output_power_up = "low";
defparam \memout[26]~I .output_register_mode = "none";
defparam \memout[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[27]~I (
	.datain(\dmem|io_data_mux|y[27]~27_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[27]));
// synopsys translate_off
defparam \memout[27]~I .input_async_reset = "none";
defparam \memout[27]~I .input_power_up = "low";
defparam \memout[27]~I .input_register_mode = "none";
defparam \memout[27]~I .input_sync_reset = "none";
defparam \memout[27]~I .oe_async_reset = "none";
defparam \memout[27]~I .oe_power_up = "low";
defparam \memout[27]~I .oe_register_mode = "none";
defparam \memout[27]~I .oe_sync_reset = "none";
defparam \memout[27]~I .operation_mode = "output";
defparam \memout[27]~I .output_async_reset = "none";
defparam \memout[27]~I .output_power_up = "low";
defparam \memout[27]~I .output_register_mode = "none";
defparam \memout[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[28]~I (
	.datain(\dmem|io_data_mux|y[28]~28_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[28]));
// synopsys translate_off
defparam \memout[28]~I .input_async_reset = "none";
defparam \memout[28]~I .input_power_up = "low";
defparam \memout[28]~I .input_register_mode = "none";
defparam \memout[28]~I .input_sync_reset = "none";
defparam \memout[28]~I .oe_async_reset = "none";
defparam \memout[28]~I .oe_power_up = "low";
defparam \memout[28]~I .oe_register_mode = "none";
defparam \memout[28]~I .oe_sync_reset = "none";
defparam \memout[28]~I .operation_mode = "output";
defparam \memout[28]~I .output_async_reset = "none";
defparam \memout[28]~I .output_power_up = "low";
defparam \memout[28]~I .output_register_mode = "none";
defparam \memout[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[29]~I (
	.datain(\dmem|io_data_mux|y[29]~29_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[29]));
// synopsys translate_off
defparam \memout[29]~I .input_async_reset = "none";
defparam \memout[29]~I .input_power_up = "low";
defparam \memout[29]~I .input_register_mode = "none";
defparam \memout[29]~I .input_sync_reset = "none";
defparam \memout[29]~I .oe_async_reset = "none";
defparam \memout[29]~I .oe_power_up = "low";
defparam \memout[29]~I .oe_register_mode = "none";
defparam \memout[29]~I .oe_sync_reset = "none";
defparam \memout[29]~I .operation_mode = "output";
defparam \memout[29]~I .output_async_reset = "none";
defparam \memout[29]~I .output_power_up = "low";
defparam \memout[29]~I .output_register_mode = "none";
defparam \memout[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[30]~I (
	.datain(\dmem|io_data_mux|y[30]~30_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[30]));
// synopsys translate_off
defparam \memout[30]~I .input_async_reset = "none";
defparam \memout[30]~I .input_power_up = "low";
defparam \memout[30]~I .input_register_mode = "none";
defparam \memout[30]~I .input_sync_reset = "none";
defparam \memout[30]~I .oe_async_reset = "none";
defparam \memout[30]~I .oe_power_up = "low";
defparam \memout[30]~I .oe_register_mode = "none";
defparam \memout[30]~I .oe_sync_reset = "none";
defparam \memout[30]~I .operation_mode = "output";
defparam \memout[30]~I .output_async_reset = "none";
defparam \memout[30]~I .output_power_up = "low";
defparam \memout[30]~I .output_register_mode = "none";
defparam \memout[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \memout[31]~I (
	.datain(\dmem|io_data_mux|y[31]~31_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(memout[31]));
// synopsys translate_off
defparam \memout[31]~I .input_async_reset = "none";
defparam \memout[31]~I .input_power_up = "low";
defparam \memout[31]~I .input_register_mode = "none";
defparam \memout[31]~I .input_sync_reset = "none";
defparam \memout[31]~I .oe_async_reset = "none";
defparam \memout[31]~I .oe_power_up = "low";
defparam \memout[31]~I .oe_register_mode = "none";
defparam \memout[31]~I .oe_sync_reset = "none";
defparam \memout[31]~I .operation_mode = "output";
defparam \memout[31]~I .output_async_reset = "none";
defparam \memout[31]~I .output_power_up = "low";
defparam \memout[31]~I .output_register_mode = "none";
defparam \memout[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \imem_clk~I (
	.datain(\imem|imem_clk~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(imem_clk));
// synopsys translate_off
defparam \imem_clk~I .input_async_reset = "none";
defparam \imem_clk~I .input_power_up = "low";
defparam \imem_clk~I .input_register_mode = "none";
defparam \imem_clk~I .input_sync_reset = "none";
defparam \imem_clk~I .oe_async_reset = "none";
defparam \imem_clk~I .oe_power_up = "low";
defparam \imem_clk~I .oe_register_mode = "none";
defparam \imem_clk~I .oe_sync_reset = "none";
defparam \imem_clk~I .operation_mode = "output";
defparam \imem_clk~I .output_async_reset = "none";
defparam \imem_clk~I .output_power_up = "low";
defparam \imem_clk~I .output_register_mode = "none";
defparam \imem_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \dmem_clk~I (
	.datain(\dmem|dmem_clk~combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(dmem_clk));
// synopsys translate_off
defparam \dmem_clk~I .input_async_reset = "none";
defparam \dmem_clk~I .input_power_up = "low";
defparam \dmem_clk~I .input_register_mode = "none";
defparam \dmem_clk~I .input_sync_reset = "none";
defparam \dmem_clk~I .oe_async_reset = "none";
defparam \dmem_clk~I .oe_power_up = "low";
defparam \dmem_clk~I .oe_register_mode = "none";
defparam \dmem_clk~I .oe_sync_reset = "none";
defparam \dmem_clk~I .operation_mode = "output";
defparam \dmem_clk~I .output_async_reset = "none";
defparam \dmem_clk~I .output_power_up = "low";
defparam \dmem_clk~I .output_register_mode = "none";
defparam \dmem_clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[0]~I (
	.datain(\dmem|io_output_reg|out_port0 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[0]));
// synopsys translate_off
defparam \out_port0[0]~I .input_async_reset = "none";
defparam \out_port0[0]~I .input_power_up = "low";
defparam \out_port0[0]~I .input_register_mode = "none";
defparam \out_port0[0]~I .input_sync_reset = "none";
defparam \out_port0[0]~I .oe_async_reset = "none";
defparam \out_port0[0]~I .oe_power_up = "low";
defparam \out_port0[0]~I .oe_register_mode = "none";
defparam \out_port0[0]~I .oe_sync_reset = "none";
defparam \out_port0[0]~I .operation_mode = "output";
defparam \out_port0[0]~I .output_async_reset = "none";
defparam \out_port0[0]~I .output_power_up = "low";
defparam \out_port0[0]~I .output_register_mode = "none";
defparam \out_port0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[1]~I (
	.datain(\dmem|io_output_reg|out_port0 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[1]));
// synopsys translate_off
defparam \out_port0[1]~I .input_async_reset = "none";
defparam \out_port0[1]~I .input_power_up = "low";
defparam \out_port0[1]~I .input_register_mode = "none";
defparam \out_port0[1]~I .input_sync_reset = "none";
defparam \out_port0[1]~I .oe_async_reset = "none";
defparam \out_port0[1]~I .oe_power_up = "low";
defparam \out_port0[1]~I .oe_register_mode = "none";
defparam \out_port0[1]~I .oe_sync_reset = "none";
defparam \out_port0[1]~I .operation_mode = "output";
defparam \out_port0[1]~I .output_async_reset = "none";
defparam \out_port0[1]~I .output_power_up = "low";
defparam \out_port0[1]~I .output_register_mode = "none";
defparam \out_port0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[2]~I (
	.datain(\dmem|io_output_reg|out_port0 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[2]));
// synopsys translate_off
defparam \out_port0[2]~I .input_async_reset = "none";
defparam \out_port0[2]~I .input_power_up = "low";
defparam \out_port0[2]~I .input_register_mode = "none";
defparam \out_port0[2]~I .input_sync_reset = "none";
defparam \out_port0[2]~I .oe_async_reset = "none";
defparam \out_port0[2]~I .oe_power_up = "low";
defparam \out_port0[2]~I .oe_register_mode = "none";
defparam \out_port0[2]~I .oe_sync_reset = "none";
defparam \out_port0[2]~I .operation_mode = "output";
defparam \out_port0[2]~I .output_async_reset = "none";
defparam \out_port0[2]~I .output_power_up = "low";
defparam \out_port0[2]~I .output_register_mode = "none";
defparam \out_port0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[3]~I (
	.datain(\dmem|io_output_reg|out_port0 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[3]));
// synopsys translate_off
defparam \out_port0[3]~I .input_async_reset = "none";
defparam \out_port0[3]~I .input_power_up = "low";
defparam \out_port0[3]~I .input_register_mode = "none";
defparam \out_port0[3]~I .input_sync_reset = "none";
defparam \out_port0[3]~I .oe_async_reset = "none";
defparam \out_port0[3]~I .oe_power_up = "low";
defparam \out_port0[3]~I .oe_register_mode = "none";
defparam \out_port0[3]~I .oe_sync_reset = "none";
defparam \out_port0[3]~I .operation_mode = "output";
defparam \out_port0[3]~I .output_async_reset = "none";
defparam \out_port0[3]~I .output_power_up = "low";
defparam \out_port0[3]~I .output_register_mode = "none";
defparam \out_port0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[4]~I (
	.datain(\dmem|io_output_reg|out_port0 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[4]));
// synopsys translate_off
defparam \out_port0[4]~I .input_async_reset = "none";
defparam \out_port0[4]~I .input_power_up = "low";
defparam \out_port0[4]~I .input_register_mode = "none";
defparam \out_port0[4]~I .input_sync_reset = "none";
defparam \out_port0[4]~I .oe_async_reset = "none";
defparam \out_port0[4]~I .oe_power_up = "low";
defparam \out_port0[4]~I .oe_register_mode = "none";
defparam \out_port0[4]~I .oe_sync_reset = "none";
defparam \out_port0[4]~I .operation_mode = "output";
defparam \out_port0[4]~I .output_async_reset = "none";
defparam \out_port0[4]~I .output_power_up = "low";
defparam \out_port0[4]~I .output_register_mode = "none";
defparam \out_port0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[5]~I (
	.datain(\dmem|io_output_reg|out_port0 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[5]));
// synopsys translate_off
defparam \out_port0[5]~I .input_async_reset = "none";
defparam \out_port0[5]~I .input_power_up = "low";
defparam \out_port0[5]~I .input_register_mode = "none";
defparam \out_port0[5]~I .input_sync_reset = "none";
defparam \out_port0[5]~I .oe_async_reset = "none";
defparam \out_port0[5]~I .oe_power_up = "low";
defparam \out_port0[5]~I .oe_register_mode = "none";
defparam \out_port0[5]~I .oe_sync_reset = "none";
defparam \out_port0[5]~I .operation_mode = "output";
defparam \out_port0[5]~I .output_async_reset = "none";
defparam \out_port0[5]~I .output_power_up = "low";
defparam \out_port0[5]~I .output_register_mode = "none";
defparam \out_port0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[6]~I (
	.datain(\dmem|io_output_reg|out_port0 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[6]));
// synopsys translate_off
defparam \out_port0[6]~I .input_async_reset = "none";
defparam \out_port0[6]~I .input_power_up = "low";
defparam \out_port0[6]~I .input_register_mode = "none";
defparam \out_port0[6]~I .input_sync_reset = "none";
defparam \out_port0[6]~I .oe_async_reset = "none";
defparam \out_port0[6]~I .oe_power_up = "low";
defparam \out_port0[6]~I .oe_register_mode = "none";
defparam \out_port0[6]~I .oe_sync_reset = "none";
defparam \out_port0[6]~I .operation_mode = "output";
defparam \out_port0[6]~I .output_async_reset = "none";
defparam \out_port0[6]~I .output_power_up = "low";
defparam \out_port0[6]~I .output_register_mode = "none";
defparam \out_port0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[7]~I (
	.datain(\dmem|io_output_reg|out_port0 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[7]));
// synopsys translate_off
defparam \out_port0[7]~I .input_async_reset = "none";
defparam \out_port0[7]~I .input_power_up = "low";
defparam \out_port0[7]~I .input_register_mode = "none";
defparam \out_port0[7]~I .input_sync_reset = "none";
defparam \out_port0[7]~I .oe_async_reset = "none";
defparam \out_port0[7]~I .oe_power_up = "low";
defparam \out_port0[7]~I .oe_register_mode = "none";
defparam \out_port0[7]~I .oe_sync_reset = "none";
defparam \out_port0[7]~I .operation_mode = "output";
defparam \out_port0[7]~I .output_async_reset = "none";
defparam \out_port0[7]~I .output_power_up = "low";
defparam \out_port0[7]~I .output_register_mode = "none";
defparam \out_port0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[8]~I (
	.datain(\dmem|io_output_reg|out_port0 [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[8]));
// synopsys translate_off
defparam \out_port0[8]~I .input_async_reset = "none";
defparam \out_port0[8]~I .input_power_up = "low";
defparam \out_port0[8]~I .input_register_mode = "none";
defparam \out_port0[8]~I .input_sync_reset = "none";
defparam \out_port0[8]~I .oe_async_reset = "none";
defparam \out_port0[8]~I .oe_power_up = "low";
defparam \out_port0[8]~I .oe_register_mode = "none";
defparam \out_port0[8]~I .oe_sync_reset = "none";
defparam \out_port0[8]~I .operation_mode = "output";
defparam \out_port0[8]~I .output_async_reset = "none";
defparam \out_port0[8]~I .output_power_up = "low";
defparam \out_port0[8]~I .output_register_mode = "none";
defparam \out_port0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[9]~I (
	.datain(\dmem|io_output_reg|out_port0 [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[9]));
// synopsys translate_off
defparam \out_port0[9]~I .input_async_reset = "none";
defparam \out_port0[9]~I .input_power_up = "low";
defparam \out_port0[9]~I .input_register_mode = "none";
defparam \out_port0[9]~I .input_sync_reset = "none";
defparam \out_port0[9]~I .oe_async_reset = "none";
defparam \out_port0[9]~I .oe_power_up = "low";
defparam \out_port0[9]~I .oe_register_mode = "none";
defparam \out_port0[9]~I .oe_sync_reset = "none";
defparam \out_port0[9]~I .operation_mode = "output";
defparam \out_port0[9]~I .output_async_reset = "none";
defparam \out_port0[9]~I .output_power_up = "low";
defparam \out_port0[9]~I .output_register_mode = "none";
defparam \out_port0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[10]~I (
	.datain(\dmem|io_output_reg|out_port0 [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[10]));
// synopsys translate_off
defparam \out_port0[10]~I .input_async_reset = "none";
defparam \out_port0[10]~I .input_power_up = "low";
defparam \out_port0[10]~I .input_register_mode = "none";
defparam \out_port0[10]~I .input_sync_reset = "none";
defparam \out_port0[10]~I .oe_async_reset = "none";
defparam \out_port0[10]~I .oe_power_up = "low";
defparam \out_port0[10]~I .oe_register_mode = "none";
defparam \out_port0[10]~I .oe_sync_reset = "none";
defparam \out_port0[10]~I .operation_mode = "output";
defparam \out_port0[10]~I .output_async_reset = "none";
defparam \out_port0[10]~I .output_power_up = "low";
defparam \out_port0[10]~I .output_register_mode = "none";
defparam \out_port0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[11]~I (
	.datain(\dmem|io_output_reg|out_port0 [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[11]));
// synopsys translate_off
defparam \out_port0[11]~I .input_async_reset = "none";
defparam \out_port0[11]~I .input_power_up = "low";
defparam \out_port0[11]~I .input_register_mode = "none";
defparam \out_port0[11]~I .input_sync_reset = "none";
defparam \out_port0[11]~I .oe_async_reset = "none";
defparam \out_port0[11]~I .oe_power_up = "low";
defparam \out_port0[11]~I .oe_register_mode = "none";
defparam \out_port0[11]~I .oe_sync_reset = "none";
defparam \out_port0[11]~I .operation_mode = "output";
defparam \out_port0[11]~I .output_async_reset = "none";
defparam \out_port0[11]~I .output_power_up = "low";
defparam \out_port0[11]~I .output_register_mode = "none";
defparam \out_port0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[12]~I (
	.datain(\dmem|io_output_reg|out_port0 [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[12]));
// synopsys translate_off
defparam \out_port0[12]~I .input_async_reset = "none";
defparam \out_port0[12]~I .input_power_up = "low";
defparam \out_port0[12]~I .input_register_mode = "none";
defparam \out_port0[12]~I .input_sync_reset = "none";
defparam \out_port0[12]~I .oe_async_reset = "none";
defparam \out_port0[12]~I .oe_power_up = "low";
defparam \out_port0[12]~I .oe_register_mode = "none";
defparam \out_port0[12]~I .oe_sync_reset = "none";
defparam \out_port0[12]~I .operation_mode = "output";
defparam \out_port0[12]~I .output_async_reset = "none";
defparam \out_port0[12]~I .output_power_up = "low";
defparam \out_port0[12]~I .output_register_mode = "none";
defparam \out_port0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[13]~I (
	.datain(\dmem|io_output_reg|out_port0 [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[13]));
// synopsys translate_off
defparam \out_port0[13]~I .input_async_reset = "none";
defparam \out_port0[13]~I .input_power_up = "low";
defparam \out_port0[13]~I .input_register_mode = "none";
defparam \out_port0[13]~I .input_sync_reset = "none";
defparam \out_port0[13]~I .oe_async_reset = "none";
defparam \out_port0[13]~I .oe_power_up = "low";
defparam \out_port0[13]~I .oe_register_mode = "none";
defparam \out_port0[13]~I .oe_sync_reset = "none";
defparam \out_port0[13]~I .operation_mode = "output";
defparam \out_port0[13]~I .output_async_reset = "none";
defparam \out_port0[13]~I .output_power_up = "low";
defparam \out_port0[13]~I .output_register_mode = "none";
defparam \out_port0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[14]~I (
	.datain(\dmem|io_output_reg|out_port0 [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[14]));
// synopsys translate_off
defparam \out_port0[14]~I .input_async_reset = "none";
defparam \out_port0[14]~I .input_power_up = "low";
defparam \out_port0[14]~I .input_register_mode = "none";
defparam \out_port0[14]~I .input_sync_reset = "none";
defparam \out_port0[14]~I .oe_async_reset = "none";
defparam \out_port0[14]~I .oe_power_up = "low";
defparam \out_port0[14]~I .oe_register_mode = "none";
defparam \out_port0[14]~I .oe_sync_reset = "none";
defparam \out_port0[14]~I .operation_mode = "output";
defparam \out_port0[14]~I .output_async_reset = "none";
defparam \out_port0[14]~I .output_power_up = "low";
defparam \out_port0[14]~I .output_register_mode = "none";
defparam \out_port0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[15]~I (
	.datain(\dmem|io_output_reg|out_port0 [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[15]));
// synopsys translate_off
defparam \out_port0[15]~I .input_async_reset = "none";
defparam \out_port0[15]~I .input_power_up = "low";
defparam \out_port0[15]~I .input_register_mode = "none";
defparam \out_port0[15]~I .input_sync_reset = "none";
defparam \out_port0[15]~I .oe_async_reset = "none";
defparam \out_port0[15]~I .oe_power_up = "low";
defparam \out_port0[15]~I .oe_register_mode = "none";
defparam \out_port0[15]~I .oe_sync_reset = "none";
defparam \out_port0[15]~I .operation_mode = "output";
defparam \out_port0[15]~I .output_async_reset = "none";
defparam \out_port0[15]~I .output_power_up = "low";
defparam \out_port0[15]~I .output_register_mode = "none";
defparam \out_port0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[16]~I (
	.datain(\dmem|io_output_reg|out_port0 [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[16]));
// synopsys translate_off
defparam \out_port0[16]~I .input_async_reset = "none";
defparam \out_port0[16]~I .input_power_up = "low";
defparam \out_port0[16]~I .input_register_mode = "none";
defparam \out_port0[16]~I .input_sync_reset = "none";
defparam \out_port0[16]~I .oe_async_reset = "none";
defparam \out_port0[16]~I .oe_power_up = "low";
defparam \out_port0[16]~I .oe_register_mode = "none";
defparam \out_port0[16]~I .oe_sync_reset = "none";
defparam \out_port0[16]~I .operation_mode = "output";
defparam \out_port0[16]~I .output_async_reset = "none";
defparam \out_port0[16]~I .output_power_up = "low";
defparam \out_port0[16]~I .output_register_mode = "none";
defparam \out_port0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[17]~I (
	.datain(\dmem|io_output_reg|out_port0 [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[17]));
// synopsys translate_off
defparam \out_port0[17]~I .input_async_reset = "none";
defparam \out_port0[17]~I .input_power_up = "low";
defparam \out_port0[17]~I .input_register_mode = "none";
defparam \out_port0[17]~I .input_sync_reset = "none";
defparam \out_port0[17]~I .oe_async_reset = "none";
defparam \out_port0[17]~I .oe_power_up = "low";
defparam \out_port0[17]~I .oe_register_mode = "none";
defparam \out_port0[17]~I .oe_sync_reset = "none";
defparam \out_port0[17]~I .operation_mode = "output";
defparam \out_port0[17]~I .output_async_reset = "none";
defparam \out_port0[17]~I .output_power_up = "low";
defparam \out_port0[17]~I .output_register_mode = "none";
defparam \out_port0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[18]~I (
	.datain(\dmem|io_output_reg|out_port0 [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[18]));
// synopsys translate_off
defparam \out_port0[18]~I .input_async_reset = "none";
defparam \out_port0[18]~I .input_power_up = "low";
defparam \out_port0[18]~I .input_register_mode = "none";
defparam \out_port0[18]~I .input_sync_reset = "none";
defparam \out_port0[18]~I .oe_async_reset = "none";
defparam \out_port0[18]~I .oe_power_up = "low";
defparam \out_port0[18]~I .oe_register_mode = "none";
defparam \out_port0[18]~I .oe_sync_reset = "none";
defparam \out_port0[18]~I .operation_mode = "output";
defparam \out_port0[18]~I .output_async_reset = "none";
defparam \out_port0[18]~I .output_power_up = "low";
defparam \out_port0[18]~I .output_register_mode = "none";
defparam \out_port0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[19]~I (
	.datain(\dmem|io_output_reg|out_port0 [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[19]));
// synopsys translate_off
defparam \out_port0[19]~I .input_async_reset = "none";
defparam \out_port0[19]~I .input_power_up = "low";
defparam \out_port0[19]~I .input_register_mode = "none";
defparam \out_port0[19]~I .input_sync_reset = "none";
defparam \out_port0[19]~I .oe_async_reset = "none";
defparam \out_port0[19]~I .oe_power_up = "low";
defparam \out_port0[19]~I .oe_register_mode = "none";
defparam \out_port0[19]~I .oe_sync_reset = "none";
defparam \out_port0[19]~I .operation_mode = "output";
defparam \out_port0[19]~I .output_async_reset = "none";
defparam \out_port0[19]~I .output_power_up = "low";
defparam \out_port0[19]~I .output_register_mode = "none";
defparam \out_port0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[20]~I (
	.datain(\dmem|io_output_reg|out_port0 [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[20]));
// synopsys translate_off
defparam \out_port0[20]~I .input_async_reset = "none";
defparam \out_port0[20]~I .input_power_up = "low";
defparam \out_port0[20]~I .input_register_mode = "none";
defparam \out_port0[20]~I .input_sync_reset = "none";
defparam \out_port0[20]~I .oe_async_reset = "none";
defparam \out_port0[20]~I .oe_power_up = "low";
defparam \out_port0[20]~I .oe_register_mode = "none";
defparam \out_port0[20]~I .oe_sync_reset = "none";
defparam \out_port0[20]~I .operation_mode = "output";
defparam \out_port0[20]~I .output_async_reset = "none";
defparam \out_port0[20]~I .output_power_up = "low";
defparam \out_port0[20]~I .output_register_mode = "none";
defparam \out_port0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[21]~I (
	.datain(\dmem|io_output_reg|out_port0 [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[21]));
// synopsys translate_off
defparam \out_port0[21]~I .input_async_reset = "none";
defparam \out_port0[21]~I .input_power_up = "low";
defparam \out_port0[21]~I .input_register_mode = "none";
defparam \out_port0[21]~I .input_sync_reset = "none";
defparam \out_port0[21]~I .oe_async_reset = "none";
defparam \out_port0[21]~I .oe_power_up = "low";
defparam \out_port0[21]~I .oe_register_mode = "none";
defparam \out_port0[21]~I .oe_sync_reset = "none";
defparam \out_port0[21]~I .operation_mode = "output";
defparam \out_port0[21]~I .output_async_reset = "none";
defparam \out_port0[21]~I .output_power_up = "low";
defparam \out_port0[21]~I .output_register_mode = "none";
defparam \out_port0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[22]~I (
	.datain(\dmem|io_output_reg|out_port0 [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[22]));
// synopsys translate_off
defparam \out_port0[22]~I .input_async_reset = "none";
defparam \out_port0[22]~I .input_power_up = "low";
defparam \out_port0[22]~I .input_register_mode = "none";
defparam \out_port0[22]~I .input_sync_reset = "none";
defparam \out_port0[22]~I .oe_async_reset = "none";
defparam \out_port0[22]~I .oe_power_up = "low";
defparam \out_port0[22]~I .oe_register_mode = "none";
defparam \out_port0[22]~I .oe_sync_reset = "none";
defparam \out_port0[22]~I .operation_mode = "output";
defparam \out_port0[22]~I .output_async_reset = "none";
defparam \out_port0[22]~I .output_power_up = "low";
defparam \out_port0[22]~I .output_register_mode = "none";
defparam \out_port0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[23]~I (
	.datain(\dmem|io_output_reg|out_port0 [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[23]));
// synopsys translate_off
defparam \out_port0[23]~I .input_async_reset = "none";
defparam \out_port0[23]~I .input_power_up = "low";
defparam \out_port0[23]~I .input_register_mode = "none";
defparam \out_port0[23]~I .input_sync_reset = "none";
defparam \out_port0[23]~I .oe_async_reset = "none";
defparam \out_port0[23]~I .oe_power_up = "low";
defparam \out_port0[23]~I .oe_register_mode = "none";
defparam \out_port0[23]~I .oe_sync_reset = "none";
defparam \out_port0[23]~I .operation_mode = "output";
defparam \out_port0[23]~I .output_async_reset = "none";
defparam \out_port0[23]~I .output_power_up = "low";
defparam \out_port0[23]~I .output_register_mode = "none";
defparam \out_port0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[24]~I (
	.datain(\dmem|io_output_reg|out_port0 [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[24]));
// synopsys translate_off
defparam \out_port0[24]~I .input_async_reset = "none";
defparam \out_port0[24]~I .input_power_up = "low";
defparam \out_port0[24]~I .input_register_mode = "none";
defparam \out_port0[24]~I .input_sync_reset = "none";
defparam \out_port0[24]~I .oe_async_reset = "none";
defparam \out_port0[24]~I .oe_power_up = "low";
defparam \out_port0[24]~I .oe_register_mode = "none";
defparam \out_port0[24]~I .oe_sync_reset = "none";
defparam \out_port0[24]~I .operation_mode = "output";
defparam \out_port0[24]~I .output_async_reset = "none";
defparam \out_port0[24]~I .output_power_up = "low";
defparam \out_port0[24]~I .output_register_mode = "none";
defparam \out_port0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[25]~I (
	.datain(\dmem|io_output_reg|out_port0 [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[25]));
// synopsys translate_off
defparam \out_port0[25]~I .input_async_reset = "none";
defparam \out_port0[25]~I .input_power_up = "low";
defparam \out_port0[25]~I .input_register_mode = "none";
defparam \out_port0[25]~I .input_sync_reset = "none";
defparam \out_port0[25]~I .oe_async_reset = "none";
defparam \out_port0[25]~I .oe_power_up = "low";
defparam \out_port0[25]~I .oe_register_mode = "none";
defparam \out_port0[25]~I .oe_sync_reset = "none";
defparam \out_port0[25]~I .operation_mode = "output";
defparam \out_port0[25]~I .output_async_reset = "none";
defparam \out_port0[25]~I .output_power_up = "low";
defparam \out_port0[25]~I .output_register_mode = "none";
defparam \out_port0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[26]~I (
	.datain(\dmem|io_output_reg|out_port0 [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[26]));
// synopsys translate_off
defparam \out_port0[26]~I .input_async_reset = "none";
defparam \out_port0[26]~I .input_power_up = "low";
defparam \out_port0[26]~I .input_register_mode = "none";
defparam \out_port0[26]~I .input_sync_reset = "none";
defparam \out_port0[26]~I .oe_async_reset = "none";
defparam \out_port0[26]~I .oe_power_up = "low";
defparam \out_port0[26]~I .oe_register_mode = "none";
defparam \out_port0[26]~I .oe_sync_reset = "none";
defparam \out_port0[26]~I .operation_mode = "output";
defparam \out_port0[26]~I .output_async_reset = "none";
defparam \out_port0[26]~I .output_power_up = "low";
defparam \out_port0[26]~I .output_register_mode = "none";
defparam \out_port0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[27]~I (
	.datain(\dmem|io_output_reg|out_port0 [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[27]));
// synopsys translate_off
defparam \out_port0[27]~I .input_async_reset = "none";
defparam \out_port0[27]~I .input_power_up = "low";
defparam \out_port0[27]~I .input_register_mode = "none";
defparam \out_port0[27]~I .input_sync_reset = "none";
defparam \out_port0[27]~I .oe_async_reset = "none";
defparam \out_port0[27]~I .oe_power_up = "low";
defparam \out_port0[27]~I .oe_register_mode = "none";
defparam \out_port0[27]~I .oe_sync_reset = "none";
defparam \out_port0[27]~I .operation_mode = "output";
defparam \out_port0[27]~I .output_async_reset = "none";
defparam \out_port0[27]~I .output_power_up = "low";
defparam \out_port0[27]~I .output_register_mode = "none";
defparam \out_port0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[28]~I (
	.datain(\dmem|io_output_reg|out_port0 [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[28]));
// synopsys translate_off
defparam \out_port0[28]~I .input_async_reset = "none";
defparam \out_port0[28]~I .input_power_up = "low";
defparam \out_port0[28]~I .input_register_mode = "none";
defparam \out_port0[28]~I .input_sync_reset = "none";
defparam \out_port0[28]~I .oe_async_reset = "none";
defparam \out_port0[28]~I .oe_power_up = "low";
defparam \out_port0[28]~I .oe_register_mode = "none";
defparam \out_port0[28]~I .oe_sync_reset = "none";
defparam \out_port0[28]~I .operation_mode = "output";
defparam \out_port0[28]~I .output_async_reset = "none";
defparam \out_port0[28]~I .output_power_up = "low";
defparam \out_port0[28]~I .output_register_mode = "none";
defparam \out_port0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[29]~I (
	.datain(\dmem|io_output_reg|out_port0 [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[29]));
// synopsys translate_off
defparam \out_port0[29]~I .input_async_reset = "none";
defparam \out_port0[29]~I .input_power_up = "low";
defparam \out_port0[29]~I .input_register_mode = "none";
defparam \out_port0[29]~I .input_sync_reset = "none";
defparam \out_port0[29]~I .oe_async_reset = "none";
defparam \out_port0[29]~I .oe_power_up = "low";
defparam \out_port0[29]~I .oe_register_mode = "none";
defparam \out_port0[29]~I .oe_sync_reset = "none";
defparam \out_port0[29]~I .operation_mode = "output";
defparam \out_port0[29]~I .output_async_reset = "none";
defparam \out_port0[29]~I .output_power_up = "low";
defparam \out_port0[29]~I .output_register_mode = "none";
defparam \out_port0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[30]~I (
	.datain(\dmem|io_output_reg|out_port0 [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[30]));
// synopsys translate_off
defparam \out_port0[30]~I .input_async_reset = "none";
defparam \out_port0[30]~I .input_power_up = "low";
defparam \out_port0[30]~I .input_register_mode = "none";
defparam \out_port0[30]~I .input_sync_reset = "none";
defparam \out_port0[30]~I .oe_async_reset = "none";
defparam \out_port0[30]~I .oe_power_up = "low";
defparam \out_port0[30]~I .oe_register_mode = "none";
defparam \out_port0[30]~I .oe_sync_reset = "none";
defparam \out_port0[30]~I .operation_mode = "output";
defparam \out_port0[30]~I .output_async_reset = "none";
defparam \out_port0[30]~I .output_power_up = "low";
defparam \out_port0[30]~I .output_register_mode = "none";
defparam \out_port0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port0[31]~I (
	.datain(\dmem|io_output_reg|out_port0 [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port0[31]));
// synopsys translate_off
defparam \out_port0[31]~I .input_async_reset = "none";
defparam \out_port0[31]~I .input_power_up = "low";
defparam \out_port0[31]~I .input_register_mode = "none";
defparam \out_port0[31]~I .input_sync_reset = "none";
defparam \out_port0[31]~I .oe_async_reset = "none";
defparam \out_port0[31]~I .oe_power_up = "low";
defparam \out_port0[31]~I .oe_register_mode = "none";
defparam \out_port0[31]~I .oe_sync_reset = "none";
defparam \out_port0[31]~I .operation_mode = "output";
defparam \out_port0[31]~I .output_async_reset = "none";
defparam \out_port0[31]~I .output_power_up = "low";
defparam \out_port0[31]~I .output_register_mode = "none";
defparam \out_port0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[0]~I (
	.datain(\dmem|io_output_reg|out_port1 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[0]));
// synopsys translate_off
defparam \out_port1[0]~I .input_async_reset = "none";
defparam \out_port1[0]~I .input_power_up = "low";
defparam \out_port1[0]~I .input_register_mode = "none";
defparam \out_port1[0]~I .input_sync_reset = "none";
defparam \out_port1[0]~I .oe_async_reset = "none";
defparam \out_port1[0]~I .oe_power_up = "low";
defparam \out_port1[0]~I .oe_register_mode = "none";
defparam \out_port1[0]~I .oe_sync_reset = "none";
defparam \out_port1[0]~I .operation_mode = "output";
defparam \out_port1[0]~I .output_async_reset = "none";
defparam \out_port1[0]~I .output_power_up = "low";
defparam \out_port1[0]~I .output_register_mode = "none";
defparam \out_port1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[1]~I (
	.datain(\dmem|io_output_reg|out_port1 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[1]));
// synopsys translate_off
defparam \out_port1[1]~I .input_async_reset = "none";
defparam \out_port1[1]~I .input_power_up = "low";
defparam \out_port1[1]~I .input_register_mode = "none";
defparam \out_port1[1]~I .input_sync_reset = "none";
defparam \out_port1[1]~I .oe_async_reset = "none";
defparam \out_port1[1]~I .oe_power_up = "low";
defparam \out_port1[1]~I .oe_register_mode = "none";
defparam \out_port1[1]~I .oe_sync_reset = "none";
defparam \out_port1[1]~I .operation_mode = "output";
defparam \out_port1[1]~I .output_async_reset = "none";
defparam \out_port1[1]~I .output_power_up = "low";
defparam \out_port1[1]~I .output_register_mode = "none";
defparam \out_port1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[2]~I (
	.datain(\dmem|io_output_reg|out_port1 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[2]));
// synopsys translate_off
defparam \out_port1[2]~I .input_async_reset = "none";
defparam \out_port1[2]~I .input_power_up = "low";
defparam \out_port1[2]~I .input_register_mode = "none";
defparam \out_port1[2]~I .input_sync_reset = "none";
defparam \out_port1[2]~I .oe_async_reset = "none";
defparam \out_port1[2]~I .oe_power_up = "low";
defparam \out_port1[2]~I .oe_register_mode = "none";
defparam \out_port1[2]~I .oe_sync_reset = "none";
defparam \out_port1[2]~I .operation_mode = "output";
defparam \out_port1[2]~I .output_async_reset = "none";
defparam \out_port1[2]~I .output_power_up = "low";
defparam \out_port1[2]~I .output_register_mode = "none";
defparam \out_port1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[3]~I (
	.datain(\dmem|io_output_reg|out_port1 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[3]));
// synopsys translate_off
defparam \out_port1[3]~I .input_async_reset = "none";
defparam \out_port1[3]~I .input_power_up = "low";
defparam \out_port1[3]~I .input_register_mode = "none";
defparam \out_port1[3]~I .input_sync_reset = "none";
defparam \out_port1[3]~I .oe_async_reset = "none";
defparam \out_port1[3]~I .oe_power_up = "low";
defparam \out_port1[3]~I .oe_register_mode = "none";
defparam \out_port1[3]~I .oe_sync_reset = "none";
defparam \out_port1[3]~I .operation_mode = "output";
defparam \out_port1[3]~I .output_async_reset = "none";
defparam \out_port1[3]~I .output_power_up = "low";
defparam \out_port1[3]~I .output_register_mode = "none";
defparam \out_port1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[4]~I (
	.datain(\dmem|io_output_reg|out_port1 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[4]));
// synopsys translate_off
defparam \out_port1[4]~I .input_async_reset = "none";
defparam \out_port1[4]~I .input_power_up = "low";
defparam \out_port1[4]~I .input_register_mode = "none";
defparam \out_port1[4]~I .input_sync_reset = "none";
defparam \out_port1[4]~I .oe_async_reset = "none";
defparam \out_port1[4]~I .oe_power_up = "low";
defparam \out_port1[4]~I .oe_register_mode = "none";
defparam \out_port1[4]~I .oe_sync_reset = "none";
defparam \out_port1[4]~I .operation_mode = "output";
defparam \out_port1[4]~I .output_async_reset = "none";
defparam \out_port1[4]~I .output_power_up = "low";
defparam \out_port1[4]~I .output_register_mode = "none";
defparam \out_port1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[5]~I (
	.datain(\dmem|io_output_reg|out_port1 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[5]));
// synopsys translate_off
defparam \out_port1[5]~I .input_async_reset = "none";
defparam \out_port1[5]~I .input_power_up = "low";
defparam \out_port1[5]~I .input_register_mode = "none";
defparam \out_port1[5]~I .input_sync_reset = "none";
defparam \out_port1[5]~I .oe_async_reset = "none";
defparam \out_port1[5]~I .oe_power_up = "low";
defparam \out_port1[5]~I .oe_register_mode = "none";
defparam \out_port1[5]~I .oe_sync_reset = "none";
defparam \out_port1[5]~I .operation_mode = "output";
defparam \out_port1[5]~I .output_async_reset = "none";
defparam \out_port1[5]~I .output_power_up = "low";
defparam \out_port1[5]~I .output_register_mode = "none";
defparam \out_port1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[6]~I (
	.datain(\dmem|io_output_reg|out_port1 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[6]));
// synopsys translate_off
defparam \out_port1[6]~I .input_async_reset = "none";
defparam \out_port1[6]~I .input_power_up = "low";
defparam \out_port1[6]~I .input_register_mode = "none";
defparam \out_port1[6]~I .input_sync_reset = "none";
defparam \out_port1[6]~I .oe_async_reset = "none";
defparam \out_port1[6]~I .oe_power_up = "low";
defparam \out_port1[6]~I .oe_register_mode = "none";
defparam \out_port1[6]~I .oe_sync_reset = "none";
defparam \out_port1[6]~I .operation_mode = "output";
defparam \out_port1[6]~I .output_async_reset = "none";
defparam \out_port1[6]~I .output_power_up = "low";
defparam \out_port1[6]~I .output_register_mode = "none";
defparam \out_port1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[7]~I (
	.datain(\dmem|io_output_reg|out_port1 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[7]));
// synopsys translate_off
defparam \out_port1[7]~I .input_async_reset = "none";
defparam \out_port1[7]~I .input_power_up = "low";
defparam \out_port1[7]~I .input_register_mode = "none";
defparam \out_port1[7]~I .input_sync_reset = "none";
defparam \out_port1[7]~I .oe_async_reset = "none";
defparam \out_port1[7]~I .oe_power_up = "low";
defparam \out_port1[7]~I .oe_register_mode = "none";
defparam \out_port1[7]~I .oe_sync_reset = "none";
defparam \out_port1[7]~I .operation_mode = "output";
defparam \out_port1[7]~I .output_async_reset = "none";
defparam \out_port1[7]~I .output_power_up = "low";
defparam \out_port1[7]~I .output_register_mode = "none";
defparam \out_port1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[8]~I (
	.datain(\dmem|io_output_reg|out_port1 [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[8]));
// synopsys translate_off
defparam \out_port1[8]~I .input_async_reset = "none";
defparam \out_port1[8]~I .input_power_up = "low";
defparam \out_port1[8]~I .input_register_mode = "none";
defparam \out_port1[8]~I .input_sync_reset = "none";
defparam \out_port1[8]~I .oe_async_reset = "none";
defparam \out_port1[8]~I .oe_power_up = "low";
defparam \out_port1[8]~I .oe_register_mode = "none";
defparam \out_port1[8]~I .oe_sync_reset = "none";
defparam \out_port1[8]~I .operation_mode = "output";
defparam \out_port1[8]~I .output_async_reset = "none";
defparam \out_port1[8]~I .output_power_up = "low";
defparam \out_port1[8]~I .output_register_mode = "none";
defparam \out_port1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[9]~I (
	.datain(\dmem|io_output_reg|out_port1 [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[9]));
// synopsys translate_off
defparam \out_port1[9]~I .input_async_reset = "none";
defparam \out_port1[9]~I .input_power_up = "low";
defparam \out_port1[9]~I .input_register_mode = "none";
defparam \out_port1[9]~I .input_sync_reset = "none";
defparam \out_port1[9]~I .oe_async_reset = "none";
defparam \out_port1[9]~I .oe_power_up = "low";
defparam \out_port1[9]~I .oe_register_mode = "none";
defparam \out_port1[9]~I .oe_sync_reset = "none";
defparam \out_port1[9]~I .operation_mode = "output";
defparam \out_port1[9]~I .output_async_reset = "none";
defparam \out_port1[9]~I .output_power_up = "low";
defparam \out_port1[9]~I .output_register_mode = "none";
defparam \out_port1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[10]~I (
	.datain(\dmem|io_output_reg|out_port1 [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[10]));
// synopsys translate_off
defparam \out_port1[10]~I .input_async_reset = "none";
defparam \out_port1[10]~I .input_power_up = "low";
defparam \out_port1[10]~I .input_register_mode = "none";
defparam \out_port1[10]~I .input_sync_reset = "none";
defparam \out_port1[10]~I .oe_async_reset = "none";
defparam \out_port1[10]~I .oe_power_up = "low";
defparam \out_port1[10]~I .oe_register_mode = "none";
defparam \out_port1[10]~I .oe_sync_reset = "none";
defparam \out_port1[10]~I .operation_mode = "output";
defparam \out_port1[10]~I .output_async_reset = "none";
defparam \out_port1[10]~I .output_power_up = "low";
defparam \out_port1[10]~I .output_register_mode = "none";
defparam \out_port1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[11]~I (
	.datain(\dmem|io_output_reg|out_port1 [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[11]));
// synopsys translate_off
defparam \out_port1[11]~I .input_async_reset = "none";
defparam \out_port1[11]~I .input_power_up = "low";
defparam \out_port1[11]~I .input_register_mode = "none";
defparam \out_port1[11]~I .input_sync_reset = "none";
defparam \out_port1[11]~I .oe_async_reset = "none";
defparam \out_port1[11]~I .oe_power_up = "low";
defparam \out_port1[11]~I .oe_register_mode = "none";
defparam \out_port1[11]~I .oe_sync_reset = "none";
defparam \out_port1[11]~I .operation_mode = "output";
defparam \out_port1[11]~I .output_async_reset = "none";
defparam \out_port1[11]~I .output_power_up = "low";
defparam \out_port1[11]~I .output_register_mode = "none";
defparam \out_port1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[12]~I (
	.datain(\dmem|io_output_reg|out_port1 [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[12]));
// synopsys translate_off
defparam \out_port1[12]~I .input_async_reset = "none";
defparam \out_port1[12]~I .input_power_up = "low";
defparam \out_port1[12]~I .input_register_mode = "none";
defparam \out_port1[12]~I .input_sync_reset = "none";
defparam \out_port1[12]~I .oe_async_reset = "none";
defparam \out_port1[12]~I .oe_power_up = "low";
defparam \out_port1[12]~I .oe_register_mode = "none";
defparam \out_port1[12]~I .oe_sync_reset = "none";
defparam \out_port1[12]~I .operation_mode = "output";
defparam \out_port1[12]~I .output_async_reset = "none";
defparam \out_port1[12]~I .output_power_up = "low";
defparam \out_port1[12]~I .output_register_mode = "none";
defparam \out_port1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[13]~I (
	.datain(\dmem|io_output_reg|out_port1 [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[13]));
// synopsys translate_off
defparam \out_port1[13]~I .input_async_reset = "none";
defparam \out_port1[13]~I .input_power_up = "low";
defparam \out_port1[13]~I .input_register_mode = "none";
defparam \out_port1[13]~I .input_sync_reset = "none";
defparam \out_port1[13]~I .oe_async_reset = "none";
defparam \out_port1[13]~I .oe_power_up = "low";
defparam \out_port1[13]~I .oe_register_mode = "none";
defparam \out_port1[13]~I .oe_sync_reset = "none";
defparam \out_port1[13]~I .operation_mode = "output";
defparam \out_port1[13]~I .output_async_reset = "none";
defparam \out_port1[13]~I .output_power_up = "low";
defparam \out_port1[13]~I .output_register_mode = "none";
defparam \out_port1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[14]~I (
	.datain(\dmem|io_output_reg|out_port1 [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[14]));
// synopsys translate_off
defparam \out_port1[14]~I .input_async_reset = "none";
defparam \out_port1[14]~I .input_power_up = "low";
defparam \out_port1[14]~I .input_register_mode = "none";
defparam \out_port1[14]~I .input_sync_reset = "none";
defparam \out_port1[14]~I .oe_async_reset = "none";
defparam \out_port1[14]~I .oe_power_up = "low";
defparam \out_port1[14]~I .oe_register_mode = "none";
defparam \out_port1[14]~I .oe_sync_reset = "none";
defparam \out_port1[14]~I .operation_mode = "output";
defparam \out_port1[14]~I .output_async_reset = "none";
defparam \out_port1[14]~I .output_power_up = "low";
defparam \out_port1[14]~I .output_register_mode = "none";
defparam \out_port1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[15]~I (
	.datain(\dmem|io_output_reg|out_port1 [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[15]));
// synopsys translate_off
defparam \out_port1[15]~I .input_async_reset = "none";
defparam \out_port1[15]~I .input_power_up = "low";
defparam \out_port1[15]~I .input_register_mode = "none";
defparam \out_port1[15]~I .input_sync_reset = "none";
defparam \out_port1[15]~I .oe_async_reset = "none";
defparam \out_port1[15]~I .oe_power_up = "low";
defparam \out_port1[15]~I .oe_register_mode = "none";
defparam \out_port1[15]~I .oe_sync_reset = "none";
defparam \out_port1[15]~I .operation_mode = "output";
defparam \out_port1[15]~I .output_async_reset = "none";
defparam \out_port1[15]~I .output_power_up = "low";
defparam \out_port1[15]~I .output_register_mode = "none";
defparam \out_port1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[16]~I (
	.datain(\dmem|io_output_reg|out_port1 [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[16]));
// synopsys translate_off
defparam \out_port1[16]~I .input_async_reset = "none";
defparam \out_port1[16]~I .input_power_up = "low";
defparam \out_port1[16]~I .input_register_mode = "none";
defparam \out_port1[16]~I .input_sync_reset = "none";
defparam \out_port1[16]~I .oe_async_reset = "none";
defparam \out_port1[16]~I .oe_power_up = "low";
defparam \out_port1[16]~I .oe_register_mode = "none";
defparam \out_port1[16]~I .oe_sync_reset = "none";
defparam \out_port1[16]~I .operation_mode = "output";
defparam \out_port1[16]~I .output_async_reset = "none";
defparam \out_port1[16]~I .output_power_up = "low";
defparam \out_port1[16]~I .output_register_mode = "none";
defparam \out_port1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[17]~I (
	.datain(\dmem|io_output_reg|out_port1 [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[17]));
// synopsys translate_off
defparam \out_port1[17]~I .input_async_reset = "none";
defparam \out_port1[17]~I .input_power_up = "low";
defparam \out_port1[17]~I .input_register_mode = "none";
defparam \out_port1[17]~I .input_sync_reset = "none";
defparam \out_port1[17]~I .oe_async_reset = "none";
defparam \out_port1[17]~I .oe_power_up = "low";
defparam \out_port1[17]~I .oe_register_mode = "none";
defparam \out_port1[17]~I .oe_sync_reset = "none";
defparam \out_port1[17]~I .operation_mode = "output";
defparam \out_port1[17]~I .output_async_reset = "none";
defparam \out_port1[17]~I .output_power_up = "low";
defparam \out_port1[17]~I .output_register_mode = "none";
defparam \out_port1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[18]~I (
	.datain(\dmem|io_output_reg|out_port1 [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[18]));
// synopsys translate_off
defparam \out_port1[18]~I .input_async_reset = "none";
defparam \out_port1[18]~I .input_power_up = "low";
defparam \out_port1[18]~I .input_register_mode = "none";
defparam \out_port1[18]~I .input_sync_reset = "none";
defparam \out_port1[18]~I .oe_async_reset = "none";
defparam \out_port1[18]~I .oe_power_up = "low";
defparam \out_port1[18]~I .oe_register_mode = "none";
defparam \out_port1[18]~I .oe_sync_reset = "none";
defparam \out_port1[18]~I .operation_mode = "output";
defparam \out_port1[18]~I .output_async_reset = "none";
defparam \out_port1[18]~I .output_power_up = "low";
defparam \out_port1[18]~I .output_register_mode = "none";
defparam \out_port1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[19]~I (
	.datain(\dmem|io_output_reg|out_port1 [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[19]));
// synopsys translate_off
defparam \out_port1[19]~I .input_async_reset = "none";
defparam \out_port1[19]~I .input_power_up = "low";
defparam \out_port1[19]~I .input_register_mode = "none";
defparam \out_port1[19]~I .input_sync_reset = "none";
defparam \out_port1[19]~I .oe_async_reset = "none";
defparam \out_port1[19]~I .oe_power_up = "low";
defparam \out_port1[19]~I .oe_register_mode = "none";
defparam \out_port1[19]~I .oe_sync_reset = "none";
defparam \out_port1[19]~I .operation_mode = "output";
defparam \out_port1[19]~I .output_async_reset = "none";
defparam \out_port1[19]~I .output_power_up = "low";
defparam \out_port1[19]~I .output_register_mode = "none";
defparam \out_port1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[20]~I (
	.datain(\dmem|io_output_reg|out_port1 [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[20]));
// synopsys translate_off
defparam \out_port1[20]~I .input_async_reset = "none";
defparam \out_port1[20]~I .input_power_up = "low";
defparam \out_port1[20]~I .input_register_mode = "none";
defparam \out_port1[20]~I .input_sync_reset = "none";
defparam \out_port1[20]~I .oe_async_reset = "none";
defparam \out_port1[20]~I .oe_power_up = "low";
defparam \out_port1[20]~I .oe_register_mode = "none";
defparam \out_port1[20]~I .oe_sync_reset = "none";
defparam \out_port1[20]~I .operation_mode = "output";
defparam \out_port1[20]~I .output_async_reset = "none";
defparam \out_port1[20]~I .output_power_up = "low";
defparam \out_port1[20]~I .output_register_mode = "none";
defparam \out_port1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[21]~I (
	.datain(\dmem|io_output_reg|out_port1 [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[21]));
// synopsys translate_off
defparam \out_port1[21]~I .input_async_reset = "none";
defparam \out_port1[21]~I .input_power_up = "low";
defparam \out_port1[21]~I .input_register_mode = "none";
defparam \out_port1[21]~I .input_sync_reset = "none";
defparam \out_port1[21]~I .oe_async_reset = "none";
defparam \out_port1[21]~I .oe_power_up = "low";
defparam \out_port1[21]~I .oe_register_mode = "none";
defparam \out_port1[21]~I .oe_sync_reset = "none";
defparam \out_port1[21]~I .operation_mode = "output";
defparam \out_port1[21]~I .output_async_reset = "none";
defparam \out_port1[21]~I .output_power_up = "low";
defparam \out_port1[21]~I .output_register_mode = "none";
defparam \out_port1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[22]~I (
	.datain(\dmem|io_output_reg|out_port1 [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[22]));
// synopsys translate_off
defparam \out_port1[22]~I .input_async_reset = "none";
defparam \out_port1[22]~I .input_power_up = "low";
defparam \out_port1[22]~I .input_register_mode = "none";
defparam \out_port1[22]~I .input_sync_reset = "none";
defparam \out_port1[22]~I .oe_async_reset = "none";
defparam \out_port1[22]~I .oe_power_up = "low";
defparam \out_port1[22]~I .oe_register_mode = "none";
defparam \out_port1[22]~I .oe_sync_reset = "none";
defparam \out_port1[22]~I .operation_mode = "output";
defparam \out_port1[22]~I .output_async_reset = "none";
defparam \out_port1[22]~I .output_power_up = "low";
defparam \out_port1[22]~I .output_register_mode = "none";
defparam \out_port1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[23]~I (
	.datain(\dmem|io_output_reg|out_port1 [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[23]));
// synopsys translate_off
defparam \out_port1[23]~I .input_async_reset = "none";
defparam \out_port1[23]~I .input_power_up = "low";
defparam \out_port1[23]~I .input_register_mode = "none";
defparam \out_port1[23]~I .input_sync_reset = "none";
defparam \out_port1[23]~I .oe_async_reset = "none";
defparam \out_port1[23]~I .oe_power_up = "low";
defparam \out_port1[23]~I .oe_register_mode = "none";
defparam \out_port1[23]~I .oe_sync_reset = "none";
defparam \out_port1[23]~I .operation_mode = "output";
defparam \out_port1[23]~I .output_async_reset = "none";
defparam \out_port1[23]~I .output_power_up = "low";
defparam \out_port1[23]~I .output_register_mode = "none";
defparam \out_port1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[24]~I (
	.datain(\dmem|io_output_reg|out_port1 [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[24]));
// synopsys translate_off
defparam \out_port1[24]~I .input_async_reset = "none";
defparam \out_port1[24]~I .input_power_up = "low";
defparam \out_port1[24]~I .input_register_mode = "none";
defparam \out_port1[24]~I .input_sync_reset = "none";
defparam \out_port1[24]~I .oe_async_reset = "none";
defparam \out_port1[24]~I .oe_power_up = "low";
defparam \out_port1[24]~I .oe_register_mode = "none";
defparam \out_port1[24]~I .oe_sync_reset = "none";
defparam \out_port1[24]~I .operation_mode = "output";
defparam \out_port1[24]~I .output_async_reset = "none";
defparam \out_port1[24]~I .output_power_up = "low";
defparam \out_port1[24]~I .output_register_mode = "none";
defparam \out_port1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[25]~I (
	.datain(\dmem|io_output_reg|out_port1 [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[25]));
// synopsys translate_off
defparam \out_port1[25]~I .input_async_reset = "none";
defparam \out_port1[25]~I .input_power_up = "low";
defparam \out_port1[25]~I .input_register_mode = "none";
defparam \out_port1[25]~I .input_sync_reset = "none";
defparam \out_port1[25]~I .oe_async_reset = "none";
defparam \out_port1[25]~I .oe_power_up = "low";
defparam \out_port1[25]~I .oe_register_mode = "none";
defparam \out_port1[25]~I .oe_sync_reset = "none";
defparam \out_port1[25]~I .operation_mode = "output";
defparam \out_port1[25]~I .output_async_reset = "none";
defparam \out_port1[25]~I .output_power_up = "low";
defparam \out_port1[25]~I .output_register_mode = "none";
defparam \out_port1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[26]~I (
	.datain(\dmem|io_output_reg|out_port1 [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[26]));
// synopsys translate_off
defparam \out_port1[26]~I .input_async_reset = "none";
defparam \out_port1[26]~I .input_power_up = "low";
defparam \out_port1[26]~I .input_register_mode = "none";
defparam \out_port1[26]~I .input_sync_reset = "none";
defparam \out_port1[26]~I .oe_async_reset = "none";
defparam \out_port1[26]~I .oe_power_up = "low";
defparam \out_port1[26]~I .oe_register_mode = "none";
defparam \out_port1[26]~I .oe_sync_reset = "none";
defparam \out_port1[26]~I .operation_mode = "output";
defparam \out_port1[26]~I .output_async_reset = "none";
defparam \out_port1[26]~I .output_power_up = "low";
defparam \out_port1[26]~I .output_register_mode = "none";
defparam \out_port1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[27]~I (
	.datain(\dmem|io_output_reg|out_port1 [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[27]));
// synopsys translate_off
defparam \out_port1[27]~I .input_async_reset = "none";
defparam \out_port1[27]~I .input_power_up = "low";
defparam \out_port1[27]~I .input_register_mode = "none";
defparam \out_port1[27]~I .input_sync_reset = "none";
defparam \out_port1[27]~I .oe_async_reset = "none";
defparam \out_port1[27]~I .oe_power_up = "low";
defparam \out_port1[27]~I .oe_register_mode = "none";
defparam \out_port1[27]~I .oe_sync_reset = "none";
defparam \out_port1[27]~I .operation_mode = "output";
defparam \out_port1[27]~I .output_async_reset = "none";
defparam \out_port1[27]~I .output_power_up = "low";
defparam \out_port1[27]~I .output_register_mode = "none";
defparam \out_port1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[28]~I (
	.datain(\dmem|io_output_reg|out_port1 [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[28]));
// synopsys translate_off
defparam \out_port1[28]~I .input_async_reset = "none";
defparam \out_port1[28]~I .input_power_up = "low";
defparam \out_port1[28]~I .input_register_mode = "none";
defparam \out_port1[28]~I .input_sync_reset = "none";
defparam \out_port1[28]~I .oe_async_reset = "none";
defparam \out_port1[28]~I .oe_power_up = "low";
defparam \out_port1[28]~I .oe_register_mode = "none";
defparam \out_port1[28]~I .oe_sync_reset = "none";
defparam \out_port1[28]~I .operation_mode = "output";
defparam \out_port1[28]~I .output_async_reset = "none";
defparam \out_port1[28]~I .output_power_up = "low";
defparam \out_port1[28]~I .output_register_mode = "none";
defparam \out_port1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[29]~I (
	.datain(\dmem|io_output_reg|out_port1 [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[29]));
// synopsys translate_off
defparam \out_port1[29]~I .input_async_reset = "none";
defparam \out_port1[29]~I .input_power_up = "low";
defparam \out_port1[29]~I .input_register_mode = "none";
defparam \out_port1[29]~I .input_sync_reset = "none";
defparam \out_port1[29]~I .oe_async_reset = "none";
defparam \out_port1[29]~I .oe_power_up = "low";
defparam \out_port1[29]~I .oe_register_mode = "none";
defparam \out_port1[29]~I .oe_sync_reset = "none";
defparam \out_port1[29]~I .operation_mode = "output";
defparam \out_port1[29]~I .output_async_reset = "none";
defparam \out_port1[29]~I .output_power_up = "low";
defparam \out_port1[29]~I .output_register_mode = "none";
defparam \out_port1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[30]~I (
	.datain(\dmem|io_output_reg|out_port1 [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[30]));
// synopsys translate_off
defparam \out_port1[30]~I .input_async_reset = "none";
defparam \out_port1[30]~I .input_power_up = "low";
defparam \out_port1[30]~I .input_register_mode = "none";
defparam \out_port1[30]~I .input_sync_reset = "none";
defparam \out_port1[30]~I .oe_async_reset = "none";
defparam \out_port1[30]~I .oe_power_up = "low";
defparam \out_port1[30]~I .oe_register_mode = "none";
defparam \out_port1[30]~I .oe_sync_reset = "none";
defparam \out_port1[30]~I .operation_mode = "output";
defparam \out_port1[30]~I .output_async_reset = "none";
defparam \out_port1[30]~I .output_power_up = "low";
defparam \out_port1[30]~I .output_register_mode = "none";
defparam \out_port1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port1[31]~I (
	.datain(\dmem|io_output_reg|out_port1 [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port1[31]));
// synopsys translate_off
defparam \out_port1[31]~I .input_async_reset = "none";
defparam \out_port1[31]~I .input_power_up = "low";
defparam \out_port1[31]~I .input_register_mode = "none";
defparam \out_port1[31]~I .input_sync_reset = "none";
defparam \out_port1[31]~I .oe_async_reset = "none";
defparam \out_port1[31]~I .oe_power_up = "low";
defparam \out_port1[31]~I .oe_register_mode = "none";
defparam \out_port1[31]~I .oe_sync_reset = "none";
defparam \out_port1[31]~I .operation_mode = "output";
defparam \out_port1[31]~I .output_async_reset = "none";
defparam \out_port1[31]~I .output_power_up = "low";
defparam \out_port1[31]~I .output_register_mode = "none";
defparam \out_port1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[0]~I (
	.datain(\dmem|io_output_reg|out_port2 [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[0]));
// synopsys translate_off
defparam \out_port2[0]~I .input_async_reset = "none";
defparam \out_port2[0]~I .input_power_up = "low";
defparam \out_port2[0]~I .input_register_mode = "none";
defparam \out_port2[0]~I .input_sync_reset = "none";
defparam \out_port2[0]~I .oe_async_reset = "none";
defparam \out_port2[0]~I .oe_power_up = "low";
defparam \out_port2[0]~I .oe_register_mode = "none";
defparam \out_port2[0]~I .oe_sync_reset = "none";
defparam \out_port2[0]~I .operation_mode = "output";
defparam \out_port2[0]~I .output_async_reset = "none";
defparam \out_port2[0]~I .output_power_up = "low";
defparam \out_port2[0]~I .output_register_mode = "none";
defparam \out_port2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[1]~I (
	.datain(\dmem|io_output_reg|out_port2 [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[1]));
// synopsys translate_off
defparam \out_port2[1]~I .input_async_reset = "none";
defparam \out_port2[1]~I .input_power_up = "low";
defparam \out_port2[1]~I .input_register_mode = "none";
defparam \out_port2[1]~I .input_sync_reset = "none";
defparam \out_port2[1]~I .oe_async_reset = "none";
defparam \out_port2[1]~I .oe_power_up = "low";
defparam \out_port2[1]~I .oe_register_mode = "none";
defparam \out_port2[1]~I .oe_sync_reset = "none";
defparam \out_port2[1]~I .operation_mode = "output";
defparam \out_port2[1]~I .output_async_reset = "none";
defparam \out_port2[1]~I .output_power_up = "low";
defparam \out_port2[1]~I .output_register_mode = "none";
defparam \out_port2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[2]~I (
	.datain(\dmem|io_output_reg|out_port2 [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[2]));
// synopsys translate_off
defparam \out_port2[2]~I .input_async_reset = "none";
defparam \out_port2[2]~I .input_power_up = "low";
defparam \out_port2[2]~I .input_register_mode = "none";
defparam \out_port2[2]~I .input_sync_reset = "none";
defparam \out_port2[2]~I .oe_async_reset = "none";
defparam \out_port2[2]~I .oe_power_up = "low";
defparam \out_port2[2]~I .oe_register_mode = "none";
defparam \out_port2[2]~I .oe_sync_reset = "none";
defparam \out_port2[2]~I .operation_mode = "output";
defparam \out_port2[2]~I .output_async_reset = "none";
defparam \out_port2[2]~I .output_power_up = "low";
defparam \out_port2[2]~I .output_register_mode = "none";
defparam \out_port2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[3]~I (
	.datain(\dmem|io_output_reg|out_port2 [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[3]));
// synopsys translate_off
defparam \out_port2[3]~I .input_async_reset = "none";
defparam \out_port2[3]~I .input_power_up = "low";
defparam \out_port2[3]~I .input_register_mode = "none";
defparam \out_port2[3]~I .input_sync_reset = "none";
defparam \out_port2[3]~I .oe_async_reset = "none";
defparam \out_port2[3]~I .oe_power_up = "low";
defparam \out_port2[3]~I .oe_register_mode = "none";
defparam \out_port2[3]~I .oe_sync_reset = "none";
defparam \out_port2[3]~I .operation_mode = "output";
defparam \out_port2[3]~I .output_async_reset = "none";
defparam \out_port2[3]~I .output_power_up = "low";
defparam \out_port2[3]~I .output_register_mode = "none";
defparam \out_port2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[4]~I (
	.datain(\dmem|io_output_reg|out_port2 [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[4]));
// synopsys translate_off
defparam \out_port2[4]~I .input_async_reset = "none";
defparam \out_port2[4]~I .input_power_up = "low";
defparam \out_port2[4]~I .input_register_mode = "none";
defparam \out_port2[4]~I .input_sync_reset = "none";
defparam \out_port2[4]~I .oe_async_reset = "none";
defparam \out_port2[4]~I .oe_power_up = "low";
defparam \out_port2[4]~I .oe_register_mode = "none";
defparam \out_port2[4]~I .oe_sync_reset = "none";
defparam \out_port2[4]~I .operation_mode = "output";
defparam \out_port2[4]~I .output_async_reset = "none";
defparam \out_port2[4]~I .output_power_up = "low";
defparam \out_port2[4]~I .output_register_mode = "none";
defparam \out_port2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[5]~I (
	.datain(\dmem|io_output_reg|out_port2 [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[5]));
// synopsys translate_off
defparam \out_port2[5]~I .input_async_reset = "none";
defparam \out_port2[5]~I .input_power_up = "low";
defparam \out_port2[5]~I .input_register_mode = "none";
defparam \out_port2[5]~I .input_sync_reset = "none";
defparam \out_port2[5]~I .oe_async_reset = "none";
defparam \out_port2[5]~I .oe_power_up = "low";
defparam \out_port2[5]~I .oe_register_mode = "none";
defparam \out_port2[5]~I .oe_sync_reset = "none";
defparam \out_port2[5]~I .operation_mode = "output";
defparam \out_port2[5]~I .output_async_reset = "none";
defparam \out_port2[5]~I .output_power_up = "low";
defparam \out_port2[5]~I .output_register_mode = "none";
defparam \out_port2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[6]~I (
	.datain(\dmem|io_output_reg|out_port2 [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[6]));
// synopsys translate_off
defparam \out_port2[6]~I .input_async_reset = "none";
defparam \out_port2[6]~I .input_power_up = "low";
defparam \out_port2[6]~I .input_register_mode = "none";
defparam \out_port2[6]~I .input_sync_reset = "none";
defparam \out_port2[6]~I .oe_async_reset = "none";
defparam \out_port2[6]~I .oe_power_up = "low";
defparam \out_port2[6]~I .oe_register_mode = "none";
defparam \out_port2[6]~I .oe_sync_reset = "none";
defparam \out_port2[6]~I .operation_mode = "output";
defparam \out_port2[6]~I .output_async_reset = "none";
defparam \out_port2[6]~I .output_power_up = "low";
defparam \out_port2[6]~I .output_register_mode = "none";
defparam \out_port2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[7]~I (
	.datain(\dmem|io_output_reg|out_port2 [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[7]));
// synopsys translate_off
defparam \out_port2[7]~I .input_async_reset = "none";
defparam \out_port2[7]~I .input_power_up = "low";
defparam \out_port2[7]~I .input_register_mode = "none";
defparam \out_port2[7]~I .input_sync_reset = "none";
defparam \out_port2[7]~I .oe_async_reset = "none";
defparam \out_port2[7]~I .oe_power_up = "low";
defparam \out_port2[7]~I .oe_register_mode = "none";
defparam \out_port2[7]~I .oe_sync_reset = "none";
defparam \out_port2[7]~I .operation_mode = "output";
defparam \out_port2[7]~I .output_async_reset = "none";
defparam \out_port2[7]~I .output_power_up = "low";
defparam \out_port2[7]~I .output_register_mode = "none";
defparam \out_port2[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[8]~I (
	.datain(\dmem|io_output_reg|out_port2 [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[8]));
// synopsys translate_off
defparam \out_port2[8]~I .input_async_reset = "none";
defparam \out_port2[8]~I .input_power_up = "low";
defparam \out_port2[8]~I .input_register_mode = "none";
defparam \out_port2[8]~I .input_sync_reset = "none";
defparam \out_port2[8]~I .oe_async_reset = "none";
defparam \out_port2[8]~I .oe_power_up = "low";
defparam \out_port2[8]~I .oe_register_mode = "none";
defparam \out_port2[8]~I .oe_sync_reset = "none";
defparam \out_port2[8]~I .operation_mode = "output";
defparam \out_port2[8]~I .output_async_reset = "none";
defparam \out_port2[8]~I .output_power_up = "low";
defparam \out_port2[8]~I .output_register_mode = "none";
defparam \out_port2[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[9]~I (
	.datain(\dmem|io_output_reg|out_port2 [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[9]));
// synopsys translate_off
defparam \out_port2[9]~I .input_async_reset = "none";
defparam \out_port2[9]~I .input_power_up = "low";
defparam \out_port2[9]~I .input_register_mode = "none";
defparam \out_port2[9]~I .input_sync_reset = "none";
defparam \out_port2[9]~I .oe_async_reset = "none";
defparam \out_port2[9]~I .oe_power_up = "low";
defparam \out_port2[9]~I .oe_register_mode = "none";
defparam \out_port2[9]~I .oe_sync_reset = "none";
defparam \out_port2[9]~I .operation_mode = "output";
defparam \out_port2[9]~I .output_async_reset = "none";
defparam \out_port2[9]~I .output_power_up = "low";
defparam \out_port2[9]~I .output_register_mode = "none";
defparam \out_port2[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[10]~I (
	.datain(\dmem|io_output_reg|out_port2 [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[10]));
// synopsys translate_off
defparam \out_port2[10]~I .input_async_reset = "none";
defparam \out_port2[10]~I .input_power_up = "low";
defparam \out_port2[10]~I .input_register_mode = "none";
defparam \out_port2[10]~I .input_sync_reset = "none";
defparam \out_port2[10]~I .oe_async_reset = "none";
defparam \out_port2[10]~I .oe_power_up = "low";
defparam \out_port2[10]~I .oe_register_mode = "none";
defparam \out_port2[10]~I .oe_sync_reset = "none";
defparam \out_port2[10]~I .operation_mode = "output";
defparam \out_port2[10]~I .output_async_reset = "none";
defparam \out_port2[10]~I .output_power_up = "low";
defparam \out_port2[10]~I .output_register_mode = "none";
defparam \out_port2[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[11]~I (
	.datain(\dmem|io_output_reg|out_port2 [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[11]));
// synopsys translate_off
defparam \out_port2[11]~I .input_async_reset = "none";
defparam \out_port2[11]~I .input_power_up = "low";
defparam \out_port2[11]~I .input_register_mode = "none";
defparam \out_port2[11]~I .input_sync_reset = "none";
defparam \out_port2[11]~I .oe_async_reset = "none";
defparam \out_port2[11]~I .oe_power_up = "low";
defparam \out_port2[11]~I .oe_register_mode = "none";
defparam \out_port2[11]~I .oe_sync_reset = "none";
defparam \out_port2[11]~I .operation_mode = "output";
defparam \out_port2[11]~I .output_async_reset = "none";
defparam \out_port2[11]~I .output_power_up = "low";
defparam \out_port2[11]~I .output_register_mode = "none";
defparam \out_port2[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[12]~I (
	.datain(\dmem|io_output_reg|out_port2 [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[12]));
// synopsys translate_off
defparam \out_port2[12]~I .input_async_reset = "none";
defparam \out_port2[12]~I .input_power_up = "low";
defparam \out_port2[12]~I .input_register_mode = "none";
defparam \out_port2[12]~I .input_sync_reset = "none";
defparam \out_port2[12]~I .oe_async_reset = "none";
defparam \out_port2[12]~I .oe_power_up = "low";
defparam \out_port2[12]~I .oe_register_mode = "none";
defparam \out_port2[12]~I .oe_sync_reset = "none";
defparam \out_port2[12]~I .operation_mode = "output";
defparam \out_port2[12]~I .output_async_reset = "none";
defparam \out_port2[12]~I .output_power_up = "low";
defparam \out_port2[12]~I .output_register_mode = "none";
defparam \out_port2[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[13]~I (
	.datain(\dmem|io_output_reg|out_port2 [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[13]));
// synopsys translate_off
defparam \out_port2[13]~I .input_async_reset = "none";
defparam \out_port2[13]~I .input_power_up = "low";
defparam \out_port2[13]~I .input_register_mode = "none";
defparam \out_port2[13]~I .input_sync_reset = "none";
defparam \out_port2[13]~I .oe_async_reset = "none";
defparam \out_port2[13]~I .oe_power_up = "low";
defparam \out_port2[13]~I .oe_register_mode = "none";
defparam \out_port2[13]~I .oe_sync_reset = "none";
defparam \out_port2[13]~I .operation_mode = "output";
defparam \out_port2[13]~I .output_async_reset = "none";
defparam \out_port2[13]~I .output_power_up = "low";
defparam \out_port2[13]~I .output_register_mode = "none";
defparam \out_port2[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[14]~I (
	.datain(\dmem|io_output_reg|out_port2 [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[14]));
// synopsys translate_off
defparam \out_port2[14]~I .input_async_reset = "none";
defparam \out_port2[14]~I .input_power_up = "low";
defparam \out_port2[14]~I .input_register_mode = "none";
defparam \out_port2[14]~I .input_sync_reset = "none";
defparam \out_port2[14]~I .oe_async_reset = "none";
defparam \out_port2[14]~I .oe_power_up = "low";
defparam \out_port2[14]~I .oe_register_mode = "none";
defparam \out_port2[14]~I .oe_sync_reset = "none";
defparam \out_port2[14]~I .operation_mode = "output";
defparam \out_port2[14]~I .output_async_reset = "none";
defparam \out_port2[14]~I .output_power_up = "low";
defparam \out_port2[14]~I .output_register_mode = "none";
defparam \out_port2[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[15]~I (
	.datain(\dmem|io_output_reg|out_port2 [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[15]));
// synopsys translate_off
defparam \out_port2[15]~I .input_async_reset = "none";
defparam \out_port2[15]~I .input_power_up = "low";
defparam \out_port2[15]~I .input_register_mode = "none";
defparam \out_port2[15]~I .input_sync_reset = "none";
defparam \out_port2[15]~I .oe_async_reset = "none";
defparam \out_port2[15]~I .oe_power_up = "low";
defparam \out_port2[15]~I .oe_register_mode = "none";
defparam \out_port2[15]~I .oe_sync_reset = "none";
defparam \out_port2[15]~I .operation_mode = "output";
defparam \out_port2[15]~I .output_async_reset = "none";
defparam \out_port2[15]~I .output_power_up = "low";
defparam \out_port2[15]~I .output_register_mode = "none";
defparam \out_port2[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[16]~I (
	.datain(\dmem|io_output_reg|out_port2 [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[16]));
// synopsys translate_off
defparam \out_port2[16]~I .input_async_reset = "none";
defparam \out_port2[16]~I .input_power_up = "low";
defparam \out_port2[16]~I .input_register_mode = "none";
defparam \out_port2[16]~I .input_sync_reset = "none";
defparam \out_port2[16]~I .oe_async_reset = "none";
defparam \out_port2[16]~I .oe_power_up = "low";
defparam \out_port2[16]~I .oe_register_mode = "none";
defparam \out_port2[16]~I .oe_sync_reset = "none";
defparam \out_port2[16]~I .operation_mode = "output";
defparam \out_port2[16]~I .output_async_reset = "none";
defparam \out_port2[16]~I .output_power_up = "low";
defparam \out_port2[16]~I .output_register_mode = "none";
defparam \out_port2[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[17]~I (
	.datain(\dmem|io_output_reg|out_port2 [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[17]));
// synopsys translate_off
defparam \out_port2[17]~I .input_async_reset = "none";
defparam \out_port2[17]~I .input_power_up = "low";
defparam \out_port2[17]~I .input_register_mode = "none";
defparam \out_port2[17]~I .input_sync_reset = "none";
defparam \out_port2[17]~I .oe_async_reset = "none";
defparam \out_port2[17]~I .oe_power_up = "low";
defparam \out_port2[17]~I .oe_register_mode = "none";
defparam \out_port2[17]~I .oe_sync_reset = "none";
defparam \out_port2[17]~I .operation_mode = "output";
defparam \out_port2[17]~I .output_async_reset = "none";
defparam \out_port2[17]~I .output_power_up = "low";
defparam \out_port2[17]~I .output_register_mode = "none";
defparam \out_port2[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[18]~I (
	.datain(\dmem|io_output_reg|out_port2 [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[18]));
// synopsys translate_off
defparam \out_port2[18]~I .input_async_reset = "none";
defparam \out_port2[18]~I .input_power_up = "low";
defparam \out_port2[18]~I .input_register_mode = "none";
defparam \out_port2[18]~I .input_sync_reset = "none";
defparam \out_port2[18]~I .oe_async_reset = "none";
defparam \out_port2[18]~I .oe_power_up = "low";
defparam \out_port2[18]~I .oe_register_mode = "none";
defparam \out_port2[18]~I .oe_sync_reset = "none";
defparam \out_port2[18]~I .operation_mode = "output";
defparam \out_port2[18]~I .output_async_reset = "none";
defparam \out_port2[18]~I .output_power_up = "low";
defparam \out_port2[18]~I .output_register_mode = "none";
defparam \out_port2[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[19]~I (
	.datain(\dmem|io_output_reg|out_port2 [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[19]));
// synopsys translate_off
defparam \out_port2[19]~I .input_async_reset = "none";
defparam \out_port2[19]~I .input_power_up = "low";
defparam \out_port2[19]~I .input_register_mode = "none";
defparam \out_port2[19]~I .input_sync_reset = "none";
defparam \out_port2[19]~I .oe_async_reset = "none";
defparam \out_port2[19]~I .oe_power_up = "low";
defparam \out_port2[19]~I .oe_register_mode = "none";
defparam \out_port2[19]~I .oe_sync_reset = "none";
defparam \out_port2[19]~I .operation_mode = "output";
defparam \out_port2[19]~I .output_async_reset = "none";
defparam \out_port2[19]~I .output_power_up = "low";
defparam \out_port2[19]~I .output_register_mode = "none";
defparam \out_port2[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[20]~I (
	.datain(\dmem|io_output_reg|out_port2 [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[20]));
// synopsys translate_off
defparam \out_port2[20]~I .input_async_reset = "none";
defparam \out_port2[20]~I .input_power_up = "low";
defparam \out_port2[20]~I .input_register_mode = "none";
defparam \out_port2[20]~I .input_sync_reset = "none";
defparam \out_port2[20]~I .oe_async_reset = "none";
defparam \out_port2[20]~I .oe_power_up = "low";
defparam \out_port2[20]~I .oe_register_mode = "none";
defparam \out_port2[20]~I .oe_sync_reset = "none";
defparam \out_port2[20]~I .operation_mode = "output";
defparam \out_port2[20]~I .output_async_reset = "none";
defparam \out_port2[20]~I .output_power_up = "low";
defparam \out_port2[20]~I .output_register_mode = "none";
defparam \out_port2[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[21]~I (
	.datain(\dmem|io_output_reg|out_port2 [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[21]));
// synopsys translate_off
defparam \out_port2[21]~I .input_async_reset = "none";
defparam \out_port2[21]~I .input_power_up = "low";
defparam \out_port2[21]~I .input_register_mode = "none";
defparam \out_port2[21]~I .input_sync_reset = "none";
defparam \out_port2[21]~I .oe_async_reset = "none";
defparam \out_port2[21]~I .oe_power_up = "low";
defparam \out_port2[21]~I .oe_register_mode = "none";
defparam \out_port2[21]~I .oe_sync_reset = "none";
defparam \out_port2[21]~I .operation_mode = "output";
defparam \out_port2[21]~I .output_async_reset = "none";
defparam \out_port2[21]~I .output_power_up = "low";
defparam \out_port2[21]~I .output_register_mode = "none";
defparam \out_port2[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[22]~I (
	.datain(\dmem|io_output_reg|out_port2 [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[22]));
// synopsys translate_off
defparam \out_port2[22]~I .input_async_reset = "none";
defparam \out_port2[22]~I .input_power_up = "low";
defparam \out_port2[22]~I .input_register_mode = "none";
defparam \out_port2[22]~I .input_sync_reset = "none";
defparam \out_port2[22]~I .oe_async_reset = "none";
defparam \out_port2[22]~I .oe_power_up = "low";
defparam \out_port2[22]~I .oe_register_mode = "none";
defparam \out_port2[22]~I .oe_sync_reset = "none";
defparam \out_port2[22]~I .operation_mode = "output";
defparam \out_port2[22]~I .output_async_reset = "none";
defparam \out_port2[22]~I .output_power_up = "low";
defparam \out_port2[22]~I .output_register_mode = "none";
defparam \out_port2[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[23]~I (
	.datain(\dmem|io_output_reg|out_port2 [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[23]));
// synopsys translate_off
defparam \out_port2[23]~I .input_async_reset = "none";
defparam \out_port2[23]~I .input_power_up = "low";
defparam \out_port2[23]~I .input_register_mode = "none";
defparam \out_port2[23]~I .input_sync_reset = "none";
defparam \out_port2[23]~I .oe_async_reset = "none";
defparam \out_port2[23]~I .oe_power_up = "low";
defparam \out_port2[23]~I .oe_register_mode = "none";
defparam \out_port2[23]~I .oe_sync_reset = "none";
defparam \out_port2[23]~I .operation_mode = "output";
defparam \out_port2[23]~I .output_async_reset = "none";
defparam \out_port2[23]~I .output_power_up = "low";
defparam \out_port2[23]~I .output_register_mode = "none";
defparam \out_port2[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[24]~I (
	.datain(\dmem|io_output_reg|out_port2 [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[24]));
// synopsys translate_off
defparam \out_port2[24]~I .input_async_reset = "none";
defparam \out_port2[24]~I .input_power_up = "low";
defparam \out_port2[24]~I .input_register_mode = "none";
defparam \out_port2[24]~I .input_sync_reset = "none";
defparam \out_port2[24]~I .oe_async_reset = "none";
defparam \out_port2[24]~I .oe_power_up = "low";
defparam \out_port2[24]~I .oe_register_mode = "none";
defparam \out_port2[24]~I .oe_sync_reset = "none";
defparam \out_port2[24]~I .operation_mode = "output";
defparam \out_port2[24]~I .output_async_reset = "none";
defparam \out_port2[24]~I .output_power_up = "low";
defparam \out_port2[24]~I .output_register_mode = "none";
defparam \out_port2[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[25]~I (
	.datain(\dmem|io_output_reg|out_port2 [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[25]));
// synopsys translate_off
defparam \out_port2[25]~I .input_async_reset = "none";
defparam \out_port2[25]~I .input_power_up = "low";
defparam \out_port2[25]~I .input_register_mode = "none";
defparam \out_port2[25]~I .input_sync_reset = "none";
defparam \out_port2[25]~I .oe_async_reset = "none";
defparam \out_port2[25]~I .oe_power_up = "low";
defparam \out_port2[25]~I .oe_register_mode = "none";
defparam \out_port2[25]~I .oe_sync_reset = "none";
defparam \out_port2[25]~I .operation_mode = "output";
defparam \out_port2[25]~I .output_async_reset = "none";
defparam \out_port2[25]~I .output_power_up = "low";
defparam \out_port2[25]~I .output_register_mode = "none";
defparam \out_port2[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[26]~I (
	.datain(\dmem|io_output_reg|out_port2 [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[26]));
// synopsys translate_off
defparam \out_port2[26]~I .input_async_reset = "none";
defparam \out_port2[26]~I .input_power_up = "low";
defparam \out_port2[26]~I .input_register_mode = "none";
defparam \out_port2[26]~I .input_sync_reset = "none";
defparam \out_port2[26]~I .oe_async_reset = "none";
defparam \out_port2[26]~I .oe_power_up = "low";
defparam \out_port2[26]~I .oe_register_mode = "none";
defparam \out_port2[26]~I .oe_sync_reset = "none";
defparam \out_port2[26]~I .operation_mode = "output";
defparam \out_port2[26]~I .output_async_reset = "none";
defparam \out_port2[26]~I .output_power_up = "low";
defparam \out_port2[26]~I .output_register_mode = "none";
defparam \out_port2[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[27]~I (
	.datain(\dmem|io_output_reg|out_port2 [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[27]));
// synopsys translate_off
defparam \out_port2[27]~I .input_async_reset = "none";
defparam \out_port2[27]~I .input_power_up = "low";
defparam \out_port2[27]~I .input_register_mode = "none";
defparam \out_port2[27]~I .input_sync_reset = "none";
defparam \out_port2[27]~I .oe_async_reset = "none";
defparam \out_port2[27]~I .oe_power_up = "low";
defparam \out_port2[27]~I .oe_register_mode = "none";
defparam \out_port2[27]~I .oe_sync_reset = "none";
defparam \out_port2[27]~I .operation_mode = "output";
defparam \out_port2[27]~I .output_async_reset = "none";
defparam \out_port2[27]~I .output_power_up = "low";
defparam \out_port2[27]~I .output_register_mode = "none";
defparam \out_port2[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[28]~I (
	.datain(\dmem|io_output_reg|out_port2 [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[28]));
// synopsys translate_off
defparam \out_port2[28]~I .input_async_reset = "none";
defparam \out_port2[28]~I .input_power_up = "low";
defparam \out_port2[28]~I .input_register_mode = "none";
defparam \out_port2[28]~I .input_sync_reset = "none";
defparam \out_port2[28]~I .oe_async_reset = "none";
defparam \out_port2[28]~I .oe_power_up = "low";
defparam \out_port2[28]~I .oe_register_mode = "none";
defparam \out_port2[28]~I .oe_sync_reset = "none";
defparam \out_port2[28]~I .operation_mode = "output";
defparam \out_port2[28]~I .output_async_reset = "none";
defparam \out_port2[28]~I .output_power_up = "low";
defparam \out_port2[28]~I .output_register_mode = "none";
defparam \out_port2[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[29]~I (
	.datain(\dmem|io_output_reg|out_port2 [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[29]));
// synopsys translate_off
defparam \out_port2[29]~I .input_async_reset = "none";
defparam \out_port2[29]~I .input_power_up = "low";
defparam \out_port2[29]~I .input_register_mode = "none";
defparam \out_port2[29]~I .input_sync_reset = "none";
defparam \out_port2[29]~I .oe_async_reset = "none";
defparam \out_port2[29]~I .oe_power_up = "low";
defparam \out_port2[29]~I .oe_register_mode = "none";
defparam \out_port2[29]~I .oe_sync_reset = "none";
defparam \out_port2[29]~I .operation_mode = "output";
defparam \out_port2[29]~I .output_async_reset = "none";
defparam \out_port2[29]~I .output_power_up = "low";
defparam \out_port2[29]~I .output_register_mode = "none";
defparam \out_port2[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[30]~I (
	.datain(\dmem|io_output_reg|out_port2 [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[30]));
// synopsys translate_off
defparam \out_port2[30]~I .input_async_reset = "none";
defparam \out_port2[30]~I .input_power_up = "low";
defparam \out_port2[30]~I .input_register_mode = "none";
defparam \out_port2[30]~I .input_sync_reset = "none";
defparam \out_port2[30]~I .oe_async_reset = "none";
defparam \out_port2[30]~I .oe_power_up = "low";
defparam \out_port2[30]~I .oe_register_mode = "none";
defparam \out_port2[30]~I .oe_sync_reset = "none";
defparam \out_port2[30]~I .operation_mode = "output";
defparam \out_port2[30]~I .output_async_reset = "none";
defparam \out_port2[30]~I .output_power_up = "low";
defparam \out_port2[30]~I .output_register_mode = "none";
defparam \out_port2[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \out_port2[31]~I (
	.datain(\dmem|io_output_reg|out_port2 [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(out_port2[31]));
// synopsys translate_off
defparam \out_port2[31]~I .input_async_reset = "none";
defparam \out_port2[31]~I .input_power_up = "low";
defparam \out_port2[31]~I .input_register_mode = "none";
defparam \out_port2[31]~I .input_sync_reset = "none";
defparam \out_port2[31]~I .oe_async_reset = "none";
defparam \out_port2[31]~I .oe_power_up = "low";
defparam \out_port2[31]~I .oe_register_mode = "none";
defparam \out_port2[31]~I .oe_sync_reset = "none";
defparam \out_port2[31]~I .operation_mode = "output";
defparam \out_port2[31]~I .output_async_reset = "none";
defparam \out_port2[31]~I .output_power_up = "low";
defparam \out_port2[31]~I .output_register_mode = "none";
defparam \out_port2[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[0]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[0]));
// synopsys translate_off
defparam \mem_dataout[0]~I .input_async_reset = "none";
defparam \mem_dataout[0]~I .input_power_up = "low";
defparam \mem_dataout[0]~I .input_register_mode = "none";
defparam \mem_dataout[0]~I .input_sync_reset = "none";
defparam \mem_dataout[0]~I .oe_async_reset = "none";
defparam \mem_dataout[0]~I .oe_power_up = "low";
defparam \mem_dataout[0]~I .oe_register_mode = "none";
defparam \mem_dataout[0]~I .oe_sync_reset = "none";
defparam \mem_dataout[0]~I .operation_mode = "output";
defparam \mem_dataout[0]~I .output_async_reset = "none";
defparam \mem_dataout[0]~I .output_power_up = "low";
defparam \mem_dataout[0]~I .output_register_mode = "none";
defparam \mem_dataout[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[1]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[1]));
// synopsys translate_off
defparam \mem_dataout[1]~I .input_async_reset = "none";
defparam \mem_dataout[1]~I .input_power_up = "low";
defparam \mem_dataout[1]~I .input_register_mode = "none";
defparam \mem_dataout[1]~I .input_sync_reset = "none";
defparam \mem_dataout[1]~I .oe_async_reset = "none";
defparam \mem_dataout[1]~I .oe_power_up = "low";
defparam \mem_dataout[1]~I .oe_register_mode = "none";
defparam \mem_dataout[1]~I .oe_sync_reset = "none";
defparam \mem_dataout[1]~I .operation_mode = "output";
defparam \mem_dataout[1]~I .output_async_reset = "none";
defparam \mem_dataout[1]~I .output_power_up = "low";
defparam \mem_dataout[1]~I .output_register_mode = "none";
defparam \mem_dataout[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[2]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[2]));
// synopsys translate_off
defparam \mem_dataout[2]~I .input_async_reset = "none";
defparam \mem_dataout[2]~I .input_power_up = "low";
defparam \mem_dataout[2]~I .input_register_mode = "none";
defparam \mem_dataout[2]~I .input_sync_reset = "none";
defparam \mem_dataout[2]~I .oe_async_reset = "none";
defparam \mem_dataout[2]~I .oe_power_up = "low";
defparam \mem_dataout[2]~I .oe_register_mode = "none";
defparam \mem_dataout[2]~I .oe_sync_reset = "none";
defparam \mem_dataout[2]~I .operation_mode = "output";
defparam \mem_dataout[2]~I .output_async_reset = "none";
defparam \mem_dataout[2]~I .output_power_up = "low";
defparam \mem_dataout[2]~I .output_register_mode = "none";
defparam \mem_dataout[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[3]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[3]));
// synopsys translate_off
defparam \mem_dataout[3]~I .input_async_reset = "none";
defparam \mem_dataout[3]~I .input_power_up = "low";
defparam \mem_dataout[3]~I .input_register_mode = "none";
defparam \mem_dataout[3]~I .input_sync_reset = "none";
defparam \mem_dataout[3]~I .oe_async_reset = "none";
defparam \mem_dataout[3]~I .oe_power_up = "low";
defparam \mem_dataout[3]~I .oe_register_mode = "none";
defparam \mem_dataout[3]~I .oe_sync_reset = "none";
defparam \mem_dataout[3]~I .operation_mode = "output";
defparam \mem_dataout[3]~I .output_async_reset = "none";
defparam \mem_dataout[3]~I .output_power_up = "low";
defparam \mem_dataout[3]~I .output_register_mode = "none";
defparam \mem_dataout[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[4]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[4]));
// synopsys translate_off
defparam \mem_dataout[4]~I .input_async_reset = "none";
defparam \mem_dataout[4]~I .input_power_up = "low";
defparam \mem_dataout[4]~I .input_register_mode = "none";
defparam \mem_dataout[4]~I .input_sync_reset = "none";
defparam \mem_dataout[4]~I .oe_async_reset = "none";
defparam \mem_dataout[4]~I .oe_power_up = "low";
defparam \mem_dataout[4]~I .oe_register_mode = "none";
defparam \mem_dataout[4]~I .oe_sync_reset = "none";
defparam \mem_dataout[4]~I .operation_mode = "output";
defparam \mem_dataout[4]~I .output_async_reset = "none";
defparam \mem_dataout[4]~I .output_power_up = "low";
defparam \mem_dataout[4]~I .output_register_mode = "none";
defparam \mem_dataout[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[5]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[5]));
// synopsys translate_off
defparam \mem_dataout[5]~I .input_async_reset = "none";
defparam \mem_dataout[5]~I .input_power_up = "low";
defparam \mem_dataout[5]~I .input_register_mode = "none";
defparam \mem_dataout[5]~I .input_sync_reset = "none";
defparam \mem_dataout[5]~I .oe_async_reset = "none";
defparam \mem_dataout[5]~I .oe_power_up = "low";
defparam \mem_dataout[5]~I .oe_register_mode = "none";
defparam \mem_dataout[5]~I .oe_sync_reset = "none";
defparam \mem_dataout[5]~I .operation_mode = "output";
defparam \mem_dataout[5]~I .output_async_reset = "none";
defparam \mem_dataout[5]~I .output_power_up = "low";
defparam \mem_dataout[5]~I .output_register_mode = "none";
defparam \mem_dataout[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[6]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[6]));
// synopsys translate_off
defparam \mem_dataout[6]~I .input_async_reset = "none";
defparam \mem_dataout[6]~I .input_power_up = "low";
defparam \mem_dataout[6]~I .input_register_mode = "none";
defparam \mem_dataout[6]~I .input_sync_reset = "none";
defparam \mem_dataout[6]~I .oe_async_reset = "none";
defparam \mem_dataout[6]~I .oe_power_up = "low";
defparam \mem_dataout[6]~I .oe_register_mode = "none";
defparam \mem_dataout[6]~I .oe_sync_reset = "none";
defparam \mem_dataout[6]~I .operation_mode = "output";
defparam \mem_dataout[6]~I .output_async_reset = "none";
defparam \mem_dataout[6]~I .output_power_up = "low";
defparam \mem_dataout[6]~I .output_register_mode = "none";
defparam \mem_dataout[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[7]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[7]));
// synopsys translate_off
defparam \mem_dataout[7]~I .input_async_reset = "none";
defparam \mem_dataout[7]~I .input_power_up = "low";
defparam \mem_dataout[7]~I .input_register_mode = "none";
defparam \mem_dataout[7]~I .input_sync_reset = "none";
defparam \mem_dataout[7]~I .oe_async_reset = "none";
defparam \mem_dataout[7]~I .oe_power_up = "low";
defparam \mem_dataout[7]~I .oe_register_mode = "none";
defparam \mem_dataout[7]~I .oe_sync_reset = "none";
defparam \mem_dataout[7]~I .operation_mode = "output";
defparam \mem_dataout[7]~I .output_async_reset = "none";
defparam \mem_dataout[7]~I .output_power_up = "low";
defparam \mem_dataout[7]~I .output_register_mode = "none";
defparam \mem_dataout[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[8]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[8]));
// synopsys translate_off
defparam \mem_dataout[8]~I .input_async_reset = "none";
defparam \mem_dataout[8]~I .input_power_up = "low";
defparam \mem_dataout[8]~I .input_register_mode = "none";
defparam \mem_dataout[8]~I .input_sync_reset = "none";
defparam \mem_dataout[8]~I .oe_async_reset = "none";
defparam \mem_dataout[8]~I .oe_power_up = "low";
defparam \mem_dataout[8]~I .oe_register_mode = "none";
defparam \mem_dataout[8]~I .oe_sync_reset = "none";
defparam \mem_dataout[8]~I .operation_mode = "output";
defparam \mem_dataout[8]~I .output_async_reset = "none";
defparam \mem_dataout[8]~I .output_power_up = "low";
defparam \mem_dataout[8]~I .output_register_mode = "none";
defparam \mem_dataout[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[9]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[9]));
// synopsys translate_off
defparam \mem_dataout[9]~I .input_async_reset = "none";
defparam \mem_dataout[9]~I .input_power_up = "low";
defparam \mem_dataout[9]~I .input_register_mode = "none";
defparam \mem_dataout[9]~I .input_sync_reset = "none";
defparam \mem_dataout[9]~I .oe_async_reset = "none";
defparam \mem_dataout[9]~I .oe_power_up = "low";
defparam \mem_dataout[9]~I .oe_register_mode = "none";
defparam \mem_dataout[9]~I .oe_sync_reset = "none";
defparam \mem_dataout[9]~I .operation_mode = "output";
defparam \mem_dataout[9]~I .output_async_reset = "none";
defparam \mem_dataout[9]~I .output_power_up = "low";
defparam \mem_dataout[9]~I .output_register_mode = "none";
defparam \mem_dataout[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[10]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[10]));
// synopsys translate_off
defparam \mem_dataout[10]~I .input_async_reset = "none";
defparam \mem_dataout[10]~I .input_power_up = "low";
defparam \mem_dataout[10]~I .input_register_mode = "none";
defparam \mem_dataout[10]~I .input_sync_reset = "none";
defparam \mem_dataout[10]~I .oe_async_reset = "none";
defparam \mem_dataout[10]~I .oe_power_up = "low";
defparam \mem_dataout[10]~I .oe_register_mode = "none";
defparam \mem_dataout[10]~I .oe_sync_reset = "none";
defparam \mem_dataout[10]~I .operation_mode = "output";
defparam \mem_dataout[10]~I .output_async_reset = "none";
defparam \mem_dataout[10]~I .output_power_up = "low";
defparam \mem_dataout[10]~I .output_register_mode = "none";
defparam \mem_dataout[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[11]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[11]));
// synopsys translate_off
defparam \mem_dataout[11]~I .input_async_reset = "none";
defparam \mem_dataout[11]~I .input_power_up = "low";
defparam \mem_dataout[11]~I .input_register_mode = "none";
defparam \mem_dataout[11]~I .input_sync_reset = "none";
defparam \mem_dataout[11]~I .oe_async_reset = "none";
defparam \mem_dataout[11]~I .oe_power_up = "low";
defparam \mem_dataout[11]~I .oe_register_mode = "none";
defparam \mem_dataout[11]~I .oe_sync_reset = "none";
defparam \mem_dataout[11]~I .operation_mode = "output";
defparam \mem_dataout[11]~I .output_async_reset = "none";
defparam \mem_dataout[11]~I .output_power_up = "low";
defparam \mem_dataout[11]~I .output_register_mode = "none";
defparam \mem_dataout[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[12]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[12]));
// synopsys translate_off
defparam \mem_dataout[12]~I .input_async_reset = "none";
defparam \mem_dataout[12]~I .input_power_up = "low";
defparam \mem_dataout[12]~I .input_register_mode = "none";
defparam \mem_dataout[12]~I .input_sync_reset = "none";
defparam \mem_dataout[12]~I .oe_async_reset = "none";
defparam \mem_dataout[12]~I .oe_power_up = "low";
defparam \mem_dataout[12]~I .oe_register_mode = "none";
defparam \mem_dataout[12]~I .oe_sync_reset = "none";
defparam \mem_dataout[12]~I .operation_mode = "output";
defparam \mem_dataout[12]~I .output_async_reset = "none";
defparam \mem_dataout[12]~I .output_power_up = "low";
defparam \mem_dataout[12]~I .output_register_mode = "none";
defparam \mem_dataout[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[13]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[13]));
// synopsys translate_off
defparam \mem_dataout[13]~I .input_async_reset = "none";
defparam \mem_dataout[13]~I .input_power_up = "low";
defparam \mem_dataout[13]~I .input_register_mode = "none";
defparam \mem_dataout[13]~I .input_sync_reset = "none";
defparam \mem_dataout[13]~I .oe_async_reset = "none";
defparam \mem_dataout[13]~I .oe_power_up = "low";
defparam \mem_dataout[13]~I .oe_register_mode = "none";
defparam \mem_dataout[13]~I .oe_sync_reset = "none";
defparam \mem_dataout[13]~I .operation_mode = "output";
defparam \mem_dataout[13]~I .output_async_reset = "none";
defparam \mem_dataout[13]~I .output_power_up = "low";
defparam \mem_dataout[13]~I .output_register_mode = "none";
defparam \mem_dataout[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[14]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[14]));
// synopsys translate_off
defparam \mem_dataout[14]~I .input_async_reset = "none";
defparam \mem_dataout[14]~I .input_power_up = "low";
defparam \mem_dataout[14]~I .input_register_mode = "none";
defparam \mem_dataout[14]~I .input_sync_reset = "none";
defparam \mem_dataout[14]~I .oe_async_reset = "none";
defparam \mem_dataout[14]~I .oe_power_up = "low";
defparam \mem_dataout[14]~I .oe_register_mode = "none";
defparam \mem_dataout[14]~I .oe_sync_reset = "none";
defparam \mem_dataout[14]~I .operation_mode = "output";
defparam \mem_dataout[14]~I .output_async_reset = "none";
defparam \mem_dataout[14]~I .output_power_up = "low";
defparam \mem_dataout[14]~I .output_register_mode = "none";
defparam \mem_dataout[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[15]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[15]));
// synopsys translate_off
defparam \mem_dataout[15]~I .input_async_reset = "none";
defparam \mem_dataout[15]~I .input_power_up = "low";
defparam \mem_dataout[15]~I .input_register_mode = "none";
defparam \mem_dataout[15]~I .input_sync_reset = "none";
defparam \mem_dataout[15]~I .oe_async_reset = "none";
defparam \mem_dataout[15]~I .oe_power_up = "low";
defparam \mem_dataout[15]~I .oe_register_mode = "none";
defparam \mem_dataout[15]~I .oe_sync_reset = "none";
defparam \mem_dataout[15]~I .operation_mode = "output";
defparam \mem_dataout[15]~I .output_async_reset = "none";
defparam \mem_dataout[15]~I .output_power_up = "low";
defparam \mem_dataout[15]~I .output_register_mode = "none";
defparam \mem_dataout[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[16]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[16]));
// synopsys translate_off
defparam \mem_dataout[16]~I .input_async_reset = "none";
defparam \mem_dataout[16]~I .input_power_up = "low";
defparam \mem_dataout[16]~I .input_register_mode = "none";
defparam \mem_dataout[16]~I .input_sync_reset = "none";
defparam \mem_dataout[16]~I .oe_async_reset = "none";
defparam \mem_dataout[16]~I .oe_power_up = "low";
defparam \mem_dataout[16]~I .oe_register_mode = "none";
defparam \mem_dataout[16]~I .oe_sync_reset = "none";
defparam \mem_dataout[16]~I .operation_mode = "output";
defparam \mem_dataout[16]~I .output_async_reset = "none";
defparam \mem_dataout[16]~I .output_power_up = "low";
defparam \mem_dataout[16]~I .output_register_mode = "none";
defparam \mem_dataout[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[17]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[17]));
// synopsys translate_off
defparam \mem_dataout[17]~I .input_async_reset = "none";
defparam \mem_dataout[17]~I .input_power_up = "low";
defparam \mem_dataout[17]~I .input_register_mode = "none";
defparam \mem_dataout[17]~I .input_sync_reset = "none";
defparam \mem_dataout[17]~I .oe_async_reset = "none";
defparam \mem_dataout[17]~I .oe_power_up = "low";
defparam \mem_dataout[17]~I .oe_register_mode = "none";
defparam \mem_dataout[17]~I .oe_sync_reset = "none";
defparam \mem_dataout[17]~I .operation_mode = "output";
defparam \mem_dataout[17]~I .output_async_reset = "none";
defparam \mem_dataout[17]~I .output_power_up = "low";
defparam \mem_dataout[17]~I .output_register_mode = "none";
defparam \mem_dataout[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[18]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[18]));
// synopsys translate_off
defparam \mem_dataout[18]~I .input_async_reset = "none";
defparam \mem_dataout[18]~I .input_power_up = "low";
defparam \mem_dataout[18]~I .input_register_mode = "none";
defparam \mem_dataout[18]~I .input_sync_reset = "none";
defparam \mem_dataout[18]~I .oe_async_reset = "none";
defparam \mem_dataout[18]~I .oe_power_up = "low";
defparam \mem_dataout[18]~I .oe_register_mode = "none";
defparam \mem_dataout[18]~I .oe_sync_reset = "none";
defparam \mem_dataout[18]~I .operation_mode = "output";
defparam \mem_dataout[18]~I .output_async_reset = "none";
defparam \mem_dataout[18]~I .output_power_up = "low";
defparam \mem_dataout[18]~I .output_register_mode = "none";
defparam \mem_dataout[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[19]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[19]));
// synopsys translate_off
defparam \mem_dataout[19]~I .input_async_reset = "none";
defparam \mem_dataout[19]~I .input_power_up = "low";
defparam \mem_dataout[19]~I .input_register_mode = "none";
defparam \mem_dataout[19]~I .input_sync_reset = "none";
defparam \mem_dataout[19]~I .oe_async_reset = "none";
defparam \mem_dataout[19]~I .oe_power_up = "low";
defparam \mem_dataout[19]~I .oe_register_mode = "none";
defparam \mem_dataout[19]~I .oe_sync_reset = "none";
defparam \mem_dataout[19]~I .operation_mode = "output";
defparam \mem_dataout[19]~I .output_async_reset = "none";
defparam \mem_dataout[19]~I .output_power_up = "low";
defparam \mem_dataout[19]~I .output_register_mode = "none";
defparam \mem_dataout[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[20]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[20]));
// synopsys translate_off
defparam \mem_dataout[20]~I .input_async_reset = "none";
defparam \mem_dataout[20]~I .input_power_up = "low";
defparam \mem_dataout[20]~I .input_register_mode = "none";
defparam \mem_dataout[20]~I .input_sync_reset = "none";
defparam \mem_dataout[20]~I .oe_async_reset = "none";
defparam \mem_dataout[20]~I .oe_power_up = "low";
defparam \mem_dataout[20]~I .oe_register_mode = "none";
defparam \mem_dataout[20]~I .oe_sync_reset = "none";
defparam \mem_dataout[20]~I .operation_mode = "output";
defparam \mem_dataout[20]~I .output_async_reset = "none";
defparam \mem_dataout[20]~I .output_power_up = "low";
defparam \mem_dataout[20]~I .output_register_mode = "none";
defparam \mem_dataout[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[21]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[21]));
// synopsys translate_off
defparam \mem_dataout[21]~I .input_async_reset = "none";
defparam \mem_dataout[21]~I .input_power_up = "low";
defparam \mem_dataout[21]~I .input_register_mode = "none";
defparam \mem_dataout[21]~I .input_sync_reset = "none";
defparam \mem_dataout[21]~I .oe_async_reset = "none";
defparam \mem_dataout[21]~I .oe_power_up = "low";
defparam \mem_dataout[21]~I .oe_register_mode = "none";
defparam \mem_dataout[21]~I .oe_sync_reset = "none";
defparam \mem_dataout[21]~I .operation_mode = "output";
defparam \mem_dataout[21]~I .output_async_reset = "none";
defparam \mem_dataout[21]~I .output_power_up = "low";
defparam \mem_dataout[21]~I .output_register_mode = "none";
defparam \mem_dataout[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[22]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[22]));
// synopsys translate_off
defparam \mem_dataout[22]~I .input_async_reset = "none";
defparam \mem_dataout[22]~I .input_power_up = "low";
defparam \mem_dataout[22]~I .input_register_mode = "none";
defparam \mem_dataout[22]~I .input_sync_reset = "none";
defparam \mem_dataout[22]~I .oe_async_reset = "none";
defparam \mem_dataout[22]~I .oe_power_up = "low";
defparam \mem_dataout[22]~I .oe_register_mode = "none";
defparam \mem_dataout[22]~I .oe_sync_reset = "none";
defparam \mem_dataout[22]~I .operation_mode = "output";
defparam \mem_dataout[22]~I .output_async_reset = "none";
defparam \mem_dataout[22]~I .output_power_up = "low";
defparam \mem_dataout[22]~I .output_register_mode = "none";
defparam \mem_dataout[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[23]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[23]));
// synopsys translate_off
defparam \mem_dataout[23]~I .input_async_reset = "none";
defparam \mem_dataout[23]~I .input_power_up = "low";
defparam \mem_dataout[23]~I .input_register_mode = "none";
defparam \mem_dataout[23]~I .input_sync_reset = "none";
defparam \mem_dataout[23]~I .oe_async_reset = "none";
defparam \mem_dataout[23]~I .oe_power_up = "low";
defparam \mem_dataout[23]~I .oe_register_mode = "none";
defparam \mem_dataout[23]~I .oe_sync_reset = "none";
defparam \mem_dataout[23]~I .operation_mode = "output";
defparam \mem_dataout[23]~I .output_async_reset = "none";
defparam \mem_dataout[23]~I .output_power_up = "low";
defparam \mem_dataout[23]~I .output_register_mode = "none";
defparam \mem_dataout[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[24]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[24]));
// synopsys translate_off
defparam \mem_dataout[24]~I .input_async_reset = "none";
defparam \mem_dataout[24]~I .input_power_up = "low";
defparam \mem_dataout[24]~I .input_register_mode = "none";
defparam \mem_dataout[24]~I .input_sync_reset = "none";
defparam \mem_dataout[24]~I .oe_async_reset = "none";
defparam \mem_dataout[24]~I .oe_power_up = "low";
defparam \mem_dataout[24]~I .oe_register_mode = "none";
defparam \mem_dataout[24]~I .oe_sync_reset = "none";
defparam \mem_dataout[24]~I .operation_mode = "output";
defparam \mem_dataout[24]~I .output_async_reset = "none";
defparam \mem_dataout[24]~I .output_power_up = "low";
defparam \mem_dataout[24]~I .output_register_mode = "none";
defparam \mem_dataout[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[25]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[25]));
// synopsys translate_off
defparam \mem_dataout[25]~I .input_async_reset = "none";
defparam \mem_dataout[25]~I .input_power_up = "low";
defparam \mem_dataout[25]~I .input_register_mode = "none";
defparam \mem_dataout[25]~I .input_sync_reset = "none";
defparam \mem_dataout[25]~I .oe_async_reset = "none";
defparam \mem_dataout[25]~I .oe_power_up = "low";
defparam \mem_dataout[25]~I .oe_register_mode = "none";
defparam \mem_dataout[25]~I .oe_sync_reset = "none";
defparam \mem_dataout[25]~I .operation_mode = "output";
defparam \mem_dataout[25]~I .output_async_reset = "none";
defparam \mem_dataout[25]~I .output_power_up = "low";
defparam \mem_dataout[25]~I .output_register_mode = "none";
defparam \mem_dataout[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[26]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[26]));
// synopsys translate_off
defparam \mem_dataout[26]~I .input_async_reset = "none";
defparam \mem_dataout[26]~I .input_power_up = "low";
defparam \mem_dataout[26]~I .input_register_mode = "none";
defparam \mem_dataout[26]~I .input_sync_reset = "none";
defparam \mem_dataout[26]~I .oe_async_reset = "none";
defparam \mem_dataout[26]~I .oe_power_up = "low";
defparam \mem_dataout[26]~I .oe_register_mode = "none";
defparam \mem_dataout[26]~I .oe_sync_reset = "none";
defparam \mem_dataout[26]~I .operation_mode = "output";
defparam \mem_dataout[26]~I .output_async_reset = "none";
defparam \mem_dataout[26]~I .output_power_up = "low";
defparam \mem_dataout[26]~I .output_register_mode = "none";
defparam \mem_dataout[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[27]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[27]));
// synopsys translate_off
defparam \mem_dataout[27]~I .input_async_reset = "none";
defparam \mem_dataout[27]~I .input_power_up = "low";
defparam \mem_dataout[27]~I .input_register_mode = "none";
defparam \mem_dataout[27]~I .input_sync_reset = "none";
defparam \mem_dataout[27]~I .oe_async_reset = "none";
defparam \mem_dataout[27]~I .oe_power_up = "low";
defparam \mem_dataout[27]~I .oe_register_mode = "none";
defparam \mem_dataout[27]~I .oe_sync_reset = "none";
defparam \mem_dataout[27]~I .operation_mode = "output";
defparam \mem_dataout[27]~I .output_async_reset = "none";
defparam \mem_dataout[27]~I .output_power_up = "low";
defparam \mem_dataout[27]~I .output_register_mode = "none";
defparam \mem_dataout[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[28]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[28]));
// synopsys translate_off
defparam \mem_dataout[28]~I .input_async_reset = "none";
defparam \mem_dataout[28]~I .input_power_up = "low";
defparam \mem_dataout[28]~I .input_register_mode = "none";
defparam \mem_dataout[28]~I .input_sync_reset = "none";
defparam \mem_dataout[28]~I .oe_async_reset = "none";
defparam \mem_dataout[28]~I .oe_power_up = "low";
defparam \mem_dataout[28]~I .oe_register_mode = "none";
defparam \mem_dataout[28]~I .oe_sync_reset = "none";
defparam \mem_dataout[28]~I .operation_mode = "output";
defparam \mem_dataout[28]~I .output_async_reset = "none";
defparam \mem_dataout[28]~I .output_power_up = "low";
defparam \mem_dataout[28]~I .output_register_mode = "none";
defparam \mem_dataout[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[29]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[29]));
// synopsys translate_off
defparam \mem_dataout[29]~I .input_async_reset = "none";
defparam \mem_dataout[29]~I .input_power_up = "low";
defparam \mem_dataout[29]~I .input_register_mode = "none";
defparam \mem_dataout[29]~I .input_sync_reset = "none";
defparam \mem_dataout[29]~I .oe_async_reset = "none";
defparam \mem_dataout[29]~I .oe_power_up = "low";
defparam \mem_dataout[29]~I .oe_register_mode = "none";
defparam \mem_dataout[29]~I .oe_sync_reset = "none";
defparam \mem_dataout[29]~I .operation_mode = "output";
defparam \mem_dataout[29]~I .output_async_reset = "none";
defparam \mem_dataout[29]~I .output_power_up = "low";
defparam \mem_dataout[29]~I .output_register_mode = "none";
defparam \mem_dataout[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[30]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[30]));
// synopsys translate_off
defparam \mem_dataout[30]~I .input_async_reset = "none";
defparam \mem_dataout[30]~I .input_power_up = "low";
defparam \mem_dataout[30]~I .input_register_mode = "none";
defparam \mem_dataout[30]~I .input_sync_reset = "none";
defparam \mem_dataout[30]~I .oe_async_reset = "none";
defparam \mem_dataout[30]~I .oe_power_up = "low";
defparam \mem_dataout[30]~I .oe_register_mode = "none";
defparam \mem_dataout[30]~I .oe_sync_reset = "none";
defparam \mem_dataout[30]~I .operation_mode = "output";
defparam \mem_dataout[30]~I .output_async_reset = "none";
defparam \mem_dataout[30]~I .output_power_up = "low";
defparam \mem_dataout[30]~I .output_register_mode = "none";
defparam \mem_dataout[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \mem_dataout[31]~I (
	.datain(\dmem|dram|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(mem_dataout[31]));
// synopsys translate_off
defparam \mem_dataout[31]~I .input_async_reset = "none";
defparam \mem_dataout[31]~I .input_power_up = "low";
defparam \mem_dataout[31]~I .input_register_mode = "none";
defparam \mem_dataout[31]~I .input_sync_reset = "none";
defparam \mem_dataout[31]~I .oe_async_reset = "none";
defparam \mem_dataout[31]~I .oe_power_up = "low";
defparam \mem_dataout[31]~I .oe_register_mode = "none";
defparam \mem_dataout[31]~I .oe_sync_reset = "none";
defparam \mem_dataout[31]~I .operation_mode = "output";
defparam \mem_dataout[31]~I .output_async_reset = "none";
defparam \mem_dataout[31]~I .output_power_up = "low";
defparam \mem_dataout[31]~I .output_register_mode = "none";
defparam \mem_dataout[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[0]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector31~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[0]));
// synopsys translate_off
defparam \io_read_data[0]~I .input_async_reset = "none";
defparam \io_read_data[0]~I .input_power_up = "low";
defparam \io_read_data[0]~I .input_register_mode = "none";
defparam \io_read_data[0]~I .input_sync_reset = "none";
defparam \io_read_data[0]~I .oe_async_reset = "none";
defparam \io_read_data[0]~I .oe_power_up = "low";
defparam \io_read_data[0]~I .oe_register_mode = "none";
defparam \io_read_data[0]~I .oe_sync_reset = "none";
defparam \io_read_data[0]~I .operation_mode = "output";
defparam \io_read_data[0]~I .output_async_reset = "none";
defparam \io_read_data[0]~I .output_power_up = "low";
defparam \io_read_data[0]~I .output_register_mode = "none";
defparam \io_read_data[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[1]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector30~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[1]));
// synopsys translate_off
defparam \io_read_data[1]~I .input_async_reset = "none";
defparam \io_read_data[1]~I .input_power_up = "low";
defparam \io_read_data[1]~I .input_register_mode = "none";
defparam \io_read_data[1]~I .input_sync_reset = "none";
defparam \io_read_data[1]~I .oe_async_reset = "none";
defparam \io_read_data[1]~I .oe_power_up = "low";
defparam \io_read_data[1]~I .oe_register_mode = "none";
defparam \io_read_data[1]~I .oe_sync_reset = "none";
defparam \io_read_data[1]~I .operation_mode = "output";
defparam \io_read_data[1]~I .output_async_reset = "none";
defparam \io_read_data[1]~I .output_power_up = "low";
defparam \io_read_data[1]~I .output_register_mode = "none";
defparam \io_read_data[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[2]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector29~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[2]));
// synopsys translate_off
defparam \io_read_data[2]~I .input_async_reset = "none";
defparam \io_read_data[2]~I .input_power_up = "low";
defparam \io_read_data[2]~I .input_register_mode = "none";
defparam \io_read_data[2]~I .input_sync_reset = "none";
defparam \io_read_data[2]~I .oe_async_reset = "none";
defparam \io_read_data[2]~I .oe_power_up = "low";
defparam \io_read_data[2]~I .oe_register_mode = "none";
defparam \io_read_data[2]~I .oe_sync_reset = "none";
defparam \io_read_data[2]~I .operation_mode = "output";
defparam \io_read_data[2]~I .output_async_reset = "none";
defparam \io_read_data[2]~I .output_power_up = "low";
defparam \io_read_data[2]~I .output_register_mode = "none";
defparam \io_read_data[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[3]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector28~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[3]));
// synopsys translate_off
defparam \io_read_data[3]~I .input_async_reset = "none";
defparam \io_read_data[3]~I .input_power_up = "low";
defparam \io_read_data[3]~I .input_register_mode = "none";
defparam \io_read_data[3]~I .input_sync_reset = "none";
defparam \io_read_data[3]~I .oe_async_reset = "none";
defparam \io_read_data[3]~I .oe_power_up = "low";
defparam \io_read_data[3]~I .oe_register_mode = "none";
defparam \io_read_data[3]~I .oe_sync_reset = "none";
defparam \io_read_data[3]~I .operation_mode = "output";
defparam \io_read_data[3]~I .output_async_reset = "none";
defparam \io_read_data[3]~I .output_power_up = "low";
defparam \io_read_data[3]~I .output_register_mode = "none";
defparam \io_read_data[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[4]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector27~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[4]));
// synopsys translate_off
defparam \io_read_data[4]~I .input_async_reset = "none";
defparam \io_read_data[4]~I .input_power_up = "low";
defparam \io_read_data[4]~I .input_register_mode = "none";
defparam \io_read_data[4]~I .input_sync_reset = "none";
defparam \io_read_data[4]~I .oe_async_reset = "none";
defparam \io_read_data[4]~I .oe_power_up = "low";
defparam \io_read_data[4]~I .oe_register_mode = "none";
defparam \io_read_data[4]~I .oe_sync_reset = "none";
defparam \io_read_data[4]~I .operation_mode = "output";
defparam \io_read_data[4]~I .output_async_reset = "none";
defparam \io_read_data[4]~I .output_power_up = "low";
defparam \io_read_data[4]~I .output_register_mode = "none";
defparam \io_read_data[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[5]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector26~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[5]));
// synopsys translate_off
defparam \io_read_data[5]~I .input_async_reset = "none";
defparam \io_read_data[5]~I .input_power_up = "low";
defparam \io_read_data[5]~I .input_register_mode = "none";
defparam \io_read_data[5]~I .input_sync_reset = "none";
defparam \io_read_data[5]~I .oe_async_reset = "none";
defparam \io_read_data[5]~I .oe_power_up = "low";
defparam \io_read_data[5]~I .oe_register_mode = "none";
defparam \io_read_data[5]~I .oe_sync_reset = "none";
defparam \io_read_data[5]~I .operation_mode = "output";
defparam \io_read_data[5]~I .output_async_reset = "none";
defparam \io_read_data[5]~I .output_power_up = "low";
defparam \io_read_data[5]~I .output_register_mode = "none";
defparam \io_read_data[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[6]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector25~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[6]));
// synopsys translate_off
defparam \io_read_data[6]~I .input_async_reset = "none";
defparam \io_read_data[6]~I .input_power_up = "low";
defparam \io_read_data[6]~I .input_register_mode = "none";
defparam \io_read_data[6]~I .input_sync_reset = "none";
defparam \io_read_data[6]~I .oe_async_reset = "none";
defparam \io_read_data[6]~I .oe_power_up = "low";
defparam \io_read_data[6]~I .oe_register_mode = "none";
defparam \io_read_data[6]~I .oe_sync_reset = "none";
defparam \io_read_data[6]~I .operation_mode = "output";
defparam \io_read_data[6]~I .output_async_reset = "none";
defparam \io_read_data[6]~I .output_power_up = "low";
defparam \io_read_data[6]~I .output_register_mode = "none";
defparam \io_read_data[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[7]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector24~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[7]));
// synopsys translate_off
defparam \io_read_data[7]~I .input_async_reset = "none";
defparam \io_read_data[7]~I .input_power_up = "low";
defparam \io_read_data[7]~I .input_register_mode = "none";
defparam \io_read_data[7]~I .input_sync_reset = "none";
defparam \io_read_data[7]~I .oe_async_reset = "none";
defparam \io_read_data[7]~I .oe_power_up = "low";
defparam \io_read_data[7]~I .oe_register_mode = "none";
defparam \io_read_data[7]~I .oe_sync_reset = "none";
defparam \io_read_data[7]~I .operation_mode = "output";
defparam \io_read_data[7]~I .output_async_reset = "none";
defparam \io_read_data[7]~I .output_power_up = "low";
defparam \io_read_data[7]~I .output_register_mode = "none";
defparam \io_read_data[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[8]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector23~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[8]));
// synopsys translate_off
defparam \io_read_data[8]~I .input_async_reset = "none";
defparam \io_read_data[8]~I .input_power_up = "low";
defparam \io_read_data[8]~I .input_register_mode = "none";
defparam \io_read_data[8]~I .input_sync_reset = "none";
defparam \io_read_data[8]~I .oe_async_reset = "none";
defparam \io_read_data[8]~I .oe_power_up = "low";
defparam \io_read_data[8]~I .oe_register_mode = "none";
defparam \io_read_data[8]~I .oe_sync_reset = "none";
defparam \io_read_data[8]~I .operation_mode = "output";
defparam \io_read_data[8]~I .output_async_reset = "none";
defparam \io_read_data[8]~I .output_power_up = "low";
defparam \io_read_data[8]~I .output_register_mode = "none";
defparam \io_read_data[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[9]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector22~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[9]));
// synopsys translate_off
defparam \io_read_data[9]~I .input_async_reset = "none";
defparam \io_read_data[9]~I .input_power_up = "low";
defparam \io_read_data[9]~I .input_register_mode = "none";
defparam \io_read_data[9]~I .input_sync_reset = "none";
defparam \io_read_data[9]~I .oe_async_reset = "none";
defparam \io_read_data[9]~I .oe_power_up = "low";
defparam \io_read_data[9]~I .oe_register_mode = "none";
defparam \io_read_data[9]~I .oe_sync_reset = "none";
defparam \io_read_data[9]~I .operation_mode = "output";
defparam \io_read_data[9]~I .output_async_reset = "none";
defparam \io_read_data[9]~I .output_power_up = "low";
defparam \io_read_data[9]~I .output_register_mode = "none";
defparam \io_read_data[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[10]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector21~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[10]));
// synopsys translate_off
defparam \io_read_data[10]~I .input_async_reset = "none";
defparam \io_read_data[10]~I .input_power_up = "low";
defparam \io_read_data[10]~I .input_register_mode = "none";
defparam \io_read_data[10]~I .input_sync_reset = "none";
defparam \io_read_data[10]~I .oe_async_reset = "none";
defparam \io_read_data[10]~I .oe_power_up = "low";
defparam \io_read_data[10]~I .oe_register_mode = "none";
defparam \io_read_data[10]~I .oe_sync_reset = "none";
defparam \io_read_data[10]~I .operation_mode = "output";
defparam \io_read_data[10]~I .output_async_reset = "none";
defparam \io_read_data[10]~I .output_power_up = "low";
defparam \io_read_data[10]~I .output_register_mode = "none";
defparam \io_read_data[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[11]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector20~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[11]));
// synopsys translate_off
defparam \io_read_data[11]~I .input_async_reset = "none";
defparam \io_read_data[11]~I .input_power_up = "low";
defparam \io_read_data[11]~I .input_register_mode = "none";
defparam \io_read_data[11]~I .input_sync_reset = "none";
defparam \io_read_data[11]~I .oe_async_reset = "none";
defparam \io_read_data[11]~I .oe_power_up = "low";
defparam \io_read_data[11]~I .oe_register_mode = "none";
defparam \io_read_data[11]~I .oe_sync_reset = "none";
defparam \io_read_data[11]~I .operation_mode = "output";
defparam \io_read_data[11]~I .output_async_reset = "none";
defparam \io_read_data[11]~I .output_power_up = "low";
defparam \io_read_data[11]~I .output_register_mode = "none";
defparam \io_read_data[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[12]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector19~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[12]));
// synopsys translate_off
defparam \io_read_data[12]~I .input_async_reset = "none";
defparam \io_read_data[12]~I .input_power_up = "low";
defparam \io_read_data[12]~I .input_register_mode = "none";
defparam \io_read_data[12]~I .input_sync_reset = "none";
defparam \io_read_data[12]~I .oe_async_reset = "none";
defparam \io_read_data[12]~I .oe_power_up = "low";
defparam \io_read_data[12]~I .oe_register_mode = "none";
defparam \io_read_data[12]~I .oe_sync_reset = "none";
defparam \io_read_data[12]~I .operation_mode = "output";
defparam \io_read_data[12]~I .output_async_reset = "none";
defparam \io_read_data[12]~I .output_power_up = "low";
defparam \io_read_data[12]~I .output_register_mode = "none";
defparam \io_read_data[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[13]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector18~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[13]));
// synopsys translate_off
defparam \io_read_data[13]~I .input_async_reset = "none";
defparam \io_read_data[13]~I .input_power_up = "low";
defparam \io_read_data[13]~I .input_register_mode = "none";
defparam \io_read_data[13]~I .input_sync_reset = "none";
defparam \io_read_data[13]~I .oe_async_reset = "none";
defparam \io_read_data[13]~I .oe_power_up = "low";
defparam \io_read_data[13]~I .oe_register_mode = "none";
defparam \io_read_data[13]~I .oe_sync_reset = "none";
defparam \io_read_data[13]~I .operation_mode = "output";
defparam \io_read_data[13]~I .output_async_reset = "none";
defparam \io_read_data[13]~I .output_power_up = "low";
defparam \io_read_data[13]~I .output_register_mode = "none";
defparam \io_read_data[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[14]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector17~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[14]));
// synopsys translate_off
defparam \io_read_data[14]~I .input_async_reset = "none";
defparam \io_read_data[14]~I .input_power_up = "low";
defparam \io_read_data[14]~I .input_register_mode = "none";
defparam \io_read_data[14]~I .input_sync_reset = "none";
defparam \io_read_data[14]~I .oe_async_reset = "none";
defparam \io_read_data[14]~I .oe_power_up = "low";
defparam \io_read_data[14]~I .oe_register_mode = "none";
defparam \io_read_data[14]~I .oe_sync_reset = "none";
defparam \io_read_data[14]~I .operation_mode = "output";
defparam \io_read_data[14]~I .output_async_reset = "none";
defparam \io_read_data[14]~I .output_power_up = "low";
defparam \io_read_data[14]~I .output_register_mode = "none";
defparam \io_read_data[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[15]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector16~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[15]));
// synopsys translate_off
defparam \io_read_data[15]~I .input_async_reset = "none";
defparam \io_read_data[15]~I .input_power_up = "low";
defparam \io_read_data[15]~I .input_register_mode = "none";
defparam \io_read_data[15]~I .input_sync_reset = "none";
defparam \io_read_data[15]~I .oe_async_reset = "none";
defparam \io_read_data[15]~I .oe_power_up = "low";
defparam \io_read_data[15]~I .oe_register_mode = "none";
defparam \io_read_data[15]~I .oe_sync_reset = "none";
defparam \io_read_data[15]~I .operation_mode = "output";
defparam \io_read_data[15]~I .output_async_reset = "none";
defparam \io_read_data[15]~I .output_power_up = "low";
defparam \io_read_data[15]~I .output_register_mode = "none";
defparam \io_read_data[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[16]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector15~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[16]));
// synopsys translate_off
defparam \io_read_data[16]~I .input_async_reset = "none";
defparam \io_read_data[16]~I .input_power_up = "low";
defparam \io_read_data[16]~I .input_register_mode = "none";
defparam \io_read_data[16]~I .input_sync_reset = "none";
defparam \io_read_data[16]~I .oe_async_reset = "none";
defparam \io_read_data[16]~I .oe_power_up = "low";
defparam \io_read_data[16]~I .oe_register_mode = "none";
defparam \io_read_data[16]~I .oe_sync_reset = "none";
defparam \io_read_data[16]~I .operation_mode = "output";
defparam \io_read_data[16]~I .output_async_reset = "none";
defparam \io_read_data[16]~I .output_power_up = "low";
defparam \io_read_data[16]~I .output_register_mode = "none";
defparam \io_read_data[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[17]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector14~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[17]));
// synopsys translate_off
defparam \io_read_data[17]~I .input_async_reset = "none";
defparam \io_read_data[17]~I .input_power_up = "low";
defparam \io_read_data[17]~I .input_register_mode = "none";
defparam \io_read_data[17]~I .input_sync_reset = "none";
defparam \io_read_data[17]~I .oe_async_reset = "none";
defparam \io_read_data[17]~I .oe_power_up = "low";
defparam \io_read_data[17]~I .oe_register_mode = "none";
defparam \io_read_data[17]~I .oe_sync_reset = "none";
defparam \io_read_data[17]~I .operation_mode = "output";
defparam \io_read_data[17]~I .output_async_reset = "none";
defparam \io_read_data[17]~I .output_power_up = "low";
defparam \io_read_data[17]~I .output_register_mode = "none";
defparam \io_read_data[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[18]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector13~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[18]));
// synopsys translate_off
defparam \io_read_data[18]~I .input_async_reset = "none";
defparam \io_read_data[18]~I .input_power_up = "low";
defparam \io_read_data[18]~I .input_register_mode = "none";
defparam \io_read_data[18]~I .input_sync_reset = "none";
defparam \io_read_data[18]~I .oe_async_reset = "none";
defparam \io_read_data[18]~I .oe_power_up = "low";
defparam \io_read_data[18]~I .oe_register_mode = "none";
defparam \io_read_data[18]~I .oe_sync_reset = "none";
defparam \io_read_data[18]~I .operation_mode = "output";
defparam \io_read_data[18]~I .output_async_reset = "none";
defparam \io_read_data[18]~I .output_power_up = "low";
defparam \io_read_data[18]~I .output_register_mode = "none";
defparam \io_read_data[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[19]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector12~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[19]));
// synopsys translate_off
defparam \io_read_data[19]~I .input_async_reset = "none";
defparam \io_read_data[19]~I .input_power_up = "low";
defparam \io_read_data[19]~I .input_register_mode = "none";
defparam \io_read_data[19]~I .input_sync_reset = "none";
defparam \io_read_data[19]~I .oe_async_reset = "none";
defparam \io_read_data[19]~I .oe_power_up = "low";
defparam \io_read_data[19]~I .oe_register_mode = "none";
defparam \io_read_data[19]~I .oe_sync_reset = "none";
defparam \io_read_data[19]~I .operation_mode = "output";
defparam \io_read_data[19]~I .output_async_reset = "none";
defparam \io_read_data[19]~I .output_power_up = "low";
defparam \io_read_data[19]~I .output_register_mode = "none";
defparam \io_read_data[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[20]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector11~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[20]));
// synopsys translate_off
defparam \io_read_data[20]~I .input_async_reset = "none";
defparam \io_read_data[20]~I .input_power_up = "low";
defparam \io_read_data[20]~I .input_register_mode = "none";
defparam \io_read_data[20]~I .input_sync_reset = "none";
defparam \io_read_data[20]~I .oe_async_reset = "none";
defparam \io_read_data[20]~I .oe_power_up = "low";
defparam \io_read_data[20]~I .oe_register_mode = "none";
defparam \io_read_data[20]~I .oe_sync_reset = "none";
defparam \io_read_data[20]~I .operation_mode = "output";
defparam \io_read_data[20]~I .output_async_reset = "none";
defparam \io_read_data[20]~I .output_power_up = "low";
defparam \io_read_data[20]~I .output_register_mode = "none";
defparam \io_read_data[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[21]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector10~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[21]));
// synopsys translate_off
defparam \io_read_data[21]~I .input_async_reset = "none";
defparam \io_read_data[21]~I .input_power_up = "low";
defparam \io_read_data[21]~I .input_register_mode = "none";
defparam \io_read_data[21]~I .input_sync_reset = "none";
defparam \io_read_data[21]~I .oe_async_reset = "none";
defparam \io_read_data[21]~I .oe_power_up = "low";
defparam \io_read_data[21]~I .oe_register_mode = "none";
defparam \io_read_data[21]~I .oe_sync_reset = "none";
defparam \io_read_data[21]~I .operation_mode = "output";
defparam \io_read_data[21]~I .output_async_reset = "none";
defparam \io_read_data[21]~I .output_power_up = "low";
defparam \io_read_data[21]~I .output_register_mode = "none";
defparam \io_read_data[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[22]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector9~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[22]));
// synopsys translate_off
defparam \io_read_data[22]~I .input_async_reset = "none";
defparam \io_read_data[22]~I .input_power_up = "low";
defparam \io_read_data[22]~I .input_register_mode = "none";
defparam \io_read_data[22]~I .input_sync_reset = "none";
defparam \io_read_data[22]~I .oe_async_reset = "none";
defparam \io_read_data[22]~I .oe_power_up = "low";
defparam \io_read_data[22]~I .oe_register_mode = "none";
defparam \io_read_data[22]~I .oe_sync_reset = "none";
defparam \io_read_data[22]~I .operation_mode = "output";
defparam \io_read_data[22]~I .output_async_reset = "none";
defparam \io_read_data[22]~I .output_power_up = "low";
defparam \io_read_data[22]~I .output_register_mode = "none";
defparam \io_read_data[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[23]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector8~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[23]));
// synopsys translate_off
defparam \io_read_data[23]~I .input_async_reset = "none";
defparam \io_read_data[23]~I .input_power_up = "low";
defparam \io_read_data[23]~I .input_register_mode = "none";
defparam \io_read_data[23]~I .input_sync_reset = "none";
defparam \io_read_data[23]~I .oe_async_reset = "none";
defparam \io_read_data[23]~I .oe_power_up = "low";
defparam \io_read_data[23]~I .oe_register_mode = "none";
defparam \io_read_data[23]~I .oe_sync_reset = "none";
defparam \io_read_data[23]~I .operation_mode = "output";
defparam \io_read_data[23]~I .output_async_reset = "none";
defparam \io_read_data[23]~I .output_power_up = "low";
defparam \io_read_data[23]~I .output_register_mode = "none";
defparam \io_read_data[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[24]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector7~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[24]));
// synopsys translate_off
defparam \io_read_data[24]~I .input_async_reset = "none";
defparam \io_read_data[24]~I .input_power_up = "low";
defparam \io_read_data[24]~I .input_register_mode = "none";
defparam \io_read_data[24]~I .input_sync_reset = "none";
defparam \io_read_data[24]~I .oe_async_reset = "none";
defparam \io_read_data[24]~I .oe_power_up = "low";
defparam \io_read_data[24]~I .oe_register_mode = "none";
defparam \io_read_data[24]~I .oe_sync_reset = "none";
defparam \io_read_data[24]~I .operation_mode = "output";
defparam \io_read_data[24]~I .output_async_reset = "none";
defparam \io_read_data[24]~I .output_power_up = "low";
defparam \io_read_data[24]~I .output_register_mode = "none";
defparam \io_read_data[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[25]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[25]));
// synopsys translate_off
defparam \io_read_data[25]~I .input_async_reset = "none";
defparam \io_read_data[25]~I .input_power_up = "low";
defparam \io_read_data[25]~I .input_register_mode = "none";
defparam \io_read_data[25]~I .input_sync_reset = "none";
defparam \io_read_data[25]~I .oe_async_reset = "none";
defparam \io_read_data[25]~I .oe_power_up = "low";
defparam \io_read_data[25]~I .oe_register_mode = "none";
defparam \io_read_data[25]~I .oe_sync_reset = "none";
defparam \io_read_data[25]~I .operation_mode = "output";
defparam \io_read_data[25]~I .output_async_reset = "none";
defparam \io_read_data[25]~I .output_power_up = "low";
defparam \io_read_data[25]~I .output_register_mode = "none";
defparam \io_read_data[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[26]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector5~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[26]));
// synopsys translate_off
defparam \io_read_data[26]~I .input_async_reset = "none";
defparam \io_read_data[26]~I .input_power_up = "low";
defparam \io_read_data[26]~I .input_register_mode = "none";
defparam \io_read_data[26]~I .input_sync_reset = "none";
defparam \io_read_data[26]~I .oe_async_reset = "none";
defparam \io_read_data[26]~I .oe_power_up = "low";
defparam \io_read_data[26]~I .oe_register_mode = "none";
defparam \io_read_data[26]~I .oe_sync_reset = "none";
defparam \io_read_data[26]~I .operation_mode = "output";
defparam \io_read_data[26]~I .output_async_reset = "none";
defparam \io_read_data[26]~I .output_power_up = "low";
defparam \io_read_data[26]~I .output_register_mode = "none";
defparam \io_read_data[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[27]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector4~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[27]));
// synopsys translate_off
defparam \io_read_data[27]~I .input_async_reset = "none";
defparam \io_read_data[27]~I .input_power_up = "low";
defparam \io_read_data[27]~I .input_register_mode = "none";
defparam \io_read_data[27]~I .input_sync_reset = "none";
defparam \io_read_data[27]~I .oe_async_reset = "none";
defparam \io_read_data[27]~I .oe_power_up = "low";
defparam \io_read_data[27]~I .oe_register_mode = "none";
defparam \io_read_data[27]~I .oe_sync_reset = "none";
defparam \io_read_data[27]~I .operation_mode = "output";
defparam \io_read_data[27]~I .output_async_reset = "none";
defparam \io_read_data[27]~I .output_power_up = "low";
defparam \io_read_data[27]~I .output_register_mode = "none";
defparam \io_read_data[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[28]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector3~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[28]));
// synopsys translate_off
defparam \io_read_data[28]~I .input_async_reset = "none";
defparam \io_read_data[28]~I .input_power_up = "low";
defparam \io_read_data[28]~I .input_register_mode = "none";
defparam \io_read_data[28]~I .input_sync_reset = "none";
defparam \io_read_data[28]~I .oe_async_reset = "none";
defparam \io_read_data[28]~I .oe_power_up = "low";
defparam \io_read_data[28]~I .oe_register_mode = "none";
defparam \io_read_data[28]~I .oe_sync_reset = "none";
defparam \io_read_data[28]~I .operation_mode = "output";
defparam \io_read_data[28]~I .output_async_reset = "none";
defparam \io_read_data[28]~I .output_power_up = "low";
defparam \io_read_data[28]~I .output_register_mode = "none";
defparam \io_read_data[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[29]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector2~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[29]));
// synopsys translate_off
defparam \io_read_data[29]~I .input_async_reset = "none";
defparam \io_read_data[29]~I .input_power_up = "low";
defparam \io_read_data[29]~I .input_register_mode = "none";
defparam \io_read_data[29]~I .input_sync_reset = "none";
defparam \io_read_data[29]~I .oe_async_reset = "none";
defparam \io_read_data[29]~I .oe_power_up = "low";
defparam \io_read_data[29]~I .oe_register_mode = "none";
defparam \io_read_data[29]~I .oe_sync_reset = "none";
defparam \io_read_data[29]~I .operation_mode = "output";
defparam \io_read_data[29]~I .output_async_reset = "none";
defparam \io_read_data[29]~I .output_power_up = "low";
defparam \io_read_data[29]~I .output_register_mode = "none";
defparam \io_read_data[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[30]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector1~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[30]));
// synopsys translate_off
defparam \io_read_data[30]~I .input_async_reset = "none";
defparam \io_read_data[30]~I .input_power_up = "low";
defparam \io_read_data[30]~I .input_register_mode = "none";
defparam \io_read_data[30]~I .input_sync_reset = "none";
defparam \io_read_data[30]~I .oe_async_reset = "none";
defparam \io_read_data[30]~I .oe_power_up = "low";
defparam \io_read_data[30]~I .oe_register_mode = "none";
defparam \io_read_data[30]~I .oe_sync_reset = "none";
defparam \io_read_data[30]~I .operation_mode = "output";
defparam \io_read_data[30]~I .output_async_reset = "none";
defparam \io_read_data[30]~I .output_power_up = "low";
defparam \io_read_data[30]~I .output_register_mode = "none";
defparam \io_read_data[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \io_read_data[31]~I (
	.datain(\dmem|io_input_reg|io_input_mux2x32|Selector0~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(io_read_data[31]));
// synopsys translate_off
defparam \io_read_data[31]~I .input_async_reset = "none";
defparam \io_read_data[31]~I .input_power_up = "low";
defparam \io_read_data[31]~I .input_register_mode = "none";
defparam \io_read_data[31]~I .input_sync_reset = "none";
defparam \io_read_data[31]~I .oe_async_reset = "none";
defparam \io_read_data[31]~I .oe_power_up = "low";
defparam \io_read_data[31]~I .oe_register_mode = "none";
defparam \io_read_data[31]~I .oe_sync_reset = "none";
defparam \io_read_data[31]~I .operation_mode = "output";
defparam \io_read_data[31]~I .output_async_reset = "none";
defparam \io_read_data[31]~I .output_power_up = "low";
defparam \io_read_data[31]~I .output_register_mode = "none";
defparam \io_read_data[31]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
