{"vcs1":{"timestamp_begin":1732882679.790311000, "rt":11.03, "ut":10.16, "st":0.73}}
{"vcselab":{"timestamp_begin":1732882690.896537532, "rt":2.26, "ut":1.55, "st":0.12}}
{"link":{"timestamp_begin":1732882693.233820549, "rt":0.54, "ut":0.44, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732882679.207372885}
{"VCS_COMP_START_TIME": 1732882679.207372885}
{"VCS_COMP_END_TIME": 1732882765.954079207}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src +define+GATE +neg_tchk +nowarnNTCDSN"}
{"vcs1": {"peak_mem": 482276}}
{"stitch_vcselab": {"peak_mem": 287948}}
