Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Feb 11 13:22:56 2024
| Host         : yihongliu-SER running 64-bit Linux Mint 21.2
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       11          
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (11)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (11)
-------------------------
 There are 11 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     13.540        0.000                      0                 1592        0.032        0.000                      0                 1592        2.000        0.000                       0                   811  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                       ------------         ----------      --------------
clk_fpga_0                  {0.000 10.000}       20.000          50.000          
instance_name/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0        {0.000 25.000}       50.000          20.000          
  clkfbout_clk_wiz_0        {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                       13.540        0.000                      0                 1517        0.032        0.000                      0                 1517        9.020        0.000                       0                   778  
instance_name/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             45.338        0.000                      0                   75        0.142        0.000                      0                   75       24.500        0.000                       0                    29  
  clkfbout_clk_wiz_0                                                                                                                                                         12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_fpga_0                              
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.540ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.540ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.734ns  (logic 1.076ns (18.765%)  route 4.658ns (81.235%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 23.306 - 20.000 ) 
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X7Y36          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     4.174 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=4, routed)           0.960     5.135    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.259 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.602     5.861    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     6.403    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.527 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=25, routed)          1.306     7.833    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X6Y41          LUT5 (Prop_lut5_I2_O)        0.124     7.957 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.502     8.459    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.124     8.583 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, routed)           0.869     9.452    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.549    23.306    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.432    23.738    
                         clock uncertainty           -0.302    23.436    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.993    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.993    
                         arrival time                          -9.452    
  -------------------------------------------------------------------
                         slack                                 13.540    

Slack (MET) :             13.823ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.454ns  (logic 1.076ns (19.728%)  route 4.378ns (80.272%))
  Logic Levels:           5  (LUT2=3 LUT3=1 LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 23.309 - 20.000 ) 
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X7Y36          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     4.174 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=4, routed)           0.960     5.135    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.259 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.602     5.861    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     6.403    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.527 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=25, routed)          1.306     7.833    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X6Y41          LUT5 (Prop_lut5_I2_O)        0.124     7.957 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0/O
                         net (fo=1, routed)           0.502     8.459    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X6Y41          LUT2 (Prop_lut2_I1_O)        0.124     8.583 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=2, routed)           0.589     9.172    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.552    23.309    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.432    23.741    
                         clock uncertainty           -0.302    23.439    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    22.996    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.996    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                 13.823    

Slack (MET) :             13.967ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.977ns  (logic 1.295ns (26.021%)  route 3.682ns (73.979%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 23.306 - 20.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.684     3.723    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X8Y43          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.478     4.201 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[142]/Q
                         net (fo=2, routed)           0.579     4.780    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[142]
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.295     5.075 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.451     5.526    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124     5.650 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.483     6.133    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.257 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.466     6.723    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X10Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.847 f  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.805     7.653    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X7Y42          LUT3 (Prop_lut3_I2_O)        0.150     7.803 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_we_a[0]_INST_0/O
                         net (fo=1, routed)           0.897     8.700    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[0]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.549    23.306    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.703    
                         clock uncertainty           -0.302    23.401    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    22.667    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.667    
                         arrival time                          -8.700    
  -------------------------------------------------------------------
                         slack                                 13.967    

Slack (MET) :             14.061ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.aw_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.570ns  (logic 1.959ns (35.169%)  route 3.611ns (64.831%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.313ns = ( 23.313 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.768     3.807    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0AWVALID)
                                                      1.351     5.158 r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0AWVALID
                         net (fo=7, routed)           1.545     6.703    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/s_axi_awvalid
    SLICE_X4Y47          LUT6 (Prop_lut6_I1_O)        0.124     6.827 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/skid2vector_q_i_2/O
                         net (fo=7, routed)           0.991     7.817    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid2vector_q_reg_0
    SLICE_X3Y49          LUT2 (Prop_lut2_I1_O)        0.152     7.969 f  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/gen_endpoint.aw_enable_i_3/O
                         net (fo=1, routed)           1.076     9.045    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/gen_endpoint.aw_enable
    SLICE_X5Y47          LUT6 (Prop_lut6_I1_O)        0.332     9.377 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split/gen_endpoint.aw_enable_i_1/O
                         net (fo=1, routed)           0.000     9.377    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_reg.wroute_split_n_2
    SLICE_X5Y47          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.aw_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.555    23.313    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X5Y47          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.aw_enable_reg/C
                         clock pessimism              0.397    23.709    
                         clock uncertainty           -0.302    23.407    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    23.438    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.aw_enable_reg
  -------------------------------------------------------------------
                         required time                         23.438    
                         arrival time                          -9.377    
  -------------------------------------------------------------------
                         slack                                 14.061    

Slack (MET) :             14.195ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.957ns  (logic 0.952ns (19.206%)  route 4.005ns (80.794%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 23.306 - 20.000 ) 
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X7Y36          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     4.174 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=4, routed)           0.960     5.135    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.259 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.602     5.861    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     6.403    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.527 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=25, routed)          0.836     7.363    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.487 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[3]_INST_0/O
                         net (fo=2, routed)           1.188     8.675    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.549    23.306    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.432    23.738    
                         clock uncertainty           -0.302    23.436    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    22.870    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.870    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                 14.195    

Slack (MET) :             14.214ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.937ns  (logic 0.952ns (19.282%)  route 3.985ns (80.718%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 23.306 - 20.000 ) 
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X7Y36          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     4.174 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=4, routed)           0.960     5.135    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.259 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.602     5.861    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     6.403    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.527 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=25, routed)          0.835     7.362    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X7Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.486 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[8]_INST_0/O
                         net (fo=2, routed)           1.170     8.656    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.549    23.306    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.432    23.738    
                         clock uncertainty           -0.302    23.436    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    22.870    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.870    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                                 14.214    

Slack (MET) :             14.233ns  (required time - arrival time)
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.401ns  (logic 2.178ns (40.329%)  route 3.223ns (59.671%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns = ( 23.267 - 20.000 ) 
    Source Clock Delay      (SCD):    3.807ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.768     3.807    d1/design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.141 r  d1/design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=5, routed)           1.333     6.474    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/s_axi_wvalid
    SLICE_X4Y48          LUT4 (Prop_lut4_I1_O)        0.153     6.627 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/m_axi_wvalid_INST_0/O
                         net (fo=6, routed)           1.197     7.824    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wvalid
    SLICE_X6Y46          LUT3 (Prop_lut3_I0_O)        0.360     8.184 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_i_2/O
                         net (fo=1, routed)           0.692     8.877    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_i_2_n_0
    SLICE_X6Y46          LUT6 (Prop_lut6_I0_O)        0.331     9.208 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_i_1/O
                         net (fo=1, routed)           0.000     9.208    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_i_1_n_0
    SLICE_X6Y46          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.509    23.267    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X6Y46          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_reg/C
                         clock pessimism              0.397    23.663    
                         clock uncertainty           -0.302    23.361    
    SLICE_X6Y46          FDRE (Setup_fdre_C_D)        0.079    23.440    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_wready_i_reg
  -------------------------------------------------------------------
                         required time                         23.440    
                         arrival time                          -9.208    
  -------------------------------------------------------------------
                         slack                                 14.233    

Slack (MET) :             14.280ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.263ns (27.067%)  route 3.403ns (72.933%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 23.309 - 20.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.684     3.723    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X8Y43          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.478     4.201 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[142]/Q
                         net (fo=2, routed)           0.579     4.780    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[142]
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.295     5.075 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.451     5.526    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124     5.650 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.483     6.133    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.257 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.466     6.723    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X10Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.847 f  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.774     7.622    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X7Y43          LUT3 (Prop_lut3_I2_O)        0.118     7.740 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_we_a[3]_INST_0/O
                         net (fo=1, routed)           0.650     8.390    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/wea[1]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.552    23.309    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.706    
                         clock uncertainty           -0.302    23.404    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.734    22.670    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.670    
                         arrival time                          -8.390    
  -------------------------------------------------------------------
                         slack                                 14.280    

Slack (MET) :             14.319ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 0.952ns (19.689%)  route 3.883ns (80.311%))
  Logic Levels:           4  (LUT2=2 LUT3=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.309ns = ( 23.309 - 20.000 ) 
    Source Clock Delay      (SCD):    3.718ns
    Clock Pessimism Removal (CPR):    0.432ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.679     3.718    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X7Y36          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y36          FDRE (Prop_fdre_C_Q)         0.456     4.174 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.empty_r_reg/Q
                         net (fo=4, routed)           0.960     5.135    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/empty_r
    SLICE_X7Y39          LUT2 (Prop_lut2_I1_O)        0.124     5.259 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.602     5.861    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124     5.985 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.418     6.403    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_arvalid
    SLICE_X11Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.527 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_arvalid_INST_0/O
                         net (fo=25, routed)          1.089     7.616    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_arvalid
    SLICE_X6Y38          LUT6 (Prop_lut6_I1_O)        0.124     7.740 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_addr_a[10]_INST_0/O
                         net (fo=2, routed)           0.814     8.553    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[8]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.552    23.309    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.432    23.741    
                         clock uncertainty           -0.302    23.439    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    22.873    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.873    
                         arrival time                          -8.553    
  -------------------------------------------------------------------
                         slack                                 14.319    

Slack (MET) :             14.328ns  (required time - arrival time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[142]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.269ns (26.343%)  route 3.548ns (73.657%))
  Logic Levels:           5  (LUT2=2 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.306ns = ( 23.306 - 20.000 ) 
    Source Clock Delay      (SCD):    3.723ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.684     3.723    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X8Y43          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[142]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.478     4.201 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[142]/Q
                         net (fo=2, routed)           0.579     4.780    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_normal_area.fifo_node_payld_dout[142]
    SLICE_X8Y42          LUT2 (Prop_lut2_I0_O)        0.295     5.075 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/m_sc_send[0]_INST_0/O
                         net (fo=1, routed)           0.451     5.526    d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/s_sc_send[0]
    SLICE_X10Y42         LUT2 (Prop_lut2_I0_O)        0.124     5.650 r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_send[0]_INST_0/O
                         net (fo=2, routed)           0.483     6.133    d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/s_axi_awvalid
    SLICE_X10Y41         LUT3 (Prop_lut3_I1_O)        0.124     6.257 r  d1/design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/m_axi_awvalid_INST_0/O
                         net (fo=1, routed)           0.466     6.723    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_awvalid
    SLICE_X10Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.847 f  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1/O
                         net (fo=12, routed)          0.805     7.653    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_en_a_INST_0_i_1_n_0
    SLICE_X7Y42          LUT3 (Prop_lut3_I2_O)        0.124     7.777 r  d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/bram_we_a[1]_INST_0/O
                         net (fo=1, routed)           0.764     8.541    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wea[1]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666    21.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.549    23.306    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.397    23.703    
                         clock uncertainty           -0.302    23.401    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[1])
                                                     -0.532    22.869    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         22.869    
                         arrival time                          -8.541    
  -------------------------------------------------------------------
                         slack                                 14.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.164ns (42.702%)  route 0.220ns (57.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.568     1.398    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y43          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.164     1.562 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[32]/Q
                         net (fo=1, routed)           0.220     1.782    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.876     1.825    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.370     1.454    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[11])
                                                      0.296     1.750    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1037]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.998%)  route 0.177ns (58.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.797ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.586     1.416    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X1Y49          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1037]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.544 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1037]/Q
                         net (fo=2, routed)           0.177     1.721    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awid[8]
    SLICE_X0Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.849     1.797    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X0Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[8]/C
                         clock pessimism             -0.118     1.679    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)        -0.001     1.678    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.238%)  route 0.220ns (59.762%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.568     1.398    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X6Y43          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y43          FDRE (Prop_fdre_C_Q)         0.148     1.546 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[47]/Q
                         net (fo=1, routed)           0.220     1.766    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.878     1.827    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.370     1.456    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.242     1.698    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1039]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.631%)  route 0.221ns (63.369%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.416ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.586     1.416    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X1Y49          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1039]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.544 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1039]/Q
                         net (fo=2, routed)           0.221     1.765    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/m_axi_awid[10]
    SLICE_X3Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.851     1.799    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/aclk
    SLICE_X3Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[10]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X3Y50          FDRE (Hold_fdre_C_D)         0.013     1.694    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.148ns (38.406%)  route 0.237ns (61.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.582     1.412    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.148     1.560 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[28]/Q
                         net (fo=1, routed)           0.237     1.797    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[34]
    SLICE_X5Y44          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.855     1.803    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y44          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[51]/C
                         clock pessimism             -0.118     1.685    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.016     1.701    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.701    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1031]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.183ns (38.890%)  route 0.288ns (61.110%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.799ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.588     1.418    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X3Y49          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1031]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y49          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg[1031]/Q
                         net (fo=1, routed)           0.288     1.846    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer_reg_n_0_[1031]
    SLICE_X2Y50          LUT3 (Prop_lut3_I0_O)        0.042     1.888 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1031]_i_1/O
                         net (fo=1, routed)           0.000     1.888    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i[1031]_i_1_n_0
    SLICE_X2Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.851     1.799    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/aclk
    SLICE_X2Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]/C
                         clock pessimism             -0.118     1.681    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107     1.788    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i_reg[1031]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.128ns (31.486%)  route 0.279ns (68.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    1.417ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.587     1.417    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y44          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y44          FDRE (Prop_fdre_C_Q)         0.128     1.545 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[54]/Q
                         net (fo=2, routed)           0.279     1.823    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[15]
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.878     1.827    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.351     1.475    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.243     1.718    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.512%)  route 0.321ns (69.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.825ns
    Source Clock Delay      (SCD):    1.415ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.585     1.415    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y39          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.556 r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[35]/Q
                         net (fo=1, routed)           0.321     1.877    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[14]
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.876     1.825    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism             -0.351     1.473    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.769    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.164ns (36.222%)  route 0.289ns (63.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.803ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.582     1.412    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aclk
    SLICE_X4Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.576 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_wdata_i_reg[31]/Q
                         net (fo=1, routed)           0.289     1.865    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_payld[37]
    SLICE_X5Y44          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.855     1.803    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/s_sc_aclk
    SLICE_X5Y44          FDRE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[54]/C
                         clock pessimism             -0.118     1.685    
    SLICE_X5Y44          FDRE (Hold_fdre_C_D)         0.071     1.756    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.data_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.164ns (41.063%)  route 0.235ns (58.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.804ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.582     1.412    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X4Y50          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDRE (Prop_fdre_C_Q)         0.164     1.576 r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_reg/Q
                         net (fo=70, routed)          0.235     1.811    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset
    SLICE_X4Y49          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.856     1.804    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X4Y49          FDRE                                         r  d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]/C
                         clock pessimism             -0.118     1.686    
    SLICE_X4Y49          FDRE (Hold_fdre_C_R)         0.009     1.695    d1/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y7     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y8     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         20.000      19.000     SLICE_X7Y41     d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y41     d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X7Y41     d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_ARREADY.axi_arready_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X11Y39    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.GEN_R.axi_rvalid_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X10Y42    d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/GEN_NO_RD_CMD_OPT.axi_aresetn_d2_reg/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y41     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y41     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y37    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y37    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y37    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y37    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y41     d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y41     d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y41     d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y41     d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y41     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X8Y41     d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y37    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y37    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y37    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X16Y37    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y41     d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         10.000      9.500      SLICE_X7Y41     d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y41     d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X7Y41     d1/design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/FSM_onehot_GEN_NO_RD_CMD_OPT.lite_sm_cs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk_in1
  To Clock:  instance_name/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { instance_name/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       45.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.338ns  (required time - arrival time)
  Source:                 spi/internal_shift_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/tx_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        4.391ns  (logic 0.896ns (20.406%)  route 3.495ns (79.594%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 71.798 - 75.000 ) 
    Source Clock Delay      (SCD):    -3.613ns = ( 21.387 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.745    21.387    spi/clk
    SLICE_X42Y30         FDSE                                         r  spi/internal_shift_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDSE (Prop_fdse_C_Q)         0.524    21.911 r  spi/internal_shift_reg[3]/Q
                         net (fo=2, routed)           1.070    22.981    spi/p_1_in[4]
    SLICE_X42Y30         LUT4 (Prop_lut4_I1_O)        0.124    23.105 r  spi/spi_clk_INST_0_i_5/O
                         net (fo=1, routed)           0.689    23.794    spi/spi_clk_INST_0_i_5_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I4_O)        0.124    23.918 r  spi/spi_clk_INST_0_i_2/O
                         net (fo=2, routed)           0.956    24.875    spi/spi_clk_INST_0_i_2_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I1_O)        0.124    24.999 r  spi/tx_i_1/O
                         net (fo=1, routed)           0.779    25.778    spi/tx_i_1_n_0
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    H16                  IBUF                         0.000    75.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    76.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    68.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    70.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    71.798    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/C  (IS_INVERTED)
                         clock pessimism             -0.435    71.363    
                         clock uncertainty           -0.169    71.194    
    SLICE_X43Y29         FDRE (Setup_fdre_C_D)       -0.078    71.116    spi/tx_reg
  -------------------------------------------------------------------
                         required time                         71.116    
                         arrival time                         -25.778    
  -------------------------------------------------------------------
                         slack                                 45.338    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 spi/tx_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[10]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        2.128ns  (logic 0.611ns (28.709%)  route 1.517ns (71.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 71.798 - 75.000 ) 
    Source Clock Delay      (SCD):    -3.614ns = ( 21.386 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.744    21.386    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.459    21.845 r  spi/tx_reg/Q
                         net (fo=6, routed)           0.658    22.503    spi/tx_reg_n_0
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    22.655 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859    23.514    spi/internal_shift[24]_i_2_n_0
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    H16                  IBUF                         0.000    75.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    76.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    68.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    70.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    71.798    spi/clk
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.435    71.363    
                         clock uncertainty           -0.169    71.194    
    SLICE_X41Y29         FDSE (Setup_fdse_C_CE)      -0.410    70.784    spi/internal_shift_reg[10]
  -------------------------------------------------------------------
                         required time                         70.784    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 spi/tx_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[11]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        2.128ns  (logic 0.611ns (28.709%)  route 1.517ns (71.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 71.798 - 75.000 ) 
    Source Clock Delay      (SCD):    -3.614ns = ( 21.386 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.744    21.386    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.459    21.845 r  spi/tx_reg/Q
                         net (fo=6, routed)           0.658    22.503    spi/tx_reg_n_0
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    22.655 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859    23.514    spi/internal_shift[24]_i_2_n_0
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    H16                  IBUF                         0.000    75.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    76.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    68.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    70.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    71.798    spi/clk
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.435    71.363    
                         clock uncertainty           -0.169    71.194    
    SLICE_X41Y29         FDSE (Setup_fdse_C_CE)      -0.410    70.784    spi/internal_shift_reg[11]
  -------------------------------------------------------------------
                         required time                         70.784    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 spi/tx_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[12]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        2.128ns  (logic 0.611ns (28.709%)  route 1.517ns (71.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 71.798 - 75.000 ) 
    Source Clock Delay      (SCD):    -3.614ns = ( 21.386 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.744    21.386    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.459    21.845 r  spi/tx_reg/Q
                         net (fo=6, routed)           0.658    22.503    spi/tx_reg_n_0
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    22.655 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859    23.514    spi/internal_shift[24]_i_2_n_0
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    H16                  IBUF                         0.000    75.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    76.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    68.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    70.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    71.798    spi/clk
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[12]/C  (IS_INVERTED)
                         clock pessimism             -0.435    71.363    
                         clock uncertainty           -0.169    71.194    
    SLICE_X41Y29         FDSE (Setup_fdse_C_CE)      -0.410    70.784    spi/internal_shift_reg[12]
  -------------------------------------------------------------------
                         required time                         70.784    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 spi/tx_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[13]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        2.128ns  (logic 0.611ns (28.709%)  route 1.517ns (71.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 71.798 - 75.000 ) 
    Source Clock Delay      (SCD):    -3.614ns = ( 21.386 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.744    21.386    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.459    21.845 r  spi/tx_reg/Q
                         net (fo=6, routed)           0.658    22.503    spi/tx_reg_n_0
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    22.655 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859    23.514    spi/internal_shift[24]_i_2_n_0
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    H16                  IBUF                         0.000    75.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    76.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    68.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    70.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    71.798    spi/clk
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[13]/C  (IS_INVERTED)
                         clock pessimism             -0.435    71.363    
                         clock uncertainty           -0.169    71.194    
    SLICE_X40Y29         FDSE (Setup_fdse_C_CE)      -0.410    70.784    spi/internal_shift_reg[13]
  -------------------------------------------------------------------
                         required time                         70.784    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 spi/tx_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[14]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        2.128ns  (logic 0.611ns (28.709%)  route 1.517ns (71.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 71.798 - 75.000 ) 
    Source Clock Delay      (SCD):    -3.614ns = ( 21.386 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.744    21.386    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.459    21.845 r  spi/tx_reg/Q
                         net (fo=6, routed)           0.658    22.503    spi/tx_reg_n_0
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    22.655 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859    23.514    spi/internal_shift[24]_i_2_n_0
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    H16                  IBUF                         0.000    75.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    76.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    68.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    70.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    71.798    spi/clk
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[14]/C  (IS_INVERTED)
                         clock pessimism             -0.435    71.363    
                         clock uncertainty           -0.169    71.194    
    SLICE_X40Y29         FDSE (Setup_fdse_C_CE)      -0.410    70.784    spi/internal_shift_reg[14]
  -------------------------------------------------------------------
                         required time                         70.784    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 spi/tx_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[15]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        2.128ns  (logic 0.611ns (28.709%)  route 1.517ns (71.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 71.798 - 75.000 ) 
    Source Clock Delay      (SCD):    -3.614ns = ( 21.386 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.744    21.386    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.459    21.845 r  spi/tx_reg/Q
                         net (fo=6, routed)           0.658    22.503    spi/tx_reg_n_0
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    22.655 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859    23.514    spi/internal_shift[24]_i_2_n_0
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    H16                  IBUF                         0.000    75.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    76.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    68.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    70.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    71.798    spi/clk
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.435    71.363    
                         clock uncertainty           -0.169    71.194    
    SLICE_X40Y29         FDSE (Setup_fdse_C_CE)      -0.410    70.784    spi/internal_shift_reg[15]
  -------------------------------------------------------------------
                         required time                         70.784    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.270ns  (required time - arrival time)
  Source:                 spi/tx_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        2.128ns  (logic 0.611ns (28.709%)  route 1.517ns (71.291%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 71.798 - 75.000 ) 
    Source Clock Delay      (SCD):    -3.614ns = ( 21.386 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.744    21.386    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.459    21.845 r  spi/tx_reg/Q
                         net (fo=6, routed)           0.658    22.503    spi/tx_reg_n_0
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.152    22.655 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859    23.514    spi/internal_shift[24]_i_2_n_0
    SLICE_X40Y29         FDRE                                         r  spi/internal_shift_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    H16                  IBUF                         0.000    75.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    76.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    68.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    70.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    71.798    spi/clk
    SLICE_X40Y29         FDRE                                         r  spi/internal_shift_reg[16]/C  (IS_INVERTED)
                         clock pessimism             -0.435    71.363    
                         clock uncertainty           -0.169    71.194    
    SLICE_X40Y29         FDRE (Setup_fdre_C_CE)      -0.410    70.784    spi/internal_shift_reg[16]
  -------------------------------------------------------------------
                         required time                         70.784    
                         arrival time                         -23.514    
  -------------------------------------------------------------------
                         slack                                 47.270    

Slack (MET) :             47.359ns  (required time - arrival time)
  Source:                 spi/tx_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[1]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.930ns  (logic 0.583ns (30.213%)  route 1.347ns (69.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 71.798 - 75.000 ) 
    Source Clock Delay      (SCD):    -3.614ns = ( 21.386 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.744    21.386    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.459    21.845 f  spi/tx_reg/Q
                         net (fo=6, routed)           0.658    22.503    spi/tx_reg_n_0
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.627 r  spi/internal_shift[24]_i_1/O
                         net (fo=24, routed)          0.689    23.316    spi/internal_shift[24]_i_1_n_0
    SLICE_X42Y30         FDSE                                         r  spi/internal_shift_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    H16                  IBUF                         0.000    75.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    76.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    68.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    70.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    71.798    spi/clk
    SLICE_X42Y30         FDSE                                         r  spi/internal_shift_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.435    71.363    
                         clock uncertainty           -0.169    71.194    
    SLICE_X42Y30         FDSE (Setup_fdse_C_S)       -0.519    70.675    spi/internal_shift_reg[1]
  -------------------------------------------------------------------
                         required time                         70.675    
                         arrival time                         -23.316    
  -------------------------------------------------------------------
                         slack                                 47.359    

Slack (MET) :             47.359ns  (required time - arrival time)
  Source:                 spi/tx_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[2]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 fall@75.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        1.930ns  (logic 0.583ns (30.213%)  route 1.347ns (69.787%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 71.798 - 75.000 ) 
    Source Clock Delay      (SCD):    -3.614ns = ( 21.386 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.435ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.744    21.386    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.459    21.845 f  spi/tx_reg/Q
                         net (fo=6, routed)           0.658    22.503    spi/tx_reg_n_0
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.124    22.627 r  spi/internal_shift[24]_i_1/O
                         net (fo=24, routed)          0.689    23.316    spi/internal_shift[24]_i_1_n_0
    SLICE_X42Y30         FDSE                                         r  spi/internal_shift_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     75.000    75.000 f  
    H16                  IBUF                         0.000    75.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    76.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    68.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    70.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    70.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    71.798    spi/clk
    SLICE_X42Y30         FDSE                                         r  spi/internal_shift_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.435    71.363    
                         clock uncertainty           -0.169    71.194    
    SLICE_X42Y30         FDSE (Setup_fdse_C_S)       -0.519    70.675    spi/internal_shift_reg[2]
  -------------------------------------------------------------------
                         required time                         70.675    
                         arrival time                         -23.316    
  -------------------------------------------------------------------
                         slack                                 47.359    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 spi/internal_shift_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[1]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.244ns  (logic 0.146ns (59.836%)  route 0.098ns (40.164%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 24.364 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns = ( 24.318 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440    25.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    23.210 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    23.706    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.732 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.586    24.318    spi/clk
    SLICE_X43Y30         FDRE                                         r  spi/internal_shift_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.146    24.464 r  spi/internal_shift_reg[0]/Q
                         net (fo=3, routed)           0.098    24.562    spi/p_1_in[1]
    SLICE_X42Y30         FDSE                                         r  spi/internal_shift_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.853    24.364    spi/clk
    SLICE_X42Y30         FDSE                                         r  spi/internal_shift_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.033    24.331    
    SLICE_X42Y30         FDSE (Hold_fdse_C_D)         0.089    24.420    spi/internal_shift_reg[1]
  -------------------------------------------------------------------
                         required time                        -24.420    
                         arrival time                          24.562    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 spi/internal_shift_reg[19]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[20]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.291ns  (logic 0.167ns (57.415%)  route 0.124ns (42.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 24.317 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440    25.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    23.210 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    23.706    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.732 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.585    24.317    spi/clk
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[19]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.167    24.484 r  spi/internal_shift_reg[19]/Q
                         net (fo=2, routed)           0.124    24.608    spi/p_1_in[20]
    SLICE_X42Y29         FDSE                                         r  spi/internal_shift_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X42Y29         FDSE                                         r  spi/internal_shift_reg[20]/C  (IS_INVERTED)
                         clock pessimism             -0.046    24.317    
    SLICE_X42Y29         FDSE (Hold_fdse_C_D)         0.080    24.397    spi/internal_shift_reg[20]
  -------------------------------------------------------------------
                         required time                        -24.397    
                         arrival time                          24.608    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 spi/internal_shift_reg[4]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[5]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.290ns  (logic 0.167ns (57.565%)  route 0.123ns (42.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 24.364 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns = ( 24.318 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440    25.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    23.210 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    23.706    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.732 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.586    24.318    spi/clk
    SLICE_X42Y30         FDSE                                         r  spi/internal_shift_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDSE (Prop_fdse_C_Q)         0.167    24.485 r  spi/internal_shift_reg[4]/Q
                         net (fo=2, routed)           0.123    24.608    spi/p_1_in[5]
    SLICE_X42Y30         FDSE                                         r  spi/internal_shift_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.853    24.364    spi/clk
    SLICE_X42Y30         FDSE                                         r  spi/internal_shift_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.046    24.318    
    SLICE_X42Y30         FDSE (Hold_fdse_C_D)         0.064    24.382    spi/internal_shift_reg[5]
  -------------------------------------------------------------------
                         required time                        -24.382    
                         arrival time                          24.608    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 spi/internal_shift_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.336ns  (logic 0.146ns (43.468%)  route 0.190ns (56.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 24.317 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440    25.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    23.210 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    23.706    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.732 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.585    24.317    spi/clk
    SLICE_X40Y29         FDRE                                         r  spi/internal_shift_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDRE (Prop_fdre_C_Q)         0.146    24.463 r  spi/internal_shift_reg[16]/Q
                         net (fo=2, routed)           0.190    24.653    spi/p_1_in[17]
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[17]/C  (IS_INVERTED)
                         clock pessimism             -0.032    24.331    
    SLICE_X42Y29         FDRE (Hold_fdre_C_D)         0.089    24.420    spi/internal_shift_reg[17]
  -------------------------------------------------------------------
                         required time                        -24.420    
                         arrival time                          24.653    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 spi/internal_shift_reg[9]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[10]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.630%)  route 0.181ns (55.370%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns = ( 24.318 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440    25.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    23.210 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    23.706    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.732 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.586    24.318    spi/clk
    SLICE_X40Y30         FDSE                                         r  spi/internal_shift_reg[9]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.146    24.464 r  spi/internal_shift_reg[9]/Q
                         net (fo=2, routed)           0.181    24.645    spi/p_1_in[10]
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[10]/C  (IS_INVERTED)
                         clock pessimism             -0.032    24.331    
    SLICE_X41Y29         FDSE (Hold_fdse_C_D)         0.077    24.408    spi/internal_shift_reg[10]
  -------------------------------------------------------------------
                         required time                        -24.408    
                         arrival time                          24.645    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 spi/internal_shift_reg[7]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[8]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.277ns  (logic 0.151ns (54.535%)  route 0.126ns (45.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 24.364 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns = ( 24.318 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440    25.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    23.210 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    23.706    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.732 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.586    24.318    spi/clk
    SLICE_X42Y30         FDSE                                         r  spi/internal_shift_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDSE (Prop_fdse_C_Q)         0.151    24.469 r  spi/internal_shift_reg[7]/Q
                         net (fo=2, routed)           0.126    24.595    spi/p_1_in[8]
    SLICE_X40Y30         FDSE                                         r  spi/internal_shift_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.853    24.364    spi/clk
    SLICE_X40Y30         FDSE                                         r  spi/internal_shift_reg[8]/C  (IS_INVERTED)
                         clock pessimism             -0.032    24.332    
    SLICE_X40Y30         FDSE (Hold_fdse_C_D)         0.024    24.356    spi/internal_shift_reg[8]
  -------------------------------------------------------------------
                         required time                        -24.356    
                         arrival time                          24.595    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 spi/internal_shift_reg[14]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[15]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.329ns  (logic 0.146ns (44.349%)  route 0.183ns (55.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 24.317 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440    25.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    23.210 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    23.706    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.732 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.585    24.317    spi/clk
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[14]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y29         FDSE (Prop_fdse_C_Q)         0.146    24.463 r  spi/internal_shift_reg[14]/Q
                         net (fo=2, routed)           0.183    24.646    spi/p_1_in[15]
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[15]/C  (IS_INVERTED)
                         clock pessimism             -0.046    24.317    
    SLICE_X40Y29         FDSE (Hold_fdse_C_D)         0.077    24.394    spi/internal_shift_reg[15]
  -------------------------------------------------------------------
                         required time                        -24.394    
                         arrival time                          24.646    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 spi/internal_shift_reg[10]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[11]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.327ns  (logic 0.146ns (44.597%)  route 0.181ns (55.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 24.317 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440    25.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    23.210 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    23.706    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.732 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.585    24.317    spi/clk
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y29         FDSE (Prop_fdse_C_Q)         0.146    24.463 r  spi/internal_shift_reg[10]/Q
                         net (fo=2, routed)           0.181    24.644    spi/p_1_in[11]
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.046    24.317    
    SLICE_X41Y29         FDSE (Hold_fdse_C_D)         0.073    24.390    spi/internal_shift_reg[11]
  -------------------------------------------------------------------
                         required time                        -24.390    
                         arrival time                          24.644    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 spi/internal_shift_reg[20]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[21]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.321ns  (logic 0.167ns (51.996%)  route 0.154ns (48.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.683ns = ( 24.317 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440    25.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    23.210 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    23.706    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.732 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.585    24.317    spi/clk
    SLICE_X42Y29         FDSE                                         r  spi/internal_shift_reg[20]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDSE (Prop_fdse_C_Q)         0.167    24.484 r  spi/internal_shift_reg[20]/Q
                         net (fo=2, routed)           0.154    24.638    spi/p_1_in[21]
    SLICE_X42Y29         FDSE                                         r  spi/internal_shift_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X42Y29         FDSE                                         r  spi/internal_shift_reg[21]/C  (IS_INVERTED)
                         clock pessimism             -0.046    24.317    
    SLICE_X42Y29         FDSE (Hold_fdse_C_D)         0.064    24.381    spi/internal_shift_reg[21]
  -------------------------------------------------------------------
                         required time                        -24.381    
                         arrival time                          24.638    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 spi/internal_shift_reg[8]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi/internal_shift_reg[9]/D
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 fall@25.000ns - clk_out1_clk_wiz_0 fall@25.000ns)
  Data Path Delay:        0.331ns  (logic 0.146ns (44.142%)  route 0.185ns (55.857%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 24.364 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.682ns = ( 24.318 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440    25.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    23.210 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    23.706    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.732 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.586    24.318    spi/clk
    SLICE_X40Y30         FDSE                                         r  spi/internal_shift_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y30         FDSE (Prop_fdse_C_Q)         0.146    24.464 r  spi/internal_shift_reg[8]/Q
                         net (fo=2, routed)           0.185    24.649    spi/p_1_in[9]
    SLICE_X40Y30         FDSE                                         r  spi/internal_shift_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.853    24.364    spi/clk
    SLICE_X40Y30         FDSE                                         r  spi/internal_shift_reg[9]/C  (IS_INVERTED)
                         clock pessimism             -0.046    24.318    
    SLICE_X40Y30         FDSE (Hold_fdse_C_D)         0.073    24.391    spi/internal_shift_reg[9]
  -------------------------------------------------------------------
                         required time                        -24.391    
                         arrival time                          24.649    
  -------------------------------------------------------------------
                         slack                                  0.258    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17  instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X43Y29    spi/begin_out_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         50.000      49.000     SLICE_X43Y30    spi/internal_shift_reg[0]/C
Min Period        n/a     FDSE/C             n/a            1.000         50.000      49.000     SLICE_X41Y29    spi/internal_shift_reg[10]/C
Min Period        n/a     FDSE/C             n/a            1.000         50.000      49.000     SLICE_X41Y29    spi/internal_shift_reg[11]/C
Min Period        n/a     FDSE/C             n/a            1.000         50.000      49.000     SLICE_X41Y29    spi/internal_shift_reg[12]/C
Min Period        n/a     FDSE/C             n/a            1.000         50.000      49.000     SLICE_X40Y29    spi/internal_shift_reg[13]/C
Min Period        n/a     FDSE/C             n/a            1.000         50.000      49.000     SLICE_X40Y29    spi/internal_shift_reg[14]/C
Min Period        n/a     FDSE/C             n/a            1.000         50.000      49.000     SLICE_X40Y29    spi/internal_shift_reg[15]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X43Y29    spi/begin_out_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X43Y29    spi/begin_out_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X43Y30    spi/internal_shift_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X43Y30    spi/internal_shift_reg[0]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         25.000      24.500     SLICE_X41Y29    spi/internal_shift_reg[10]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         25.000      24.500     SLICE_X41Y29    spi/internal_shift_reg[10]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         25.000      24.500     SLICE_X41Y29    spi/internal_shift_reg[11]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         25.000      24.500     SLICE_X41Y29    spi/internal_shift_reg[11]/C
Low Pulse Width   Slow    FDSE/C             n/a            0.500         25.000      24.500     SLICE_X41Y29    spi/internal_shift_reg[12]/C
Low Pulse Width   Fast    FDSE/C             n/a            0.500         25.000      24.500     SLICE_X41Y29    spi/internal_shift_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X43Y29    spi/begin_out_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X43Y29    spi/begin_out_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X43Y30    spi/internal_shift_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         25.000      24.500     SLICE_X43Y30    spi/internal_shift_reg[0]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         25.000      24.500     SLICE_X41Y29    spi/internal_shift_reg[10]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         25.000      24.500     SLICE_X41Y29    spi/internal_shift_reg[10]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         25.000      24.500     SLICE_X41Y29    spi/internal_shift_reg[11]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         25.000      24.500     SLICE_X41Y29    spi/internal_shift_reg[11]/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         25.000      24.500     SLICE_X41Y29    spi/internal_shift_reg[12]/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         25.000      24.500     SLICE_X41Y29    spi/internal_shift_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.827ns  (logic 0.124ns (6.786%)  route 1.703ns (93.214%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.703     1.703    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X15Y38         LUT1 (Prop_lut1_I0_O)        0.124     1.827 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.827    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X15Y38         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.501     3.259    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y38         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.771ns  (logic 0.045ns (5.834%)  route 0.726ns (94.166%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.726     0.726    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X15Y38         LUT1 (Prop_lut1_I0_O)        0.045     0.771 r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.771    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X15Y38         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.831     1.779    d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X15Y38         FDRE                                         r  d1/design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 0.610ns (13.564%)  route 3.887ns (86.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.675     3.714    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.226     7.397    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.154     7.551 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     8.212    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y46         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.510     3.268    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y46         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 0.610ns (13.564%)  route 3.887ns (86.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.675     3.714    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.226     7.397    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.154     7.551 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     8.212    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y46         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.510     3.268    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y46         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.497ns  (logic 0.610ns (13.564%)  route 3.887ns (86.436%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.675     3.714    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.226     7.397    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.154     7.551 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.661     8.212    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y46         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.510     3.268    d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y46         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 0.580ns (13.098%)  route 3.848ns (86.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.675     3.714    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.226     7.397    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.521 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     8.142    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X12Y46         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.510     3.268    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y46         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 0.580ns (13.098%)  route 3.848ns (86.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.675     3.714    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.226     7.397    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.521 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     8.142    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X12Y46         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.510     3.268    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y46         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 0.580ns (13.098%)  route 3.848ns (86.902%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.447ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.268ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.675     3.714    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          3.226     7.397    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y46         LUT1 (Prop_lut1_I0_O)        0.124     7.521 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.622     8.142    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X12Y46         FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.510     3.268    d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X12Y46         FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 0.580ns (13.521%)  route 3.710ns (86.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.675     3.714    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.941     7.112    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.236 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.768     8.004    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y41         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.509     3.267    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y41         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 0.580ns (13.521%)  route 3.710ns (86.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.675     3.714    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.941     7.112    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.236 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.768     8.004    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y41         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.509     3.267    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y41         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.290ns  (logic 0.580ns (13.521%)  route 3.710ns (86.479%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.267ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.675     3.714    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.941     7.112    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X15Y41         LUT1 (Prop_lut1_I0_O)        0.124     7.236 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.768     8.004    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y41         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.509     3.267    d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y41         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.158ns  (logic 0.609ns (14.645%)  route 3.549ns (85.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.262ns
    Source Clock Delay      (SCD):    3.714ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.675     3.714    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.456     4.170 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          2.653     6.824    d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X14Y45         LUT1 (Prop_lut1_I0_O)        0.153     6.977 f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.896     7.873    d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y45         FDCE                                         f  d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.666     1.666    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.757 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.504     3.262    d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y45         FDCE                                         r  d1/design_1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.652%)  route 0.635ns (77.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.378     1.911    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.257     2.213    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y36         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.831     1.779    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.652%)  route 0.635ns (77.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.378     1.911    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.257     2.213    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y36         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.831     1.779    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.821ns  (logic 0.186ns (22.652%)  route 0.635ns (77.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.378     1.911    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.257     2.213    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y36         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.831     1.779    d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.436%)  route 0.643ns (77.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.467     2.000    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.045 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.176     2.221    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y38         FDCE                                         f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.834     1.782    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y38         FDCE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.436%)  route 0.643ns (77.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.467     2.000    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.045 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.176     2.221    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y38         FDCE                                         f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.834     1.782    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y38         FDCE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.186ns (22.436%)  route 0.643ns (77.564%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.390ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.782ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.467     2.000    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y35         LUT1 (Prop_lut1_I0_O)        0.045     2.045 f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.176     2.221    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X13Y38         FDCE                                         f  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.834     1.782    d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X13Y38         FDCE                                         r  d1/design_1_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.628%)  route 0.674ns (78.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.378     1.911    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.296     2.252    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y36         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.828     1.776    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.628%)  route 0.674ns (78.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.378     1.911    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.296     2.252    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y36         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.828     1.776    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.860ns  (logic 0.186ns (21.628%)  route 0.674ns (78.372%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.384ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.776ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.378     1.911    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/src_arst
    SLICE_X13Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.956 f  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.296     2.252    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol
    SLICE_X14Y36         FDCE                                         f  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.828     1.776    d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/dest_clk
    SLICE_X14Y36         FDCE                                         r  d1/design_1_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.979ns  (logic 0.186ns (18.996%)  route 0.793ns (81.004%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.387ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.779ns
    Source Clock Delay      (SCD):    1.392ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.562     1.392    d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X15Y37         FDRE                                         r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y37         FDRE (Prop_fdre_C_Q)         0.141     1.533 r  d1/design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=25, routed)          0.614     2.147    d1/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X8Y35          LUT1 (Prop_lut1_I0_O)        0.045     2.192 f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff[2]_i_1/O
                         net (fo=3, routed)           0.179     2.371    d1/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol
    SLICE_X9Y35          FDCE                                         f  d1/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.919     0.919    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.948 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.831     1.779    d1/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X9Y35          FDCE                                         r  d1/design_1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/test_ram_2_0/inst/t_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            t[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.061ns  (logic 4.120ns (51.110%)  route 3.941ns (48.890%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDSE                         0.000     0.000 r  d1/design_1_i/test_ram_2_0/inst/t_reg[4]/C
    SLICE_X7Y35          FDSE (Prop_fdse_C_Q)         0.419     0.419 r  d1/design_1_i/test_ram_2_0/inst/t_reg[4]/Q
                         net (fo=1, routed)           3.941     4.360    t_OBUF[4]
    W19                  OBUF (Prop_obuf_I_O)         3.701     8.061 r  t_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.061    t[4]
    W19                                                               r  t[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/test_ram_2_0/inst/t_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            t[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.913ns  (logic 3.984ns (50.342%)  route 3.930ns (49.658%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDSE                         0.000     0.000 r  d1/design_1_i/test_ram_2_0/inst/t_reg[3]/C
    SLICE_X7Y35          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  d1/design_1_i/test_ram_2_0/inst/t_reg[3]/Q
                         net (fo=1, routed)           3.930     4.386    t_OBUF[3]
    W18                  OBUF (Prop_obuf_I_O)         3.528     7.913 r  t_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.913    t[3]
    W18                                                               r  t[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/test_ram_2_0/inst/t_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            t[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.441ns  (logic 4.039ns (54.279%)  route 3.402ns (45.721%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDSE                         0.000     0.000 r  d1/design_1_i/test_ram_2_0/inst/t_reg[2]/C
    SLICE_X7Y35          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  d1/design_1_i/test_ram_2_0/inst/t_reg[2]/Q
                         net (fo=1, routed)           3.402     3.858    t_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.583     7.441 r  t_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.441    t[2]
    U19                                                               r  t[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/test_ram_2_0/inst/t_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            t[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 4.041ns (55.471%)  route 3.244ns (44.529%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDSE                         0.000     0.000 r  d1/design_1_i/test_ram_2_0/inst/t_reg[1]/C
    SLICE_X7Y35          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  d1/design_1_i/test_ram_2_0/inst/t_reg[1]/Q
                         net (fo=1, routed)           3.244     3.700    t_OBUF[1]
    U18                  OBUF (Prop_obuf_I_O)         3.585     7.285 r  t_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.285    t[1]
    U18                                                               r  t[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/test_ram_2_0/inst/t_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            t[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.097ns  (logic 4.071ns (57.358%)  route 3.026ns (42.642%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y35          FDSE                         0.000     0.000 r  d1/design_1_i/test_ram_2_0/inst/t_reg[0]/C
    SLICE_X7Y35          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  d1/design_1_i/test_ram_2_0/inst/t_reg[0]/Q
                         net (fo=1, routed)           3.026     3.482    t_OBUF[0]
    Y17                  OBUF (Prop_obuf_I_O)         3.615     7.097 r  t_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.097    t[0]
    Y17                                                               r  t[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.605ns  (logic 2.454ns (68.070%)  route 1.151ns (31.930%))
  Logic Levels:           1  (RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.454     2.454 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=1, routed)           1.151     3.605    d1/design_1_i/test_ram_2_0/inst/data_read[0]
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.471ns  (logic 2.454ns (70.701%)  route 1.017ns (29.299%))
  Logic Levels:           1  (RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     2.454 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=1, routed)           1.017     3.471    d1/design_1_i/test_ram_2_0/inst/data_read[1]
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.299ns  (logic 2.454ns (74.390%)  route 0.845ns (25.610%))
  Logic Levels:           1  (RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.454     2.454 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=1, routed)           0.845     3.299    d1/design_1_i/test_ram_2_0/inst/data_read[3]
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.140ns  (logic 2.454ns (78.154%)  route 0.686ns (21.846%))
  Logic Levels:           1  (RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     2.454 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[4]
                         net (fo=1, routed)           0.686     3.140    d1/design_1_i/test_ram_2_0/inst/data_read[4]
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.988ns  (logic 2.454ns (82.127%)  route 0.534ns (17.873%))
  Logic Levels:           1  (RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     2.454 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=1, routed)           0.534     2.988    d1/design_1_i/test_ram_2_0/inst/data_read[2]
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.416%)  route 0.131ns (50.584%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.131     0.259    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X4Y35          SRL16E                                       r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[0]/Q
                         net (fo=2, routed)           0.070     0.198    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg_n_0_[0]
    SLICE_X5Y35          LUT2 (Prop_lut2_I0_O)        0.099     0.297 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1/O
                         net (fo=1, routed)           0.000     0.297    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
                            (rising edge-triggered cell SRL16E)
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.488ns  (logic 0.488ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRL16E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y35          SRL16E                       0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
    SLICE_X4Y35          SRL16E (Prop_srl16e_CLK_Q)
                                                      0.488     0.488 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/Q
                         net (fo=1, routed)           0.000     0.488    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3_n_0
    SLICE_X4Y35          FDRE                                         r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.141ns (27.823%)  route 0.366ns (72.177%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           0.366     0.507    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ram_rstram_b
    RAMB36_X0Y7          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.688ns  (logic 0.141ns (20.500%)  route 0.547ns (79.500%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE                         0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/C
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/SAFETY_CKT_GEN.POR_B_reg/Q
                         net (fo=2, routed)           0.547     0.688    d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/POR_B
    RAMB36_X0Y8          RAMB36E1                                     r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/RSTRAMB
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.770ns  (logic 0.585ns (75.967%)  route 0.185ns (24.033%))
  Logic Levels:           1  (RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.585     0.585 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[2]
                         net (fo=1, routed)           0.185     0.770    d1/design_1_i/test_ram_2_0/inst/data_read[2]
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.827ns  (logic 0.585ns (70.742%)  route 0.242ns (29.258%))
  Logic Levels:           1  (RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585     0.585 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[4]
                         net (fo=1, routed)           0.242     0.827    d1/design_1_i/test_ram_2_0/inst/data_read[4]
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.904ns  (logic 0.585ns (64.723%)  route 0.319ns (35.277%))
  Logic Levels:           1  (RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.585     0.585 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[3]
                         net (fo=1, routed)           0.319     0.904    d1/design_1_i/test_ram_2_0/inst/data_read[3]
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.990ns  (logic 0.585ns (59.084%)  route 0.405ns (40.916%))
  Logic Levels:           1  (RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.585     0.585 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[0]
                         net (fo=1, routed)           0.405     0.990    d1/design_1_i/test_ram_2_0/inst/data_read[0]
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.043ns  (logic 0.585ns (56.090%)  route 0.458ns (43.910%))
  Logic Levels:           1  (RAMB36E1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1                     0.000     0.000 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      0.585     0.585 r  d1/design_1_i/axi_bram_ctrl_0_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/DOBDO[1]
                         net (fo=1, routed)           0.458     1.043    d1/design_1_i/test_ram_2_0/inst/data_read[1]
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.742ns  (logic 0.642ns (36.847%)  route 1.100ns (63.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.682     3.721    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     4.239 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.573     4.812    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.124     4.936 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.528     5.464    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[1]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.742ns  (logic 0.642ns (36.847%)  route 1.100ns (63.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.682     3.721    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     4.239 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.573     4.812    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.124     4.936 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.528     5.464    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[2]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.742ns  (logic 0.642ns (36.847%)  route 1.100ns (63.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.682     3.721    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     4.239 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.573     4.812    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.124     4.936 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.528     5.464    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[3]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.742ns  (logic 0.642ns (36.847%)  route 1.100ns (63.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.682     3.721    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     4.239 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.573     4.812    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.124     4.936 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.528     5.464    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[4]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.742ns  (logic 0.642ns (36.847%)  route 1.100ns (63.153%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.938     1.938    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.039 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.682     3.721    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.518     4.239 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.573     4.812    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.124     4.936 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.528     5.464    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[4]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.209ns (34.413%)  route 0.398ns (65.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.566     1.396    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164     1.560 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.226     1.786    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.173     2.003    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[1]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.209ns (34.413%)  route 0.398ns (65.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.566     1.396    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164     1.560 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.226     1.786    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.173     2.003    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[1]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[2]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.209ns (34.413%)  route 0.398ns (65.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.566     1.396    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164     1.560 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.226     1.786    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.173     2.003    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[2]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[3]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.209ns (34.413%)  route 0.398ns (65.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.566     1.396    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164     1.560 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.226     1.786    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.173     2.003    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[3]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d1/design_1_i/test_ram_2_0/inst/t_reg[4]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.209ns (34.413%)  route 0.398ns (65.587%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  d1/design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.804     0.804    d1/design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.830 r  d1/design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.566     1.396    d1/design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X6Y39          FDRE                                         r  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164     1.560 f  d1/design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           0.226     1.786    d1/design_1_i/test_ram_2_0/inst/ready
    SLICE_X7Y35          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  d1/design_1_i/test_ram_2_0/inst/t[4]_i_1/O
                         net (fo=5, routed)           0.173     2.003    d1/design_1_i/test_ram_2_0/inst/t[4]_i_1_n_0
    SLICE_X7Y35          FDSE                                         r  d1/design_1_i/test_ram_2_0/inst/t_reg[4]/S
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 spi/internal_shift_reg[3]/C
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.107ns  (logic 4.449ns (48.853%)  route 4.658ns (51.147%))
  Logic Levels:           4  (LUT4=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.745    21.387    spi/clk
    SLICE_X42Y30         FDSE                                         r  spi/internal_shift_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDSE (Prop_fdse_C_Q)         0.524    21.911 r  spi/internal_shift_reg[3]/Q
                         net (fo=2, routed)           1.070    22.981    spi/p_1_in[4]
    SLICE_X42Y30         LUT4 (Prop_lut4_I1_O)        0.124    23.105 r  spi/spi_clk_INST_0_i_5/O
                         net (fo=1, routed)           0.689    23.794    spi/spi_clk_INST_0_i_5_n_0
    SLICE_X42Y30         LUT5 (Prop_lut5_I4_O)        0.124    23.918 r  spi/spi_clk_INST_0_i_2/O
                         net (fo=2, routed)           0.791    24.710    spi/spi_clk_INST_0_i_2_n_0
    SLICE_X43Y29         LUT5 (Prop_lut5_I2_O)        0.124    24.834 r  spi/spi_clk_INST_0/O
                         net (fo=1, routed)           2.107    26.941    spi_clk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.553    30.494 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000    30.494    spi_clk
    Y18                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/internal_shift_reg[24]/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 4.328ns (56.106%)  route 3.386ns (43.894%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.744    21.386    spi/clk
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[24]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.484    21.870 r  spi/internal_shift_reg[24]/Q
                         net (fo=2, routed)           1.144    23.014    spi/p_0_in
    SLICE_X43Y29         LUT2 (Prop_lut2_I1_O)        0.298    23.312 r  spi/sdi_INST_0/O
                         net (fo=1, routed)           2.242    25.554    sdi_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.546    29.101 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000    29.101    sdi
    Y19                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/tx_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.061ns  (logic 4.449ns (63.006%)  route 2.612ns (36.994%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.306    26.306    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.519    17.787 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    19.541    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    19.642 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.744    21.386    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.459    21.845 f  spi/tx_reg/Q
                         net (fo=6, routed)           0.895    22.740    spi/tx_reg_n_0
    SLICE_X43Y29         LUT1 (Prop_lut1_I0_O)        0.150    22.890 r  spi/LD_INST_0/O
                         net (fo=1, routed)           1.717    24.607    LD_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.840    28.447 r  LD_OBUF_inst/O
                         net (fo=0)                   0.000    28.447    LD
    W14                                                               r  LD (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            spi_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.153ns  (logic 1.325ns (42.010%)  route 1.829ns (57.990%))
  Logic Levels:           3  (BUFG=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440     0.440    instance_name/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    -1.790 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -1.293    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.267 r  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.809    -0.458    spi/clk
    SLICE_X43Y29         LUT5 (Prop_lut5_I4_O)        0.045    -0.413 r  spi/spi_clk_INST_0/O
                         net (fo=1, routed)           0.522     0.109    spi_clk_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.254     1.363 r  spi_clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.363    spi_clk
    Y18                                                               r  spi_clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/tx_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.587ns (70.572%)  route 0.662ns (29.428%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440    25.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    23.210 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    23.706    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.732 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.585    24.317    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/tx_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.146    24.463 f  spi/tx_reg/Q
                         net (fo=6, routed)           0.300    24.763    spi/tx_reg_n_0
    SLICE_X43Y29         LUT1 (Prop_lut1_I0_O)        0.042    24.805 r  spi/LD_INST_0/O
                         net (fo=1, routed)           0.362    25.167    LD_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.399    26.566 r  LD_OBUF_inst/O
                         net (fo=0)                   0.000    26.566    LD
    W14                                                               r  LD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 spi/begin_out_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            sdi
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.271ns  (logic 1.438ns (63.327%)  route 0.833ns (36.673%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.440    25.440    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.231    23.210 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    23.706    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.732 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.585    24.317    spi/clk
    SLICE_X43Y29         FDRE                                         r  spi/begin_out_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.146    24.463 r  spi/begin_out_reg/Q
                         net (fo=2, routed)           0.234    24.697    spi/begin_out
    SLICE_X43Y29         LUT2 (Prop_lut2_I0_O)        0.045    24.742 r  spi/sdi_INST_0/O
                         net (fo=1, routed)           0.598    25.341    sdi_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         1.247    26.588 r  sdi_OBUF_inst/O
                         net (fo=0)                   0.000    26.588    sdi
    Y19                                                               r  sdi (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.387ns  (logic 0.029ns (2.091%)  route 1.358ns (97.909%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     20.000    20.000 f  
    H16                  IBUF                         0.000    20.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    20.481    instance_name/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.543    17.938 f  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544    18.482    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    18.511 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.814    19.325    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.181ns  (logic 0.091ns (2.861%)  route 3.090ns (97.139%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.337ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181     1.181    instance_name/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.637    -6.456 r  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -4.862    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.771 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.496    -3.275    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[10]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.627ns (28.376%)  route 4.107ns (71.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 21.798 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           3.248     4.725    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.150     4.875 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859     5.734    spi/internal_shift[24]_i_2_n_0
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    26.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    18.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    21.798    spi/clk
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[10]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[11]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.627ns (28.376%)  route 4.107ns (71.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 21.798 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           3.248     4.725    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.150     4.875 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859     5.734    spi/internal_shift[24]_i_2_n_0
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    26.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    18.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    21.798    spi/clk
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[12]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.627ns (28.376%)  route 4.107ns (71.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 21.798 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           3.248     4.725    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.150     4.875 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859     5.734    spi/internal_shift[24]_i_2_n_0
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    26.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    18.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    21.798    spi/clk
    SLICE_X41Y29         FDSE                                         r  spi/internal_shift_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[13]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.627ns (28.376%)  route 4.107ns (71.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 21.798 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           3.248     4.725    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.150     4.875 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859     5.734    spi/internal_shift[24]_i_2_n_0
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    26.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    18.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    21.798    spi/clk
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[14]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.627ns (28.376%)  route 4.107ns (71.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 21.798 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           3.248     4.725    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.150     4.875 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859     5.734    spi/internal_shift[24]_i_2_n_0
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    26.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    18.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    21.798    spi/clk
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[14]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[15]/CE
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.627ns (28.376%)  route 4.107ns (71.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 21.798 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           3.248     4.725    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.150     4.875 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859     5.734    spi/internal_shift[24]_i_2_n_0
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    26.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    18.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    21.798    spi/clk
    SLICE_X40Y29         FDSE                                         r  spi/internal_shift_reg[15]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[16]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.734ns  (logic 1.627ns (28.376%)  route 4.107ns (71.624%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 21.798 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           3.248     4.725    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.150     4.875 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.859     5.734    spi/internal_shift[24]_i_2_n_0
    SLICE_X40Y29         FDRE                                         r  spi/internal_shift_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    26.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    18.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    21.798    spi/clk
    SLICE_X40Y29         FDRE                                         r  spi/internal_shift_reg[16]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[17]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.684ns  (logic 1.627ns (28.629%)  route 4.056ns (71.371%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 21.798 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           3.248     4.725    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.150     4.875 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.808     5.684    spi/internal_shift[24]_i_2_n_0
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    26.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    18.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    21.798    spi/clk
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[18]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.684ns  (logic 1.627ns (28.629%)  route 4.056ns (71.371%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 21.798 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           3.248     4.725    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.150     4.875 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.808     5.684    spi/internal_shift[24]_i_2_n_0
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    26.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    18.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    21.798    spi/clk
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[19]/CE
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.684ns  (logic 1.627ns (28.629%)  route 4.056ns (71.371%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -3.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.202ns = ( 21.798 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.417ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.331ns
    Phase Error              (PE):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           3.248     4.725    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I1_O)        0.150     4.875 r  spi/internal_shift[24]_i_2/O
                         net (fo=24, routed)          0.808     5.684    spi/internal_shift[24]_i_2_n_0
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          1.181    26.181    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.637    18.544 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594    20.138    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.229 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          1.568    21.798    spi/clk
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[19]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.587ns  (logic 0.290ns (18.274%)  route 1.297ns (81.726%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 24.364 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           1.297     1.542    spi/start_tx
    SLICE_X43Y30         LUT3 (Prop_lut3_I1_O)        0.045     1.587 r  spi/internal_shift[0]_i_1/O
                         net (fo=1, routed)           0.000     1.587    spi/internal_shift[0]_i_1_n_0
    SLICE_X43Y30         FDRE                                         r  spi/internal_shift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.853    24.364    spi/clk
    SLICE_X43Y30         FDRE                                         r  spi/internal_shift_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[17]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.290ns (16.278%)  route 1.492ns (83.722%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           1.350     1.595    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.640 r  spi/internal_shift[24]_i_1/O
                         net (fo=24, routed)          0.142     1.782    spi/internal_shift[24]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[17]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.290ns (16.278%)  route 1.492ns (83.722%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           1.350     1.595    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.640 r  spi/internal_shift[24]_i_1/O
                         net (fo=24, routed)          0.142     1.782    spi/internal_shift[24]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[18]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[19]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.290ns (16.278%)  route 1.492ns (83.722%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           1.350     1.595    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.640 r  spi/internal_shift[24]_i_1/O
                         net (fo=24, routed)          0.142     1.782    spi/internal_shift[24]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[19]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[20]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.290ns (16.278%)  route 1.492ns (83.722%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           1.350     1.595    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.640 r  spi/internal_shift[24]_i_1/O
                         net (fo=24, routed)          0.142     1.782    spi/internal_shift[24]_i_1_n_0
    SLICE_X42Y29         FDSE                                         r  spi/internal_shift_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X42Y29         FDSE                                         r  spi/internal_shift_reg[20]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[21]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.290ns (16.278%)  route 1.492ns (83.722%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           1.350     1.595    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.640 r  spi/internal_shift[24]_i_1/O
                         net (fo=24, routed)          0.142     1.782    spi/internal_shift[24]_i_1_n_0
    SLICE_X42Y29         FDSE                                         r  spi/internal_shift_reg[21]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X42Y29         FDSE                                         r  spi/internal_shift_reg[21]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[22]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.290ns (16.278%)  route 1.492ns (83.722%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           1.350     1.595    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.640 r  spi/internal_shift[24]_i_1/O
                         net (fo=24, routed)          0.142     1.782    spi/internal_shift[24]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[22]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[23]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.290ns (16.278%)  route 1.492ns (83.722%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           1.350     1.595    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.640 r  spi/internal_shift[24]_i_1/O
                         net (fo=24, routed)          0.142     1.782    spi/internal_shift[24]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[23]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[24]/R
                            (falling edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.782ns  (logic 0.290ns (16.278%)  route 1.492ns (83.722%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.637ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.637ns = ( 24.363 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           1.350     1.595    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.640 r  spi/internal_shift[24]_i_1/O
                         net (fo=24, routed)          0.142     1.782    spi/internal_shift[24]_i_1_n_0
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.852    24.363    spi/clk
    SLICE_X42Y29         FDRE                                         r  spi/internal_shift_reg[24]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 start_tx
                            (input port)
  Destination:            spi/internal_shift_reg[8]/S
                            (falling edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.784ns  (logic 0.290ns (16.258%)  route 1.494ns (83.742%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.636ns = ( 24.364 - 25.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  start_tx (IN)
                         net (fo=0)                   0.000     0.000    start_tx
    D19                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  start_tx_IBUF_inst/O
                         net (fo=4, routed)           1.350     1.595    spi/start_tx
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.045     1.640 r  spi/internal_shift[24]_i_1/O
                         net (fo=24, routed)          0.144     1.784    spi/internal_shift[24]_i_1_n_0
    SLICE_X40Y30         FDSE                                         r  spi/internal_shift_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    H16                  IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=12, routed)          0.481    25.481    instance_name/inst/clk_in1
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.543    22.938 f  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    23.482    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    23.511 f  instance_name/inst/clkout1_buf/O
                         net (fo=28, routed)          0.853    24.364    spi/clk
    SLICE_X40Y30         FDSE                                         r  spi/internal_shift_reg[8]/C  (IS_INVERTED)





