#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "E:\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\iverilog\lib\ivl\va_math.vpi";
S_0000018db7a08590 .scope module, "module_tb" "module_tb" 2 4;
 .timescale -9 -9;
v0000018db7a12af0_0 .var "addr", 2 0;
v0000018db7a12a50_0 .var "as", 0 0;
v0000018db7a12f50_0 .var "clk", 0 0;
v0000018db7a12ff0_0 .var "cs", 0 0;
v0000018db7a12b90_0 .net "irq", 0 0, v0000018db7a08e70_0;  1 drivers
v0000018db7a12870_0 .net "rd_data", 31 0, v0000018db7a119c0_0;  1 drivers
v0000018db7a129b0_0 .net "rdy", 0 0, v0000018db7a11a60_0;  1 drivers
v0000018db7a122d0_0 .var "rest", 0 0;
v0000018db7a12d70_0 .var "rw", 0 0;
v0000018db7a12730_0 .var "wr_data", 31 0;
S_0000018db7a08ba0 .scope module, "u_Timer" "Timer" 2 57, 3 3 0, S_0000018db7a08590;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rest";
    .port_info 2 /INPUT 1 "Timer_cs";
    .port_info 3 /INPUT 1 "Timer_as";
    .port_info 4 /INPUT 1 "Timer_rw";
    .port_info 5 /OUTPUT 1 "Timer_rdy";
    .port_info 6 /INPUT 3 "Timer_addr";
    .port_info 7 /INPUT 32 "Timer_wr_data";
    .port_info 8 /OUTPUT 32 "Timer_rd_data";
    .port_info 9 /OUTPUT 1 "Timer_irq";
v0000018db7a08d30_0 .net "Timer_addr", 2 0, v0000018db7a12af0_0;  1 drivers
v0000018db7a1ba50_0 .net "Timer_as", 0 0, v0000018db7a12a50_0;  1 drivers
v0000018db7a08dd0_0 .net "Timer_cs", 0 0, v0000018db7a12ff0_0;  1 drivers
v0000018db7a08e70_0 .var "Timer_irq", 0 0;
v0000018db7a119c0_0 .var "Timer_rd_data", 31 0;
v0000018db7a11a60_0 .var "Timer_rdy", 0 0;
v0000018db7a11b00_0 .net "Timer_rw", 0 0, v0000018db7a12d70_0;  1 drivers
v0000018db7a11ba0_0 .net "Timer_wr_data", 31 0, v0000018db7a12730_0;  1 drivers
v0000018db7a11c40_0 .net "clk", 0 0, v0000018db7a12f50_0;  1 drivers
v0000018db7a11ce0_0 .var "counter", 31 0;
v0000018db7a11d80_0 .var "expr_flag", 0 0;
v0000018db7a11e20_0 .var "expr_val", 31 0;
v0000018db7a11ec0_0 .var "mode", 1 0;
v0000018db7a11f60_0 .net "rest", 0 0, v0000018db7a122d0_0;  1 drivers
v0000018db7a12000_0 .var "start", 0 0;
E_0000018db7a07b00 .event posedge, v0000018db7a11c40_0;
E_0000018db7a079c0/0 .event anyedge, v0000018db7a11d80_0, v0000018db7a12000_0, v0000018db7a11ec0_0, v0000018db7a11ce0_0;
E_0000018db7a079c0/1 .event anyedge, v0000018db7a11e20_0;
E_0000018db7a079c0 .event/or E_0000018db7a079c0/0, E_0000018db7a079c0/1;
    .scope S_0000018db7a08ba0;
T_0 ;
    %wait E_0000018db7a079c0;
    %load/vec4 v0000018db7a11d80_0;
    %store/vec4 v0000018db7a08e70_0, 0, 1;
    %load/vec4 v0000018db7a12000_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000018db7a11ec0_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018db7a11d80_0, 0, 1;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000018db7a11ce0_0;
    %load/vec4 v0000018db7a11e20_0;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018db7a11d80_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018db7a11d80_0, 0, 1;
T_0.7 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000018db7a11ce0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018db7a11d80_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018db7a11d80_0, 0, 1;
T_0.9 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018db7a11d80_0, 0, 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018db7a08ba0;
T_1 ;
    %wait E_0000018db7a07b00;
    %load/vec4 v0000018db7a11f60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000018db7a11ec0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018db7a12000_0, 0;
    %pushi/vec4 255, 0, 32;
    %assign/vec4 v0000018db7a11e20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018db7a08dd0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.4, 4;
    %load/vec4 v0000018db7a1ba50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018db7a11a60_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018db7a11a60_0, 0;
T_1.3 ;
    %load/vec4 v0000018db7a08dd0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.8, 4;
    %load/vec4 v0000018db7a1ba50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.7, 9;
    %load/vec4 v0000018db7a11b00_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v0000018db7a08d30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %jmp T_1.12;
T_1.9 ;
    %load/vec4 v0000018db7a11e20_0;
    %assign/vec4 v0000018db7a119c0_0, 0;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v0000018db7a11ce0_0;
    %assign/vec4 v0000018db7a119c0_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 0, 0, 29;
    %load/vec4 v0000018db7a11ec0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000018db7a12000_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000018db7a119c0_0, 0;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.5 ;
    %load/vec4 v0000018db7a08dd0_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.17, 4;
    %load/vec4 v0000018db7a1ba50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.17;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_1.16, 10;
    %load/vec4 v0000018db7a11b00_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.15, 9;
    %load/vec4 v0000018db7a08d30_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %load/vec4 v0000018db7a11ba0_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0000018db7a11ec0_0, 0;
    %load/vec4 v0000018db7a11ba0_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0000018db7a12000_0, 0;
T_1.13 ;
    %load/vec4 v0000018db7a11d80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.18, 4;
    %load/vec4 v0000018db7a11ec0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %jmp T_1.24;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018db7a12000_0, 0;
    %jmp T_1.24;
T_1.21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018db7a12000_0, 0;
    %jmp T_1.24;
T_1.22 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018db7a11ce0_0, 0;
    %jmp T_1.24;
T_1.23 ;
    %load/vec4 v0000018db7a11e20_0;
    %assign/vec4 v0000018db7a11ce0_0, 0;
    %jmp T_1.24;
T_1.24 ;
    %pop/vec4 1;
    %jmp T_1.19;
T_1.18 ;
    %load/vec4 v0000018db7a12000_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_1.25, 4;
    %load/vec4 v0000018db7a11ec0_0;
    %parti/s 1, 0, 2;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %jmp T_1.29;
T_1.27 ;
    %load/vec4 v0000018db7a11ce0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018db7a11ce0_0, 0;
    %jmp T_1.29;
T_1.28 ;
    %load/vec4 v0000018db7a11ce0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0000018db7a11ce0_0, 0;
    %jmp T_1.29;
T_1.29 ;
    %pop/vec4 1;
    %jmp T_1.26;
T_1.25 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018db7a11ce0_0, 0;
T_1.26 ;
T_1.19 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018db7a08590;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018db7a12f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018db7a122d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018db7a122d0_0, 0;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018db7a12ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018db7a12a50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018db7a12d70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000018db7a12af0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0000018db7a12730_0, 0;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018db7a12730_0, 0;
    %delay 500, 0;
    %pushi/vec4 4, 0, 32;
    %assign/vec4 v0000018db7a12730_0, 0;
    %end;
    .thread T_2;
    .scope S_0000018db7a08590;
T_3 ;
    %delay 10, 0;
    %load/vec4 v0000018db7a12f50_0;
    %inv;
    %store/vec4 v0000018db7a12f50_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000018db7a08590;
T_4 ;
T_4.0 ;
    %wait E_0000018db7a07b00;
    %vpi_call 2 39 "$display", "counter register value is %d", v0000018db7a11ce0_0 {0 0 0};
    %vpi_call 2 40 "$display", "expr_val register value is %d", v0000018db7a11e20_0 {0 0 0};
    %vpi_call 2 41 "$display", "expr_flag register value is %d", v0000018db7a11d80_0 {0 0 0};
    %vpi_call 2 42 "$display", "---------------------------" {0 0 0};
    %vpi_call 2 43 "$display", "---------------------------" {0 0 0};
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000018db7a08590;
T_5 ;
    %vpi_call 2 48 "$dumpfile", "./generated/module_tb.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000018db7a08590 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000018db7a08590;
T_6 ;
    %delay 20000, 0;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "module_tb.v";
    "../rtl//Timer.v";
