Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Sat Jul 19 04:29:42 2025
| Host         : coder-hftsoi-hls4 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
| Design       : hls_dummy
| Device       : xcu250-figd2104-2L-e
| Speed File   : -2L
| Design State : Optimized
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+--------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                              Instance                              |                                  Module                                 | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+--------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| hls_dummy                                                          |                                                                   (top) |       2417 |       2417 |       0 |    0 | 1118 |      0 |      0 |    0 |          0 |
|   (hls_dummy)                                                      |                                                                   (top) |          0 |          0 |       0 |    0 |    5 |      0 |      0 |    0 |          0 |
|   Block_entry24_proc_U0                                            |                                            hls_dummy_Block_entry24_proc |          0 |          0 |       0 |    0 |   35 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_1_U                                   |                                                  hls_dummy_fifo_w8_d2_S |         17 |         17 |       0 |    0 |   18 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_2_U                                   |                                                hls_dummy_fifo_w8_d2_S_0 |         17 |         17 |       0 |    0 |   18 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_3_U                                   |                                                hls_dummy_fifo_w8_d2_S_1 |         19 |         19 |       0 |    0 |   18 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_4_U                                   |                                                hls_dummy_fifo_w8_d2_S_2 |         18 |         18 |       0 |    0 |   18 |      0 |      0 |    0 |          0 |
|   sparse_arr_feat_reduce_out_U                                     |                                                hls_dummy_fifo_w8_d2_S_3 |         17 |         17 |       0 |    0 |   18 |      0 |      0 |    0 |          0 |
|   sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4_U0 | hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_5_4 |       2329 |       2329 |       0 |    0 |  988 |      0 |      0 |    0 |          0 |
+--------------------------------------------------------------------+-------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+


