<testsuites name="results">
  <testsuite name="all" package="all">
    <property name="random_seed" value="1736317970" />
    <testcase name="test_systolic_array" classname="test_bench" file="/home/haruhiko/Program/SystolicArray/Verilog/test_bench.py" lineno="73" time="0.08414959907531738" sim_time_ns="1490.001" ratio_time="17706.57277483149" />
  </testsuite>
</testsuites>
