{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1559551882565 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1559551882566 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 16:51:22 2019 " "Processing started: Mon Jun 03 16:51:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1559551882566 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1559551882566 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1559551882566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1559551883059 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top.vhd 2 1 " "Using design file top.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-bha " "Found design unit 1: top-bha" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551883959 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551883959 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1559551883959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1559551883965 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "midGreen top.vhd(146) " "VHDL Process Statement warning at top.vhd(146): signal \"midGreen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559551883969 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "midGreen top.vhd(147) " "VHDL Process Statement warning at top.vhd(147): signal \"midGreen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559551883970 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "midGreen top.vhd(148) " "VHDL Process Statement warning at top.vhd(148): signal \"midGreen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559551883970 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "midBlue top.vhd(149) " "VHDL Process Statement warning at top.vhd(149): signal \"midBlue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559551883970 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "midBlue top.vhd(150) " "VHDL Process Statement warning at top.vhd(150): signal \"midBlue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559551883970 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "midBlue top.vhd(151) " "VHDL Process Statement warning at top.vhd(151): signal \"midBlue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559551883970 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "midRed top.vhd(152) " "VHDL Process Statement warning at top.vhd(152): signal \"midRed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559551883970 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "midRed top.vhd(153) " "VHDL Process Statement warning at top.vhd(153): signal \"midRed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559551883970 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "midRed top.vhd(154) " "VHDL Process Statement warning at top.vhd(154): signal \"midRed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 154 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1559551883970 "|top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "lightout\[31..9\] top.vhd(21) " "Using initial value X (don't care) for net \"lightout\[31..9\]\" at top.vhd(21)" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1559551883971 "|top"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_controller.vhd 2 1 " "Using design file vga_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behave " "Found design unit 1: VGA_Controller-behave" {  } { { "vga_controller.vhd" "" { Text "E:/alter13/project/atop/vga_controller.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551884000 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "vga_controller.vhd" "" { Text "E:/alter13/project/atop/vga_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551884000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1559551884000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:v2 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:v2\"" {  } { { "top.vhd" "v2" { Text "E:/alter13/project/atop/top.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559551884002 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vgactsram.vhd 2 1 " "Using design file vgactsram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGActSRAM-beha " "Found design unit 1: VGActSRAM-beha" {  } { { "vgactsram.vhd" "" { Text "E:/alter13/project/atop/vgactsram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551884022 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGActSRAM " "Found entity 1: VGActSRAM" {  } { { "vgactsram.vhd" "" { Text "E:/alter13/project/atop/vgactsram.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551884022 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1559551884022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGActSRAM VGActSRAM:vtran " "Elaborating entity \"VGActSRAM\" for hierarchy \"VGActSRAM:vtran\"" {  } { { "top.vhd" "vtran" { Text "E:/alter13/project/atop/top.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559551884023 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart.vhd 2 1 " "Using design file uart.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-bev " "Found design unit 1: uart-bev" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551884042 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551884042 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1559551884042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u2 " "Elaborating entity \"uart\" for hierarchy \"uart:u2\"" {  } { { "top.vhd" "u2" { Text "E:/alter13/project/atop/top.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559551884044 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "tx uart.vhd(12) " "VHDL Signal Declaration warning at uart.vhd(12): used implicit default value for signal \"tx\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559551884045 "|top|uart:u2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RamAddr uart.vhd(13) " "VHDL Signal Declaration warning at uart.vhd(13): used implicit default value for signal \"RamAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1559551884045 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "xaxis uart.vhd(34) " "Verilog HDL or VHDL warning at uart.vhd(34): object \"xaxis\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559551884046 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pre_yaxis uart.vhd(37) " "Verilog HDL or VHDL warning at uart.vhd(37): object \"pre_yaxis\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559551884046 "|top|uart:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tempData uart.vhd(40) " "Verilog HDL or VHDL warning at uart.vhd(40): object \"tempData\" assigned a value but never read" {  } { { "uart.vhd" "" { Text "E:/alter13/project/atop/uart.vhd" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1559551884046 "|top|uart:u2"}
{ "Warning" "WSGN_SEARCH_FILE" "sram.vhd 2 1 " "Using design file sram.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SRAM-beh " "Found design unit 1: SRAM-beh" {  } { { "sram.vhd" "" { Text "E:/alter13/project/atop/sram.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551884085 ""} { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "sram.vhd" "" { Text "E:/alter13/project/atop/sram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551884085 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1559551884085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM SRAM:rm " "Elaborating entity \"SRAM\" for hierarchy \"SRAM:rm\"" {  } { { "top.vhd" "rm" { Text "E:/alter13/project/atop/top.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1559551884087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2n14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2n14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2n14 " "Found entity 1: altsyncram_2n14" {  } { { "db/altsyncram_2n14.tdf" "" { Text "E:/alter13/project/atop/db/altsyncram_2n14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551884765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559551884765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_abq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_abq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_abq1 " "Found entity 1: altsyncram_abq1" {  } { { "db/altsyncram_abq1.tdf" "" { Text "E:/alter13/project/atop/db/altsyncram_abq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551884837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559551884837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_coc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_coc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_coc " "Found entity 1: mux_coc" {  } { { "db/mux_coc.tdf" "" { Text "E:/alter13/project/atop/db/mux_coc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551885004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559551885004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "E:/alter13/project/atop/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551885106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559551885106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fai " "Found entity 1: cntr_fai" {  } { { "db/cntr_fai.tdf" "" { Text "E:/alter13/project/atop/db/cntr_fai.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551885233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559551885233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "E:/alter13/project/atop/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551885302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559551885302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_32j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_32j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_32j " "Found entity 1: cntr_32j" {  } { { "db/cntr_32j.tdf" "" { Text "E:/alter13/project/atop/db/cntr_32j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551885396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559551885396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ci " "Found entity 1: cntr_0ci" {  } { { "db/cntr_0ci.tdf" "" { Text "E:/alter13/project/atop/db/cntr_0ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551885499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559551885499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "E:/alter13/project/atop/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551885568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559551885568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "E:/alter13/project/atop/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551885664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559551885664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "E:/alter13/project/atop/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1559551885738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1559551885738 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1559551885806 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1559551886104 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1559551886104 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1559551886104 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1559551886104 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1559551886104 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "2 2 " "Using 2 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1559551886300 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 0 1559551886743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 0 1559551886743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 16:51:26 2019 " "Processing started: Mon Jun 03 16:51:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 0 1559551886743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 0 1559551886743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=0 --partition=Top top -c top " "Command: quartus_map --parallel=1 --helper=0 --partition=Top top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 0 1559551886743 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1559551887582 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_controller.vhd" "" { Text "E:/alter13/project/atop/vga_controller.vhd" 27 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1559551887600 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1559551887600 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "tx GND " "Pin \"tx\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|tx"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[9\] GND " "Pin \"lightout\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[10\] GND " "Pin \"lightout\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[11\] GND " "Pin \"lightout\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[12\] GND " "Pin \"lightout\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[13\] GND " "Pin \"lightout\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[14\] GND " "Pin \"lightout\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[15\] GND " "Pin \"lightout\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[16\] GND " "Pin \"lightout\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[17\] GND " "Pin \"lightout\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[18\] GND " "Pin \"lightout\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[19\] GND " "Pin \"lightout\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[20\] GND " "Pin \"lightout\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[21\] GND " "Pin \"lightout\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[22\] GND " "Pin \"lightout\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[23\] GND " "Pin \"lightout\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[24\] GND " "Pin \"lightout\[24\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[25\] GND " "Pin \"lightout\[25\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[26\] GND " "Pin \"lightout\[26\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[27\] GND " "Pin \"lightout\[27\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[28\] GND " "Pin \"lightout\[28\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[29\] GND " "Pin \"lightout\[29\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[30\] GND " "Pin \"lightout\[30\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lightout\[31\] GND " "Pin \"lightout\[31\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "E:/alter13/project/atop/top.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1559551887678 "|top|lightout[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1559551887678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "418 " "Implemented 418 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1559551887878 ""} { "Info" "ICUT_CUT_TM_OPINS" "87 " "Implemented 87 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1559551887878 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1559551887878 ""} { "Info" "ICUT_CUT_TM_LCELLS" "263 " "Implemented 263 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1559551887878 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1559551887878 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1559551887907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 16:51:27 2019 " "Processing ended: Mon Jun 03 16:51:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1559551887907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1559551887907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1559551887907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1559551887907 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1559551886749 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1559551886750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 03 16:51:26 2019 " "Processing started: Mon Jun 03 16:51:26 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1559551886750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1559551886750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub top -c top " "Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1559551886750 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1559551887624 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1559551887639 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1559551887639 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/alter13/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1559551887728 "|top|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1559551887728 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "203 " "Implemented 203 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1559551887930 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1559551887930 ""} { "Info" "ICUT_CUT_TM_LCELLS" "147 " "Implemented 147 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1559551887930 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1559551887930 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4614 " "Peak virtual memory: 4614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1559551887955 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 16:51:27 2019 " "Processing ended: Mon Jun 03 16:51:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1559551887955 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1559551887955 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1559551887955 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1559551887955 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1559551888535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1559551888791 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 03 16:51:28 2019 " "Processing ended: Mon Jun 03 16:51:28 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1559551888791 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1559551888791 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1559551888791 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1559551888791 ""}
