ARM GAS  /tmp/ccEakL4p.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/tim.c"
  18              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_TIM_PWM_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_TIM_PWM_MspInit:
  26              	.LVL0:
  27              	.LFB66:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM2 init function */
  30:Core/Src/tim.c **** void MX_TIM2_Init(void)
  31:Core/Src/tim.c **** {
ARM GAS  /tmp/ccEakL4p.s 			page 2


  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  38:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  43:Core/Src/tim.c ****   htim2.Instance = TIM2;
  44:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  45:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  46:Core/Src/tim.c ****   htim2.Init.Period = 65535;
  47:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  48:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  49:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
  50:Core/Src/tim.c ****   {
  51:Core/Src/tim.c ****     Error_Handler();
  52:Core/Src/tim.c ****   }
  53:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  54:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  55:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  60:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  61:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  62:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  63:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
  64:Core/Src/tim.c ****   {
  65:Core/Src/tim.c ****     Error_Handler();
  66:Core/Src/tim.c ****   }
  67:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  68:Core/Src/tim.c ****   {
  69:Core/Src/tim.c ****     Error_Handler();
  70:Core/Src/tim.c ****   }
  71:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
  72:Core/Src/tim.c **** 
  73:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
  74:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
  75:Core/Src/tim.c **** 
  76:Core/Src/tim.c **** }
  77:Core/Src/tim.c **** 
  78:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
  79:Core/Src/tim.c **** {
  28              		.loc 1 79 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
  33              		.loc 1 81 3 view .LVU1
  34              		.loc 1 81 19 is_stmt 0 view .LVU2
ARM GAS  /tmp/ccEakL4p.s 			page 3


  35 0000 0368     		ldr	r3, [r0]
  36              		.loc 1 81 5 view .LVU3
  37 0002 B3F1804F 		cmp	r3, #1073741824
  38 0006 00D0     		beq	.L7
  39 0008 7047     		bx	lr
  40              	.L7:
  79:Core/Src/tim.c **** 
  41              		.loc 1 79 1 view .LVU4
  42 000a 82B0     		sub	sp, sp, #8
  43              	.LCFI0:
  44              		.cfi_def_cfa_offset 8
  82:Core/Src/tim.c ****   {
  83:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  84:Core/Src/tim.c **** 
  85:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
  86:Core/Src/tim.c ****     /* TIM2 clock enable */
  87:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  45              		.loc 1 87 5 is_stmt 1 view .LVU5
  46              	.LBB2:
  47              		.loc 1 87 5 view .LVU6
  48              		.loc 1 87 5 view .LVU7
  49 000c 03F50433 		add	r3, r3, #135168
  50 0010 DA69     		ldr	r2, [r3, #28]
  51 0012 42F00102 		orr	r2, r2, #1
  52 0016 DA61     		str	r2, [r3, #28]
  53              		.loc 1 87 5 view .LVU8
  54 0018 DB69     		ldr	r3, [r3, #28]
  55 001a 03F00103 		and	r3, r3, #1
  56 001e 0193     		str	r3, [sp, #4]
  57              		.loc 1 87 5 view .LVU9
  58 0020 019B     		ldr	r3, [sp, #4]
  59              	.LBE2:
  60              		.loc 1 87 5 view .LVU10
  88:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
  89:Core/Src/tim.c **** 
  90:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
  91:Core/Src/tim.c ****   }
  92:Core/Src/tim.c **** }
  61              		.loc 1 92 1 is_stmt 0 view .LVU11
  62 0022 02B0     		add	sp, sp, #8
  63              	.LCFI1:
  64              		.cfi_def_cfa_offset 0
  65              		@ sp needed
  66 0024 7047     		bx	lr
  67              		.cfi_endproc
  68              	.LFE66:
  70              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
  71              		.align	1
  72              		.global	HAL_TIM_MspPostInit
  73              		.syntax unified
  74              		.thumb
  75              		.thumb_func
  77              	HAL_TIM_MspPostInit:
  78              	.LVL1:
  79              	.LFB67:
  93:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
  94:Core/Src/tim.c **** {
ARM GAS  /tmp/ccEakL4p.s 			page 4


  80              		.loc 1 94 1 is_stmt 1 view -0
  81              		.cfi_startproc
  82              		@ args = 0, pretend = 0, frame = 24
  83              		@ frame_needed = 0, uses_anonymous_args = 0
  84              		.loc 1 94 1 is_stmt 0 view .LVU13
  85 0000 00B5     		push	{lr}
  86              	.LCFI2:
  87              		.cfi_def_cfa_offset 4
  88              		.cfi_offset 14, -4
  89 0002 87B0     		sub	sp, sp, #28
  90              	.LCFI3:
  91              		.cfi_def_cfa_offset 32
  95:Core/Src/tim.c **** 
  96:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  92              		.loc 1 96 3 is_stmt 1 view .LVU14
  93              		.loc 1 96 20 is_stmt 0 view .LVU15
  94 0004 0023     		movs	r3, #0
  95 0006 0293     		str	r3, [sp, #8]
  96 0008 0393     		str	r3, [sp, #12]
  97 000a 0493     		str	r3, [sp, #16]
  98 000c 0593     		str	r3, [sp, #20]
  97:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
  99              		.loc 1 97 3 is_stmt 1 view .LVU16
 100              		.loc 1 97 15 is_stmt 0 view .LVU17
 101 000e 0368     		ldr	r3, [r0]
 102              		.loc 1 97 5 view .LVU18
 103 0010 B3F1804F 		cmp	r3, #1073741824
 104 0014 02D0     		beq	.L11
 105              	.LVL2:
 106              	.L8:
  98:Core/Src/tim.c ****   {
  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 102:Core/Src/tim.c **** 
 103:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 104:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 105:Core/Src/tim.c ****     PA2     ------> TIM2_CH3
 106:Core/Src/tim.c ****     PA3     ------> TIM2_CH4
 107:Core/Src/tim.c ****     */
 108:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 109:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 110:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 111:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 116:Core/Src/tim.c ****   }
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c **** }
 107              		.loc 1 118 1 view .LVU19
 108 0016 07B0     		add	sp, sp, #28
 109              	.LCFI4:
 110              		.cfi_remember_state
 111              		.cfi_def_cfa_offset 4
 112              		@ sp needed
ARM GAS  /tmp/ccEakL4p.s 			page 5


 113 0018 5DF804FB 		ldr	pc, [sp], #4
 114              	.LVL3:
 115              	.L11:
 116              	.LCFI5:
 117              		.cfi_restore_state
 103:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 118              		.loc 1 103 5 is_stmt 1 view .LVU20
 119              	.LBB3:
 103:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 120              		.loc 1 103 5 view .LVU21
 103:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 121              		.loc 1 103 5 view .LVU22
 122 001c 03F50433 		add	r3, r3, #135168
 123 0020 9A69     		ldr	r2, [r3, #24]
 124 0022 42F00402 		orr	r2, r2, #4
 125 0026 9A61     		str	r2, [r3, #24]
 103:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 126              		.loc 1 103 5 view .LVU23
 127 0028 9B69     		ldr	r3, [r3, #24]
 128 002a 03F00403 		and	r3, r3, #4
 129 002e 0193     		str	r3, [sp, #4]
 103:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 130              		.loc 1 103 5 view .LVU24
 131 0030 019B     		ldr	r3, [sp, #4]
 132              	.LBE3:
 103:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 133              		.loc 1 103 5 view .LVU25
 108:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 134              		.loc 1 108 5 view .LVU26
 108:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 135              		.loc 1 108 25 is_stmt 0 view .LVU27
 136 0032 0C23     		movs	r3, #12
 137 0034 0293     		str	r3, [sp, #8]
 109:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 138              		.loc 1 109 5 is_stmt 1 view .LVU28
 109:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 139              		.loc 1 109 26 is_stmt 0 view .LVU29
 140 0036 0223     		movs	r3, #2
 141 0038 0393     		str	r3, [sp, #12]
 110:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 142              		.loc 1 110 5 is_stmt 1 view .LVU30
 110:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 143              		.loc 1 110 27 is_stmt 0 view .LVU31
 144 003a 0593     		str	r3, [sp, #20]
 111:Core/Src/tim.c **** 
 145              		.loc 1 111 5 is_stmt 1 view .LVU32
 146 003c 02A9     		add	r1, sp, #8
 147 003e 0248     		ldr	r0, .L12
 148              	.LVL4:
 111:Core/Src/tim.c **** 
 149              		.loc 1 111 5 is_stmt 0 view .LVU33
 150 0040 FFF7FEFF 		bl	HAL_GPIO_Init
 151              	.LVL5:
 152              		.loc 1 118 1 view .LVU34
 153 0044 E7E7     		b	.L8
 154              	.L13:
 155 0046 00BF     		.align	2
ARM GAS  /tmp/ccEakL4p.s 			page 6


 156              	.L12:
 157 0048 00080140 		.word	1073809408
 158              		.cfi_endproc
 159              	.LFE67:
 161              		.section	.text.MX_TIM2_Init,"ax",%progbits
 162              		.align	1
 163              		.global	MX_TIM2_Init
 164              		.syntax unified
 165              		.thumb
 166              		.thumb_func
 168              	MX_TIM2_Init:
 169              	.LFB65:
  31:Core/Src/tim.c **** 
 170              		.loc 1 31 1 is_stmt 1 view -0
 171              		.cfi_startproc
 172              		@ args = 0, pretend = 0, frame = 40
 173              		@ frame_needed = 0, uses_anonymous_args = 0
 174 0000 00B5     		push	{lr}
 175              	.LCFI6:
 176              		.cfi_def_cfa_offset 4
 177              		.cfi_offset 14, -4
 178 0002 8BB0     		sub	sp, sp, #44
 179              	.LCFI7:
 180              		.cfi_def_cfa_offset 48
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 181              		.loc 1 37 3 view .LVU36
  37:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 182              		.loc 1 37 27 is_stmt 0 view .LVU37
 183 0004 0023     		movs	r3, #0
 184 0006 0893     		str	r3, [sp, #32]
 185 0008 0993     		str	r3, [sp, #36]
  38:Core/Src/tim.c **** 
 186              		.loc 1 38 3 is_stmt 1 view .LVU38
  38:Core/Src/tim.c **** 
 187              		.loc 1 38 22 is_stmt 0 view .LVU39
 188 000a 0193     		str	r3, [sp, #4]
 189 000c 0293     		str	r3, [sp, #8]
 190 000e 0393     		str	r3, [sp, #12]
 191 0010 0493     		str	r3, [sp, #16]
 192 0012 0593     		str	r3, [sp, #20]
 193 0014 0693     		str	r3, [sp, #24]
 194 0016 0793     		str	r3, [sp, #28]
  43:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 195              		.loc 1 43 3 is_stmt 1 view .LVU40
  43:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 196              		.loc 1 43 18 is_stmt 0 view .LVU41
 197 0018 1C48     		ldr	r0, .L24
 198 001a 4FF08042 		mov	r2, #1073741824
 199 001e 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 200              		.loc 1 44 3 is_stmt 1 view .LVU42
  44:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 201              		.loc 1 44 24 is_stmt 0 view .LVU43
 202 0020 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim2.Init.Period = 65535;
 203              		.loc 1 45 3 is_stmt 1 view .LVU44
  45:Core/Src/tim.c ****   htim2.Init.Period = 65535;
ARM GAS  /tmp/ccEakL4p.s 			page 7


 204              		.loc 1 45 26 is_stmt 0 view .LVU45
 205 0022 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 206              		.loc 1 46 3 is_stmt 1 view .LVU46
  46:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 207              		.loc 1 46 21 is_stmt 0 view .LVU47
 208 0024 4FF6FF72 		movw	r2, #65535
 209 0028 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 210              		.loc 1 47 3 is_stmt 1 view .LVU48
  47:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 211              		.loc 1 47 28 is_stmt 0 view .LVU49
 212 002a 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 213              		.loc 1 48 3 is_stmt 1 view .LVU50
  48:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 214              		.loc 1 48 32 is_stmt 0 view .LVU51
 215 002c 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   {
 216              		.loc 1 49 3 is_stmt 1 view .LVU52
  49:Core/Src/tim.c ****   {
 217              		.loc 1 49 7 is_stmt 0 view .LVU53
 218 002e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 219              	.LVL6:
  49:Core/Src/tim.c ****   {
 220              		.loc 1 49 6 view .LVU54
 221 0032 F8B9     		cbnz	r0, .L20
 222              	.L15:
  53:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 223              		.loc 1 53 3 is_stmt 1 view .LVU55
  53:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 224              		.loc 1 53 37 is_stmt 0 view .LVU56
 225 0034 0023     		movs	r3, #0
 226 0036 0893     		str	r3, [sp, #32]
  54:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 227              		.loc 1 54 3 is_stmt 1 view .LVU57
  54:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 228              		.loc 1 54 33 is_stmt 0 view .LVU58
 229 0038 0993     		str	r3, [sp, #36]
  55:Core/Src/tim.c ****   {
 230              		.loc 1 55 3 is_stmt 1 view .LVU59
  55:Core/Src/tim.c ****   {
 231              		.loc 1 55 7 is_stmt 0 view .LVU60
 232 003a 08A9     		add	r1, sp, #32
 233 003c 1348     		ldr	r0, .L24
 234 003e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 235              	.LVL7:
  55:Core/Src/tim.c ****   {
 236              		.loc 1 55 6 view .LVU61
 237 0042 D0B9     		cbnz	r0, .L21
 238              	.L16:
  59:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 239              		.loc 1 59 3 is_stmt 1 view .LVU62
  59:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 240              		.loc 1 59 20 is_stmt 0 view .LVU63
 241 0044 6023     		movs	r3, #96
 242 0046 0193     		str	r3, [sp, #4]
ARM GAS  /tmp/ccEakL4p.s 			page 8


  60:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 243              		.loc 1 60 3 is_stmt 1 view .LVU64
  60:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 244              		.loc 1 60 19 is_stmt 0 view .LVU65
 245 0048 0023     		movs	r3, #0
 246 004a 0293     		str	r3, [sp, #8]
  61:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 247              		.loc 1 61 3 is_stmt 1 view .LVU66
  61:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 248              		.loc 1 61 24 is_stmt 0 view .LVU67
 249 004c 0393     		str	r3, [sp, #12]
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 250              		.loc 1 62 3 is_stmt 1 view .LVU68
  62:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 251              		.loc 1 62 24 is_stmt 0 view .LVU69
 252 004e 0593     		str	r3, [sp, #20]
  63:Core/Src/tim.c ****   {
 253              		.loc 1 63 3 is_stmt 1 view .LVU70
  63:Core/Src/tim.c ****   {
 254              		.loc 1 63 7 is_stmt 0 view .LVU71
 255 0050 0822     		movs	r2, #8
 256 0052 01A9     		add	r1, sp, #4
 257 0054 0D48     		ldr	r0, .L24
 258 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 259              	.LVL8:
  63:Core/Src/tim.c ****   {
 260              		.loc 1 63 6 view .LVU72
 261 005a 88B9     		cbnz	r0, .L22
 262              	.L17:
  67:Core/Src/tim.c ****   {
 263              		.loc 1 67 3 is_stmt 1 view .LVU73
  67:Core/Src/tim.c ****   {
 264              		.loc 1 67 7 is_stmt 0 view .LVU74
 265 005c 0C22     		movs	r2, #12
 266 005e 01A9     		add	r1, sp, #4
 267 0060 0A48     		ldr	r0, .L24
 268 0062 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 269              	.LVL9:
  67:Core/Src/tim.c ****   {
 270              		.loc 1 67 6 view .LVU75
 271 0066 70B9     		cbnz	r0, .L23
 272              	.L18:
  74:Core/Src/tim.c **** 
 273              		.loc 1 74 3 is_stmt 1 view .LVU76
 274 0068 0848     		ldr	r0, .L24
 275 006a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 276              	.LVL10:
  76:Core/Src/tim.c **** 
 277              		.loc 1 76 1 is_stmt 0 view .LVU77
 278 006e 0BB0     		add	sp, sp, #44
 279              	.LCFI8:
 280              		.cfi_remember_state
 281              		.cfi_def_cfa_offset 4
 282              		@ sp needed
 283 0070 5DF804FB 		ldr	pc, [sp], #4
 284              	.L20:
 285              	.LCFI9:
ARM GAS  /tmp/ccEakL4p.s 			page 9


 286              		.cfi_restore_state
  51:Core/Src/tim.c ****   }
 287              		.loc 1 51 5 is_stmt 1 view .LVU78
 288 0074 FFF7FEFF 		bl	Error_Handler
 289              	.LVL11:
 290 0078 DCE7     		b	.L15
 291              	.L21:
  57:Core/Src/tim.c ****   }
 292              		.loc 1 57 5 view .LVU79
 293 007a FFF7FEFF 		bl	Error_Handler
 294              	.LVL12:
 295 007e E1E7     		b	.L16
 296              	.L22:
  65:Core/Src/tim.c ****   }
 297              		.loc 1 65 5 view .LVU80
 298 0080 FFF7FEFF 		bl	Error_Handler
 299              	.LVL13:
 300 0084 EAE7     		b	.L17
 301              	.L23:
  69:Core/Src/tim.c ****   }
 302              		.loc 1 69 5 view .LVU81
 303 0086 FFF7FEFF 		bl	Error_Handler
 304              	.LVL14:
 305 008a EDE7     		b	.L18
 306              	.L25:
 307              		.align	2
 308              	.L24:
 309 008c 00000000 		.word	htim2
 310              		.cfi_endproc
 311              	.LFE65:
 313              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 314              		.align	1
 315              		.global	HAL_TIM_PWM_MspDeInit
 316              		.syntax unified
 317              		.thumb
 318              		.thumb_func
 320              	HAL_TIM_PWM_MspDeInit:
 321              	.LVL15:
 322              	.LFB68:
 119:Core/Src/tim.c **** 
 120:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 121:Core/Src/tim.c **** {
 323              		.loc 1 121 1 view -0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 0
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327              		@ link register save eliminated.
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM2)
 328              		.loc 1 123 3 view .LVU83
 329              		.loc 1 123 19 is_stmt 0 view .LVU84
 330 0000 0368     		ldr	r3, [r0]
 331              		.loc 1 123 5 view .LVU85
 332 0002 B3F1804F 		cmp	r3, #1073741824
 333 0006 00D0     		beq	.L28
 334              	.L26:
 124:Core/Src/tim.c ****   {
ARM GAS  /tmp/ccEakL4p.s 			page 10


 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 128:Core/Src/tim.c ****     /* Peripheral clock disable */
 129:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 130:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 131:Core/Src/tim.c **** 
 132:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 133:Core/Src/tim.c ****   }
 134:Core/Src/tim.c **** }
 335              		.loc 1 134 1 view .LVU86
 336 0008 7047     		bx	lr
 337              	.L28:
 129:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 338              		.loc 1 129 5 is_stmt 1 view .LVU87
 339 000a 034A     		ldr	r2, .L29
 340 000c D369     		ldr	r3, [r2, #28]
 341 000e 23F00103 		bic	r3, r3, #1
 342 0012 D361     		str	r3, [r2, #28]
 343              		.loc 1 134 1 is_stmt 0 view .LVU88
 344 0014 F8E7     		b	.L26
 345              	.L30:
 346 0016 00BF     		.align	2
 347              	.L29:
 348 0018 00100240 		.word	1073876992
 349              		.cfi_endproc
 350              	.LFE68:
 352              		.global	htim2
 353              		.section	.bss.htim2,"aw",%nobits
 354              		.align	2
 357              	htim2:
 358 0000 00000000 		.space	72
 358      00000000 
 358      00000000 
 358      00000000 
 358      00000000 
 359              		.text
 360              	.Letext0:
 361              		.file 2 "/usr/lib/gcc/arm-none-eabi/12.2.1/include/stdint.h"
 362              		.file 3 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 363              		.file 4 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 364              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 365              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 366              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 367              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim_ex.h"
 368              		.file 9 "Core/Inc/tim.h"
 369              		.file 10 "Core/Inc/main.h"
ARM GAS  /tmp/ccEakL4p.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccEakL4p.s:19     .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccEakL4p.s:25     .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccEakL4p.s:71     .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccEakL4p.s:77     .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccEakL4p.s:157    .text.HAL_TIM_MspPostInit:0000000000000048 $d
     /tmp/ccEakL4p.s:162    .text.MX_TIM2_Init:0000000000000000 $t
     /tmp/ccEakL4p.s:168    .text.MX_TIM2_Init:0000000000000000 MX_TIM2_Init
     /tmp/ccEakL4p.s:309    .text.MX_TIM2_Init:000000000000008c $d
     /tmp/ccEakL4p.s:357    .bss.htim2:0000000000000000 htim2
     /tmp/ccEakL4p.s:314    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccEakL4p.s:320    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccEakL4p.s:348    .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
     /tmp/ccEakL4p.s:354    .bss.htim2:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
Error_Handler
