INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Nov 28 17:13:15 2022
| Host         : lapsrv6.epfl.ch running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -3.843ns  (required time - arrival time)
  Source:                 c_LSQ_tmp/storeQ/head_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            MC_tmp/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        7.648ns  (logic 2.069ns (27.052%)  route 5.579ns (72.948%))
  Logic Levels:           17  (CARRY4=9 LUT6=8)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.394ns = ( 5.394 - 4.000 ) 
    Source Clock Delay      (SCD):    1.574ns
    Clock Pessimism Removal (CPR):    0.138ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=7913, unset)         1.574     1.574    c_LSQ_tmp/storeQ/clk
    SLICE_X45Y209        FDRE                                         r  c_LSQ_tmp/storeQ/head_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y209        FDRE (Prop_fdre_C_Q)         0.269     1.843 r  c_LSQ_tmp/storeQ/head_reg[1]/Q
                         net (fo=100, routed)         0.958     2.801    c_LSQ_tmp/storeQ/storeQ_io_storeHead[1]
    SLICE_X44Y203        LUT6 (Prop_lut6_I2_O)        0.053     2.854 f  c_LSQ_tmp/storeQ/tmp_address0[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.668     3.523    c_LSQ_tmp/storeQ/tmp_address0[5]_INST_0_i_4_n_0
    SLICE_X46Y205        LUT6 (Prop_lut6_I2_O)        0.053     3.576 r  c_LSQ_tmp/storeQ/tmp_address0[5]_INST_0_i_1/O
                         net (fo=17, routed)          0.813     4.389    c_LSQ_tmp/storeQ/tmp_address0[5]_INST_0_i_1_n_0
    SLICE_X53Y208        LUT6 (Prop_lut6_I3_O)        0.053     4.442 r  c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_333/O
                         net (fo=1, routed)           0.000     4.442    c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_333_n_0
    SLICE_X53Y208        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324     4.766 r  c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_256/CO[3]
                         net (fo=1, routed)           0.000     4.766    c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_256_n_0
    SLICE_X53Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     4.824 r  c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_171/CO[3]
                         net (fo=1, routed)           0.000     4.824    c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_171_n_0
    SLICE_X53Y210        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.132     4.956 f  c_LSQ_tmp/storeQ/tmp_we0_INST_0_i_120/CO[2]
                         net (fo=1, routed)           0.631     5.586    c_LSQ_tmp/loadQ/tmp_we0_INST_0_i_10_1[0]
    SLICE_X51Y197        LUT6 (Prop_lut6_I4_O)        0.161     5.747 f  c_LSQ_tmp/loadQ/tmp_we0_INST_0_i_55/O
                         net (fo=1, routed)           0.308     6.055    c_LSQ_tmp/loadQ/tmp_we0_INST_0_i_55_n_0
    SLICE_X51Y197        LUT6 (Prop_lut6_I5_O)        0.053     6.108 r  c_LSQ_tmp/loadQ/tmp_we0_INST_0_i_10/O
                         net (fo=1, routed)           0.617     6.726    c_LSQ_tmp/loadQ/tmp_we0_INST_0_i_10_n_0
    SLICE_X55Y203        LUT6 (Prop_lut6_I3_O)        0.053     6.779 r  c_LSQ_tmp/loadQ/tmp_we0_INST_0_i_1/O
                         net (fo=17, routed)          0.467     7.246    c_LSQ_tmp/loadQ/head_reg[2]_0
    SLICE_X55Y203        LUT6 (Prop_lut6_I0_O)        0.053     7.299 f  c_LSQ_tmp/loadQ/tmp_we0_INST_0/O
                         net (fo=84, routed)          0.605     7.904    Buffer_30/oehb1/counter1_reg[3]
    SLICE_X55Y210        LUT6 (Prop_lut6_I5_O)        0.053     7.957 r  Buffer_30/oehb1/counter[3]_i_2/O
                         net (fo=1, routed)           0.256     8.214    MC_tmp/DI[0]
    SLICE_X55Y212        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.302     8.516 r  MC_tmp/counter_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.516    MC_tmp/counter_reg[3]_i_1_n_0
    SLICE_X55Y213        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.574 r  MC_tmp/counter_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.574    MC_tmp/counter_reg[7]_i_1_n_0
    SLICE_X55Y214        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.632 r  MC_tmp/counter_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.632    MC_tmp/counter_reg[11]_i_1_n_0
    SLICE_X55Y215        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.690 r  MC_tmp/counter_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.690    MC_tmp/counter_reg[15]_i_1_n_0
    SLICE_X55Y216        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.748 r  MC_tmp/counter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.748    MC_tmp/counter_reg[19]_i_1_n_0
    SLICE_X55Y217        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220     8.968 r  MC_tmp/counter_reg[23]_i_1/O[1]
                         net (fo=2, routed)           0.255     9.222    MC_tmp/counter[21]
    SLICE_X53Y217        FDCE                                         r  MC_tmp/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=7913, unset)         1.394     5.394    MC_tmp/clk
    SLICE_X53Y217        FDCE                                         r  MC_tmp/counter_reg[21]/C
                         clock pessimism              0.138     5.532    
                         clock uncertainty           -0.035     5.497    
    SLICE_X53Y217        FDCE (Setup_fdce_C_D)       -0.117     5.380    MC_tmp/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -9.222    
  -------------------------------------------------------------------
                         slack                                 -3.843    




