
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 3.10000000000000000000;
3.10000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_32_32_20_1";
mvm_32_32_20_1
set SRC_FILE "test.sv";
test.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./test.sv
Compiling source file ./test.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_32_32_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_32_32_20_1' with
	the parameters "32,32,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k32_p32_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "6,32". (HDL-193)

Inferred memory devices in process
	in routine increaser_b6_TOP32 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k32_p32_b20_g1' with
	the parameters "1,32,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col32_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,32". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col32_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "20,32,5". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE32_LOGSIZE5 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE32_LOGSIZE5/105 |   32   |   20    |      5       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE32' with
	the parameters "5,31". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP31 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 1505 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b5_TOP31_0'
  Processing 'memory_b20_SIZE32_LOGSIZE5_0'
  Processing 'seqMemory_b20_SIZE32_0'
  Processing 'singlepath_n_row1_n_col32_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b6_TOP32'
  Processing 'multipath_k32_p32_b20_g1'
  Processing 'mvm_32_32_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'increaser_b5_TOP31_1_DW01_inc_0'
  Processing 'increaser_b5_TOP31_2_DW01_inc_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'increaser_b5_TOP31_3_DW01_inc_0'
  Processing 'increaser_b5_TOP31_4_DW01_inc_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'increaser_b5_TOP31_5_DW01_inc_0'
  Processing 'increaser_b5_TOP31_6_DW01_inc_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'increaser_b5_TOP31_7_DW01_inc_0'
  Processing 'increaser_b5_TOP31_8_DW01_inc_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'increaser_b5_TOP31_9_DW01_inc_0'
  Processing 'increaser_b5_TOP31_10_DW01_inc_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'increaser_b5_TOP31_11_DW01_inc_0'
  Processing 'increaser_b5_TOP31_12_DW01_inc_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'increaser_b5_TOP31_13_DW01_inc_0'
  Processing 'increaser_b5_TOP31_14_DW01_inc_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'increaser_b5_TOP31_15_DW01_inc_0'
  Processing 'increaser_b5_TOP31_16_DW01_inc_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'increaser_b5_TOP31_17_DW01_inc_0'
  Processing 'increaser_b5_TOP31_18_DW01_inc_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'increaser_b5_TOP31_19_DW01_inc_0'
  Processing 'increaser_b5_TOP31_20_DW01_inc_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'increaser_b5_TOP31_21_DW01_inc_0'
  Processing 'increaser_b5_TOP31_22_DW01_inc_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'increaser_b5_TOP31_23_DW01_inc_0'
  Processing 'increaser_b5_TOP31_24_DW01_inc_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'increaser_b5_TOP31_25_DW01_inc_0'
  Processing 'increaser_b5_TOP31_26_DW01_inc_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'increaser_b5_TOP31_27_DW01_inc_0'
  Processing 'increaser_b5_TOP31_28_DW01_inc_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'increaser_b5_TOP31_29_DW01_inc_0'
  Processing 'increaser_b5_TOP31_30_DW01_inc_0'
  Processing 'mac_b20_g1_16_DW01_add_0'
  Processing 'increaser_b5_TOP31_31_DW01_inc_0'
  Processing 'increaser_b5_TOP31_32_DW01_inc_0'
  Processing 'mac_b20_g1_17_DW01_add_0'
  Processing 'increaser_b5_TOP31_33_DW01_inc_0'
  Processing 'increaser_b5_TOP31_34_DW01_inc_0'
  Processing 'mac_b20_g1_18_DW01_add_0'
  Processing 'increaser_b5_TOP31_35_DW01_inc_0'
  Processing 'increaser_b5_TOP31_36_DW01_inc_0'
  Processing 'mac_b20_g1_19_DW01_add_0'
  Processing 'increaser_b5_TOP31_37_DW01_inc_0'
  Processing 'increaser_b5_TOP31_38_DW01_inc_0'
  Processing 'mac_b20_g1_20_DW01_add_0'
  Processing 'increaser_b5_TOP31_39_DW01_inc_0'
  Processing 'increaser_b5_TOP31_40_DW01_inc_0'
  Processing 'mac_b20_g1_21_DW01_add_0'
  Processing 'increaser_b5_TOP31_41_DW01_inc_0'
  Processing 'increaser_b5_TOP31_42_DW01_inc_0'
  Processing 'mac_b20_g1_22_DW01_add_0'
  Processing 'increaser_b5_TOP31_43_DW01_inc_0'
  Processing 'increaser_b5_TOP31_44_DW01_inc_0'
  Processing 'mac_b20_g1_23_DW01_add_0'
  Processing 'increaser_b5_TOP31_45_DW01_inc_0'
  Processing 'increaser_b5_TOP31_46_DW01_inc_0'
  Processing 'mac_b20_g1_24_DW01_add_0'
  Processing 'increaser_b5_TOP31_47_DW01_inc_0'
  Processing 'increaser_b5_TOP31_48_DW01_inc_0'
  Processing 'mac_b20_g1_25_DW01_add_0'
  Processing 'increaser_b5_TOP31_49_DW01_inc_0'
  Processing 'increaser_b5_TOP31_50_DW01_inc_0'
  Processing 'mac_b20_g1_26_DW01_add_0'
  Processing 'increaser_b5_TOP31_51_DW01_inc_0'
  Processing 'increaser_b5_TOP31_52_DW01_inc_0'
  Processing 'mac_b20_g1_27_DW01_add_0'
  Processing 'increaser_b5_TOP31_53_DW01_inc_0'
  Processing 'increaser_b5_TOP31_54_DW01_inc_0'
  Processing 'mac_b20_g1_28_DW01_add_0'
  Processing 'increaser_b5_TOP31_55_DW01_inc_0'
  Processing 'increaser_b5_TOP31_56_DW01_inc_0'
  Processing 'mac_b20_g1_29_DW01_add_0'
  Processing 'increaser_b5_TOP31_57_DW01_inc_0'
  Processing 'increaser_b5_TOP31_58_DW01_inc_0'
  Processing 'mac_b20_g1_30_DW01_add_0'
  Processing 'increaser_b5_TOP31_59_DW01_inc_0'
  Processing 'increaser_b5_TOP31_60_DW01_inc_0'
  Processing 'mac_b20_g1_31_DW01_add_0'
  Processing 'increaser_b5_TOP31_61_DW01_inc_0'
  Processing 'increaser_b5_TOP31_62_DW01_inc_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP31_63_DW01_inc_0'
  Processing 'increaser_b5_TOP31_0_DW01_inc_0'
  Processing 'increaser_b6_TOP32_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_16_DW_mult_tc_0'
  Mapping 'mac_b20_g1_17_DW_mult_tc_0'
  Mapping 'mac_b20_g1_18_DW_mult_tc_0'
  Mapping 'mac_b20_g1_19_DW_mult_tc_0'
  Mapping 'mac_b20_g1_20_DW_mult_tc_0'
  Mapping 'mac_b20_g1_21_DW_mult_tc_0'
  Mapping 'mac_b20_g1_22_DW_mult_tc_0'
  Mapping 'mac_b20_g1_23_DW_mult_tc_0'
  Mapping 'mac_b20_g1_24_DW_mult_tc_0'
  Mapping 'mac_b20_g1_25_DW_mult_tc_0'
  Mapping 'mac_b20_g1_26_DW_mult_tc_0'
  Mapping 'mac_b20_g1_27_DW_mult_tc_0'
  Mapping 'mac_b20_g1_28_DW_mult_tc_0'
  Mapping 'mac_b20_g1_29_DW_mult_tc_0'
  Mapping 'mac_b20_g1_30_DW_mult_tc_0'
  Mapping 'mac_b20_g1_31_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:30  483459.0      1.25     640.5  114980.5                          
    0:01:30  483459.0      1.25     640.5  114980.5                          
    0:01:30  484060.7      1.25     640.5  114561.0                          
    0:01:30  484654.4      1.25     640.5  114141.5                          
    0:01:30  485248.1      1.25     640.5  113722.0                          
    0:01:31  485841.8      1.25     640.5  113302.5                          
    0:01:31  486435.5      1.25     640.5  112883.0                          
    0:01:31  487029.2      1.25     640.5  112463.5                          
    0:01:32  487622.9      1.25     640.5  112044.0                          
    0:01:32  488216.7      1.25     640.5  111624.5                          
    0:01:32  488810.4      1.25     640.5  111205.0                          
    0:01:32  489404.1      1.25     640.5  110785.5                          
    0:01:33  490215.7      1.25     629.1   92172.9                          
    0:01:35  491041.3      1.25     616.6   72298.4                          
    0:01:36  491830.5      1.25     605.1   53636.1                          
    0:01:37  492654.1      1.25     592.7   33953.8                          
    0:01:38  493455.8      1.25     581.3   14884.7                          
    0:02:32  509436.8      0.80     372.4     532.9                          
    0:02:34  509411.3      0.80     372.4     532.9                          
    0:02:34  509411.3      0.80     372.4     532.9                          
    0:02:35  509411.8      0.80     372.4     532.9                          
    0:02:37  509411.8      0.80     372.4     532.9                          
    0:03:15  445179.2      0.87     355.3     528.0                          
    0:03:20  445131.6      0.82     343.7     528.0                          
    0:03:25  445133.4      0.80     341.3     520.7                          
    0:03:27  445134.8      0.79     338.9     506.1                          
    0:03:41  445139.0      0.78     336.0     493.9                          
    0:03:43  445144.1      0.77     333.9     484.2                          
    0:03:46  445156.3      0.77     331.8     476.9                          
    0:03:48  445162.7      0.76     330.2     467.2                          
    0:03:50  445176.8      0.76     329.2     464.7                          
    0:03:53  445189.3      0.77     329.0     464.7                          
    0:03:54  445199.7      0.76     328.1     464.7                          
    0:03:55  445212.7      0.74     326.7     462.3                          
    0:03:56  445221.5      0.74     326.1     459.9                          
    0:03:58  445232.7      0.74     325.1     459.9                          
    0:03:59  445240.9      0.74     324.5     457.4                          
    0:04:00  445240.6      0.74     324.5     457.4                          
    0:04:00  445240.6      0.74     324.5     457.4                          
    0:04:02  445273.4      0.74     323.7     379.6                          
    0:04:03  445300.5      0.74     323.7     301.7                          
    0:04:05  445322.8      0.74     323.3     223.9                          
    0:04:06  445347.6      0.74     323.2     146.0                          
    0:04:07  445374.4      0.74     323.2      68.1                          
    0:04:09  445390.1      0.74     323.2       2.4                          
    0:04:09  445390.7      0.74     323.2       0.0                          
    0:04:10  445390.7      0.74     323.2       0.0                          
    0:04:10  445390.7      0.74     323.2       0.0                          
    0:04:10  445390.7      0.74     323.2       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:10  445390.7      0.74     323.2       0.0                          
    0:04:10  445410.6      0.73     322.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:11  445446.8      0.72     320.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:04:11  445506.6      0.72     315.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  445562.5      0.72     311.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  445622.3      0.72     306.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  445678.2      0.72     301.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  445738.1      0.72     297.0       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  445793.9      0.72     292.7       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:11  445839.1      0.72     289.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:04:11  445866.0      0.71     288.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:11  445880.4      0.71     287.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:12  445900.6      0.71     286.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:12  445923.5      0.70     284.7       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:12  445950.6      0.70     283.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:12  445970.8      0.69     282.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446001.4      0.69     281.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446020.0      0.69     281.0       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:12  446041.3      0.69     280.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:13  446066.0      0.69     279.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446091.3      0.69     277.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  446145.3      0.69     274.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  446191.9      0.69     270.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  446245.8      0.69     266.9       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  446292.4      0.69     263.8       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  446346.4      0.68     259.9       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:13  446376.7      0.68     259.0       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446390.0      0.68     258.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:04:13  446421.7      0.67     257.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446433.1      0.67     256.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:14  446453.1      0.66     255.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446457.9      0.66     255.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446472.2      0.66     255.2       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446499.3      0.66     254.3       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446514.5      0.66     254.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446530.7      0.66     253.5       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446540.8      0.66     253.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:14  446567.2      0.65     252.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:14  446582.9      0.64     251.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:14  446595.9      0.64     251.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446607.9      0.64     250.8       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:15  446621.4      0.63     250.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:15  446639.5      0.63     250.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446655.8      0.63     249.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446674.1      0.63     249.1       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:15  446691.9      0.63     248.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  446719.9      0.63     246.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  446747.8      0.63     244.1       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  446775.7      0.63     242.1       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:15  446798.6      0.63     240.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446811.6      0.63     240.5       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:16  446820.7      0.63     240.2       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446832.1      0.62     239.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446834.8      0.62     239.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:16  446844.9      0.62     239.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:16  446859.8      0.62     238.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:16  446868.3      0.62     238.4       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:16  446874.4      0.62     238.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446886.6      0.62     237.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446894.6      0.62     237.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:04:16  446900.5      0.61     237.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:17  446912.7      0.61     237.1       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446920.2      0.61     236.8       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:17  446938.0      0.61     236.4      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:17  446959.8      0.61     235.8      24.2 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:17  446970.7      0.61     235.4      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:17  446991.4      0.61     234.8      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:17  447026.6      0.61     234.0      24.2 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447041.5      0.61     233.6      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:17  447054.5      0.61     233.3      24.2 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:17  447079.0      0.61     232.5      24.2 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:18  447094.9      0.61     231.9      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:18  447105.6      0.61     231.7      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447121.3      0.60     231.2      24.2 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:18  447135.9      0.60     230.9      24.2 path/genblk1[30].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447143.6      0.60     230.5      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:18  447156.6      0.60     230.1      24.2 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:18  447169.1      0.60     229.6      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:18  447184.3      0.60     229.1      24.2 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:18  447193.1      0.60     228.8      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:18  447201.9      0.59     228.5      24.2 path/path/path/genblk1.add_in_reg[39]/D
    0:04:18  447221.0      0.59     228.0      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447228.5      0.59     227.7      24.2 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447231.6      0.59     227.5      24.2 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447241.8      0.59     227.2      24.2 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447272.3      0.58     226.4      24.2 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:19  447293.9      0.58     225.7      24.2 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447322.1      0.58     224.5      48.4 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  447359.9      0.58     223.4      96.9 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  447397.6      0.58     222.2     145.3 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  447435.4      0.58     221.1     193.7 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  447444.4      0.57     221.0     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:19  447469.7      0.57     219.7     218.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:19  447527.2      0.57     216.1     218.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:20  447571.6      0.57     213.7     218.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447574.5      0.57     213.6     218.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447587.6      0.57     213.2     218.0 path/genblk1[18].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447590.2      0.57     213.1     218.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:20  447607.2      0.57     212.7     218.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447619.7      0.57     212.3     218.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:20  447634.4      0.57     211.9     218.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:20  447650.1      0.56     211.6     218.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:20  447667.6      0.56     211.2     218.0 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:20  447690.5      0.56     210.7     218.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:20  447703.3      0.56     210.4     218.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447730.9      0.55     209.9     218.0 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447743.2      0.55     209.6     218.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447745.6      0.55     209.6     218.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447765.2      0.55     209.2     218.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447778.0      0.55     208.9     218.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447787.1      0.55     208.5     218.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447796.1      0.55     208.4     218.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447817.6      0.55     208.3     266.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:21  447846.1      0.55     208.1     314.8 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:21  447849.0      0.54     208.0     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447854.9      0.54     207.8     314.8 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447861.0      0.54     207.6     314.8 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:21  447872.2      0.54     207.3     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447922.4      0.54     204.6     314.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  447967.9      0.54     201.8     314.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  447976.7      0.54     201.2     314.8 path/genblk1[28].path/path/genblk1.add_in_reg[38]/D
    0:04:22  447990.0      0.54     200.8     314.8 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:22  448033.6      0.54     198.4     314.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:22  448045.6      0.54     197.8     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:22  448048.0      0.53     197.6     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:22  448053.3      0.53     197.4     314.8 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:22  448055.7      0.53     197.3     314.8 path/path/path/genblk1.add_in_reg[39]/D
    0:04:22  448074.1      0.53     197.0     314.8 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:22  448083.9      0.53     196.8     314.8 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:22  448098.5      0.53     196.5     314.8 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448099.1      0.53     196.4     314.8 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:04:23  448102.0      0.53     196.3     314.8 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448121.9      0.53     195.8     314.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448138.2      0.53     195.5     314.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448150.9      0.53     195.1     314.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448166.4      0.53     194.6     314.8 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448189.2      0.52     194.0     314.8 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448205.5      0.52     193.5     314.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:23  448213.7      0.52     193.2     314.8 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448213.7      0.52     193.2     314.8 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448227.0      0.52     192.8     314.8 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448237.9      0.52     192.5     314.8 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448239.0      0.52     192.5     314.8 path/path/path/genblk1.add_in_reg[39]/D
    0:04:24  448243.2      0.52     192.4     314.8 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448243.2      0.52     192.4     314.8 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448244.3      0.52     192.4     314.8 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:24  448244.3      0.52     192.4     314.8 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448260.3      0.52     192.0     314.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448286.6      0.52     191.4     314.8 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:24  448295.4      0.52     191.1     314.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:25  448311.3      0.52     190.3     314.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448328.1      0.52     189.5     314.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448344.9      0.52     188.7     314.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448361.6      0.52     187.9     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448379.4      0.52     187.4     314.8 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:25  448392.5      0.52     187.2     314.8 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448414.5      0.52     186.7     314.8 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:25  448431.3      0.51     186.3     314.8 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:25  448462.7      0.51     185.0     314.8 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448494.1      0.51     183.6     314.8 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448529.2      0.51     183.6     411.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:25  448542.8      0.51     183.2     411.7 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448557.1      0.51     182.8     411.7 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448565.1      0.51     182.6     411.7 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448566.2      0.51     182.5     411.7 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448596.8      0.51     181.4     411.7 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448603.9      0.51     180.9     411.7 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448651.8      0.51     178.5     411.7 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448658.2      0.51     178.4     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448659.3      0.50     178.4     411.7 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448674.7      0.50     178.0     411.7 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:26  448687.2      0.50     177.4     411.7 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448717.3      0.50     175.9     411.7 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448729.2      0.50     175.4     411.7 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:26  448743.6      0.50     174.8     411.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448755.6      0.50     174.4     411.7 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448769.9      0.50     173.8     411.7 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448786.9      0.50     173.5     411.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:27  448807.2      0.50     173.2     411.7 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:27  448821.3      0.50     172.8     411.7 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:27  448840.1      0.50     172.4     411.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:27  448840.9      0.49     172.2     411.7 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:27  448858.8      0.49     171.7     411.7 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448873.4      0.49     171.1     411.7 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:27  448885.4      0.49     170.6     411.7 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:27  448909.6      0.49     170.1     435.9 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448931.9      0.49     169.5     460.1 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:27  448948.1      0.49     168.9     460.1 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  448964.9      0.49     168.3     460.1 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  448967.3      0.49     168.1     460.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:28  448977.1      0.49     167.9     460.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:28  448998.9      0.48     166.8     460.1 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  449014.1      0.48     166.6     460.1 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449029.0      0.48     166.3     460.1 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449029.5      0.48     166.3     460.1 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449035.4      0.48     166.2     460.1 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449051.4      0.48     165.8     460.1 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:04:28  449068.4      0.48     165.5     460.1 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:28  449086.7      0.48     164.9     460.1 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:28  449119.7      0.47     163.9     460.1 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449127.7      0.47     163.7     460.1 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449143.9      0.47     163.2     460.1 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  449158.5      0.47     162.9     460.1 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:29  449170.5      0.47     162.6     460.1 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449172.1      0.47     162.6     460.1 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449188.9      0.47     162.3     460.1 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449207.0      0.47     161.7     460.1 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  449214.9      0.47     161.5     460.1 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449232.0      0.47     161.0     460.1 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  449249.0      0.47     160.3     460.1 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:29  449271.3      0.47     159.9     460.1 path/path/path/genblk1.add_in_reg[38]/D
    0:04:29  449271.3      0.47     159.7     460.1 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:29  449276.1      0.47     159.6     460.1 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449304.1      0.46     158.6     460.1 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:04:30  449325.9      0.46     157.7     460.1 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449343.2      0.46     157.0     460.1 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449355.1      0.46     156.7     460.1 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449367.9      0.46     155.9     460.1 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449374.5      0.46     155.7     460.1 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449388.1      0.46     155.4     460.1 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449411.5      0.46     154.8     484.3 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:30  449442.4      0.46     154.1     508.6 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449443.2      0.46     154.0     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:30  449444.5      0.46     153.9     508.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449457.0      0.46     153.5     508.6 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449469.2      0.46     153.0     508.6 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449470.0      0.45     152.9     508.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449488.7      0.45     152.2     508.6 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449503.0      0.45     151.2     508.6 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449529.4      0.45     150.3     508.6 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:31  449561.3      0.45     149.6     508.6 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:31  449573.0      0.45     149.4     508.6 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449573.0      0.45     149.3     508.6 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:31  449582.6      0.45     149.0     508.6 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449589.5      0.45     148.9     508.6 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449604.6      0.45     148.6     508.6 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:32  449620.6      0.45     147.9     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[38]/D
    0:04:32  449620.6      0.45     147.9     508.6 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449637.3      0.45     147.7     508.6 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449658.9      0.45     146.9     508.6 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449684.7      0.45     146.2     508.6 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449702.8      0.45     145.5     508.6 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:32  449712.6      0.45     145.3     508.6 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449715.3      0.45     145.2     508.6 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:32  449740.0      0.45     144.8     532.8 path/genblk1[23].path/path/genblk1.add_in_reg[38]/D
    0:04:33  449754.4      0.44     144.4     532.8 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449758.4      0.44     144.3     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449770.9      0.44     143.9     532.8 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449782.6      0.44     143.4     532.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449792.7      0.44     143.2     532.8 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449811.3      0.44     142.4     532.8 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449829.9      0.44     141.7     532.8 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449844.3      0.44     141.3     532.8 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449863.4      0.44     140.6     532.8 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449872.8      0.44     140.0     532.8 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449872.8      0.44     140.0     532.8 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449873.0      0.44     140.0     532.8 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449874.9      0.44     139.9     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:33  449890.8      0.44     139.4     532.8 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:33  449895.4      0.44     139.1     532.8 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449896.2      0.43     139.1     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449898.8      0.43     139.0     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449917.2      0.43     138.4     532.8 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:34  449922.2      0.43     138.2     532.8 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449923.0      0.43     138.2     532.8 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:34  449923.6      0.43     138.1     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449930.7      0.43     137.9     532.8 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449931.0      0.43     137.9     532.8 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:34  449933.1      0.43     137.8     532.8 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:34  449934.5      0.43     137.7     532.8 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:35  449938.7      0.43     137.6     532.8 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:35  449956.5      0.43     137.1     532.8 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  449967.5      0.43     136.9     532.8 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:35  449980.5      0.43     136.3     532.8 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  449992.5      0.43     136.1     532.8 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:35  449992.5      0.43     136.0     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450003.6      0.43     135.9     532.8 path/genblk1[24].path/path/genblk1.add_in_reg[38]/D
    0:04:35  450018.3      0.43     135.3     532.8 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450025.4      0.42     135.1     532.8 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:35  450030.0      0.42     135.0     532.8 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450047.5      0.42     134.7     532.8 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:35  450061.4      0.42     134.3     532.8 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:35  450071.7      0.42     134.1     532.8 path/genblk1[20].path/path/genblk1.add_in_reg[38]/D
    0:04:36  450071.7      0.42     134.1     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450079.4      0.42     134.0     532.8 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450096.2      0.42     133.4     532.8 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450112.4      0.42     133.2     532.8 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450126.3      0.42     132.7     532.8 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450125.7      0.42     132.7     532.8 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450125.2      0.42     132.6     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450139.6      0.42     132.0     532.8 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450157.6      0.42     131.4     532.8 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:36  450170.7      0.42     130.9     532.8 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:36  450185.6      0.42     130.6     532.8 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450187.7      0.42     130.5     532.8 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450190.1      0.41     130.4     532.8 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450201.5      0.41     129.9     532.8 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450226.0      0.41     129.4     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:37  450238.2      0.41     129.0     557.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450252.1      0.41     128.8     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:37  450268.0      0.41     128.3     557.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450274.2      0.41     128.2     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450275.2      0.41     128.2     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:37  450292.8      0.41     127.8     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:37  450293.3      0.41     127.7     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:37  450316.7      0.41     126.8     557.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450346.0      0.41     126.0     557.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450371.8      0.41     125.3     557.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450379.5      0.41     125.2     557.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450381.1      0.41     125.2     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450386.7      0.41     124.9     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450402.1      0.41     124.6     557.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450401.8      0.41     124.5     557.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450414.9      0.40     124.0     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:38  450414.9      0.40     123.9     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:38  450416.7      0.40     123.9     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:38  450417.8      0.40     123.9     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450424.2      0.40     123.5     557.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:39  450443.9      0.40     123.2     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:39  450447.1      0.40     123.1     557.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:39  450464.3      0.40     122.6     557.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450475.8      0.40     122.4     557.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450480.6      0.40     122.3     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450498.7      0.40     121.9     557.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450503.4      0.40     121.7     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:39  450517.8      0.40     121.4     557.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:39  450517.8      0.40     121.4     557.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:40  450531.6      0.40     121.0     557.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450550.8      0.40     120.4     557.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450576.1      0.39     119.7     557.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450581.4      0.39     119.3     557.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450597.6      0.39     118.8     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:40  450604.0      0.39     118.7     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:40  450604.0      0.39     118.7     557.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:40  450608.2      0.39     118.6     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:40  450619.2      0.39     118.4     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:40  450619.2      0.39     118.4     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:40  450641.5      0.39     117.7     557.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450649.7      0.39     117.5     557.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:40  450666.2      0.39     117.0     557.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:40  450670.0      0.39     116.9     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450670.5      0.39     116.9     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450669.2      0.39     116.9     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450670.0      0.39     116.9     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450676.1      0.39     116.7     557.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450695.0      0.39     116.4     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450695.0      0.39     116.4     557.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:41  450708.3      0.39     116.2     557.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450708.3      0.39     116.2     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:41  450718.4      0.39     116.0     557.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:42  450721.3      0.39     115.9     557.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:42  450726.1      0.39     115.9     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:42  450745.0      0.39     115.3     557.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  450745.8      0.39     115.2     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:42  450758.3      0.39     115.0     557.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:42  450772.9      0.39     114.6     557.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:42  450778.8      0.38     114.4     557.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:42  450789.4      0.38     114.2     557.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:42  450801.4      0.38     113.7     557.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  450801.4      0.38     113.7     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450814.7      0.38     113.3     557.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  450814.7      0.38     113.3     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450826.4      0.38     112.8     557.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  450841.5      0.38     112.5     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450842.1      0.38     112.3     557.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:43  450842.6      0.38     112.2     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450869.2      0.38     111.5     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450883.6      0.38     111.3     557.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:43  450892.6      0.38     111.1     557.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450893.4      0.38     111.1     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450893.4      0.38     111.1     557.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  450894.5      0.38     111.0     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450910.2      0.38     110.8     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:44  450918.7      0.38     110.4     557.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  450935.4      0.38     109.9     557.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  450936.2      0.38     109.9     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450946.6      0.38     109.4     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:44  450957.5      0.38     109.0     557.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:44  450958.3      0.38     109.0     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450968.7      0.37     108.7     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:45  450981.4      0.37     108.3     557.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  450991.8      0.37     108.0     557.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  451002.2      0.37     107.8     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451015.8      0.37     107.4     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:45  451026.7      0.36     107.0     557.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451037.0      0.36     106.7     557.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  451046.9      0.36     106.4     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451058.6      0.36     106.0     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451071.6      0.36     105.7     557.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:45  451088.6      0.36     105.4     557.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451100.1      0.36     105.0     557.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:45  451107.0      0.36     104.9     557.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451117.1      0.35     104.7     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451124.8      0.35     104.4     557.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  451133.3      0.35     104.1     557.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:46  451147.7      0.35     103.9     557.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451156.7      0.35     103.6     557.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451174.3      0.35     103.2     557.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451185.5      0.35     102.9     557.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451193.7      0.35     102.6     557.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451207.8      0.35     102.3     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451218.2      0.35     102.0     557.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451225.4      0.35     101.7     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:46  451233.9      0.34     101.4     557.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:46  451245.3      0.34     101.1     557.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  451256.5      0.34     100.7     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:47  451266.9      0.34     100.6     557.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:47  451277.2      0.34     100.3     557.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  451290.0      0.34     100.0     557.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:47  451302.5      0.34      99.6     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:47  451315.0      0.34      99.3     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:47  451326.2      0.34      99.0     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:47  451336.0      0.34      98.8     557.0 path/genblk1[24].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  451347.5      0.34      98.5     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:47  451363.4      0.34      98.1     557.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:47  451372.2      0.34      97.9     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:04:47  451381.5      0.34      97.7     557.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:47  451383.6      0.34      97.6     557.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:48  451397.7      0.33      97.3     557.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:48  451410.2      0.33      96.9     557.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  451423.8      0.33      96.5     557.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  451432.1      0.33      96.3     557.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:48  451439.5      0.33      96.1     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:48  451446.4      0.33      95.8     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:48  451460.5      0.33      95.6     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:48  451468.5      0.33      95.4     557.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:48  451478.3      0.33      95.1     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:48  451490.6      0.33      94.8     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:48  451499.6      0.33      94.5     557.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:48  451508.4      0.33      94.2     557.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:48  451519.6      0.33      93.9     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:48  451530.2      0.33      93.5     557.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:04:49  451539.8      0.33      93.2     557.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  451552.0      0.33      93.0     557.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:49  451561.1      0.32      92.7     557.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:49  451567.7      0.32      92.6     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:49  451578.9      0.32      92.3     557.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  451591.7      0.32      92.0     557.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:49  451598.8      0.32      91.7     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:49  451611.9      0.32      91.4     557.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  451620.4      0.32      91.1     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:49  451630.0      0.32      91.0     557.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:49  451641.1      0.32      90.7     557.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  451652.6      0.32      90.4     557.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451664.5      0.32      90.2     557.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451673.8      0.32      90.0     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  451680.5      0.32      89.7     557.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  451687.4      0.32      89.5     557.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  451694.6      0.32      89.3     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451705.2      0.32      89.0     557.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451714.8      0.32      88.8     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  451723.9      0.32      88.6     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451734.0      0.32      88.4     557.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  451739.8      0.31      88.3     557.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451749.1      0.31      88.1     557.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  451754.7      0.31      87.9     557.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:50  451766.9      0.31      87.7     557.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:50  451778.1      0.31      87.4     557.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451785.0      0.31      87.2     557.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:51  451793.5      0.31      87.0     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  451801.5      0.31      86.7     557.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451809.5      0.31      86.5     557.0 path/genblk1[17].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  451821.5      0.31      86.3     557.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451830.3      0.31      86.0     557.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:51  451834.8      0.31      85.8     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451839.8      0.31      85.7     557.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451849.9      0.31      85.4     557.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451861.1      0.31      85.2     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451868.3      0.31      85.0     557.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451879.2      0.31      84.7     557.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:51  451888.5      0.31      84.5     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451892.0      0.31      84.4     557.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:51  451900.5      0.31      84.3     557.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  451907.9      0.30      84.0     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:04:52  451917.0      0.30      83.7     557.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  451926.5      0.30      83.5     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:52  451945.2      0.30      83.2     557.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:52  451957.7      0.30      83.0     557.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  451963.8      0.30      82.7     557.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  451974.2      0.30      82.6     557.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  451980.5      0.30      82.5     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  451990.9      0.30      82.2     557.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452001.0      0.30      81.9     557.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452016.5      0.30      81.6     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452025.2      0.30      81.3     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:52  452038.0      0.30      81.0     557.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452048.9      0.30      80.8     557.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:52  452057.2      0.30      80.6     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452065.4      0.30      80.4     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452075.5      0.30      80.1     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:53  452081.6      0.30      80.0     557.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:53  452093.1      0.29      79.7     557.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:04:53  452104.2      0.29      79.5     557.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452117.3      0.29      79.2     557.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452138.3      0.29      78.9     557.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  452147.9      0.29      78.7     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452151.8      0.29      78.6     557.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452162.0      0.29      78.5     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452169.1      0.29      78.4     557.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  452180.6      0.29      78.2     557.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:53  452189.6      0.29      77.8     557.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:53  452189.6      0.29      77.8     557.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452198.9      0.29      77.7     557.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:54  452204.0      0.29      77.6     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:54  452212.0      0.29      77.4     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452221.0      0.29      77.2     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452231.4      0.29      76.9     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452238.6      0.29      76.7     557.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452248.9      0.29      76.6     557.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452258.0      0.29      76.4     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452265.4      0.29      76.2     557.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:04:54  452271.0      0.28      76.1     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452279.5      0.28      75.9     557.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452285.4      0.28      75.8     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:54  452288.0      0.28      75.6     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:54  452296.8      0.28      75.3     557.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452301.6      0.28      75.2     557.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452311.7      0.28      74.9     557.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452323.9      0.28      74.6     557.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452334.1      0.28      74.4     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452340.4      0.28      74.3     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452347.9      0.28      74.0     557.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452355.6      0.28      73.8     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452364.1      0.28      73.7     557.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:55  452370.8      0.28      73.6     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452377.1      0.28      73.4     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452388.3      0.28      73.1     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452399.8      0.28      72.8     557.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:55  452408.3      0.28      72.6     557.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:55  452415.5      0.28      72.4     557.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:04:56  452424.5      0.28      72.2     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:56  452433.5      0.27      72.0     557.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452440.5      0.27      71.8     557.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:04:56  452446.6      0.27      71.7     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:56  452448.7      0.27      71.6     557.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452455.9      0.27      71.4     557.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452460.9      0.27      71.3     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:04:56  452465.5      0.27      71.2     557.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452471.3      0.27      71.1     557.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452476.9      0.27      71.0     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:04:56  452483.3      0.27      70.8     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:56  452490.5      0.27      70.6     557.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:56  452496.8      0.27      70.5     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:04:57  452505.1      0.27      70.4     557.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  452512.8      0.27      70.3     557.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  452520.0      0.27      70.1     557.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:57  452527.4      0.27      70.0     557.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:04:57  452533.0      0.27      69.8     557.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:57  452540.7      0.27      69.7     557.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  452545.0      0.27      69.5     557.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:04:57  452549.3      0.27      69.4     557.0 path/path/path/genblk1.add_in_reg[39]/D
    0:04:57  452549.3      0.27      69.3     557.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:04:57  452555.1      0.27      69.1     557.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:57  452561.5      0.27      68.9     557.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:57  452568.7      0.27      68.9     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:57  452574.8      0.27      68.7     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:57  452580.6      0.27      68.5     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:04:57  452586.2      0.26      68.4     557.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:58  452590.5      0.26      68.3     557.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:04:58  452594.2      0.26      68.2     557.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452599.3      0.26      68.1     557.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:04:58  452607.8      0.26      68.0     557.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452616.5      0.26      67.8     557.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452620.5      0.26      67.7     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:04:58  452626.4      0.26      67.5     557.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452632.8      0.26      67.3     557.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452639.7      0.26      67.2     557.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452648.7      0.26      67.1     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:04:58  452651.7      0.26      67.0     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:04:58  452659.1      0.26      66.8     557.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452666.8      0.26      66.6     557.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:04:58  452672.9      0.26      66.6     557.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452678.5      0.26      66.4     557.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:58  452681.2      0.26      66.3     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:04:58  452686.5      0.26      66.2     557.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:59  452691.6      0.26      66.0     557.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  452700.6      0.26      65.9     557.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:04:59  452705.9      0.26      65.8     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:59  452715.0      0.26      65.6     557.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  452724.3      0.26      65.5     557.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:04:59  452729.6      0.26      65.4     557.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  452737.6      0.26      65.3     557.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  452742.4      0.26      65.2     557.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  452747.4      0.26      65.0     557.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  452752.7      0.25      64.8     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:04:59  452757.5      0.25      64.8     557.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  452762.8      0.25      64.7     557.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  452767.4      0.25      64.6     557.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  452769.2      0.25      64.6     557.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:04:59  452779.6      0.25      64.5     557.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:04:59  452786.5      0.25      64.4     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:04:59  452788.1      0.25      64.4     557.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  452791.3      0.25      64.3     557.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:00  452798.0      0.25      64.2     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:00  452801.2      0.25      64.2     557.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  452807.3      0.25      64.1     557.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:00  452811.5      0.25      64.0     557.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:00  452816.3      0.25      63.9     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  452823.5      0.25      63.9     557.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:00  452831.7      0.25      63.7     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  452837.1      0.25      63.6     557.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  452842.1      0.25      63.6     557.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  452850.6      0.25      63.5     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:00  452853.8      0.25      63.5     557.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  452862.3      0.25      63.3     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  452864.2      0.25      63.2     557.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:00  452868.2      0.25      63.2     557.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:00  452873.8      0.25      63.2     557.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:00  452876.7      0.25      63.1     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:01  452884.1      0.25      63.0     557.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:01  452888.7      0.25      62.9     557.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:05:01  452898.2      0.25      62.8     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  452902.5      0.25      62.7     557.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  452910.2      0.25      62.6     557.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:01  452914.5      0.25      62.4     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  452920.1      0.25      62.4     557.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  452925.4      0.25      62.3     557.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:01  452933.4      0.25      62.2     557.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  452935.0      0.25      62.1     557.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:01  452941.6      0.25      62.0     557.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:01  452943.7      0.25      61.9     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  452947.7      0.24      61.8     557.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  452955.2      0.24      61.6     557.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:01  452960.0      0.24      61.6     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  452964.7      0.24      61.6     557.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:01  452972.2      0.24      61.5     557.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:02  452979.1      0.24      61.5     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:02  452983.9      0.24      61.3     557.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  452988.9      0.24      61.2     557.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  452994.3      0.24      61.2     557.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  453000.1      0.24      61.0     557.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  453002.0      0.24      61.0     557.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  453007.6      0.24      60.9     557.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:02  453010.5      0.24      60.8     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  453016.6      0.24      60.7     557.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:02  453020.9      0.24      60.6     557.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  453027.0      0.24      60.5     557.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  453035.2      0.24      60.3     557.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:02  453039.0      0.24      60.2     557.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:02  453042.9      0.24      60.2     557.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:02  453048.8      0.24      60.0     557.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453052.0      0.24      59.9     557.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453056.8      0.24      60.0     557.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453059.4      0.24      59.9     557.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:03  453064.8      0.24      59.8     557.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:03  453064.8      0.24      59.8     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453072.7      0.24      59.5     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:03  453077.8      0.24      59.5     557.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453085.0      0.24      59.3     557.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453089.0      0.24      59.2     557.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453095.9      0.24      59.1     557.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453099.3      0.24      59.0     557.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:05:03  453100.9      0.24      59.0     557.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453105.7      0.24      58.9     557.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453111.3      0.23      58.8     557.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453113.7      0.23      58.7     557.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453120.6      0.23      58.6     557.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453124.9      0.23      58.4     557.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:03  453127.8      0.23      58.4     557.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  453128.9      0.23      58.4     557.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  453129.7      0.23      58.4     557.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  453129.7      0.23      58.4     557.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:04  453129.7      0.23      58.4     557.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:05  453124.9      0.23      58.3     557.0                          
    0:05:08  452454.6      0.23      58.3     557.0                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:08  452454.6      0.23      58.3     557.0                          
    0:05:08  452449.2      0.23      58.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:08  452455.4      0.23      58.1       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:08  452457.5      0.23      58.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:09  452462.3      0.23      57.9       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:09  452463.6      0.23      57.8       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  452473.2      0.23      57.6       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  452482.0      0.23      57.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:09  452486.7      0.23      57.3       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  452494.5      0.23      57.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  452496.8      0.23      56.9       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  452497.6      0.23      56.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:09  452517.1      0.23      56.4       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:09  452518.4      0.23      56.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:09  452532.8      0.23      55.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  452545.8      0.23      55.7       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  452552.4      0.23      55.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:05:10  452554.3      0.23      55.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  452554.3      0.23      55.5       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:10  452567.1      0.23      55.4       0.0 path/genblk1[18].path/path/genblk1.add_in_reg[39]/D
    0:05:10  452571.9      0.23      55.2       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  452582.8      0.23      54.7       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  452592.1      0.23      54.7       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:10  452598.2      0.23      54.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:10  452598.2      0.23      54.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:10  452598.2      0.23      54.6       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:10  452601.9      0.23      54.4       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  452624.0      0.23      53.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:05:11  452624.0      0.23      53.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:11  452624.0      0.23      53.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  452628.8      0.23      53.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  452628.8      0.23      53.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:11  452628.8      0.23      53.7       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  452628.8      0.23      53.7       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  452633.6      0.23      53.5       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  452645.0      0.23      53.3       0.0 path/genblk1[29].path/path/genblk1.add_in_reg[39]/D
    0:05:11  452646.9      0.23      53.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:11  452646.9      0.23      53.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:11  452646.9      0.23      53.2       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:11  452659.9      0.23      53.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:05:12  452663.1      0.23      52.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:12  452664.7      0.23      52.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:12  452664.7      0.23      52.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:12  452665.2      0.23      52.8       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:12  452667.6      0.23      52.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:12  452667.4      0.23      52.7       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:12  452668.2      0.23      52.7       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:12  452680.7      0.23      52.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:05:12  452706.2      0.23      52.1       0.0 path/genblk1[30].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  452706.2      0.23      52.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:12  452707.5      0.23      52.1       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:12  452720.3      0.23      51.8       0.0 path/genblk1[23].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:12  452725.1      0.23      51.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  452726.4      0.23      51.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:13  452730.9      0.23      51.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:13  452731.2      0.23      51.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  452734.4      0.23      51.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:13  452738.6      0.23      51.4       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:13  452748.0      0.23      51.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  452749.8      0.23      51.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:13  452757.0      0.23      51.3       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:05:13  452757.0      0.23      51.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  452759.4      0.23      51.2       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:13  452770.6      0.23      50.8       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  452776.1      0.23      50.7       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:13  452776.7      0.23      50.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:13  452776.7      0.23      50.6       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:14  452782.8      0.23      50.5       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:14  452783.6      0.23      50.5       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:14  452783.6      0.23      50.5       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:14  452784.4      0.23      50.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:14  452787.3      0.22      50.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  452789.7      0.22      50.3       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:14  452796.9      0.22      50.2       0.0 path/genblk1[28].path/path/genblk1.add_in_reg[39]/D
    0:05:14  452810.7      0.22      49.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:14  452810.7      0.22      49.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:14  452810.5      0.22      49.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:15  452812.9      0.22      49.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:15  452815.8      0.22      49.7       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:15  452820.6      0.22      49.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:15  452823.5      0.22      49.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:15  452824.3      0.22      49.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:15  452824.6      0.22      49.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:15  452825.4      0.22      49.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:15  452827.8      0.22      49.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  452827.8      0.22      49.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:15  452829.9      0.22      49.3       0.0 path/genblk1[20].path/path/genblk1.add_in_reg[39]/D
    0:05:15  452830.7      0.22      49.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:15  452839.2      0.22      49.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:05:15  452839.2      0.22      49.1       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:16  452839.2      0.22      49.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:16  452839.2      0.22      49.1       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  452848.5      0.22      48.8       0.0 path/genblk1[22].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  452849.3      0.22      48.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:16  452851.7      0.22      48.8       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  452851.7      0.22      48.7       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  452852.2      0.22      48.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  452854.4      0.22      48.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:16  452854.4      0.22      48.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  452854.4      0.22      48.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:16  452854.4      0.22      48.7       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:16  452862.9      0.22      48.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:05:16  452862.9      0.22      48.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:17  452862.9      0.22      48.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:17  452863.9      0.22      48.5       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:17  452866.1      0.22      48.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:17  452868.2      0.22      48.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:17  452869.0      0.22      48.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:17  452875.6      0.22      48.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:05:17  452875.6      0.22      48.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  452877.0      0.22      48.2       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:17  452888.1      0.22      47.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  452888.9      0.22      47.8       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:17  452892.4      0.22      47.7       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:18  452892.7      0.21      47.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:18  452895.8      0.21      47.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:18  452904.6      0.21      47.3       0.0 path/genblk1[18].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:18  452905.4      0.21      47.3       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[38]/D
    0:05:18  452917.9      0.21      47.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:18  452919.3      0.21      47.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:18  452919.3      0.21      47.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:18  452924.8      0.21      46.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:18  452924.8      0.21      46.9       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:18  452938.7      0.21      46.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:18  452938.7      0.21      46.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:18  452938.7      0.21      46.6       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  452938.7      0.21      46.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:05:19  452949.8      0.21      46.3       0.0 path/genblk1[26].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  452955.2      0.21      46.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:05:19  452961.3      0.21      46.0       0.0 path/genblk1[16].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  452961.3      0.21      46.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  452961.6      0.21      45.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:05:19  452970.3      0.21      45.8       0.0 path/genblk1[20].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  452971.9      0.21      45.8       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  452979.1      0.21      45.6       0.0 path/genblk1[19].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:19  452981.8      0.21      45.6       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:05:19  452981.8      0.21      45.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:05:19  452990.0      0.21      45.4       0.0 path/genblk1[22].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452990.5      0.21      45.4       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:20  452990.5      0.21      45.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:20  452991.6      0.21      45.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:20  452991.6      0.21      45.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:20  452998.8      0.21      45.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:05:20  453002.0      0.21      45.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:20  453001.7      0.21      45.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:20  453004.9      0.21      45.2       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:20  453005.7      0.21      45.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:20  453005.7      0.21      45.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:20  453005.7      0.21      45.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  453007.0      0.21      45.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:05:21  453008.9      0.21      45.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  453008.9      0.21      45.2       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:21  453010.8      0.21      45.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  453010.5      0.21      45.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:05:21  453015.5      0.21      45.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  453015.5      0.21      45.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:05:21  453024.6      0.21      44.9       0.0 path/genblk1[27].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:21  453024.9      0.21      44.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:21  453024.9      0.21      44.9       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:22  453025.4      0.21      44.9       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  453025.9      0.21      44.8       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:22  453037.6      0.21      44.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  453038.4      0.21      44.5       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:05:22  453048.3      0.21      44.3       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  453053.9      0.21      44.2       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:05:22  453055.2      0.21      44.2       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:05:22  453055.7      0.21      44.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:22  453057.0      0.21      44.2       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:23  453057.8      0.21      44.2       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:23  453063.2      0.21      44.1       0.0                          
    0:05:23  453064.2      0.21      44.1       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:23  453064.2      0.21      44.1       0.0                          
    0:05:24  453064.2      0.21      44.1       0.0                          
    0:05:36  452613.4      0.21      44.0       0.0                          
    0:05:40  452502.4      0.21      44.0       0.0                          
    0:05:45  452451.6      0.21      44.1       0.0                          
    0:05:46  452433.0      0.21      44.1       0.0                          
    0:05:47  452414.4      0.21      44.3       0.0                          
    0:05:47  452412.3      0.21      44.3       0.0                          
    0:05:47  452412.3      0.21      44.3       0.0                          
    0:05:50  452412.3      0.21      44.3       0.0                          
    0:05:53  452060.9      0.21      44.9       0.0                          
    0:05:53  452059.8      0.21      44.9       0.0                          
    0:05:53  452059.8      0.21      44.9       0.0                          
    0:05:53  452059.8      0.21      44.9       0.0                          
    0:05:54  452059.8      0.21      44.9       0.0                          
    0:05:54  452059.8      0.21      44.9       0.0                          
    0:05:54  452059.8      0.21      44.9       0.0                          
    0:05:54  452061.4      0.21      44.8       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:05:54  452074.2      0.21      44.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:54  452086.7      0.21      44.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:54  452087.7      0.21      44.1       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:05:54  452088.5      0.21      44.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:54  452089.6      0.21      44.0       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:54  452095.5      0.21      43.9       0.0 path/genblk1[25].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  452114.6      0.21      43.5       0.0 path/genblk1[28].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  452114.6      0.21      43.5       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  452115.7      0.21      43.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  452115.7      0.21      43.5       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:05:55  452115.9      0.21      43.4       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:05:55  452117.3      0.20      43.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:05:55  452121.8      0.20      43.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:05:55  452121.8      0.20      43.4       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  452127.1      0.20      43.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:05:55  452126.3      0.20      43.3       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:05:56  452128.2      0.20      43.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:05:57  452124.7      0.20      43.2       0.0                          
    0:05:57  452021.8      0.20      43.2       0.0                          
    0:05:58  451938.2      0.20      43.2       0.0                          
    0:06:10  451824.7      0.20      43.2       0.0                          
    0:06:10  451739.8      0.20      43.2       0.0                          
    0:06:11  451648.0      0.20      43.1       0.0                          
    0:06:11  451551.5      0.20      43.1       0.0                          
    0:06:11  451455.7      0.20      43.1       0.0                          
    0:06:12  451360.8      0.20      43.1       0.0                          
    0:06:12  451265.8      0.20      43.1       0.0                          
    0:06:12  451170.8      0.20      43.1       0.0                          
    0:06:13  451076.7      0.20      43.1       0.0                          
    0:06:13  450980.9      0.20      43.1       0.0                          
    0:06:13  450886.8      0.20      43.1       0.0                          
    0:06:14  450792.6      0.20      43.1       0.0                          
    0:06:14  450694.4      0.20      43.1       0.0                          
    0:06:15  450601.9      0.20      43.1       0.0                          
    0:06:15  450507.7      0.20      43.1       0.0                          
    0:06:15  450412.7      0.20      43.1       0.0                          
    0:06:16  450318.6      0.20      43.1       0.0                          
    0:06:16  450227.6      0.20      43.1       0.0                          
    0:06:16  450131.0      0.20      43.1       0.0                          
    0:06:17  450035.3      0.20      43.1       0.0                          
    0:06:17  449941.1      0.20      43.1       0.0                          
    0:06:18  449844.6      0.20      43.1       0.0                          
    0:06:18  449744.0      0.20      43.1       0.0                          
    0:06:18  449641.9      0.20      43.1       0.0                          
    0:06:19  449540.5      0.20      43.1       0.0                          
    0:06:19  449439.2      0.20      43.1       0.0                          
    0:06:19  449339.4      0.20      43.1       0.0                          
    0:06:20  449240.5      0.20      43.1       0.0                          
    0:06:20  449150.3      0.20      43.1       0.0                          
    0:06:21  449047.4      0.20      43.1       0.0                          
    0:06:21  448946.0      0.20      43.1       0.0                          
    0:06:22  448830.3      0.20      43.1       0.0                          
    0:06:22  448720.2      0.20      43.1       0.0                          
    0:06:23  448608.5      0.20      43.1       0.0                          
    0:06:23  448498.3      0.20      43.1       0.0                          
    0:06:24  448386.6      0.20      43.1       0.0                          
    0:06:24  448276.5      0.20      43.1       0.0                          
    0:06:25  448164.8      0.20      43.1       0.0                          
    0:06:25  448053.9      0.20      43.1       0.0                          
    0:06:26  447942.9      0.20      43.1       0.0                          
    0:06:26  447832.0      0.20      43.1       0.0                          
    0:06:27  447721.1      0.20      43.1       0.0                          
    0:06:27  447608.6      0.20      43.1       0.0                          
    0:06:28  447497.6      0.20      43.1       0.0                          
    0:06:28  447386.7      0.20      43.1       0.0                          
    0:06:29  447275.8      0.20      43.1       0.0                          
    0:06:29  447164.9      0.20      43.1       0.0                          
    0:06:30  447054.0      0.20      43.1       0.0                          
    0:06:30  446943.0      0.20      43.1       0.0                          
    0:06:31  446832.1      0.20      43.1       0.0                          
    0:06:31  446708.4      0.20      43.1       0.0                          
    0:06:32  446572.0      0.20      43.1       0.0                          
    0:06:32  446429.1      0.20      43.1       0.0                          
    0:06:33  446299.0      0.20      43.1       0.0                          
    0:06:33  446156.2      0.20      43.1       0.0                          
    0:06:34  446026.1      0.20      43.1       0.0                          
    0:06:34  445883.3      0.20      43.1       0.0                          
    0:06:35  445753.2      0.20      43.1       0.0                          
    0:06:35  445610.4      0.20      43.1       0.0                          
    0:06:36  445480.3      0.20      43.1       0.0                          
    0:06:36  445337.5      0.20      43.1       0.0                          
    0:06:37  445207.4      0.20      43.1       0.0                          
    0:06:37  445064.5      0.20      43.1       0.0                          
    0:06:38  444934.5      0.20      43.1       0.0                          
    0:06:38  444791.6      0.20      43.1       0.0                          
    0:06:39  444661.6      0.20      43.1       0.0                          
    0:06:39  444518.7      0.20      43.1       0.0                          
    0:06:40  444388.6      0.20      43.1       0.0                          
    0:06:40  444245.8      0.20      43.1       0.0                          
    0:06:41  444115.7      0.20      43.1       0.0                          
    0:06:41  443972.9      0.20      43.1       0.0                          
    0:06:42  443846.0      0.20      43.1       0.0                          
    0:06:42  443821.8      0.20      43.1       0.0                          
    0:06:42  443806.9      0.20      43.1       0.0                          
    0:06:42  443798.9      0.20      43.1       0.0                          
    0:06:43  443789.1      0.20      43.1       0.0                          
    0:06:43  443750.8      0.20      43.1       0.0                          
    0:06:43  443728.4      0.20      43.1       0.0                          
    0:06:45  443707.7      0.20      43.1       0.0                          
    0:06:46  443694.6      0.20      42.9       0.0                          
    0:06:48  443693.8      0.20      42.9       0.0                          
    0:06:57  443693.0      0.20      42.9       0.0                          
    0:06:58  443685.9      0.20      42.9       0.0                          
    0:06:58  443674.7      0.20      42.9       0.0                          
    0:07:00  443671.5      0.20      42.9       0.0                          
    0:07:01  443661.4      0.21      43.2       0.0                          
    0:07:01  443661.4      0.21      43.2       0.0                          
    0:07:01  443661.4      0.21      43.2       0.0                          
    0:07:01  443661.4      0.21      43.2       0.0                          
    0:07:01  443661.4      0.21      43.2       0.0                          
    0:07:01  443661.4      0.21      43.2       0.0                          
    0:07:01  443664.6      0.21      43.1       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:02  443670.2      0.20      43.0       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:02  443670.4      0.20      43.0       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:02  443670.4      0.20      43.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  443670.4      0.20      43.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:02  443670.4      0.20      42.9       0.0 path/genblk1[24].path/path/genblk1.add_in_reg[39]/D
    0:07:02  443682.7      0.20      42.5       0.0 path/genblk1[31].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:03  443682.7      0.20      42.5       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:03  443689.6      0.20      42.4       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:03  443689.9      0.20      42.4       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:03  443690.1      0.20      42.4       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:03  443691.2      0.20      42.4       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:03  443691.2      0.20      42.4       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:03  443692.0      0.20      42.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:03  443692.0      0.20      42.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:03  443692.0      0.20      42.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:03  443692.0      0.20      42.4       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:04  443692.0      0.20      42.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:07:04  443694.9      0.20      42.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:04  443695.7      0.20      42.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:07:04  443711.7      0.20      42.0       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:04  443716.7      0.20      42.0       0.0 path/genblk1[29].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:04  443718.3      0.20      42.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[39]/D
    0:07:04  443718.3      0.20      42.0       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:04  443721.5      0.20      41.9       0.0 path/genblk1[21].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:04  443722.8      0.20      41.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:04  443723.6      0.20      41.9       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:05  443725.2      0.20      41.9       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:05  443725.8      0.20      41.8       0.0 path/genblk1[21].path/path/genblk1.add_in_reg[38]/D
    0:07:05  443725.8      0.20      41.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:05  443726.6      0.20      41.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:05  443728.7      0.20      41.8       0.0                          
    0:07:05  443736.4      0.20      41.7       0.0 path/genblk1[17].path/path/genblk1.add_in_reg[39]/D
    0:07:06  443736.4      0.20      41.7       0.0 path/genblk1[31].path/path/genblk1.add_in_reg[39]/D
    0:07:06  443736.9      0.20      41.7       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:06  443752.9      0.20      41.3       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:06  443754.0      0.20      41.3       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:06  443758.5      0.20      41.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:06  443759.3      0.20      41.1       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:06  443761.4      0.20      41.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:07  443761.7      0.20      41.1       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:07  443761.7      0.20      41.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:07  443761.7      0.20      41.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:07  443761.7      0.20      41.1       0.0 path/genblk1[26].path/path/genblk1.add_in_reg[38]/D
    0:07:07  443762.5      0.20      41.1       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:07  443769.9      0.20      40.9       0.0 path/genblk1[30].path/path/genblk1.add_in_reg[39]/D
    0:07:07  443779.5      0.20      40.8       0.0 path/genblk1[19].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443783.2      0.20      40.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  443793.6      0.19      40.6       0.0 path/genblk1[25].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443802.4      0.19      40.6       0.0 path/genblk1[27].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443809.6      0.19      40.5       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443816.7      0.19      40.3       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  443823.1      0.19      40.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443832.7      0.19      40.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:08  443841.7      0.19      40.0       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443850.3      0.19      39.9       0.0 path/genblk1[23].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443855.8      0.19      39.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443865.9      0.19      39.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443870.5      0.19      39.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443874.5      0.19      39.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:08  443886.7      0.19      39.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  443892.3      0.19      39.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:07:09  443904.5      0.19      39.3       0.0 path/genblk1[16].path/path/genblk1.add_in_reg[39]/D
    0:07:09  443909.8      0.19      39.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:07:09  443920.5      0.19      39.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:07:09  443926.9      0.18      38.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:07:09  443933.5      0.18      38.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:07:09  443939.6      0.18      38.7       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:07:11  443943.6      0.18      38.6       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[12].path/path/reset': 1811 load(s), 1 driver(s)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 50697 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 15:15:09 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_32_32_20_1' contains 2 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:             209023.599207
Buf/Inv area:                     8505.881921
Noncombinational area:          234920.019795
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                443943.619002
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 15:15:28 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_32_32_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  85.7241 mW   (89%)
  Net Switching Power  =  10.3244 mW   (11%)
                         ---------
Total Dynamic Power    =  96.0485 mW  (100%)

Cell Leakage Power     =   9.1193 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       8.1266e+04          980.6033        3.9959e+06        8.6245e+04  (  82.01%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  4.4561e+03        9.3429e+03        5.1234e+06        1.8924e+04  (  17.99%)
--------------------------------------------------------------------------------------------------
Total          8.5722e+04 uW     1.0323e+04 uW     9.1193e+06 nW     1.0517e+05 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_32_32_20_1
Version: J-2014.09-SP5-2
Date   : Thu Dec  3 15:15:29 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[5].path/path/add_out_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_32_32_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[5].path/path/add_out_reg[0]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[5].path/path/add_out_reg[0]/Q (DFF_X1)     0.09       0.09 f
  path/genblk1[5].path/path/add_42/B[0] (mac_b20_g1_27_DW01_add_0)
                                                          0.00       0.09 f
  path/genblk1[5].path/path/add_42/U7/ZN (AND2_X1)        0.04       0.13 f
  path/genblk1[5].path/path/add_42/U200/ZN (NAND2_X1)     0.03       0.16 r
  path/genblk1[5].path/path/add_42/U172/ZN (NAND3_X1)     0.05       0.20 f
  path/genblk1[5].path/path/add_42/U25/ZN (NAND2_X1)      0.04       0.24 r
  path/genblk1[5].path/path/add_42/U75/ZN (NAND3_X1)      0.03       0.27 f
  path/genblk1[5].path/path/add_42/U99/ZN (NAND2_X1)      0.03       0.30 r
  path/genblk1[5].path/path/add_42/U77/ZN (NAND3_X1)      0.04       0.34 f
  path/genblk1[5].path/path/add_42/U143/ZN (NAND2_X1)     0.04       0.38 r
  path/genblk1[5].path/path/add_42/U105/ZN (NAND3_X1)     0.04       0.41 f
  path/genblk1[5].path/path/add_42/U149/ZN (NAND2_X1)     0.03       0.44 r
  path/genblk1[5].path/path/add_42/U152/ZN (NAND3_X1)     0.03       0.48 f
  path/genblk1[5].path/path/add_42/U1_6/CO (FA_X1)        0.09       0.57 f
  path/genblk1[5].path/path/add_42/U1_7/CO (FA_X1)        0.09       0.66 f
  path/genblk1[5].path/path/add_42/U1_8/CO (FA_X1)        0.10       0.75 f
  path/genblk1[5].path/path/add_42/U167/ZN (NAND2_X1)     0.03       0.79 r
  path/genblk1[5].path/path/add_42/U169/ZN (NAND3_X1)     0.04       0.82 f
  path/genblk1[5].path/path/add_42/U1_10/CO (FA_X1)       0.10       0.92 f
  path/genblk1[5].path/path/add_42/U88/ZN (NAND2_X1)      0.04       0.96 r
  path/genblk1[5].path/path/add_42/U90/ZN (NAND3_X1)      0.04       1.00 f
  path/genblk1[5].path/path/add_42/U132/ZN (NAND2_X1)     0.04       1.03 r
  path/genblk1[5].path/path/add_42/U104/ZN (NAND3_X1)     0.04       1.07 f
  path/genblk1[5].path/path/add_42/U137/ZN (NAND2_X1)     0.03       1.10 r
  path/genblk1[5].path/path/add_42/U140/ZN (NAND3_X1)     0.03       1.13 f
  path/genblk1[5].path/path/add_42/U1_14/CO (FA_X1)       0.10       1.23 f
  path/genblk1[5].path/path/add_42/U62/ZN (NAND2_X1)      0.04       1.27 r
  path/genblk1[5].path/path/add_42/U64/ZN (NAND3_X1)      0.04       1.31 f
  path/genblk1[5].path/path/add_42/U188/ZN (NAND2_X1)     0.03       1.34 r
  path/genblk1[5].path/path/add_42/U190/ZN (NAND3_X1)     0.04       1.38 f
  path/genblk1[5].path/path/add_42/U194/ZN (NAND2_X1)     0.03       1.41 r
  path/genblk1[5].path/path/add_42/U196/ZN (NAND3_X1)     0.03       1.44 f
  path/genblk1[5].path/path/add_42/U1_18/CO (FA_X1)       0.09       1.53 f
  path/genblk1[5].path/path/add_42/U1_19/CO (FA_X1)       0.09       1.62 f
  path/genblk1[5].path/path/add_42/U1_20/CO (FA_X1)       0.09       1.72 f
  path/genblk1[5].path/path/add_42/U1_21/CO (FA_X1)       0.10       1.81 f
  path/genblk1[5].path/path/add_42/U56/ZN (NAND2_X1)      0.04       1.85 r
  path/genblk1[5].path/path/add_42/U38/ZN (NAND3_X1)      0.04       1.89 f
  path/genblk1[5].path/path/add_42/U81/ZN (NAND2_X1)      0.04       1.92 r
  path/genblk1[5].path/path/add_42/U35/ZN (NAND3_X1)      0.04       1.96 f
  path/genblk1[5].path/path/add_42/U119/ZN (NAND2_X1)     0.04       2.00 r
  path/genblk1[5].path/path/add_42/U40/ZN (NAND3_X1)      0.04       2.03 f
  path/genblk1[5].path/path/add_42/U93/ZN (NAND2_X1)      0.04       2.07 r
  path/genblk1[5].path/path/add_42/U72/ZN (NAND3_X1)      0.04       2.11 f
  path/genblk1[5].path/path/add_42/U175/ZN (NAND2_X1)     0.04       2.14 r
  path/genblk1[5].path/path/add_42/U170/ZN (NAND3_X1)     0.04       2.18 f
  path/genblk1[5].path/path/add_42/U181/ZN (NAND2_X1)     0.04       2.21 r
  path/genblk1[5].path/path/add_42/U103/ZN (NAND3_X1)     0.04       2.25 f
  path/genblk1[5].path/path/add_42/U125/ZN (NAND2_X1)     0.03       2.28 r
  path/genblk1[5].path/path/add_42/U128/ZN (NAND3_X1)     0.03       2.31 f
  path/genblk1[5].path/path/add_42/U1_29/CO (FA_X1)       0.09       2.40 f
  path/genblk1[5].path/path/add_42/U1_30/CO (FA_X1)       0.10       2.50 f
  path/genblk1[5].path/path/add_42/U15/ZN (NAND2_X1)      0.03       2.53 r
  path/genblk1[5].path/path/add_42/U17/ZN (NAND3_X1)      0.04       2.57 f
  path/genblk1[5].path/path/add_42/U1_32/CO (FA_X1)       0.09       2.66 f
  path/genblk1[5].path/path/add_42/U1_33/CO (FA_X1)       0.10       2.75 f
  path/genblk1[5].path/path/add_42/U68/ZN (NAND2_X1)      0.04       2.80 r
  path/genblk1[5].path/path/add_42/U43/ZN (NAND3_X1)      0.04       2.83 f
  path/genblk1[5].path/path/add_42/U156/ZN (NAND2_X1)     0.04       2.87 r
  path/genblk1[5].path/path/add_42/U158/ZN (NAND3_X1)     0.04       2.91 f
  path/genblk1[5].path/path/add_42/U162/ZN (NAND2_X1)     0.04       2.94 r
  path/genblk1[5].path/path/add_42/U10/ZN (NAND3_X1)      0.04       2.99 f
  path/genblk1[5].path/path/add_42/U3/ZN (NAND2_X1)       0.04       3.03 r
  path/genblk1[5].path/path/add_42/U113/ZN (NAND3_X1)     0.03       3.06 f
  path/genblk1[5].path/path/add_42/U116/ZN (NAND2_X1)     0.03       3.08 r
  path/genblk1[5].path/path/add_42/U9/ZN (AND3_X1)        0.05       3.13 r
  path/genblk1[5].path/path/add_42/U18/ZN (XNOR2_X1)      0.03       3.17 f
  path/genblk1[5].path/path/add_42/SUM[39] (mac_b20_g1_27_DW01_add_0)
                                                          0.00       3.17 f
  path/genblk1[5].path/path/out[39] (mac_b20_g1_27)       0.00       3.17 f
  path/genblk1[5].path/genblk1.Vec_y_Mem/data_in[39] (seqMemory_b40_SIZE1_27)
                                                          0.00       3.17 f
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/data_in[39] (memory_b40_SIZE1_LOGSIZE1_27)
                                                          0.00       3.17 f
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/U3/Z (MUX2_X1)
                                                          0.07       3.23 f
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D (DFF_X1)
                                                          0.01       3.24 f
  data arrival time                                                  3.24

  clock clk (rise edge)                                   3.10       3.10
  clock network delay (ideal)                             0.00       3.10
  path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/CK (DFF_X1)
                                                          0.00       3.10 r
  library setup time                                     -0.04       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -3.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.18


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 31 nets to module multipath_k32_p32_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
