ARM GAS  /tmp/cc6EHCIq.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 6
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	HAL_MspInit:
  25              	.LFB120:
  26              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  14:Core/Src/stm32f1xx_hal_msp.c ****   * the "License"; You may not use this file except in compliance with the
  15:Core/Src/stm32f1xx_hal_msp.c ****   * License. You may obtain a copy of the License at:
  16:Core/Src/stm32f1xx_hal_msp.c ****   *                        opensource.org/licenses/BSD-3-Clause
  17:Core/Src/stm32f1xx_hal_msp.c ****   *
  18:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f1xx_hal_msp.c ****   */
  20:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f1xx_hal_msp.c **** 
  22:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f1xx_hal_msp.c **** 
  26:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  28:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_tx;
  29:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart1_rx;
  30:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_tx;
  31:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart3_rx;
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/cc6EHCIq.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** 
  34:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  36:Core/Src/stm32f1xx_hal_msp.c **** 
  37:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  38:Core/Src/stm32f1xx_hal_msp.c **** 
  39:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  41:Core/Src/stm32f1xx_hal_msp.c **** 
  42:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  43:Core/Src/stm32f1xx_hal_msp.c **** 
  44:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  45:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  46:Core/Src/stm32f1xx_hal_msp.c **** 
  47:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  48:Core/Src/stm32f1xx_hal_msp.c **** 
  49:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  50:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  51:Core/Src/stm32f1xx_hal_msp.c **** 
  52:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  53:Core/Src/stm32f1xx_hal_msp.c **** 
  54:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  55:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  56:Core/Src/stm32f1xx_hal_msp.c **** 
  57:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  58:Core/Src/stm32f1xx_hal_msp.c **** 
  59:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  63:Core/Src/stm32f1xx_hal_msp.c **** 
  64:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  65:Core/Src/stm32f1xx_hal_msp.c **** 
  66:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  67:Core/Src/stm32f1xx_hal_msp.c **** 
  68:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  69:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  70:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  71:Core/Src/stm32f1xx_hal_msp.c ****   */
  72:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  73:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 73 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 84B0     		sub	sp, sp, #16
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 24
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42              	.LBB2:
ARM GAS  /tmp/cc6EHCIq.s 			page 3


  74:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  75:Core/Src/stm32f1xx_hal_msp.c **** 
  76:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  77:Core/Src/stm32f1xx_hal_msp.c **** 
  78:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  43              		.loc 1 78 3
  44 0006 2F4B     		ldr	r3, .L2
  45 0008 9B69     		ldr	r3, [r3, #24]
  46 000a 2E4A     		ldr	r2, .L2
  47 000c 43F00103 		orr	r3, r3, #1
  48 0010 9361     		str	r3, [r2, #24]
  49 0012 2C4B     		ldr	r3, .L2
  50 0014 9B69     		ldr	r3, [r3, #24]
  51 0016 03F00103 		and	r3, r3, #1
  52 001a BB60     		str	r3, [r7, #8]
  53 001c BB68     		ldr	r3, [r7, #8]
  54              	.LBE2:
  55              	.LBB3:
  79:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 79 3
  57 001e 294B     		ldr	r3, .L2
  58 0020 DB69     		ldr	r3, [r3, #28]
  59 0022 284A     		ldr	r2, .L2
  60 0024 43F08053 		orr	r3, r3, #268435456
  61 0028 D361     		str	r3, [r2, #28]
  62 002a 264B     		ldr	r3, .L2
  63 002c DB69     		ldr	r3, [r3, #28]
  64 002e 03F08053 		and	r3, r3, #268435456
  65 0032 7B60     		str	r3, [r7, #4]
  66 0034 7B68     		ldr	r3, [r7, #4]
  67              	.LBE3:
  80:Core/Src/stm32f1xx_hal_msp.c **** 
  81:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  82:Core/Src/stm32f1xx_hal_msp.c **** 
  83:Core/Src/stm32f1xx_hal_msp.c ****  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  68              		.loc 1 83 2
  69 0036 0320     		movs	r0, #3
  70 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  84:Core/Src/stm32f1xx_hal_msp.c **** 
  85:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  86:Core/Src/stm32f1xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  87:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 1, 0);
  71              		.loc 1 87 3
  72 003c 0022     		movs	r2, #0
  73 003e 0121     		movs	r1, #1
  74 0040 6FF00B00 		mvn	r0, #11
  75 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  88:Core/Src/stm32f1xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  89:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 1, 0);
  76              		.loc 1 89 3
  77 0048 0022     		movs	r2, #0
  78 004a 0121     		movs	r1, #1
  79 004c 6FF00A00 		mvn	r0, #10
  80 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  90:Core/Src/stm32f1xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  91:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 1, 0);
  81              		.loc 1 91 3
ARM GAS  /tmp/cc6EHCIq.s 			page 4


  82 0054 0022     		movs	r2, #0
  83 0056 0121     		movs	r1, #1
  84 0058 6FF00900 		mvn	r0, #9
  85 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  92:Core/Src/stm32f1xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  93:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 1, 0);
  86              		.loc 1 93 3
  87 0060 0022     		movs	r2, #0
  88 0062 0121     		movs	r1, #1
  89 0064 6FF00400 		mvn	r0, #4
  90 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  95:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 1, 0);
  91              		.loc 1 95 3
  92 006c 0022     		movs	r2, #0
  93 006e 0121     		movs	r1, #1
  94 0070 6FF00300 		mvn	r0, #3
  95 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  96:Core/Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  97:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 1, 0);
  96              		.loc 1 97 3
  97 0078 0022     		movs	r2, #0
  98 007a 0121     		movs	r1, #1
  99 007c 6FF00100 		mvn	r0, #1
 100 0080 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  98:Core/Src/stm32f1xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  99:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 1, 0);
 101              		.loc 1 99 3
 102 0084 0022     		movs	r2, #0
 103 0086 0121     		movs	r1, #1
 104 0088 4FF0FF30 		mov	r0, #-1
 105 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 100:Core/Src/stm32f1xx_hal_msp.c **** 
 101:Core/Src/stm32f1xx_hal_msp.c ****   /* Peripheral interrupt init */
 102:Core/Src/stm32f1xx_hal_msp.c ****   /* RCC_IRQn interrupt configuration */
 103:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(RCC_IRQn, 1, 0);
 106              		.loc 1 103 3
 107 0090 0022     		movs	r2, #0
 108 0092 0121     		movs	r1, #1
 109 0094 0520     		movs	r0, #5
 110 0096 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 104:Core/Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_EnableIRQ(RCC_IRQn);
 111              		.loc 1 104 3
 112 009a 0520     		movs	r0, #5
 113 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 114              	.LBB4:
 105:Core/Src/stm32f1xx_hal_msp.c **** 
 106:Core/Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
 107:Core/Src/stm32f1xx_hal_msp.c ****   */
 108:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
 115              		.loc 1 108 3
 116 00a0 094B     		ldr	r3, .L2+4
 117 00a2 5B68     		ldr	r3, [r3, #4]
 118 00a4 FB60     		str	r3, [r7, #12]
 119 00a6 FB68     		ldr	r3, [r7, #12]
 120 00a8 23F0E063 		bic	r3, r3, #117440512
 121 00ac FB60     		str	r3, [r7, #12]
ARM GAS  /tmp/cc6EHCIq.s 			page 5


 122 00ae FB68     		ldr	r3, [r7, #12]
 123 00b0 43F00073 		orr	r3, r3, #33554432
 124 00b4 FB60     		str	r3, [r7, #12]
 125 00b6 044A     		ldr	r2, .L2+4
 126 00b8 FB68     		ldr	r3, [r7, #12]
 127 00ba 5360     		str	r3, [r2, #4]
 128              	.LBE4:
 109:Core/Src/stm32f1xx_hal_msp.c **** 
 110:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
 111:Core/Src/stm32f1xx_hal_msp.c **** 
 112:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
 113:Core/Src/stm32f1xx_hal_msp.c **** }
 129              		.loc 1 113 1
 130 00bc 00BF     		nop
 131 00be 1037     		adds	r7, r7, #16
 132              	.LCFI3:
 133              		.cfi_def_cfa_offset 8
 134 00c0 BD46     		mov	sp, r7
 135              	.LCFI4:
 136              		.cfi_def_cfa_register 13
 137              		@ sp needed
 138 00c2 80BD     		pop	{r7, pc}
 139              	.L3:
 140              		.align	2
 141              	.L2:
 142 00c4 00100240 		.word	1073876992
 143 00c8 00000140 		.word	1073807360
 144              		.cfi_endproc
 145              	.LFE120:
 147              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
 148              		.align	1
 149              		.global	HAL_ADC_MspInit
 150              		.syntax unified
 151              		.thumb
 152              		.thumb_func
 153              		.fpu softvfp
 155              	HAL_ADC_MspInit:
 156              	.LFB121:
 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c **** /**
 116:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP Initialization
 117:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 118:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 119:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 120:Core/Src/stm32f1xx_hal_msp.c **** */
 121:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
 122:Core/Src/stm32f1xx_hal_msp.c **** {
 157              		.loc 1 122 1
 158              		.cfi_startproc
 159              		@ args = 0, pretend = 0, frame = 48
 160              		@ frame_needed = 1, uses_anonymous_args = 0
 161 0000 80B5     		push	{r7, lr}
 162              	.LCFI5:
 163              		.cfi_def_cfa_offset 8
 164              		.cfi_offset 7, -8
 165              		.cfi_offset 14, -4
 166 0002 8CB0     		sub	sp, sp, #48
ARM GAS  /tmp/cc6EHCIq.s 			page 6


 167              	.LCFI6:
 168              		.cfi_def_cfa_offset 56
 169 0004 00AF     		add	r7, sp, #0
 170              	.LCFI7:
 171              		.cfi_def_cfa_register 7
 172 0006 7860     		str	r0, [r7, #4]
 123:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 173              		.loc 1 123 20
 174 0008 07F12003 		add	r3, r7, #32
 175 000c 0022     		movs	r2, #0
 176 000e 1A60     		str	r2, [r3]
 177 0010 5A60     		str	r2, [r3, #4]
 178 0012 9A60     		str	r2, [r3, #8]
 179 0014 DA60     		str	r2, [r3, #12]
 124:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 180              		.loc 1 124 10
 181 0016 7B68     		ldr	r3, [r7, #4]
 182 0018 1B68     		ldr	r3, [r3]
 183              		.loc 1 124 5
 184 001a 504A     		ldr	r2, .L9
 185 001c 9342     		cmp	r3, r2
 186 001e 69D1     		bne	.L5
 187              	.LBB5:
 125:Core/Src/stm32f1xx_hal_msp.c ****   {
 126:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
 127:Core/Src/stm32f1xx_hal_msp.c **** 
 128:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
 129:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 130:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
 188              		.loc 1 130 5
 189 0020 4F4B     		ldr	r3, .L9+4
 190 0022 9B69     		ldr	r3, [r3, #24]
 191 0024 4E4A     		ldr	r2, .L9+4
 192 0026 43F40073 		orr	r3, r3, #512
 193 002a 9361     		str	r3, [r2, #24]
 194 002c 4C4B     		ldr	r3, .L9+4
 195 002e 9B69     		ldr	r3, [r3, #24]
 196 0030 03F40073 		and	r3, r3, #512
 197 0034 FB61     		str	r3, [r7, #28]
 198 0036 FB69     		ldr	r3, [r7, #28]
 199              	.LBE5:
 200              	.LBB6:
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 201              		.loc 1 132 5
 202 0038 494B     		ldr	r3, .L9+4
 203 003a 9B69     		ldr	r3, [r3, #24]
 204 003c 484A     		ldr	r2, .L9+4
 205 003e 43F00403 		orr	r3, r3, #4
 206 0042 9361     		str	r3, [r2, #24]
 207 0044 464B     		ldr	r3, .L9+4
 208 0046 9B69     		ldr	r3, [r3, #24]
 209 0048 03F00403 		and	r3, r3, #4
 210 004c BB61     		str	r3, [r7, #24]
 211 004e BB69     		ldr	r3, [r7, #24]
 212              	.LBE6:
 213              	.LBB7:
ARM GAS  /tmp/cc6EHCIq.s 			page 7


 133:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 214              		.loc 1 133 5
 215 0050 434B     		ldr	r3, .L9+4
 216 0052 9B69     		ldr	r3, [r3, #24]
 217 0054 424A     		ldr	r2, .L9+4
 218 0056 43F00803 		orr	r3, r3, #8
 219 005a 9361     		str	r3, [r2, #24]
 220 005c 404B     		ldr	r3, .L9+4
 221 005e 9B69     		ldr	r3, [r3, #24]
 222 0060 03F00803 		and	r3, r3, #8
 223 0064 7B61     		str	r3, [r7, #20]
 224 0066 7B69     		ldr	r3, [r7, #20]
 225              	.LBE7:
 134:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 135:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 136:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 137:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> ADC1_IN3
 138:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 139:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 140:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 141:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 142:Core/Src/stm32f1xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 143:Core/Src/stm32f1xx_hal_msp.c ****     PB1     ------> ADC1_IN9
 144:Core/Src/stm32f1xx_hal_msp.c ****     */
 145:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = Temp_Pin|Throttle_Pin|Batt_Voltage_Pin|Phase_Current_1_Pin|Phase_Current_
 226              		.loc 1 145 25
 227 0068 FF23     		movs	r3, #255
 228 006a 3B62     		str	r3, [r7, #32]
 146:Core/Src/stm32f1xx_hal_msp.c ****                           |Phase_Current_3_Pin|Phase_Voltage_1_Pin|Phase_Voltage_2_Pin;
 147:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 229              		.loc 1 147 26
 230 006c 0323     		movs	r3, #3
 231 006e 7B62     		str	r3, [r7, #36]
 148:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 232              		.loc 1 148 5
 233 0070 07F12003 		add	r3, r7, #32
 234 0074 1946     		mov	r1, r3
 235 0076 3B48     		ldr	r0, .L9+8
 236 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 149:Core/Src/stm32f1xx_hal_msp.c **** 
 150:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = Phase_Voltage_3_Pin;
 237              		.loc 1 150 25
 238 007c 0223     		movs	r3, #2
 239 007e 3B62     		str	r3, [r7, #32]
 151:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 240              		.loc 1 151 26
 241 0080 0323     		movs	r3, #3
 242 0082 7B62     		str	r3, [r7, #36]
 152:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 243              		.loc 1 152 5
 244 0084 07F12003 		add	r3, r7, #32
 245 0088 1946     		mov	r1, r3
 246 008a 3748     		ldr	r0, .L9+12
 247 008c FFF7FEFF 		bl	HAL_GPIO_Init
 153:Core/Src/stm32f1xx_hal_msp.c **** 
 154:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA Init */
 155:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 Init */
ARM GAS  /tmp/cc6EHCIq.s 			page 8


 156:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 248              		.loc 1 156 24
 249 0090 364B     		ldr	r3, .L9+16
 250 0092 374A     		ldr	r2, .L9+20
 251 0094 1A60     		str	r2, [r3]
 157:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 252              		.loc 1 157 30
 253 0096 354B     		ldr	r3, .L9+16
 254 0098 0022     		movs	r2, #0
 255 009a 5A60     		str	r2, [r3, #4]
 158:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 256              		.loc 1 158 30
 257 009c 334B     		ldr	r3, .L9+16
 258 009e 0022     		movs	r2, #0
 259 00a0 9A60     		str	r2, [r3, #8]
 159:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 260              		.loc 1 159 27
 261 00a2 324B     		ldr	r3, .L9+16
 262 00a4 8022     		movs	r2, #128
 263 00a6 DA60     		str	r2, [r3, #12]
 160:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 264              		.loc 1 160 40
 265 00a8 304B     		ldr	r3, .L9+16
 266 00aa 4FF48072 		mov	r2, #256
 267 00ae 1A61     		str	r2, [r3, #16]
 161:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 268              		.loc 1 161 37
 269 00b0 2E4B     		ldr	r3, .L9+16
 270 00b2 4FF48062 		mov	r2, #1024
 271 00b6 5A61     		str	r2, [r3, #20]
 162:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 272              		.loc 1 162 25
 273 00b8 2C4B     		ldr	r3, .L9+16
 274 00ba 2022     		movs	r2, #32
 275 00bc 9A61     		str	r2, [r3, #24]
 163:Core/Src/stm32f1xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 276              		.loc 1 163 29
 277 00be 2B4B     		ldr	r3, .L9+16
 278 00c0 4FF48052 		mov	r2, #4096
 279 00c4 DA61     		str	r2, [r3, #28]
 164:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 280              		.loc 1 164 9
 281 00c6 2948     		ldr	r0, .L9+16
 282 00c8 FFF7FEFF 		bl	HAL_DMA_Init
 283 00cc 0346     		mov	r3, r0
 284              		.loc 1 164 8
 285 00ce 002B     		cmp	r3, #0
 286 00d0 01D0     		beq	.L6
 165:Core/Src/stm32f1xx_hal_msp.c ****     {
 166:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 287              		.loc 1 166 7
 288 00d2 FFF7FEFF 		bl	Error_Handler
 289              	.L6:
 167:Core/Src/stm32f1xx_hal_msp.c ****     }
 168:Core/Src/stm32f1xx_hal_msp.c **** 
 169:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 290              		.loc 1 169 5
ARM GAS  /tmp/cc6EHCIq.s 			page 9


 291 00d6 7B68     		ldr	r3, [r7, #4]
 292 00d8 244A     		ldr	r2, .L9+16
 293 00da 1A62     		str	r2, [r3, #32]
 294 00dc 234A     		ldr	r2, .L9+16
 295 00de 7B68     		ldr	r3, [r7, #4]
 296 00e0 5362     		str	r3, [r2, #36]
 170:Core/Src/stm32f1xx_hal_msp.c **** 
 171:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt Init */
 172:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 297              		.loc 1 172 5
 298 00e2 0022     		movs	r2, #0
 299 00e4 0021     		movs	r1, #0
 300 00e6 1220     		movs	r0, #18
 301 00e8 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 173:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 302              		.loc 1 173 5
 303 00ec 1220     		movs	r0, #18
 304 00ee FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 174:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 175:Core/Src/stm32f1xx_hal_msp.c **** 
 176:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 177:Core/Src/stm32f1xx_hal_msp.c ****   }
 178:Core/Src/stm32f1xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 179:Core/Src/stm32f1xx_hal_msp.c ****   {
 180:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 0 */
 181:Core/Src/stm32f1xx_hal_msp.c **** 
 182:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 0 */
 183:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 184:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_ENABLE();
 185:Core/Src/stm32f1xx_hal_msp.c **** 
 186:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 187:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 188:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC2_IN4
 189:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC2_IN5
 190:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC2_IN6
 191:Core/Src/stm32f1xx_hal_msp.c ****     */
 192:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = Phase_Current_1_Pin|Phase_Current_2_Pin|Phase_Current_3_Pin|Phase_Voltage
 193:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 194:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 195:Core/Src/stm32f1xx_hal_msp.c **** 
 196:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC2 interrupt Init */
 197:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 198:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 199:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 200:Core/Src/stm32f1xx_hal_msp.c **** 
 201:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspInit 1 */
 202:Core/Src/stm32f1xx_hal_msp.c ****   }
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c **** }
 305              		.loc 1 204 1
 306 00f2 2EE0     		b	.L8
 307              	.L5:
 178:Core/Src/stm32f1xx_hal_msp.c ****   {
 308              		.loc 1 178 15
 309 00f4 7B68     		ldr	r3, [r7, #4]
 310 00f6 1B68     		ldr	r3, [r3]
 178:Core/Src/stm32f1xx_hal_msp.c ****   {
ARM GAS  /tmp/cc6EHCIq.s 			page 10


 311              		.loc 1 178 10
 312 00f8 1E4A     		ldr	r2, .L9+24
 313 00fa 9342     		cmp	r3, r2
 314 00fc 29D1     		bne	.L8
 315              	.LBB8:
 184:Core/Src/stm32f1xx_hal_msp.c **** 
 316              		.loc 1 184 5
 317 00fe 184B     		ldr	r3, .L9+4
 318 0100 9B69     		ldr	r3, [r3, #24]
 319 0102 174A     		ldr	r2, .L9+4
 320 0104 43F48063 		orr	r3, r3, #1024
 321 0108 9361     		str	r3, [r2, #24]
 322 010a 154B     		ldr	r3, .L9+4
 323 010c 9B69     		ldr	r3, [r3, #24]
 324 010e 03F48063 		and	r3, r3, #1024
 325 0112 3B61     		str	r3, [r7, #16]
 326 0114 3B69     		ldr	r3, [r7, #16]
 327              	.LBE8:
 328              	.LBB9:
 186:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 329              		.loc 1 186 5
 330 0116 124B     		ldr	r3, .L9+4
 331 0118 9B69     		ldr	r3, [r3, #24]
 332 011a 114A     		ldr	r2, .L9+4
 333 011c 43F00403 		orr	r3, r3, #4
 334 0120 9361     		str	r3, [r2, #24]
 335 0122 0F4B     		ldr	r3, .L9+4
 336 0124 9B69     		ldr	r3, [r3, #24]
 337 0126 03F00403 		and	r3, r3, #4
 338 012a FB60     		str	r3, [r7, #12]
 339 012c FB68     		ldr	r3, [r7, #12]
 340              	.LBE9:
 192:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 341              		.loc 1 192 25
 342 012e 7823     		movs	r3, #120
 343 0130 3B62     		str	r3, [r7, #32]
 193:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 344              		.loc 1 193 26
 345 0132 0323     		movs	r3, #3
 346 0134 7B62     		str	r3, [r7, #36]
 194:Core/Src/stm32f1xx_hal_msp.c **** 
 347              		.loc 1 194 5
 348 0136 07F12003 		add	r3, r7, #32
 349 013a 1946     		mov	r1, r3
 350 013c 0948     		ldr	r0, .L9+8
 351 013e FFF7FEFF 		bl	HAL_GPIO_Init
 197:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 352              		.loc 1 197 5
 353 0142 0022     		movs	r2, #0
 354 0144 0021     		movs	r1, #0
 355 0146 1220     		movs	r0, #18
 356 0148 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 198:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspInit 1 */
 357              		.loc 1 198 5
 358 014c 1220     		movs	r0, #18
 359 014e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 360              	.L8:
ARM GAS  /tmp/cc6EHCIq.s 			page 11


 361              		.loc 1 204 1
 362 0152 00BF     		nop
 363 0154 3037     		adds	r7, r7, #48
 364              	.LCFI8:
 365              		.cfi_def_cfa_offset 8
 366 0156 BD46     		mov	sp, r7
 367              	.LCFI9:
 368              		.cfi_def_cfa_register 13
 369              		@ sp needed
 370 0158 80BD     		pop	{r7, pc}
 371              	.L10:
 372 015a 00BF     		.align	2
 373              	.L9:
 374 015c 00240140 		.word	1073816576
 375 0160 00100240 		.word	1073876992
 376 0164 00080140 		.word	1073809408
 377 0168 000C0140 		.word	1073810432
 378 016c 00000000 		.word	hdma_adc1
 379 0170 08000240 		.word	1073872904
 380 0174 00280140 		.word	1073817600
 381              		.cfi_endproc
 382              	.LFE121:
 384              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 385              		.align	1
 386              		.global	HAL_ADC_MspDeInit
 387              		.syntax unified
 388              		.thumb
 389              		.thumb_func
 390              		.fpu softvfp
 392              	HAL_ADC_MspDeInit:
 393              	.LFB122:
 205:Core/Src/stm32f1xx_hal_msp.c **** 
 206:Core/Src/stm32f1xx_hal_msp.c **** /**
 207:Core/Src/stm32f1xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 208:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 209:Core/Src/stm32f1xx_hal_msp.c **** * @param hadc: ADC handle pointer
 210:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 211:Core/Src/stm32f1xx_hal_msp.c **** */
 212:Core/Src/stm32f1xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 213:Core/Src/stm32f1xx_hal_msp.c **** {
 394              		.loc 1 213 1
 395              		.cfi_startproc
 396              		@ args = 0, pretend = 0, frame = 8
 397              		@ frame_needed = 1, uses_anonymous_args = 0
 398 0000 80B5     		push	{r7, lr}
 399              	.LCFI10:
 400              		.cfi_def_cfa_offset 8
 401              		.cfi_offset 7, -8
 402              		.cfi_offset 14, -4
 403 0002 82B0     		sub	sp, sp, #8
 404              	.LCFI11:
 405              		.cfi_def_cfa_offset 16
 406 0004 00AF     		add	r7, sp, #0
 407              	.LCFI12:
 408              		.cfi_def_cfa_register 7
 409 0006 7860     		str	r0, [r7, #4]
 214:Core/Src/stm32f1xx_hal_msp.c ****   if(hadc->Instance==ADC1)
ARM GAS  /tmp/cc6EHCIq.s 			page 12


 410              		.loc 1 214 10
 411 0008 7B68     		ldr	r3, [r7, #4]
 412 000a 1B68     		ldr	r3, [r3]
 413              		.loc 1 214 5
 414 000c 144A     		ldr	r2, .L15
 415 000e 9342     		cmp	r3, r2
 416 0010 13D1     		bne	.L12
 215:Core/Src/stm32f1xx_hal_msp.c ****   {
 216:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 217:Core/Src/stm32f1xx_hal_msp.c **** 
 218:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 219:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 220:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 417              		.loc 1 220 5
 418 0012 144B     		ldr	r3, .L15+4
 419 0014 9B69     		ldr	r3, [r3, #24]
 420 0016 134A     		ldr	r2, .L15+4
 421 0018 23F40073 		bic	r3, r3, #512
 422 001c 9361     		str	r3, [r2, #24]
 221:Core/Src/stm32f1xx_hal_msp.c **** 
 222:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 223:Core/Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 224:Core/Src/stm32f1xx_hal_msp.c ****     PA2     ------> ADC1_IN2
 225:Core/Src/stm32f1xx_hal_msp.c ****     PA3     ------> ADC1_IN3
 226:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC1_IN4
 227:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC1_IN5
 228:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC1_IN6
 229:Core/Src/stm32f1xx_hal_msp.c ****     PA7     ------> ADC1_IN7
 230:Core/Src/stm32f1xx_hal_msp.c ****     PB0     ------> ADC1_IN8
 231:Core/Src/stm32f1xx_hal_msp.c ****     PB1     ------> ADC1_IN9
 232:Core/Src/stm32f1xx_hal_msp.c ****     */
 233:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, Temp_Pin|Batt_Voltage_Pin|Phase_Current_1_Pin|Phase_Current_2_Pin
 423              		.loc 1 233 5
 424 001e FD21     		movs	r1, #253
 425 0020 1148     		ldr	r0, .L15+8
 426 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 234:Core/Src/stm32f1xx_hal_msp.c ****                           |Phase_Current_3_Pin|Phase_Voltage_1_Pin|Phase_Voltage_2_Pin);
 235:Core/Src/stm32f1xx_hal_msp.c **** 
 236:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, Phase_Voltage_3_Pin);
 427              		.loc 1 236 5
 428 0026 0221     		movs	r1, #2
 429 0028 1048     		ldr	r0, .L15+12
 430 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 239:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 431              		.loc 1 239 5
 432 002e 7B68     		ldr	r3, [r7, #4]
 433 0030 1B6A     		ldr	r3, [r3, #32]
 434 0032 1846     		mov	r0, r3
 435 0034 FFF7FEFF 		bl	HAL_DMA_DeInit
 240:Core/Src/stm32f1xx_hal_msp.c **** 
 241:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC1 interrupt DeInit */
 242:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1:ADC1_2_IRQn disable */
 243:Core/Src/stm32f1xx_hal_msp.c ****     /**
 244:Core/Src/stm32f1xx_hal_msp.c ****     * Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
 245:Core/Src/stm32f1xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
ARM GAS  /tmp/cc6EHCIq.s 			page 13


 246:Core/Src/stm32f1xx_hal_msp.c ****     */
 247:Core/Src/stm32f1xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
 248:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1:ADC1_2_IRQn disable */
 249:Core/Src/stm32f1xx_hal_msp.c **** 
 250:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 251:Core/Src/stm32f1xx_hal_msp.c **** 
 252:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 253:Core/Src/stm32f1xx_hal_msp.c ****   }
 254:Core/Src/stm32f1xx_hal_msp.c ****   else if(hadc->Instance==ADC2)
 255:Core/Src/stm32f1xx_hal_msp.c ****   {
 256:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 0 */
 257:Core/Src/stm32f1xx_hal_msp.c **** 
 258:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 0 */
 259:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 260:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_ADC2_CLK_DISABLE();
 261:Core/Src/stm32f1xx_hal_msp.c **** 
 262:Core/Src/stm32f1xx_hal_msp.c ****     /**ADC2 GPIO Configuration
 263:Core/Src/stm32f1xx_hal_msp.c ****     PA4     ------> ADC2_IN4
 264:Core/Src/stm32f1xx_hal_msp.c ****     PA5     ------> ADC2_IN5
 265:Core/Src/stm32f1xx_hal_msp.c ****     PA6     ------> ADC2_IN6
 266:Core/Src/stm32f1xx_hal_msp.c ****     */
 267:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, Phase_Current_2_Pin|Phase_Current_3_Pin|Phase_Voltage_1_Pin);
 268:Core/Src/stm32f1xx_hal_msp.c **** 
 269:Core/Src/stm32f1xx_hal_msp.c ****     /* ADC2 interrupt DeInit */
 270:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2:ADC1_2_IRQn disable */
 271:Core/Src/stm32f1xx_hal_msp.c ****     /**
 272:Core/Src/stm32f1xx_hal_msp.c ****     * Uncomment the line below to disable the "ADC1_2_IRQn" interrupt
 273:Core/Src/stm32f1xx_hal_msp.c ****     * Be aware, disabling shared interrupt may affect other IPs
 274:Core/Src/stm32f1xx_hal_msp.c ****     */
 275:Core/Src/stm32f1xx_hal_msp.c ****     /* HAL_NVIC_DisableIRQ(ADC1_2_IRQn); */
 276:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2:ADC1_2_IRQn disable */
 277:Core/Src/stm32f1xx_hal_msp.c **** 
 278:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN ADC2_MspDeInit 1 */
 279:Core/Src/stm32f1xx_hal_msp.c **** 
 280:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END ADC2_MspDeInit 1 */
 281:Core/Src/stm32f1xx_hal_msp.c ****   }
 282:Core/Src/stm32f1xx_hal_msp.c **** 
 283:Core/Src/stm32f1xx_hal_msp.c **** }
 436              		.loc 1 283 1
 437 0038 0EE0     		b	.L14
 438              	.L12:
 254:Core/Src/stm32f1xx_hal_msp.c ****   {
 439              		.loc 1 254 15
 440 003a 7B68     		ldr	r3, [r7, #4]
 441 003c 1B68     		ldr	r3, [r3]
 254:Core/Src/stm32f1xx_hal_msp.c ****   {
 442              		.loc 1 254 10
 443 003e 0C4A     		ldr	r2, .L15+16
 444 0040 9342     		cmp	r3, r2
 445 0042 09D1     		bne	.L14
 260:Core/Src/stm32f1xx_hal_msp.c **** 
 446              		.loc 1 260 5
 447 0044 074B     		ldr	r3, .L15+4
 448 0046 9B69     		ldr	r3, [r3, #24]
 449 0048 064A     		ldr	r2, .L15+4
 450 004a 23F48063 		bic	r3, r3, #1024
 451 004e 9361     		str	r3, [r2, #24]
ARM GAS  /tmp/cc6EHCIq.s 			page 14


 267:Core/Src/stm32f1xx_hal_msp.c **** 
 452              		.loc 1 267 5
 453 0050 7021     		movs	r1, #112
 454 0052 0548     		ldr	r0, .L15+8
 455 0054 FFF7FEFF 		bl	HAL_GPIO_DeInit
 456              	.L14:
 457              		.loc 1 283 1
 458 0058 00BF     		nop
 459 005a 0837     		adds	r7, r7, #8
 460              	.LCFI13:
 461              		.cfi_def_cfa_offset 8
 462 005c BD46     		mov	sp, r7
 463              	.LCFI14:
 464              		.cfi_def_cfa_register 13
 465              		@ sp needed
 466 005e 80BD     		pop	{r7, pc}
 467              	.L16:
 468              		.align	2
 469              	.L15:
 470 0060 00240140 		.word	1073816576
 471 0064 00100240 		.word	1073876992
 472 0068 00080140 		.word	1073809408
 473 006c 000C0140 		.word	1073810432
 474 0070 00280140 		.word	1073817600
 475              		.cfi_endproc
 476              	.LFE122:
 478              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 479              		.align	1
 480              		.global	HAL_TIM_Base_MspInit
 481              		.syntax unified
 482              		.thumb
 483              		.thumb_func
 484              		.fpu softvfp
 486              	HAL_TIM_Base_MspInit:
 487              	.LFB123:
 284:Core/Src/stm32f1xx_hal_msp.c **** 
 285:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 286:Core/Src/stm32f1xx_hal_msp.c **** {
 488              		.loc 1 286 1
 489              		.cfi_startproc
 490              		@ args = 0, pretend = 0, frame = 48
 491              		@ frame_needed = 1, uses_anonymous_args = 0
 492 0000 80B5     		push	{r7, lr}
 493              	.LCFI15:
 494              		.cfi_def_cfa_offset 8
 495              		.cfi_offset 7, -8
 496              		.cfi_offset 14, -4
 497 0002 8CB0     		sub	sp, sp, #48
 498              	.LCFI16:
 499              		.cfi_def_cfa_offset 56
 500 0004 00AF     		add	r7, sp, #0
 501              	.LCFI17:
 502              		.cfi_def_cfa_register 7
 503 0006 7860     		str	r0, [r7, #4]
 287:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 288:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 504              		.loc 1 288 15
ARM GAS  /tmp/cc6EHCIq.s 			page 15


 505 0008 7B68     		ldr	r3, [r7, #4]
 506 000a 1B68     		ldr	r3, [r3]
 507              		.loc 1 288 5
 508 000c 514A     		ldr	r2, .L23
 509 000e 9342     		cmp	r3, r2
 510 0010 24D1     		bne	.L18
 511              	.LBB10:
 289:Core/Src/stm32f1xx_hal_msp.c ****   {
 290:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 291:Core/Src/stm32f1xx_hal_msp.c **** 
 292:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
 293:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 294:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 512              		.loc 1 294 5
 513 0012 514B     		ldr	r3, .L23+4
 514 0014 9B69     		ldr	r3, [r3, #24]
 515 0016 504A     		ldr	r2, .L23+4
 516 0018 43F40063 		orr	r3, r3, #2048
 517 001c 9361     		str	r3, [r2, #24]
 518 001e 4E4B     		ldr	r3, .L23+4
 519 0020 9B69     		ldr	r3, [r3, #24]
 520 0022 03F40063 		and	r3, r3, #2048
 521 0026 BB61     		str	r3, [r7, #24]
 522 0028 BB69     		ldr	r3, [r7, #24]
 523              	.LBE10:
 295:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 296:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_UP_IRQn, 2, 0);
 524              		.loc 1 296 5
 525 002a 0022     		movs	r2, #0
 526 002c 0221     		movs	r1, #2
 527 002e 1920     		movs	r0, #25
 528 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 297:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 529              		.loc 1 297 5
 530 0034 1920     		movs	r0, #25
 531 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 298:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 2, 0);
 532              		.loc 1 298 5
 533 003a 0022     		movs	r2, #0
 534 003c 0221     		movs	r1, #2
 535 003e 1A20     		movs	r0, #26
 536 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 299:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 537              		.loc 1 299 5
 538 0044 1A20     		movs	r0, #26
 539 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 300:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 2, 0);
 540              		.loc 1 300 5
 541 004a 0022     		movs	r2, #0
 542 004c 0221     		movs	r1, #2
 543 004e 1B20     		movs	r0, #27
 544 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 301:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 545              		.loc 1 301 5
 546 0054 1B20     		movs	r0, #27
 547 0056 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 302:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
ARM GAS  /tmp/cc6EHCIq.s 			page 16


 303:Core/Src/stm32f1xx_hal_msp.c **** 
 304:Core/Src/stm32f1xx_hal_msp.c **** 
 305:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 306:Core/Src/stm32f1xx_hal_msp.c ****   }
 307:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM2)
 308:Core/Src/stm32f1xx_hal_msp.c ****   {
 309:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 310:Core/Src/stm32f1xx_hal_msp.c **** 
 311:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 312:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 313:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 314:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 315:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 316:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 317:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 318:Core/Src/stm32f1xx_hal_msp.c **** 
 319:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 320:Core/Src/stm32f1xx_hal_msp.c ****   }
 321:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 322:Core/Src/stm32f1xx_hal_msp.c ****   {
 323:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 324:Core/Src/stm32f1xx_hal_msp.c **** 
 325:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 326:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 327:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 328:Core/Src/stm32f1xx_hal_msp.c **** 
 329:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 330:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 331:Core/Src/stm32f1xx_hal_msp.c ****     PB0     ------> TIM3_CH3
 332:Core/Src/stm32f1xx_hal_msp.c ****     PB4     ------> TIM3_CH1
 333:Core/Src/stm32f1xx_hal_msp.c ****     PB5     ------> TIM3_CH2
 334:Core/Src/stm32f1xx_hal_msp.c ****     */
 335:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = HALL_1_Pin|HALL_2_Pin|HALL_3_Pin;
 336:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 337:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 338:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 339:Core/Src/stm32f1xx_hal_msp.c **** 
 340:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_AFIO_REMAP_TIM3_PARTIAL();
 341:Core/Src/stm32f1xx_hal_msp.c **** 
 342:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 2, 0);
 343:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 344:Core/Src/stm32f1xx_hal_msp.c **** 
 345:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 346:Core/Src/stm32f1xx_hal_msp.c **** 
 347:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 348:Core/Src/stm32f1xx_hal_msp.c ****   }
 349:Core/Src/stm32f1xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 350:Core/Src/stm32f1xx_hal_msp.c ****   {
 351:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 352:Core/Src/stm32f1xx_hal_msp.c **** 
 353:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 354:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 355:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 356:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 357:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 358:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 359:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
ARM GAS  /tmp/cc6EHCIq.s 			page 17


 360:Core/Src/stm32f1xx_hal_msp.c **** 
 361:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 362:Core/Src/stm32f1xx_hal_msp.c ****   }
 363:Core/Src/stm32f1xx_hal_msp.c **** 
 364:Core/Src/stm32f1xx_hal_msp.c **** 
 365:Core/Src/stm32f1xx_hal_msp.c **** }
 548              		.loc 1 365 1
 549 005a 76E0     		b	.L22
 550              	.L18:
 307:Core/Src/stm32f1xx_hal_msp.c ****   {
 551              		.loc 1 307 20
 552 005c 7B68     		ldr	r3, [r7, #4]
 553 005e 1B68     		ldr	r3, [r3]
 307:Core/Src/stm32f1xx_hal_msp.c ****   {
 554              		.loc 1 307 10
 555 0060 B3F1804F 		cmp	r3, #1073741824
 556 0064 14D1     		bne	.L20
 557              	.LBB11:
 313:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 558              		.loc 1 313 5
 559 0066 3C4B     		ldr	r3, .L23+4
 560 0068 DB69     		ldr	r3, [r3, #28]
 561 006a 3B4A     		ldr	r2, .L23+4
 562 006c 43F00103 		orr	r3, r3, #1
 563 0070 D361     		str	r3, [r2, #28]
 564 0072 394B     		ldr	r3, .L23+4
 565 0074 DB69     		ldr	r3, [r3, #28]
 566 0076 03F00103 		and	r3, r3, #1
 567 007a 7B61     		str	r3, [r7, #20]
 568 007c 7B69     		ldr	r3, [r7, #20]
 569              	.LBE11:
 315:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 570              		.loc 1 315 5
 571 007e 0022     		movs	r2, #0
 572 0080 0221     		movs	r1, #2
 573 0082 1C20     		movs	r0, #28
 574 0084 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 316:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 575              		.loc 1 316 5
 576 0088 1C20     		movs	r0, #28
 577 008a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 578              		.loc 1 365 1
 579 008e 5CE0     		b	.L22
 580              	.L20:
 321:Core/Src/stm32f1xx_hal_msp.c ****   {
 581              		.loc 1 321 20
 582 0090 7B68     		ldr	r3, [r7, #4]
 583 0092 1B68     		ldr	r3, [r3]
 321:Core/Src/stm32f1xx_hal_msp.c ****   {
 584              		.loc 1 321 10
 585 0094 314A     		ldr	r2, .L23+8
 586 0096 9342     		cmp	r3, r2
 587 0098 3ED1     		bne	.L21
 588              	.LBB12:
 327:Core/Src/stm32f1xx_hal_msp.c **** 
 589              		.loc 1 327 5
 590 009a 2F4B     		ldr	r3, .L23+4
ARM GAS  /tmp/cc6EHCIq.s 			page 18


 591 009c DB69     		ldr	r3, [r3, #28]
 592 009e 2E4A     		ldr	r2, .L23+4
 593 00a0 43F00203 		orr	r3, r3, #2
 594 00a4 D361     		str	r3, [r2, #28]
 595 00a6 2C4B     		ldr	r3, .L23+4
 596 00a8 DB69     		ldr	r3, [r3, #28]
 597 00aa 03F00203 		and	r3, r3, #2
 598 00ae 3B61     		str	r3, [r7, #16]
 599 00b0 3B69     		ldr	r3, [r7, #16]
 600              	.LBE12:
 601              	.LBB13:
 329:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 602              		.loc 1 329 5
 603 00b2 294B     		ldr	r3, .L23+4
 604 00b4 9B69     		ldr	r3, [r3, #24]
 605 00b6 284A     		ldr	r2, .L23+4
 606 00b8 43F00803 		orr	r3, r3, #8
 607 00bc 9361     		str	r3, [r2, #24]
 608 00be 264B     		ldr	r3, .L23+4
 609 00c0 9B69     		ldr	r3, [r3, #24]
 610 00c2 03F00803 		and	r3, r3, #8
 611 00c6 FB60     		str	r3, [r7, #12]
 612 00c8 FB68     		ldr	r3, [r7, #12]
 613              	.LBE13:
 335:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 614              		.loc 1 335 25
 615 00ca 3123     		movs	r3, #49
 616 00cc FB61     		str	r3, [r7, #28]
 336:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 617              		.loc 1 336 26
 618 00ce 0023     		movs	r3, #0
 619 00d0 3B62     		str	r3, [r7, #32]
 337:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 620              		.loc 1 337 26
 621 00d2 0023     		movs	r3, #0
 622 00d4 7B62     		str	r3, [r7, #36]
 338:Core/Src/stm32f1xx_hal_msp.c **** 
 623              		.loc 1 338 5
 624 00d6 07F11C03 		add	r3, r7, #28
 625 00da 1946     		mov	r1, r3
 626 00dc 2048     		ldr	r0, .L23+12
 627 00de FFF7FEFF 		bl	HAL_GPIO_Init
 628              	.LBB14:
 340:Core/Src/stm32f1xx_hal_msp.c **** 
 629              		.loc 1 340 5
 630 00e2 204B     		ldr	r3, .L23+16
 631 00e4 5B68     		ldr	r3, [r3, #4]
 632 00e6 FB62     		str	r3, [r7, #44]
 633 00e8 FB6A     		ldr	r3, [r7, #44]
 634 00ea 23F44063 		bic	r3, r3, #3072
 635 00ee FB62     		str	r3, [r7, #44]
 636 00f0 FB6A     		ldr	r3, [r7, #44]
 637 00f2 43F0E063 		orr	r3, r3, #117440512
 638 00f6 FB62     		str	r3, [r7, #44]
 639 00f8 FB6A     		ldr	r3, [r7, #44]
 640 00fa 43F40063 		orr	r3, r3, #2048
 641 00fe FB62     		str	r3, [r7, #44]
ARM GAS  /tmp/cc6EHCIq.s 			page 19


 642 0100 184A     		ldr	r2, .L23+16
 643 0102 FB6A     		ldr	r3, [r7, #44]
 644 0104 5360     		str	r3, [r2, #4]
 645              	.LBE14:
 342:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 646              		.loc 1 342 5
 647 0106 0022     		movs	r2, #0
 648 0108 0221     		movs	r1, #2
 649 010a 1D20     		movs	r0, #29
 650 010c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 343:Core/Src/stm32f1xx_hal_msp.c **** 
 651              		.loc 1 343 5
 652 0110 1D20     		movs	r0, #29
 653 0112 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 654              		.loc 1 365 1
 655 0116 18E0     		b	.L22
 656              	.L21:
 349:Core/Src/stm32f1xx_hal_msp.c ****   {
 657              		.loc 1 349 20
 658 0118 7B68     		ldr	r3, [r7, #4]
 659 011a 1B68     		ldr	r3, [r3]
 349:Core/Src/stm32f1xx_hal_msp.c ****   {
 660              		.loc 1 349 10
 661 011c 124A     		ldr	r2, .L23+20
 662 011e 9342     		cmp	r3, r2
 663 0120 13D1     		bne	.L22
 664              	.LBB15:
 355:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM2 interrupt Init */
 665              		.loc 1 355 5
 666 0122 0D4B     		ldr	r3, .L23+4
 667 0124 DB69     		ldr	r3, [r3, #28]
 668 0126 0C4A     		ldr	r2, .L23+4
 669 0128 43F00403 		orr	r3, r3, #4
 670 012c D361     		str	r3, [r2, #28]
 671 012e 0A4B     		ldr	r3, .L23+4
 672 0130 DB69     		ldr	r3, [r3, #28]
 673 0132 03F00403 		and	r3, r3, #4
 674 0136 BB60     		str	r3, [r7, #8]
 675 0138 BB68     		ldr	r3, [r7, #8]
 676              	.LBE15:
 357:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM4_IRQn);
 677              		.loc 1 357 5
 678 013a 0022     		movs	r2, #0
 679 013c 0221     		movs	r1, #2
 680 013e 1E20     		movs	r0, #30
 681 0140 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 358:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 682              		.loc 1 358 5
 683 0144 1E20     		movs	r0, #30
 684 0146 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 685              	.L22:
 686              		.loc 1 365 1
 687 014a 00BF     		nop
 688 014c 3037     		adds	r7, r7, #48
 689              	.LCFI18:
 690              		.cfi_def_cfa_offset 8
 691 014e BD46     		mov	sp, r7
ARM GAS  /tmp/cc6EHCIq.s 			page 20


 692              	.LCFI19:
 693              		.cfi_def_cfa_register 13
 694              		@ sp needed
 695 0150 80BD     		pop	{r7, pc}
 696              	.L24:
 697 0152 00BF     		.align	2
 698              	.L23:
 699 0154 002C0140 		.word	1073818624
 700 0158 00100240 		.word	1073876992
 701 015c 00040040 		.word	1073742848
 702 0160 000C0140 		.word	1073810432
 703 0164 00000140 		.word	1073807360
 704 0168 00080040 		.word	1073743872
 705              		.cfi_endproc
 706              	.LFE123:
 708              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 709              		.align	1
 710              		.global	HAL_TIM_MspPostInit
 711              		.syntax unified
 712              		.thumb
 713              		.thumb_func
 714              		.fpu softvfp
 716              	HAL_TIM_MspPostInit:
 717              	.LFB124:
 366:Core/Src/stm32f1xx_hal_msp.c **** 
 367:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 368:Core/Src/stm32f1xx_hal_msp.c **** {
 718              		.loc 1 368 1
 719              		.cfi_startproc
 720              		@ args = 0, pretend = 0, frame = 24
 721              		@ frame_needed = 1, uses_anonymous_args = 0
 722 0000 80B5     		push	{r7, lr}
 723              	.LCFI20:
 724              		.cfi_def_cfa_offset 8
 725              		.cfi_offset 7, -8
 726              		.cfi_offset 14, -4
 727 0002 86B0     		sub	sp, sp, #24
 728              	.LCFI21:
 729              		.cfi_def_cfa_offset 32
 730 0004 00AF     		add	r7, sp, #0
 731              	.LCFI22:
 732              		.cfi_def_cfa_register 7
 733 0006 7860     		str	r0, [r7, #4]
 369:Core/Src/stm32f1xx_hal_msp.c **** 
 370:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 371:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 734              		.loc 1 371 10
 735 0008 7B68     		ldr	r3, [r7, #4]
 736 000a 1B68     		ldr	r3, [r3]
 737              		.loc 1 371 5
 738 000c 104A     		ldr	r2, .L28
 739 000e 9342     		cmp	r3, r2
 740 0010 19D1     		bne	.L27
 372:Core/Src/stm32f1xx_hal_msp.c ****   {
 373:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 374:Core/Src/stm32f1xx_hal_msp.c **** 
 375:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
ARM GAS  /tmp/cc6EHCIq.s 			page 21


 376:Core/Src/stm32f1xx_hal_msp.c ****   
 377:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration    
 378:Core/Src/stm32f1xx_hal_msp.c ****     PB13     ------> TIM1_CH1N
 379:Core/Src/stm32f1xx_hal_msp.c ****     PB14     ------> TIM1_CH2N
 380:Core/Src/stm32f1xx_hal_msp.c ****     PB15     ------> TIM1_CH3N
 381:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 382:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> TIM1_CH2
 383:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> TIM1_CH3 
 384:Core/Src/stm32f1xx_hal_msp.c ****     */
 385:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 741              		.loc 1 385 25
 742 0012 4FF46043 		mov	r3, #57344
 743 0016 BB60     		str	r3, [r7, #8]
 386:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 744              		.loc 1 386 26
 745 0018 0223     		movs	r3, #2
 746 001a FB60     		str	r3, [r7, #12]
 387:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 747              		.loc 1 387 27
 748 001c 0223     		movs	r3, #2
 749 001e 7B61     		str	r3, [r7, #20]
 388:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 750              		.loc 1 388 5
 751 0020 07F10803 		add	r3, r7, #8
 752 0024 1946     		mov	r1, r3
 753 0026 0B48     		ldr	r0, .L28+4
 754 0028 FFF7FEFF 		bl	HAL_GPIO_Init
 389:Core/Src/stm32f1xx_hal_msp.c **** 
 390:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 755              		.loc 1 390 25
 756 002c 4FF4E063 		mov	r3, #1792
 757 0030 BB60     		str	r3, [r7, #8]
 391:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 758              		.loc 1 391 26
 759 0032 0223     		movs	r3, #2
 760 0034 FB60     		str	r3, [r7, #12]
 392:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 761              		.loc 1 392 27
 762 0036 0223     		movs	r3, #2
 763 0038 7B61     		str	r3, [r7, #20]
 393:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 764              		.loc 1 393 5
 765 003a 07F10803 		add	r3, r7, #8
 766 003e 1946     		mov	r1, r3
 767 0040 0548     		ldr	r0, .L28+8
 768 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 769              	.L27:
 394:Core/Src/stm32f1xx_hal_msp.c **** 
 395:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 396:Core/Src/stm32f1xx_hal_msp.c **** 
 397:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 398:Core/Src/stm32f1xx_hal_msp.c ****   }
 399:Core/Src/stm32f1xx_hal_msp.c **** 
 400:Core/Src/stm32f1xx_hal_msp.c **** }
 770              		.loc 1 400 1
 771 0046 00BF     		nop
 772 0048 1837     		adds	r7, r7, #24
ARM GAS  /tmp/cc6EHCIq.s 			page 22


 773              	.LCFI23:
 774              		.cfi_def_cfa_offset 8
 775 004a BD46     		mov	sp, r7
 776              	.LCFI24:
 777              		.cfi_def_cfa_register 13
 778              		@ sp needed
 779 004c 80BD     		pop	{r7, pc}
 780              	.L29:
 781 004e 00BF     		.align	2
 782              	.L28:
 783 0050 002C0140 		.word	1073818624
 784 0054 000C0140 		.word	1073810432
 785 0058 00080140 		.word	1073809408
 786              		.cfi_endproc
 787              	.LFE124:
 789              		.section	.rodata
 790              		.align	2
 791              	.LC0:
 792 0000 436F7265 		.ascii	"Core/Src/stm32f1xx_hal_msp.c\000"
 792      2F537263 
 792      2F73746D 
 792      33326631 
 792      78785F68 
 793              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 794              		.align	1
 795              		.global	HAL_UART_MspInit
 796              		.syntax unified
 797              		.thumb
 798              		.thumb_func
 799              		.fpu softvfp
 801              	HAL_UART_MspInit:
 802              	.LFB125:
 401:Core/Src/stm32f1xx_hal_msp.c **** 
 402:Core/Src/stm32f1xx_hal_msp.c **** /**
 403:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 404:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 405:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 406:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 407:Core/Src/stm32f1xx_hal_msp.c **** */
 408:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 409:Core/Src/stm32f1xx_hal_msp.c **** {
 803              		.loc 1 409 1
 804              		.cfi_startproc
 805              		@ args = 0, pretend = 0, frame = 48
 806              		@ frame_needed = 1, uses_anonymous_args = 0
 807 0000 80B5     		push	{r7, lr}
 808              	.LCFI25:
 809              		.cfi_def_cfa_offset 8
 810              		.cfi_offset 7, -8
 811              		.cfi_offset 14, -4
 812 0002 8CB0     		sub	sp, sp, #48
 813              	.LCFI26:
 814              		.cfi_def_cfa_offset 56
 815 0004 00AF     		add	r7, sp, #0
 816              	.LCFI27:
 817              		.cfi_def_cfa_register 7
 818 0006 7860     		str	r0, [r7, #4]
ARM GAS  /tmp/cc6EHCIq.s 			page 23


 410:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 819              		.loc 1 410 20
 820 0008 07F11C03 		add	r3, r7, #28
 821 000c 0022     		movs	r2, #0
 822 000e 1A60     		str	r2, [r3]
 823 0010 5A60     		str	r2, [r3, #4]
 824 0012 9A60     		str	r2, [r3, #8]
 825 0014 DA60     		str	r2, [r3, #12]
 411:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 826              		.loc 1 411 11
 827 0016 7B68     		ldr	r3, [r7, #4]
 828 0018 1B68     		ldr	r3, [r3]
 829              		.loc 1 411 5
 830 001a A04A     		ldr	r2, .L38
 831 001c 9342     		cmp	r3, r2
 832 001e 40F09780 		bne	.L31
 833              	.LBB16:
 412:Core/Src/stm32f1xx_hal_msp.c ****    {
 413:Core/Src/stm32f1xx_hal_msp.c ****    /* USER CODE BEGIN USART1_MspInit 0 */
 414:Core/Src/stm32f1xx_hal_msp.c **** 
 415:Core/Src/stm32f1xx_hal_msp.c ****    /* USER CODE END USART1_MspInit 0 */
 416:Core/Src/stm32f1xx_hal_msp.c ****      /* Peripheral clock enable */
 417:Core/Src/stm32f1xx_hal_msp.c ****      __HAL_RCC_USART1_CLK_ENABLE();
 834              		.loc 1 417 6
 835 0022 9F4B     		ldr	r3, .L38+4
 836 0024 9B69     		ldr	r3, [r3, #24]
 837 0026 9E4A     		ldr	r2, .L38+4
 838 0028 43F48043 		orr	r3, r3, #16384
 839 002c 9361     		str	r3, [r2, #24]
 840 002e 9C4B     		ldr	r3, .L38+4
 841 0030 9B69     		ldr	r3, [r3, #24]
 842 0032 03F48043 		and	r3, r3, #16384
 843 0036 BB61     		str	r3, [r7, #24]
 844 0038 BB69     		ldr	r3, [r7, #24]
 845              	.LBE16:
 846              	.LBB17:
 418:Core/Src/stm32f1xx_hal_msp.c **** 
 419:Core/Src/stm32f1xx_hal_msp.c ****      __HAL_RCC_GPIOB_CLK_ENABLE();
 847              		.loc 1 419 6
 848 003a 994B     		ldr	r3, .L38+4
 849 003c 9B69     		ldr	r3, [r3, #24]
 850 003e 984A     		ldr	r2, .L38+4
 851 0040 43F00803 		orr	r3, r3, #8
 852 0044 9361     		str	r3, [r2, #24]
 853 0046 964B     		ldr	r3, .L38+4
 854 0048 9B69     		ldr	r3, [r3, #24]
 855 004a 03F00803 		and	r3, r3, #8
 856 004e 7B61     		str	r3, [r7, #20]
 857 0050 7B69     		ldr	r3, [r7, #20]
 858              	.LBE17:
 420:Core/Src/stm32f1xx_hal_msp.c ****      /**USART1 GPIO Configuration
 421:Core/Src/stm32f1xx_hal_msp.c ****      PB6     ------> USART1_TX
 422:Core/Src/stm32f1xx_hal_msp.c ****      */
 423:Core/Src/stm32f1xx_hal_msp.c ****      GPIO_InitStruct.Pin = GPIO_PIN_6;
 859              		.loc 1 423 26
 860 0052 4023     		movs	r3, #64
 861 0054 FB61     		str	r3, [r7, #28]
ARM GAS  /tmp/cc6EHCIq.s 			page 24


 424:Core/Src/stm32f1xx_hal_msp.c ****      GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 862              		.loc 1 424 27
 863 0056 1223     		movs	r3, #18
 864 0058 3B62     		str	r3, [r7, #32]
 425:Core/Src/stm32f1xx_hal_msp.c ****      GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 865              		.loc 1 425 28
 866 005a 0323     		movs	r3, #3
 867 005c BB62     		str	r3, [r7, #40]
 426:Core/Src/stm32f1xx_hal_msp.c ****      HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 868              		.loc 1 426 6
 869 005e 07F11C03 		add	r3, r7, #28
 870 0062 1946     		mov	r1, r3
 871 0064 8F48     		ldr	r0, .L38+8
 872 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 873              	.LBB18:
 427:Core/Src/stm32f1xx_hal_msp.c **** 
 428:Core/Src/stm32f1xx_hal_msp.c ****      __HAL_AFIO_REMAP_USART1_ENABLE();
 874              		.loc 1 428 6
 875 006a 8F4B     		ldr	r3, .L38+12
 876 006c 5B68     		ldr	r3, [r3, #4]
 877 006e FB62     		str	r3, [r7, #44]
 878 0070 FB6A     		ldr	r3, [r7, #44]
 879 0072 43F0E063 		orr	r3, r3, #117440512
 880 0076 FB62     		str	r3, [r7, #44]
 881 0078 FB6A     		ldr	r3, [r7, #44]
 882 007a 43F00403 		orr	r3, r3, #4
 883 007e FB62     		str	r3, [r7, #44]
 884 0080 894A     		ldr	r2, .L38+12
 885 0082 FB6A     		ldr	r3, [r7, #44]
 886 0084 5360     		str	r3, [r2, #4]
 887              	.LBE18:
 429:Core/Src/stm32f1xx_hal_msp.c **** 
 430:Core/Src/stm32f1xx_hal_msp.c ****      /* USART1 DMA Init */
 431:Core/Src/stm32f1xx_hal_msp.c ****      /* USART1_RX Init */
 432:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_rx.Instance = DMA1_Channel5;
 888              		.loc 1 432 30
 889 0086 894B     		ldr	r3, .L38+16
 890 0088 894A     		ldr	r2, .L38+20
 891 008a 1A60     		str	r2, [r3]
 433:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 892              		.loc 1 433 36
 893 008c 874B     		ldr	r3, .L38+16
 894 008e 0022     		movs	r2, #0
 895 0090 5A60     		str	r2, [r3, #4]
 434:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 896              		.loc 1 434 36
 897 0092 864B     		ldr	r3, .L38+16
 898 0094 0022     		movs	r2, #0
 899 0096 9A60     		str	r2, [r3, #8]
 435:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 900              		.loc 1 435 33
 901 0098 844B     		ldr	r3, .L38+16
 902 009a 8022     		movs	r2, #128
 903 009c DA60     		str	r2, [r3, #12]
 436:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 904              		.loc 1 436 46
 905 009e 834B     		ldr	r3, .L38+16
ARM GAS  /tmp/cc6EHCIq.s 			page 25


 906 00a0 0022     		movs	r2, #0
 907 00a2 1A61     		str	r2, [r3, #16]
 437:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 908              		.loc 1 437 43
 909 00a4 814B     		ldr	r3, .L38+16
 910 00a6 0022     		movs	r2, #0
 911 00a8 5A61     		str	r2, [r3, #20]
 438:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 912              		.loc 1 438 31
 913 00aa 804B     		ldr	r3, .L38+16
 914 00ac 2022     		movs	r2, #32
 915 00ae 9A61     		str	r2, [r3, #24]
 439:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 916              		.loc 1 439 35
 917 00b0 7E4B     		ldr	r3, .L38+16
 918 00b2 0022     		movs	r2, #0
 919 00b4 DA61     		str	r2, [r3, #28]
 440:Core/Src/stm32f1xx_hal_msp.c ****      if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 920              		.loc 1 440 10
 921 00b6 7D48     		ldr	r0, .L38+16
 922 00b8 FFF7FEFF 		bl	HAL_DMA_Init
 923 00bc 0346     		mov	r3, r0
 924              		.loc 1 440 9
 925 00be 002B     		cmp	r3, #0
 926 00c0 01D0     		beq	.L32
 441:Core/Src/stm32f1xx_hal_msp.c ****      {
 442:Core/Src/stm32f1xx_hal_msp.c ****        Error_Handler();
 927              		.loc 1 442 8
 928 00c2 FFF7FEFF 		bl	Error_Handler
 929              	.L32:
 443:Core/Src/stm32f1xx_hal_msp.c ****      }
 444:Core/Src/stm32f1xx_hal_msp.c **** 
 445:Core/Src/stm32f1xx_hal_msp.c ****      __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 930              		.loc 1 445 6
 931 00c6 7B68     		ldr	r3, [r7, #4]
 932 00c8 784A     		ldr	r2, .L38+16
 933 00ca 5A63     		str	r2, [r3, #52]
 934 00cc 774A     		ldr	r2, .L38+16
 935 00ce 7B68     		ldr	r3, [r7, #4]
 936 00d0 5362     		str	r3, [r2, #36]
 446:Core/Src/stm32f1xx_hal_msp.c **** 
 447:Core/Src/stm32f1xx_hal_msp.c ****      /* USART1_TX Init */
 448:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_tx.Instance = DMA1_Channel4;
 937              		.loc 1 448 30
 938 00d2 784B     		ldr	r3, .L38+24
 939 00d4 784A     		ldr	r2, .L38+28
 940 00d6 1A60     		str	r2, [r3]
 449:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 941              		.loc 1 449 36
 942 00d8 764B     		ldr	r3, .L38+24
 943 00da 1022     		movs	r2, #16
 944 00dc 5A60     		str	r2, [r3, #4]
 450:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 945              		.loc 1 450 36
 946 00de 754B     		ldr	r3, .L38+24
 947 00e0 0022     		movs	r2, #0
 948 00e2 9A60     		str	r2, [r3, #8]
ARM GAS  /tmp/cc6EHCIq.s 			page 26


 451:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 949              		.loc 1 451 33
 950 00e4 734B     		ldr	r3, .L38+24
 951 00e6 8022     		movs	r2, #128
 952 00e8 DA60     		str	r2, [r3, #12]
 452:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 953              		.loc 1 452 46
 954 00ea 724B     		ldr	r3, .L38+24
 955 00ec 0022     		movs	r2, #0
 956 00ee 1A61     		str	r2, [r3, #16]
 453:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 957              		.loc 1 453 43
 958 00f0 704B     		ldr	r3, .L38+24
 959 00f2 0022     		movs	r2, #0
 960 00f4 5A61     		str	r2, [r3, #20]
 454:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 961              		.loc 1 454 31
 962 00f6 6F4B     		ldr	r3, .L38+24
 963 00f8 0022     		movs	r2, #0
 964 00fa 9A61     		str	r2, [r3, #24]
 455:Core/Src/stm32f1xx_hal_msp.c ****      hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 965              		.loc 1 455 35
 966 00fc 6D4B     		ldr	r3, .L38+24
 967 00fe 0022     		movs	r2, #0
 968 0100 DA61     		str	r2, [r3, #28]
 456:Core/Src/stm32f1xx_hal_msp.c ****      if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 969              		.loc 1 456 10
 970 0102 6C48     		ldr	r0, .L38+24
 971 0104 FFF7FEFF 		bl	HAL_DMA_Init
 972 0108 0346     		mov	r3, r0
 973              		.loc 1 456 9
 974 010a 002B     		cmp	r3, #0
 975 010c 01D0     		beq	.L33
 457:Core/Src/stm32f1xx_hal_msp.c ****      {
 458:Core/Src/stm32f1xx_hal_msp.c ****        Error_Handler();
 976              		.loc 1 458 8
 977 010e FFF7FEFF 		bl	Error_Handler
 978              	.L33:
 459:Core/Src/stm32f1xx_hal_msp.c ****      }
 460:Core/Src/stm32f1xx_hal_msp.c **** 
 461:Core/Src/stm32f1xx_hal_msp.c ****      __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 979              		.loc 1 461 6
 980 0112 7B68     		ldr	r3, [r7, #4]
 981 0114 674A     		ldr	r2, .L38+24
 982 0116 1A63     		str	r2, [r3, #48]
 983 0118 664A     		ldr	r2, .L38+24
 984 011a 7B68     		ldr	r3, [r7, #4]
 985 011c 5362     		str	r3, [r2, #36]
 462:Core/Src/stm32f1xx_hal_msp.c **** 
 463:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 464:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 986              		.loc 1 464 5
 987 011e 0022     		movs	r2, #0
 988 0120 0221     		movs	r1, #2
 989 0122 2520     		movs	r0, #37
 990 0124 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 465:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART1_IRQn);
ARM GAS  /tmp/cc6EHCIq.s 			page 27


 991              		.loc 1 465 5
 992 0128 2520     		movs	r0, #37
 993 012a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 466:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 467:Core/Src/stm32f1xx_hal_msp.c **** 
 468:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 994              		.loc 1 468 5
 995 012e 0022     		movs	r2, #0
 996 0130 0221     		movs	r1, #2
 997 0132 0F20     		movs	r0, #15
 998 0134 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 469:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 999              		.loc 1 469 5
 1000 0138 0F20     		movs	r0, #15
 1001 013a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 470:Core/Src/stm32f1xx_hal_msp.c **** 
 471:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 2, 1);
 1002              		.loc 1 471 5
 1003 013e 0122     		movs	r2, #1
 1004 0140 0221     		movs	r1, #2
 1005 0142 0E20     		movs	r0, #14
 1006 0144 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 472:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 1007              		.loc 1 472 5
 1008 0148 0E20     		movs	r0, #14
 1009 014a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 473:Core/Src/stm32f1xx_hal_msp.c **** 
 474:Core/Src/stm32f1xx_hal_msp.c ****    // __HAL_AFIO_REMAP_USART1_ENABLE();
 475:Core/Src/stm32f1xx_hal_msp.c **** 
 476:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 477:Core/Src/stm32f1xx_hal_msp.c **** 
 478:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 479:Core/Src/stm32f1xx_hal_msp.c ****   }
 480:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART3)
 481:Core/Src/stm32f1xx_hal_msp.c ****   {
 482:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 483:Core/Src/stm32f1xx_hal_msp.c **** 
 484:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 485:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 486:Core/Src/stm32f1xx_hal_msp.c **** 
 487:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 488:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 489:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> USART3_TX
 490:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> USART3_RX
 491:Core/Src/stm32f1xx_hal_msp.c ****     */
 492:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 493:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 494:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 495:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 496:Core/Src/stm32f1xx_hal_msp.c **** 
 497:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 498:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 499:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 500:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 501:Core/Src/stm32f1xx_hal_msp.c **** 
 502:Core/Src/stm32f1xx_hal_msp.c ****    /* USART1 DMA Init */
 503:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1_TX Init */
ARM GAS  /tmp/cc6EHCIq.s 			page 28


 504:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Instance = DMA1_Channel2;
 505:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 506:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 507:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 508:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 509:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 510:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 511:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 512:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 513:Core/Src/stm32f1xx_hal_msp.c ****     {
 514:Core/Src/stm32f1xx_hal_msp.c ****       _Error_Handler(__FILE__, __LINE__);
 515:Core/Src/stm32f1xx_hal_msp.c ****     }
 516:Core/Src/stm32f1xx_hal_msp.c **** 
 517:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart3_tx);
 518:Core/Src/stm32f1xx_hal_msp.c **** 
 519:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1_RX Init */
 520:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Instance = DMA1_Channel3;
 521:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 522:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 523:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 524:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 525:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 526:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 527:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 528:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 529:Core/Src/stm32f1xx_hal_msp.c ****     {
 530:Core/Src/stm32f1xx_hal_msp.c ****       _Error_Handler(__FILE__, __LINE__);
 531:Core/Src/stm32f1xx_hal_msp.c ****     }
 532:Core/Src/stm32f1xx_hal_msp.c **** 
 533:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart3_rx);
 534:Core/Src/stm32f1xx_hal_msp.c **** 
 535:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt Init */
 536:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 2, 0);
 537:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 538:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 539:Core/Src/stm32f1xx_hal_msp.c **** 
 540:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 2, 0);
 541:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 542:Core/Src/stm32f1xx_hal_msp.c **** 
 543:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 2, 1);
 544:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 545:Core/Src/stm32f1xx_hal_msp.c **** 
 546:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 547:Core/Src/stm32f1xx_hal_msp.c **** 
 548:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 549:Core/Src/stm32f1xx_hal_msp.c ****   }
 550:Core/Src/stm32f1xx_hal_msp.c **** 
 551:Core/Src/stm32f1xx_hal_msp.c **** }
 1010              		.loc 1 551 1
 1011 014e A1E0     		b	.L37
 1012              	.L31:
 480:Core/Src/stm32f1xx_hal_msp.c ****   {
 1013              		.loc 1 480 16
 1014 0150 7B68     		ldr	r3, [r7, #4]
 1015 0152 1B68     		ldr	r3, [r3]
 480:Core/Src/stm32f1xx_hal_msp.c ****   {
 1016              		.loc 1 480 10
ARM GAS  /tmp/cc6EHCIq.s 			page 29


 1017 0154 594A     		ldr	r2, .L38+32
 1018 0156 9342     		cmp	r3, r2
 1019 0158 40F09C80 		bne	.L37
 1020              	.LBB19:
 485:Core/Src/stm32f1xx_hal_msp.c **** 
 1021              		.loc 1 485 5
 1022 015c 504B     		ldr	r3, .L38+4
 1023 015e DB69     		ldr	r3, [r3, #28]
 1024 0160 4F4A     		ldr	r2, .L38+4
 1025 0162 43F48023 		orr	r3, r3, #262144
 1026 0166 D361     		str	r3, [r2, #28]
 1027 0168 4D4B     		ldr	r3, .L38+4
 1028 016a DB69     		ldr	r3, [r3, #28]
 1029 016c 03F48023 		and	r3, r3, #262144
 1030 0170 3B61     		str	r3, [r7, #16]
 1031 0172 3B69     		ldr	r3, [r7, #16]
 1032              	.LBE19:
 1033              	.LBB20:
 487:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 1034              		.loc 1 487 5
 1035 0174 4A4B     		ldr	r3, .L38+4
 1036 0176 9B69     		ldr	r3, [r3, #24]
 1037 0178 494A     		ldr	r2, .L38+4
 1038 017a 43F00803 		orr	r3, r3, #8
 1039 017e 9361     		str	r3, [r2, #24]
 1040 0180 474B     		ldr	r3, .L38+4
 1041 0182 9B69     		ldr	r3, [r3, #24]
 1042 0184 03F00803 		and	r3, r3, #8
 1043 0188 FB60     		str	r3, [r7, #12]
 1044 018a FB68     		ldr	r3, [r7, #12]
 1045              	.LBE20:
 492:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1046              		.loc 1 492 25
 1047 018c 4FF48063 		mov	r3, #1024
 1048 0190 FB61     		str	r3, [r7, #28]
 493:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 1049              		.loc 1 493 26
 1050 0192 0223     		movs	r3, #2
 1051 0194 3B62     		str	r3, [r7, #32]
 494:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1052              		.loc 1 494 27
 1053 0196 0323     		movs	r3, #3
 1054 0198 BB62     		str	r3, [r7, #40]
 495:Core/Src/stm32f1xx_hal_msp.c **** 
 1055              		.loc 1 495 5
 1056 019a 07F11C03 		add	r3, r7, #28
 1057 019e 1946     		mov	r1, r3
 1058 01a0 4048     		ldr	r0, .L38+8
 1059 01a2 FFF7FEFF 		bl	HAL_GPIO_Init
 497:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1060              		.loc 1 497 25
 1061 01a6 4FF40063 		mov	r3, #2048
 1062 01aa FB61     		str	r3, [r7, #28]
 498:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1063              		.loc 1 498 26
 1064 01ac 0023     		movs	r3, #0
 1065 01ae 3B62     		str	r3, [r7, #32]
ARM GAS  /tmp/cc6EHCIq.s 			page 30


 499:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 1066              		.loc 1 499 26
 1067 01b0 0023     		movs	r3, #0
 1068 01b2 7B62     		str	r3, [r7, #36]
 500:Core/Src/stm32f1xx_hal_msp.c **** 
 1069              		.loc 1 500 5
 1070 01b4 07F11C03 		add	r3, r7, #28
 1071 01b8 1946     		mov	r1, r3
 1072 01ba 3A48     		ldr	r0, .L38+8
 1073 01bc FFF7FEFF 		bl	HAL_GPIO_Init
 504:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 1074              		.loc 1 504 29
 1075 01c0 3F4B     		ldr	r3, .L38+36
 1076 01c2 404A     		ldr	r2, .L38+40
 1077 01c4 1A60     		str	r2, [r3]
 505:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 1078              		.loc 1 505 35
 1079 01c6 3E4B     		ldr	r3, .L38+36
 1080 01c8 1022     		movs	r2, #16
 1081 01ca 5A60     		str	r2, [r3, #4]
 506:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 1082              		.loc 1 506 35
 1083 01cc 3C4B     		ldr	r3, .L38+36
 1084 01ce 0022     		movs	r2, #0
 1085 01d0 9A60     		str	r2, [r3, #8]
 507:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1086              		.loc 1 507 32
 1087 01d2 3B4B     		ldr	r3, .L38+36
 1088 01d4 8022     		movs	r2, #128
 1089 01d6 DA60     		str	r2, [r3, #12]
 508:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1090              		.loc 1 508 45
 1091 01d8 394B     		ldr	r3, .L38+36
 1092 01da 0022     		movs	r2, #0
 1093 01dc 1A61     		str	r2, [r3, #16]
 509:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 1094              		.loc 1 509 42
 1095 01de 384B     		ldr	r3, .L38+36
 1096 01e0 0022     		movs	r2, #0
 1097 01e2 5A61     		str	r2, [r3, #20]
 510:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_tx.Init.Priority = DMA_PRIORITY_LOW;
 1098              		.loc 1 510 30
 1099 01e4 364B     		ldr	r3, .L38+36
 1100 01e6 0022     		movs	r2, #0
 1101 01e8 9A61     		str	r2, [r3, #24]
 511:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 1102              		.loc 1 511 34
 1103 01ea 354B     		ldr	r3, .L38+36
 1104 01ec 0022     		movs	r2, #0
 1105 01ee DA61     		str	r2, [r3, #28]
 512:Core/Src/stm32f1xx_hal_msp.c ****     {
 1106              		.loc 1 512 9
 1107 01f0 3348     		ldr	r0, .L38+36
 1108 01f2 FFF7FEFF 		bl	HAL_DMA_Init
 1109 01f6 0346     		mov	r3, r0
 512:Core/Src/stm32f1xx_hal_msp.c ****     {
 1110              		.loc 1 512 8
ARM GAS  /tmp/cc6EHCIq.s 			page 31


 1111 01f8 002B     		cmp	r3, #0
 1112 01fa 04D0     		beq	.L35
 514:Core/Src/stm32f1xx_hal_msp.c ****     }
 1113              		.loc 1 514 7
 1114 01fc 40F20221 		movw	r1, #514
 1115 0200 3148     		ldr	r0, .L38+44
 1116 0202 FFF7FEFF 		bl	_Error_Handler
 1117              	.L35:
 517:Core/Src/stm32f1xx_hal_msp.c **** 
 1118              		.loc 1 517 5
 1119 0206 7B68     		ldr	r3, [r7, #4]
 1120 0208 2D4A     		ldr	r2, .L38+36
 1121 020a 1A63     		str	r2, [r3, #48]
 1122 020c 2C4A     		ldr	r2, .L38+36
 1123 020e 7B68     		ldr	r3, [r7, #4]
 1124 0210 5362     		str	r3, [r2, #36]
 520:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 1125              		.loc 1 520 29
 1126 0212 2E4B     		ldr	r3, .L38+48
 1127 0214 2E4A     		ldr	r2, .L38+52
 1128 0216 1A60     		str	r2, [r3]
 521:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 1129              		.loc 1 521 35
 1130 0218 2C4B     		ldr	r3, .L38+48
 1131 021a 0022     		movs	r2, #0
 1132 021c 5A60     		str	r2, [r3, #4]
 522:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 1133              		.loc 1 522 35
 1134 021e 2B4B     		ldr	r3, .L38+48
 1135 0220 0022     		movs	r2, #0
 1136 0222 9A60     		str	r2, [r3, #8]
 523:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 1137              		.loc 1 523 32
 1138 0224 294B     		ldr	r3, .L38+48
 1139 0226 8022     		movs	r2, #128
 1140 0228 DA60     		str	r2, [r3, #12]
 524:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 1141              		.loc 1 524 45
 1142 022a 284B     		ldr	r3, .L38+48
 1143 022c 0022     		movs	r2, #0
 1144 022e 1A61     		str	r2, [r3, #16]
 525:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 1145              		.loc 1 525 42
 1146 0230 264B     		ldr	r3, .L38+48
 1147 0232 0022     		movs	r2, #0
 1148 0234 5A61     		str	r2, [r3, #20]
 526:Core/Src/stm32f1xx_hal_msp.c ****     hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 1149              		.loc 1 526 30
 1150 0236 254B     		ldr	r3, .L38+48
 1151 0238 2022     		movs	r2, #32
 1152 023a 9A61     		str	r2, [r3, #24]
 527:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 1153              		.loc 1 527 34
 1154 023c 234B     		ldr	r3, .L38+48
 1155 023e 0022     		movs	r2, #0
 1156 0240 DA61     		str	r2, [r3, #28]
 528:Core/Src/stm32f1xx_hal_msp.c ****     {
ARM GAS  /tmp/cc6EHCIq.s 			page 32


 1157              		.loc 1 528 9
 1158 0242 2248     		ldr	r0, .L38+48
 1159 0244 FFF7FEFF 		bl	HAL_DMA_Init
 1160 0248 0346     		mov	r3, r0
 528:Core/Src/stm32f1xx_hal_msp.c ****     {
 1161              		.loc 1 528 8
 1162 024a 002B     		cmp	r3, #0
 1163 024c 04D0     		beq	.L36
 530:Core/Src/stm32f1xx_hal_msp.c ****     }
 1164              		.loc 1 530 7
 1165 024e 40F21221 		movw	r1, #530
 1166 0252 1D48     		ldr	r0, .L38+44
 1167 0254 FFF7FEFF 		bl	_Error_Handler
 1168              	.L36:
 533:Core/Src/stm32f1xx_hal_msp.c **** 
 1169              		.loc 1 533 5
 1170 0258 7B68     		ldr	r3, [r7, #4]
 1171 025a 1C4A     		ldr	r2, .L38+48
 1172 025c 5A63     		str	r2, [r3, #52]
 1173 025e 1B4A     		ldr	r2, .L38+48
 1174 0260 7B68     		ldr	r3, [r7, #4]
 1175 0262 5362     		str	r3, [r2, #36]
 536:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 1176              		.loc 1 536 5
 1177 0264 0022     		movs	r2, #0
 1178 0266 0221     		movs	r1, #2
 1179 0268 2720     		movs	r0, #39
 1180 026a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 537:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 1181              		.loc 1 537 5
 1182 026e 2720     		movs	r0, #39
 1183 0270 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 540:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 1184              		.loc 1 540 5
 1185 0274 0022     		movs	r2, #0
 1186 0276 0221     		movs	r1, #2
 1187 0278 0D20     		movs	r0, #13
 1188 027a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 541:Core/Src/stm32f1xx_hal_msp.c **** 
 1189              		.loc 1 541 5
 1190 027e 0D20     		movs	r0, #13
 1191 0280 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 543:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 1192              		.loc 1 543 5
 1193 0284 0122     		movs	r2, #1
 1194 0286 0221     		movs	r1, #2
 1195 0288 0C20     		movs	r0, #12
 1196 028a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 544:Core/Src/stm32f1xx_hal_msp.c **** 
 1197              		.loc 1 544 5
 1198 028e 0C20     		movs	r0, #12
 1199 0290 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 1200              	.L37:
 1201              		.loc 1 551 1
 1202 0294 00BF     		nop
 1203 0296 3037     		adds	r7, r7, #48
 1204              	.LCFI28:
ARM GAS  /tmp/cc6EHCIq.s 			page 33


 1205              		.cfi_def_cfa_offset 8
 1206 0298 BD46     		mov	sp, r7
 1207              	.LCFI29:
 1208              		.cfi_def_cfa_register 13
 1209              		@ sp needed
 1210 029a 80BD     		pop	{r7, pc}
 1211              	.L39:
 1212              		.align	2
 1213              	.L38:
 1214 029c 00380140 		.word	1073821696
 1215 02a0 00100240 		.word	1073876992
 1216 02a4 000C0140 		.word	1073810432
 1217 02a8 00000140 		.word	1073807360
 1218 02ac 00000000 		.word	hdma_usart1_rx
 1219 02b0 58000240 		.word	1073872984
 1220 02b4 00000000 		.word	hdma_usart1_tx
 1221 02b8 44000240 		.word	1073872964
 1222 02bc 00480040 		.word	1073760256
 1223 02c0 00000000 		.word	hdma_usart3_tx
 1224 02c4 1C000240 		.word	1073872924
 1225 02c8 00000000 		.word	.LC0
 1226 02cc 00000000 		.word	hdma_usart3_rx
 1227 02d0 30000240 		.word	1073872944
 1228              		.cfi_endproc
 1229              	.LFE125:
 1231              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1232              		.align	1
 1233              		.global	HAL_UART_MspDeInit
 1234              		.syntax unified
 1235              		.thumb
 1236              		.thumb_func
 1237              		.fpu softvfp
 1239              	HAL_UART_MspDeInit:
 1240              	.LFB126:
 552:Core/Src/stm32f1xx_hal_msp.c **** 
 553:Core/Src/stm32f1xx_hal_msp.c **** /**
 554:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 555:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 556:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 557:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 558:Core/Src/stm32f1xx_hal_msp.c **** */
 559:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 560:Core/Src/stm32f1xx_hal_msp.c **** {
 1241              		.loc 1 560 1
 1242              		.cfi_startproc
 1243              		@ args = 0, pretend = 0, frame = 8
 1244              		@ frame_needed = 1, uses_anonymous_args = 0
 1245 0000 80B5     		push	{r7, lr}
 1246              	.LCFI30:
 1247              		.cfi_def_cfa_offset 8
 1248              		.cfi_offset 7, -8
 1249              		.cfi_offset 14, -4
 1250 0002 82B0     		sub	sp, sp, #8
 1251              	.LCFI31:
 1252              		.cfi_def_cfa_offset 16
 1253 0004 00AF     		add	r7, sp, #0
 1254              	.LCFI32:
ARM GAS  /tmp/cc6EHCIq.s 			page 34


 1255              		.cfi_def_cfa_register 7
 1256 0006 7860     		str	r0, [r7, #4]
 561:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 1257              		.loc 1 561 11
 1258 0008 7B68     		ldr	r3, [r7, #4]
 1259 000a 1B68     		ldr	r3, [r3]
 1260              		.loc 1 561 5
 1261 000c 1D4A     		ldr	r2, .L44
 1262 000e 9342     		cmp	r3, r2
 1263 0010 17D1     		bne	.L41
 562:Core/Src/stm32f1xx_hal_msp.c ****   {
 563:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 564:Core/Src/stm32f1xx_hal_msp.c **** 
 565:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 566:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 567:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 1264              		.loc 1 567 5
 1265 0012 1D4B     		ldr	r3, .L44+4
 1266 0014 9B69     		ldr	r3, [r3, #24]
 1267 0016 1C4A     		ldr	r2, .L44+4
 1268 0018 23F48043 		bic	r3, r3, #16384
 1269 001c 9361     		str	r3, [r2, #24]
 568:Core/Src/stm32f1xx_hal_msp.c **** 
 569:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 570:Core/Src/stm32f1xx_hal_msp.c ****     PB6     ------> USART1_TX
 571:Core/Src/stm32f1xx_hal_msp.c ****     */
 572:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 1270              		.loc 1 572 5
 1271 001e 4021     		movs	r1, #64
 1272 0020 1A48     		ldr	r0, .L44+8
 1273 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 573:Core/Src/stm32f1xx_hal_msp.c **** 
 574:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 DMA DeInit */
 575:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1274              		.loc 1 575 5
 1275 0026 7B68     		ldr	r3, [r7, #4]
 1276 0028 1B6B     		ldr	r3, [r3, #48]
 1277 002a 1846     		mov	r0, r3
 1278 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 576:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 1279              		.loc 1 576 5
 1280 0030 7B68     		ldr	r3, [r7, #4]
 1281 0032 5B6B     		ldr	r3, [r3, #52]
 1282 0034 1846     		mov	r0, r3
 1283 0036 FFF7FEFF 		bl	HAL_DMA_DeInit
 577:Core/Src/stm32f1xx_hal_msp.c **** 
 578:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 579:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART1_IRQn);
 1284              		.loc 1 579 5
 1285 003a 2520     		movs	r0, #37
 1286 003c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 580:Core/Src/stm32f1xx_hal_msp.c **** 
 581:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 582:Core/Src/stm32f1xx_hal_msp.c **** 
 583:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 584:Core/Src/stm32f1xx_hal_msp.c ****   }
 585:Core/Src/stm32f1xx_hal_msp.c ****   else if(huart->Instance==USART3)
ARM GAS  /tmp/cc6EHCIq.s 			page 35


 586:Core/Src/stm32f1xx_hal_msp.c ****   {
 587:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 588:Core/Src/stm32f1xx_hal_msp.c **** 
 589:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 590:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 591:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 592:Core/Src/stm32f1xx_hal_msp.c **** 
 593:Core/Src/stm32f1xx_hal_msp.c ****     /**USART3 GPIO Configuration
 594:Core/Src/stm32f1xx_hal_msp.c ****     PB10     ------> USART3_TX
 595:Core/Src/stm32f1xx_hal_msp.c ****     PB11     ------> USART3_RX
 596:Core/Src/stm32f1xx_hal_msp.c ****     */
 597:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 598:Core/Src/stm32f1xx_hal_msp.c **** 
 599:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 DMA DeInit */
 600:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 601:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 602:Core/Src/stm32f1xx_hal_msp.c **** 
 603:Core/Src/stm32f1xx_hal_msp.c ****     /* USART1 interrupt DeInit */
 604:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 605:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 606:Core/Src/stm32f1xx_hal_msp.c **** 
 607:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 608:Core/Src/stm32f1xx_hal_msp.c ****   }
 609:Core/Src/stm32f1xx_hal_msp.c **** 
 610:Core/Src/stm32f1xx_hal_msp.c **** }
 1287              		.loc 1 610 1
 1288 0040 1CE0     		b	.L43
 1289              	.L41:
 585:Core/Src/stm32f1xx_hal_msp.c ****   {
 1290              		.loc 1 585 16
 1291 0042 7B68     		ldr	r3, [r7, #4]
 1292 0044 1B68     		ldr	r3, [r3]
 585:Core/Src/stm32f1xx_hal_msp.c ****   {
 1293              		.loc 1 585 10
 1294 0046 124A     		ldr	r2, .L44+12
 1295 0048 9342     		cmp	r3, r2
 1296 004a 17D1     		bne	.L43
 591:Core/Src/stm32f1xx_hal_msp.c **** 
 1297              		.loc 1 591 5
 1298 004c 0E4B     		ldr	r3, .L44+4
 1299 004e DB69     		ldr	r3, [r3, #28]
 1300 0050 0D4A     		ldr	r2, .L44+4
 1301 0052 23F48023 		bic	r3, r3, #262144
 1302 0056 D361     		str	r3, [r2, #28]
 597:Core/Src/stm32f1xx_hal_msp.c **** 
 1303              		.loc 1 597 5
 1304 0058 4FF44061 		mov	r1, #3072
 1305 005c 0B48     		ldr	r0, .L44+8
 1306 005e FFF7FEFF 		bl	HAL_GPIO_DeInit
 600:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 1307              		.loc 1 600 5
 1308 0062 7B68     		ldr	r3, [r7, #4]
 1309 0064 1B6B     		ldr	r3, [r3, #48]
 1310 0066 1846     		mov	r0, r3
 1311 0068 FFF7FEFF 		bl	HAL_DMA_DeInit
 601:Core/Src/stm32f1xx_hal_msp.c **** 
 1312              		.loc 1 601 5
ARM GAS  /tmp/cc6EHCIq.s 			page 36


 1313 006c 7B68     		ldr	r3, [r7, #4]
 1314 006e 5B6B     		ldr	r3, [r3, #52]
 1315 0070 1846     		mov	r0, r3
 1316 0072 FFF7FEFF 		bl	HAL_DMA_DeInit
 604:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 1317              		.loc 1 604 5
 1318 0076 2720     		movs	r0, #39
 1319 0078 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1320              	.L43:
 1321              		.loc 1 610 1
 1322 007c 00BF     		nop
 1323 007e 0837     		adds	r7, r7, #8
 1324              	.LCFI33:
 1325              		.cfi_def_cfa_offset 8
 1326 0080 BD46     		mov	sp, r7
 1327              	.LCFI34:
 1328              		.cfi_def_cfa_register 13
 1329              		@ sp needed
 1330 0082 80BD     		pop	{r7, pc}
 1331              	.L45:
 1332              		.align	2
 1333              	.L44:
 1334 0084 00380140 		.word	1073821696
 1335 0088 00100240 		.word	1073876992
 1336 008c 000C0140 		.word	1073810432
 1337 0090 00480040 		.word	1073760256
 1338              		.cfi_endproc
 1339              	.LFE126:
 1341              		.text
 1342              	.Letext0:
 1343              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 1344              		.file 3 "Drivers/CMSIS/Include/core_cm3.h"
 1345              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 1346              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 1347              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 1348              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 1349              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 1350              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 1351              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 1352              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 1353              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 1354              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 1355              		.file 14 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 1356              		.file 15 "/usr/include/newlib/sys/_types.h"
 1357              		.file 16 "/usr/include/newlib/sys/reent.h"
 1358              		.file 17 "/usr/include/newlib/sys/lock.h"
 1359              		.file 18 "/usr/include/newlib/stdlib.h"
 1360              		.file 19 "/usr/include/newlib/math.h"
ARM GAS  /tmp/cc6EHCIq.s 			page 37


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/cc6EHCIq.s:16     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc6EHCIq.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc6EHCIq.s:142    .text.HAL_MspInit:00000000000000c4 $d
     /tmp/cc6EHCIq.s:148    .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/cc6EHCIq.s:155    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/cc6EHCIq.s:374    .text.HAL_ADC_MspInit:000000000000015c $d
     /tmp/cc6EHCIq.s:385    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/cc6EHCIq.s:392    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/cc6EHCIq.s:470    .text.HAL_ADC_MspDeInit:0000000000000060 $d
     /tmp/cc6EHCIq.s:479    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cc6EHCIq.s:486    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cc6EHCIq.s:699    .text.HAL_TIM_Base_MspInit:0000000000000154 $d
     /tmp/cc6EHCIq.s:709    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/cc6EHCIq.s:716    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/cc6EHCIq.s:783    .text.HAL_TIM_MspPostInit:0000000000000050 $d
     /tmp/cc6EHCIq.s:790    .rodata:0000000000000000 $d
     /tmp/cc6EHCIq.s:794    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc6EHCIq.s:801    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc6EHCIq.s:1214   .text.HAL_UART_MspInit:000000000000029c $d
     /tmp/cc6EHCIq.s:1232   .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc6EHCIq.s:1239   .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc6EHCIq.s:1334   .text.HAL_UART_MspDeInit:0000000000000084 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
HAL_DMA_Init
Error_Handler
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
_Error_Handler
hdma_usart1_rx
hdma_usart1_tx
hdma_usart3_tx
hdma_usart3_rx
HAL_NVIC_DisableIRQ
