Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 617a0dd54e954085815eba52c3288dc9 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot display_test_behav xil_defaultlib.display_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_row [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:73]
WARNING: [VRFC 10-278] actual bit length 5 differs from formal bit length 6 for port char_col [C:/devspace/school/Micronaut/jw_display_code/zedboard.srcs/sources_1/new/display.v:74]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.disp_char
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.display_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot display_test_behav
