<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3747" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3747{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3747{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3747{left:684px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3747{left:70px;bottom:626px;letter-spacing:0.13px;}
#t5_3747{left:156px;bottom:626px;letter-spacing:0.12px;word-spacing:0.02px;}
#t6_3747{left:70px;bottom:601px;letter-spacing:-0.13px;word-spacing:-0.88px;}
#t7_3747{left:70px;bottom:584px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t8_3747{left:70px;bottom:568px;letter-spacing:-0.18px;word-spacing:-0.94px;}
#t9_3747{left:732px;bottom:568px;letter-spacing:-0.13px;word-spacing:-0.98px;}
#ta_3747{left:70px;bottom:551px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tb_3747{left:70px;bottom:534px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tc_3747{left:70px;bottom:517px;letter-spacing:-0.14px;}
#td_3747{left:70px;bottom:493px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#te_3747{left:70px;bottom:466px;}
#tf_3747{left:96px;bottom:470px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_3747{left:626px;bottom:470px;letter-spacing:-0.15px;}
#th_3747{left:759px;bottom:470px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ti_3747{left:96px;bottom:453px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tj_3747{left:96px;bottom:436px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tk_3747{left:96px;bottom:419px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tl_3747{left:96px;bottom:403px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#tm_3747{left:96px;bottom:386px;letter-spacing:-0.19px;word-spacing:-0.42px;}
#tn_3747{left:70px;bottom:360px;}
#to_3747{left:96px;bottom:363px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tp_3747{left:96px;bottom:346px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_3747{left:96px;bottom:329px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tr_3747{left:96px;bottom:313px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ts_3747{left:70px;bottom:286px;}
#tt_3747{left:96px;bottom:290px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_3747{left:96px;bottom:273px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tv_3747{left:96px;bottom:256px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#tw_3747{left:96px;bottom:239px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tx_3747{left:70px;bottom:213px;}
#ty_3747{left:96px;bottom:216px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_3747{left:70px;bottom:192px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t10_3747{left:70px;bottom:175px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t11_3747{left:70px;bottom:158px;letter-spacing:-0.16px;word-spacing:-0.59px;}
#t12_3747{left:70px;bottom:141px;letter-spacing:-0.13px;word-spacing:-1.18px;}
#t13_3747{left:70px;bottom:125px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t14_3747{left:78px;bottom:1043px;letter-spacing:-0.16px;}
#t15_3747{left:411px;bottom:1043px;letter-spacing:-0.14px;}
#t16_3747{left:529px;bottom:1043px;letter-spacing:-0.14px;}
#t17_3747{left:728px;bottom:1043px;letter-spacing:-0.18px;}
#t18_3747{left:529px;bottom:1020px;letter-spacing:-0.15px;}
#t19_3747{left:728px;bottom:1020px;letter-spacing:-0.16px;}
#t1a_3747{left:529px;bottom:998px;letter-spacing:-0.15px;}
#t1b_3747{left:728px;bottom:998px;letter-spacing:-0.2px;}
#t1c_3747{left:529px;bottom:975px;letter-spacing:-0.15px;}
#t1d_3747{left:728px;bottom:975px;letter-spacing:-0.16px;}
#t1e_3747{left:529px;bottom:952px;letter-spacing:-0.14px;}
#t1f_3747{left:728px;bottom:952px;letter-spacing:-0.18px;}
#t1g_3747{left:529px;bottom:929px;letter-spacing:-0.15px;}
#t1h_3747{left:728px;bottom:929px;letter-spacing:-0.17px;}
#t1i_3747{left:529px;bottom:906px;letter-spacing:-0.14px;}
#t1j_3747{left:728px;bottom:906px;letter-spacing:-0.17px;}
#t1k_3747{left:78px;bottom:883px;letter-spacing:-0.15px;}
#t1l_3747{left:411px;bottom:883px;letter-spacing:-0.18px;}
#t1m_3747{left:529px;bottom:883px;letter-spacing:-0.14px;}
#t1n_3747{left:728px;bottom:883px;letter-spacing:-0.17px;}
#t1o_3747{left:529px;bottom:860px;letter-spacing:-0.14px;}
#t1p_3747{left:728px;bottom:860px;letter-spacing:-0.17px;}
#t1q_3747{left:529px;bottom:837px;letter-spacing:-0.14px;}
#t1r_3747{left:728px;bottom:837px;letter-spacing:-0.17px;}
#t1s_3747{left:529px;bottom:814px;letter-spacing:-0.14px;}
#t1t_3747{left:728px;bottom:814px;letter-spacing:-0.16px;}
#t1u_3747{left:78px;bottom:791px;letter-spacing:-0.15px;}
#t1v_3747{left:411px;bottom:791px;letter-spacing:-0.18px;}
#t1w_3747{left:529px;bottom:791px;letter-spacing:-0.14px;}
#t1x_3747{left:728px;bottom:791px;letter-spacing:-0.15px;}
#t1y_3747{left:529px;bottom:768px;letter-spacing:-0.14px;}
#t1z_3747{left:728px;bottom:768px;letter-spacing:-0.17px;}
#t20_3747{left:529px;bottom:745px;letter-spacing:-0.16px;}
#t21_3747{left:728px;bottom:745px;letter-spacing:-0.16px;}
#t22_3747{left:529px;bottom:723px;letter-spacing:-0.16px;}
#t23_3747{left:728px;bottom:723px;letter-spacing:-0.15px;}
#t24_3747{left:74px;bottom:694px;letter-spacing:-0.14px;}
#t25_3747{left:73px;bottom:675px;letter-spacing:-0.12px;}
#t26_3747{left:174px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t27_3747{left:269px;bottom:1086px;letter-spacing:0.13px;word-spacing:0.01px;}
#t28_3747{left:78px;bottom:1066px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t29_3747{left:411px;bottom:1066px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t2a_3747{left:529px;bottom:1066px;letter-spacing:-0.11px;}
#t2b_3747{left:728px;bottom:1066px;letter-spacing:-0.16px;}

.s1_3747{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3747{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3747{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3747{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3747{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3747{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s7_3747{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3747{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3747" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3747Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3747" style="-webkit-user-select: none;"><object width="935" height="1210" data="3747/3747.svg" type="image/svg+xml" id="pdf3747" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3747" class="t s1_3747">Vol. 3B </span><span id="t2_3747" class="t s1_3747">20-39 </span>
<span id="t3_3747" class="t s2_3747">PERFORMANCE MONITORING </span>
<span id="t4_3747" class="t s3_3747">20.3.4.4.2 </span><span id="t5_3747" class="t s3_3747">Load Latency Performance Monitoring Facility </span>
<span id="t6_3747" class="t s4_3747">The load latency facility in Sandy Bridge microarchitecture is similar to that in prior microarchitectures. It provides </span>
<span id="t7_3747" class="t s4_3747">software a means to characterize the average load latency to different levels of cache/memory hierarchy. This </span>
<span id="t8_3747" class="t s4_3747">facility requires processor supporting enhanced PEBS record format in the PEBS buffer, see Table </span><span id="t9_3747" class="t s4_3747">20-3 and Section </span>
<span id="ta_3747" class="t s4_3747">20.3.4.4.1. This field measures the load latency from load's first dispatch of till final data writeback from the </span>
<span id="tb_3747" class="t s4_3747">memory subsystem. The latency is reported for retired demand load operations and in core cycles (it accounts for </span>
<span id="tc_3747" class="t s4_3747">re-dispatches). </span>
<span id="td_3747" class="t s4_3747">To use this feature software must assure: </span>
<span id="te_3747" class="t s5_3747">• </span><span id="tf_3747" class="t s4_3747">One of the IA32_PERFEVTSELx MSR is programmed to specify the event unit </span><span id="tg_3747" class="t s6_3747">MEM_TRANS_RETIRED</span><span id="th_3747" class="t s4_3747">, and the </span>
<span id="ti_3747" class="t s4_3747">LATENCY_ABOVE_THRESHOLD event mask must be specified (IA32_PerfEvtSelX[15:0] = 1CDH). The corre- </span>
<span id="tj_3747" class="t s4_3747">sponding counter IA32_PMCx will accumulate event counts for architecturally visible loads which exceed the </span>
<span id="tk_3747" class="t s4_3747">programmed latency threshold specified separately in a MSR. Stores are ignored when this event is </span>
<span id="tl_3747" class="t s4_3747">programmed. The CMASK or INV fields of the IA32_PerfEvtSelX register used for counting load latency must be </span>
<span id="tm_3747" class="t s4_3747">0. Writing other values will result in undefined behavior. </span>
<span id="tn_3747" class="t s5_3747">• </span><span id="to_3747" class="t s4_3747">The MSR_PEBS_LD_LAT_THRESHOLD MSR is programmed with the desired latency threshold in core clock </span>
<span id="tp_3747" class="t s4_3747">cycles. Loads with latencies greater than this value are eligible for counting and latency data reporting. The </span>
<span id="tq_3747" class="t s4_3747">minimum value that may be programmed in this register is 3 (the minimum detectable load latency is 4 core </span>
<span id="tr_3747" class="t s4_3747">clock cycles). </span>
<span id="ts_3747" class="t s5_3747">• </span><span id="tt_3747" class="t s4_3747">The PEBS enable bit in the IA32_PEBS_ENABLE register is set for the corresponding IA32_PMCx counter </span>
<span id="tu_3747" class="t s4_3747">register. This means that both the PEBS_EN_CTRX and LL_EN_CTRX bits must be set for the counter(s) of </span>
<span id="tv_3747" class="t s4_3747">interest. For example, to enable load latency on counter IA32_PMC0, the IA32_PEBS_ENABLE register must be </span>
<span id="tw_3747" class="t s4_3747">programmed with the 64-bit value 00000001.00000001H. </span>
<span id="tx_3747" class="t s5_3747">• </span><span id="ty_3747" class="t s4_3747">When Load latency event is enabled, no other PEBS event can be configured with other counters. </span>
<span id="tz_3747" class="t s4_3747">When the load-latency facility is enabled, load operations are randomly selected by hardware and tagged to carry </span>
<span id="t10_3747" class="t s4_3747">information related to data source locality and latency. Latency and data source information of tagged loads are </span>
<span id="t11_3747" class="t s4_3747">updated internally. The MEM_TRANS_RETIRED event for load latency counts only tagged retired loads. If a load is </span>
<span id="t12_3747" class="t s4_3747">cancelled it will not be counted and the internal state of the load latency facility will not be updated. In this case the </span>
<span id="t13_3747" class="t s4_3747">hardware will tag the next available load. </span>
<span id="t14_3747" class="t s6_3747">MEM_UOPS_RETIRED </span><span id="t15_3747" class="t s6_3747">D0H </span><span id="t16_3747" class="t s6_3747">STLB_MISS_LOADS </span><span id="t17_3747" class="t s6_3747">11H </span>
<span id="t18_3747" class="t s6_3747">STLB_MISS_STORE </span><span id="t19_3747" class="t s6_3747">12H </span>
<span id="t1a_3747" class="t s6_3747">LOCK_LOADS </span><span id="t1b_3747" class="t s6_3747">21H </span>
<span id="t1c_3747" class="t s6_3747">SPLIT_LOADS </span><span id="t1d_3747" class="t s6_3747">41H </span>
<span id="t1e_3747" class="t s6_3747">SPLIT_STORES </span><span id="t1f_3747" class="t s6_3747">42H </span>
<span id="t1g_3747" class="t s6_3747">ALL_LOADS </span><span id="t1h_3747" class="t s6_3747">81H </span>
<span id="t1i_3747" class="t s6_3747">ALL_STORES </span><span id="t1j_3747" class="t s6_3747">82H </span>
<span id="t1k_3747" class="t s6_3747">MEM_LOAD_UOPS_RETIRED </span><span id="t1l_3747" class="t s6_3747">D1H </span><span id="t1m_3747" class="t s6_3747">L1_Hit </span><span id="t1n_3747" class="t s6_3747">01H </span>
<span id="t1o_3747" class="t s6_3747">L2_Hit </span><span id="t1p_3747" class="t s6_3747">02H </span>
<span id="t1q_3747" class="t s6_3747">L3_Hit </span><span id="t1r_3747" class="t s6_3747">04H </span>
<span id="t1s_3747" class="t s6_3747">Hit_LFB </span><span id="t1t_3747" class="t s6_3747">40H </span>
<span id="t1u_3747" class="t s6_3747">MEM_LOAD_UOPS_LLC_HIT_RETIRED </span><span id="t1v_3747" class="t s6_3747">D2H </span><span id="t1w_3747" class="t s6_3747">XSNP_Miss </span><span id="t1x_3747" class="t s6_3747">01H </span>
<span id="t1y_3747" class="t s6_3747">XSNP_Hit </span><span id="t1z_3747" class="t s6_3747">02H </span>
<span id="t20_3747" class="t s6_3747">XSNP_Hitm </span><span id="t21_3747" class="t s6_3747">04H </span>
<span id="t22_3747" class="t s6_3747">XSNP_None </span><span id="t23_3747" class="t s6_3747">08H </span>
<span id="t24_3747" class="t s7_3747">NOTES: </span>
<span id="t25_3747" class="t s6_3747">1. Only available on IA32_PMC1. </span>
<span id="t26_3747" class="t s3_3747">Table 20-12. </span><span id="t27_3747" class="t s3_3747">PEBS Performance Events for Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t28_3747" class="t s8_3747">Event Name </span><span id="t29_3747" class="t s8_3747">Event Select </span><span id="t2a_3747" class="t s8_3747">Sub-event </span><span id="t2b_3747" class="t s8_3747">UMask </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
