// Seed: 487410071
module module_0 (
    input supply1 id_0,
    input wor id_1
);
  logic [7:0] id_3;
  assign id_3[1] = 1;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    input wor id_0
    , id_8,
    output wor id_1,
    input tri id_2,
    output uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6
);
  wire id_9;
  module_0(
      id_0, id_2
  );
  assign id_8#(.id_2({1, 1'b0})) = 1;
  id_10(
      .id_0(id_8), .id_1(id_1), .id_2(1), .id_3(1), .id_4(1)
  );
endmodule
