{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1692865042479 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692865042483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 16:17:22 2023 " "Processing started: Thu Aug 24 16:17:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692865042483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865042483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865042483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1692865043540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1692865043540 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(201) " "Verilog HDL information at uart_rx.v(201): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/uart_rx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" 201 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1692865049896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../rtl/uart_rx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865049898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865049898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/key_debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/key_debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_debounce " "Found entity 1: key_debounce" {  } { { "../rtl/key_debounce.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/key_debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865049906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865049906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../rtl/uart_tx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_tx.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865049910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865049910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../rtl/top.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865049913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865049913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/seg_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_driver " "Found entity 1: seg_driver" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865049916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865049916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/one_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/one_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_wire " "Found entity 1: one_wire" {  } { { "../rtl/one_wire.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/one_wire.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865049919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865049919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/hc595_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/hc595_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC595_Driver " "Found entity 1: HC595_Driver" {  } { { "../rtl/HC595_Driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/HC595_Driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865049928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865049928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ds18b20_ctrl " "Found entity 1: ds18b20_ctrl" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865049931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865049931 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "data_ctrl.v(231) " "Verilog HDL information at data_ctrl.v(231): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 231 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1692865049934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ASCIIA ASCIIa data_ctrl.v(41) " "Verilog HDL Declaration information at data_ctrl.v(41): object \"ASCIIA\" differs only in case from object \"ASCIIa\" in the same scope" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692865049934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ASCIIB ASCIIb data_ctrl.v(42) " "Verilog HDL Declaration information at data_ctrl.v(42): object \"ASCIIB\" differs only in case from object \"ASCIIb\" in the same scope" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692865049934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ASCIIC ASCIIc data_ctrl.v(43) " "Verilog HDL Declaration information at data_ctrl.v(43): object \"ASCIIC\" differs only in case from object \"ASCIIc\" in the same scope" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1692865049934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_ctrl " "Found entity 1: data_ctrl" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865049935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865049935 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1692865050701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ds18b20_ctrl ds18b20_ctrl:ds18b20_ctrl_inst " "Elaborating entity \"ds18b20_ctrl\" for hierarchy \"ds18b20_ctrl:ds18b20_ctrl_inst\"" {  } { { "../rtl/top.v" "ds18b20_ctrl_inst" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865050705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_wire ds18b20_ctrl:ds18b20_ctrl_inst\|one_wire:one_wire_inst " "Elaborating entity \"one_wire\" for hierarchy \"ds18b20_ctrl:ds18b20_ctrl_inst\|one_wire:one_wire_inst\"" {  } { { "../rtl/ds18b20_ctrl.v" "one_wire_inst" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865050755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_driver seg_driver:seg_driver_inst " "Elaborating entity \"seg_driver\" for hierarchy \"seg_driver:seg_driver_inst\"" {  } { { "../rtl/top.v" "seg_driver_inst" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865050758 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(89) " "Verilog HDL assignment warning at seg_driver.v(89): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050759 "|top|seg_driver:seg_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(90) " "Verilog HDL assignment warning at seg_driver.v(90): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050759 "|top|seg_driver:seg_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(91) " "Verilog HDL assignment warning at seg_driver.v(91): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050759 "|top|seg_driver:seg_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(92) " "Verilog HDL assignment warning at seg_driver.v(92): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050759 "|top|seg_driver:seg_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(93) " "Verilog HDL assignment warning at seg_driver.v(93): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050759 "|top|seg_driver:seg_driver_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg_driver.v(94) " "Verilog HDL assignment warning at seg_driver.v(94): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050759 "|top|seg_driver:seg_driver_inst"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "seg_driver.v(98) " "Verilog HDL Case Statement information at seg_driver.v(98): all case item expressions in this case statement are onehot" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1692865050760 "|top|seg_driver:seg_driver_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_ctrl data_ctrl:data_ctrl_inst " "Elaborating entity \"data_ctrl\" for hierarchy \"data_ctrl:data_ctrl_inst\"" {  } { { "../rtl/top.v" "data_ctrl_inst" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865050763 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(245) " "Verilog HDL assignment warning at data_ctrl.v(245): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(246) " "Verilog HDL assignment warning at data_ctrl.v(246): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(248) " "Verilog HDL assignment warning at data_ctrl.v(248): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(249) " "Verilog HDL assignment warning at data_ctrl.v(249): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(250) " "Verilog HDL assignment warning at data_ctrl.v(250): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(251) " "Verilog HDL assignment warning at data_ctrl.v(251): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(266) " "Verilog HDL assignment warning at data_ctrl.v(266): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(267) " "Verilog HDL assignment warning at data_ctrl.v(267): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(268) " "Verilog HDL assignment warning at data_ctrl.v(268): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(270) " "Verilog HDL assignment warning at data_ctrl.v(270): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(271) " "Verilog HDL assignment warning at data_ctrl.v(271): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(272) " "Verilog HDL assignment warning at data_ctrl.v(272): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(287) " "Verilog HDL assignment warning at data_ctrl.v(287): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(288) " "Verilog HDL assignment warning at data_ctrl.v(288): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(289) " "Verilog HDL assignment warning at data_ctrl.v(289): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(290) " "Verilog HDL assignment warning at data_ctrl.v(290): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(292) " "Verilog HDL assignment warning at data_ctrl.v(292): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(293) " "Verilog HDL assignment warning at data_ctrl.v(293): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(308) " "Verilog HDL assignment warning at data_ctrl.v(308): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(309) " "Verilog HDL assignment warning at data_ctrl.v(309): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(310) " "Verilog HDL assignment warning at data_ctrl.v(310): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(311) " "Verilog HDL assignment warning at data_ctrl.v(311): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(312) " "Verilog HDL assignment warning at data_ctrl.v(312): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_ctrl.v(314) " "Verilog HDL assignment warning at data_ctrl.v(314): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050765 "|top|data_ctrl:data_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx data_ctrl:data_ctrl_inst\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"data_ctrl:data_ctrl_inst\|uart_rx:uart_rx_inst\"" {  } { { "../rtl/data_ctrl.v" "uart_rx_inst" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865050767 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "check_bit uart_rx.v(61) " "Verilog HDL warning at uart_rx.v(61): object check_bit used but never assigned" {  } { { "../rtl/uart_rx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1692865050768 "|top|data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 uart_rx.v(73) " "Verilog HDL assignment warning at uart_rx.v(73): truncated value with size 32 to match size of target (24)" {  } { { "../rtl/uart_rx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1692865050768 "|top|data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "check_bit 0 uart_rx.v(61) " "Net \"check_bit\" at uart_rx.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "../rtl/uart_rx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1692865050768 "|top|data_ctrl:data_ctrl_inst|uart_rx:uart_rx_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx data_ctrl:data_ctrl_inst\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"data_ctrl:data_ctrl_inst\|uart_tx:uart_tx_inst\"" {  } { { "../rtl/data_ctrl.v" "uart_tx_inst" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865050770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HC595_Driver HC595_Driver:u_HC595_Driver " "Elaborating entity \"HC595_Driver\" for hierarchy \"HC595_Driver:u_HC595_Driver\"" {  } { { "../rtl/top.v" "u_HC595_Driver" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865050773 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "27 " "Inferred 27 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Div0\"" {  } { { "../rtl/data_ctrl.v" "Div0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 308 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Div1\"" {  } { { "../rtl/data_ctrl.v" "Div1" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 309 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Mod0\"" {  } { { "../rtl/data_ctrl.v" "Mod0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 309 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Div2\"" {  } { { "../rtl/data_ctrl.v" "Div2" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 310 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Mod1\"" {  } { { "../rtl/data_ctrl.v" "Mod1" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 310 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Mod4\"" {  } { { "../rtl/data_ctrl.v" "Mod4" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 314 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Div3\"" {  } { { "../rtl/data_ctrl.v" "Div3" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 311 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Mod2\"" {  } { { "../rtl/data_ctrl.v" "Mod2" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 311 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Div4\"" {  } { { "../rtl/data_ctrl.v" "Div4" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 312 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "data_ctrl:data_ctrl_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"data_ctrl:data_ctrl_inst\|Mod3\"" {  } { { "../rtl/data_ctrl.v" "Mod3" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 312 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Div0\"" {  } { { "../rtl/seg_driver.v" "Div0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Mod1\"" {  } { { "../rtl/seg_driver.v" "Mod1" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 90 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Mod0\"" {  } { { "../rtl/seg_driver.v" "Mod0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 89 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Div2\"" {  } { { "../rtl/seg_driver.v" "Div2" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Mod3\"" {  } { { "../rtl/seg_driver.v" "Mod3" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 92 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Div1\"" {  } { { "../rtl/seg_driver.v" "Div1" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Mod2\"" {  } { { "../rtl/seg_driver.v" "Mod2" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 91 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Div3\"" {  } { { "../rtl/seg_driver.v" "Div3" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Mod4\"" {  } { { "../rtl/seg_driver.v" "Mod4" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 93 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_driver:seg_driver_inst\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_driver:seg_driver_inst\|Div4\"" {  } { { "../rtl/seg_driver.v" "Div4" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 94 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ds18b20_ctrl:ds18b20_ctrl_inst\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ds18b20_ctrl:ds18b20_ctrl_inst\|Mult4\"" {  } { { "../rtl/ds18b20_ctrl.v" "Mult4" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 394 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ds18b20_ctrl:ds18b20_ctrl_inst\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ds18b20_ctrl:ds18b20_ctrl_inst\|Mult5\"" {  } { { "../rtl/ds18b20_ctrl.v" "Mult5" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 398 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ds18b20_ctrl:ds18b20_ctrl_inst\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ds18b20_ctrl:ds18b20_ctrl_inst\|Mult3\"" {  } { { "../rtl/ds18b20_ctrl.v" "Mult3" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 390 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ds18b20_ctrl:ds18b20_ctrl_inst\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ds18b20_ctrl:ds18b20_ctrl_inst\|Mult6\"" {  } { { "../rtl/ds18b20_ctrl.v" "Mult6" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 402 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ds18b20_ctrl:ds18b20_ctrl_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ds18b20_ctrl:ds18b20_ctrl_inst\|Mult0\"" {  } { { "../rtl/ds18b20_ctrl.v" "Mult0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 366 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ds18b20_ctrl:ds18b20_ctrl_inst\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ds18b20_ctrl:ds18b20_ctrl_inst\|Mult1\"" {  } { { "../rtl/ds18b20_ctrl.v" "Mult1" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 370 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ds18b20_ctrl:ds18b20_ctrl_inst\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ds18b20_ctrl:ds18b20_ctrl_inst\|Mult2\"" {  } { { "../rtl/ds18b20_ctrl.v" "Mult2" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 374 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865051400 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1692865051400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lpm_divide:Div0\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 308 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865051549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lpm_divide:Div0 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865051549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865051549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865051549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865051549 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 308 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692865051549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mkm " "Found entity 1: lpm_divide_mkm" {  } { { "db/lpm_divide_mkm.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_mkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865051623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865051623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_enh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_enh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_enh " "Found entity 1: sign_div_unsign_enh" {  } { { "db/sign_div_unsign_enh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_enh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865051679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865051679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gaf " "Found entity 1: alt_u_div_gaf" {  } { { "db/alt_u_div_gaf.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_gaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865051749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865051749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865051831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865051831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865051908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865051908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lpm_divide:Div1\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 309 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865051933 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lpm_divide:Div1 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865051933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865051933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865051933 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865051933 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 309 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692865051933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jkm " "Found entity 1: lpm_divide_jkm" {  } { { "db/lpm_divide_jkm.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_jkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865052009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865052009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865052063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865052063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_aaf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_aaf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_aaf " "Found entity 1: alt_u_div_aaf" {  } { { "db/alt_u_div_aaf.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_aaf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865052137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865052137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 309 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865052175 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052175 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052175 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 309 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692865052175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865052248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865052248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865052301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865052301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865052363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865052363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lpm_divide:Div2\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 310 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865052395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lpm_divide:Div2 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052395 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 310 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692865052395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865052470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865052470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865052528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865052528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865052598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865052598 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lpm_divide:Div3\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 311 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865052707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lpm_divide:Div3 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052707 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 311 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692865052707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865052785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865052785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865052844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865052844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865052919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865052919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_ctrl:data_ctrl_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"data_ctrl:data_ctrl_inst\|lpm_divide:Div4\"" {  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 312 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865052995 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_ctrl:data_ctrl_inst\|lpm_divide:Div4 " "Instantiated megafunction \"data_ctrl:data_ctrl_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865052995 ""}  } { { "../rtl/data_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/data_ctrl.v" 312 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692865052995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865053069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865053069 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_driver:seg_driver_inst\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"seg_driver:seg_driver_inst\|lpm_divide:Div4\"" {  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 94 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865053495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_driver:seg_driver_inst\|lpm_divide:Div4 " "Instantiated megafunction \"seg_driver:seg_driver_inst\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 25 " "Parameter \"LPM_WIDTHN\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053495 ""}  } { { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 94 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692865053495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult4\"" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 394 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865053695 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult4 " "Instantiated megafunction \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053695 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053695 ""}  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 394 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692865053695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aft " "Found entity 1: mult_aft" {  } { { "db/mult_aft.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/mult_aft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865053795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865053795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult3\"" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 390 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865053871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult3 " "Instantiated megafunction \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 25 " "Parameter \"LPM_WIDTHA\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 35 " "Parameter \"LPM_WIDTHP\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 35 " "Parameter \"LPM_WIDTHR\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865053871 ""}  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 390 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692865053871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ngt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ngt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ngt " "Found entity 1: mult_ngt" {  } { { "db/mult_ngt.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/mult_ngt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865053967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865053967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 366 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865054051 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865054051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865054051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865054051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865054051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865054051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865054051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865054051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865054051 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865054051 ""}  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 366 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692865054051 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 366 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865054348 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 366 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865054517 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 366 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865054751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_ngh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865054865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865054865 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 366 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865054907 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 366 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865054955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rgh " "Found entity 1: add_sub_rgh" {  } { { "db/add_sub_rgh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_rgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865055065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865055065 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 366 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865055172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 370 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865055216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1 " "Instantiated megafunction \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055216 ""}  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 370 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692865055216 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 370 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865055247 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 370 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865055306 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 370 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865055345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865055456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865055456 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 370 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865055501 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 370 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865055546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ogh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ogh " "Found entity 1: add_sub_ogh" {  } { { "db/add_sub_ogh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_ogh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865055657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865055657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 370 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865055697 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\"" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 374 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865055739 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2 " "Instantiated megafunction \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055739 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1692865055739 ""}  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 374 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1692865055739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\|multcore:mult_core ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 374 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865055771 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 374 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865055829 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 374 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865055868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865055980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865055980 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 374 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865056026 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 374 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865056070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1692865056183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865056183 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"ds18b20_ctrl:ds18b20_ctrl_inst\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga/18.1a/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 374 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865056224 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1692865057058 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1692865057102 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1692865057102 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/uart_tx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_tx.v" 22 -1 0 } } { "../rtl/uart_tx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_tx.v" 19 -1 0 } } { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 136 -1 0 } } { "../rtl/seg_driver.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/seg_driver.v" 81 -1 0 } } { "../rtl/uart_rx.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/uart_rx.v" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1692865057130 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1692865057130 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1692865058622 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1692865060605 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~10 " "Logic cell \"data_ctrl:data_ctrl_inst\|lpm_divide:Mod0\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_24_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_24_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 111 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 131 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 136 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 141 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod1\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_22_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_22_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 101 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_23_result_int\[0\]~0\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_23_result_int\[0\]~0" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 106 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 146 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_16_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 66 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_17_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 71 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_18_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_18_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 76 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_19_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_19_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 81 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_20_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_20_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 91 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10 " "Logic cell \"seg_driver:seg_driver_inst\|lpm_divide:Mod2\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_21_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_21_result_int\[0\]~10" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/prj/db/alt_u_div_87f.tdf" 96 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1692865060623 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1692865060623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_verilog_training_core/ds18b20_tx/prj/output_files/top.map.smsg " "Generated suppressed messages file D:/FPGA_verilog_training_core/ds18b20_tx/prj/output_files/top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865060710 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1692865061271 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1692865061271 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7094 " "Implemented 7094 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1692865061749 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1692865061749 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1692865061749 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7073 " "Implemented 7073 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1692865061749 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "13 " "Implemented 13 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1692865061749 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1692865061749 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692865061824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 16:17:41 2023 " "Processing ended: Thu Aug 24 16:17:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692865061824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692865061824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692865061824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1692865061824 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1692865063243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692865063248 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 16:17:42 2023 " "Processing started: Thu Aug 24 16:17:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692865063248 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1692865063248 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1692865063248 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1692865063619 ""}
{ "Info" "0" "" "Project  = top" {  } {  } 0 0 "Project  = top" 0 0 "Fitter" 0 0 1692865063619 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1692865063619 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1692865063771 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1692865063771 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1692865063805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692865063886 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1692865063886 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1692865064011 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692865064829 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692865064829 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1692865064829 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1692865064829 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/ds18b20_tx/prj/" { { 0 { 0 ""} 0 15398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692865064837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/ds18b20_tx/prj/" { { 0 { 0 ""} 0 15400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692865064837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/ds18b20_tx/prj/" { { 0 { 0 ""} 0 15402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692865064837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/ds18b20_tx/prj/" { { 0 { 0 ""} 0 15404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692865064837 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/18.1a/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/ds18b20_tx/prj/" { { 0 { 0 ""} 0 15406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1692865064837 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1692865064837 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1692865064841 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1692865065622 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1692865065622 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1692865065648 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1692865065648 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1692865065648 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692865065880 ""}  } { { "../rtl/top.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/ds18b20_tx/prj/" { { 0 { 0 ""} 0 15391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692865065880 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n)) " "Automatically promoted node rst_n~input (placed in PIN E16 (CLK5, DIFFCLK_2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1692865065880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20_ctrl:ds18b20_ctrl_inst\|dot\[1\] " "Destination node ds18b20_ctrl:ds18b20_ctrl_inst\|dot\[1\]" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 363 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/ds18b20_tx/prj/" { { 0 { 0 ""} 0 723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692865065880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20_ctrl:ds18b20_ctrl_inst\|dot\[3\] " "Destination node ds18b20_ctrl:ds18b20_ctrl_inst\|dot\[3\]" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 363 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/ds18b20_tx/prj/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692865065880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20_ctrl:ds18b20_ctrl_inst\|dot\[2\] " "Destination node ds18b20_ctrl:ds18b20_ctrl_inst\|dot\[2\]" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 363 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/ds18b20_tx/prj/" { { 0 { 0 ""} 0 722 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692865065880 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ds18b20_ctrl:ds18b20_ctrl_inst\|dot\[4\] " "Destination node ds18b20_ctrl:ds18b20_ctrl_inst\|dot\[4\]" {  } { { "../rtl/ds18b20_ctrl.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/ds18b20_ctrl.v" 363 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/ds18b20_tx/prj/" { { 0 { 0 ""} 0 720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1692865065880 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1692865065880 ""}  } { { "../rtl/top.v" "" { Text "D:/FPGA_verilog_training_core/ds18b20_tx/rtl/top.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/FPGA_verilog_training_core/ds18b20_tx/prj/" { { 0 { 0 ""} 0 15392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1692865065880 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1692865066246 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1692865066248 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1692865066248 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1692865066250 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1692865066251 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1692865066253 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1692865066349 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1692865066350 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1692865066350 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[0\] " "Node \"key\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1a/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1a/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1692865066423 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "key\[1\] " "Node \"key\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/intelfpga/18.1a/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga/18.1a/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1692865066423 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1692865066423 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692865066423 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1692865066442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1692865066899 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692865067534 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1692865067553 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1692865071600 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692865071601 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1692865072195 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "10 " "Router estimated average interconnect usage is 10% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "D:/FPGA_verilog_training_core/ds18b20_tx/prj/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1692865073424 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1692865073424 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1692865075058 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1692865075058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692865075060 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.43 " "Total time spent on timing analysis during the Fitter is 1.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1692865075207 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1692865075224 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1692865075542 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1692865075543 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1692865076103 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1692865076825 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1692865077163 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FPGA_verilog_training_core/ds18b20_tx/prj/output_files/top.fit.smsg " "Generated suppressed messages file D:/FPGA_verilog_training_core/ds18b20_tx/prj/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1692865077378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6037 " "Peak virtual memory: 6037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692865078417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 16:17:58 2023 " "Processing ended: Thu Aug 24 16:17:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692865078417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692865078417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692865078417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1692865078417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1692865079672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692865079676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 16:17:59 2023 " "Processing started: Thu Aug 24 16:17:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692865079676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1692865079676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1692865079676 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1692865080139 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1692865080397 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1692865080439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692865080783 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 16:18:00 2023 " "Processing ended: Thu Aug 24 16:18:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692865080783 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692865080783 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692865080783 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1692865080783 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1692865081438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1692865082187 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692865082190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 16:18:01 2023 " "Processing started: Thu Aug 24 16:18:01 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692865082190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1692865082190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top -c top " "Command: quartus_sta top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1692865082190 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1692865082525 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1692865083383 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1692865083383 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692865083456 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692865083456 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top.sdc " "Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1692865083756 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1692865083756 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1692865083767 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692865083767 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1692865083779 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692865083779 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1692865083779 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1692865083786 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1692865083872 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692865083872 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -63.966 " "Worst-case setup slack is -63.966" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865083875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865083875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -63.966           -2366.208 clk  " "  -63.966           -2366.208 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865083875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692865083875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.431 " "Worst-case hold slack is 0.431" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865083899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865083899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.431               0.000 clk  " "    0.431               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865083899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692865083899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1692865083907 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1692865083921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865083924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865083924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -627.540 clk  " "   -3.000            -627.540 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865083924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692865083924 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692865085327 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692865085327 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1692865085344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1692865085365 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1692865085931 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692865086109 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1692865086220 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692865086220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -58.656 " "Worst-case setup slack is -58.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865086238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865086238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -58.656           -2172.620 clk  " "  -58.656           -2172.620 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865086238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692865086238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.380 " "Worst-case hold slack is 0.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865086262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865086262 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.380               0.000 clk  " "    0.380               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865086262 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692865086262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1692865086280 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1692865086293 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865086309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865086309 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -627.540 clk  " "   -3.000            -627.540 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865086309 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692865086309 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692865087107 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692865087107 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1692865087126 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692865087271 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1692865087278 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1692865087278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -26.493 " "Worst-case setup slack is -26.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865087307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865087307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -26.493            -793.906 clk  " "  -26.493            -793.906 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865087307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692865087307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.178 " "Worst-case hold slack is 0.178" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865087332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865087332 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.178               0.000 clk  " "    0.178               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865087332 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692865087332 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1692865087342 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1692865087352 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865087371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865087371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -450.935 clk  " "   -3.000            -450.935 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1692865087371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1692865087371 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692865088179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692865088179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692865088179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692865088179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.303 ns " "Worst Case Available Settling Time: 0.303 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692865088179 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1692865088179 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1692865088179 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1692865088523 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1692865088524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4901 " "Peak virtual memory: 4901 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692865088710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 16:18:08 2023 " "Processing ended: Thu Aug 24 16:18:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692865088710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692865088710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692865088710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1692865088710 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1692865089971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1692865089975 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 24 16:18:09 2023 " "Processing started: Thu Aug 24 16:18:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1692865089975 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1692865089975 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1692865089975 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1692865091193 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_slow.vo D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_slow.vo in folder \"D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692865091896 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_slow.vo D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_slow.vo in folder \"D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692865092385 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vo D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vo in folder \"D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692865092873 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/ simulation " "Generated file top.vo in folder \"D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692865093364 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_85c_v_slow.sdo D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/ simulation " "Generated file top_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692865094707 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_8_1200mv_0c_v_slow.sdo D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/ simulation " "Generated file top_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692865096043 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_v_fast.sdo D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692865097306 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/ simulation " "Generated file top_v.sdo in folder \"D:/FPGA_verilog_training_core/ds18b20_tx/prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1692865098679 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1692865098803 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 24 16:18:18 2023 " "Processing ended: Thu Aug 24 16:18:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1692865098803 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1692865098803 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1692865098803 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1692865098803 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1692865099507 ""}
