<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2205" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2205{left:69px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2_2205{left:645px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t3_2205{left:791px;bottom:68px;letter-spacing:0.09px;word-spacing:0.01px;}
#t4_2205{left:837px;bottom:68px;letter-spacing:0.1px;}
#t5_2205{left:70px;bottom:1083px;letter-spacing:0.16px;word-spacing:0.01px;}
#t6_2205{left:360px;bottom:950px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t7_2205{left:70px;bottom:861px;letter-spacing:0.13px;}
#t8_2205{left:70px;bottom:837px;letter-spacing:-0.16px;word-spacing:-1.21px;}
#t9_2205{left:70px;bottom:820px;letter-spacing:-0.13px;word-spacing:-0.55px;}
#ta_2205{left:70px;bottom:804px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tb_2205{left:70px;bottom:787px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tc_2205{left:70px;bottom:770px;letter-spacing:-0.14px;word-spacing:-0.69px;}
#td_2205{left:70px;bottom:753px;letter-spacing:-0.15px;}
#te_2205{left:70px;bottom:729px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_2205{left:70px;bottom:712px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tg_2205{left:70px;bottom:695px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#th_2205{left:70px;bottom:678px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_2205{left:70px;bottom:654px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_2205{left:70px;bottom:637px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tk_2205{left:537px;bottom:644px;}
#tl_2205{left:551px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_2205{left:70px;bottom:620px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tn_2205{left:70px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_2205{left:70px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tp_2205{left:467px;bottom:586px;}
#tq_2205{left:482px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tr_2205{left:70px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ts_2205{left:70px;bottom:545px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tt_2205{left:70px;bottom:521px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tu_2205{left:786px;bottom:528px;}
#tv_2205{left:801px;bottom:521px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tw_2205{left:70px;bottom:504px;letter-spacing:-0.16px;word-spacing:-1.48px;}
#tx_2205{left:70px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_2205{left:70px;bottom:463px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tz_2205{left:772px;bottom:463px;}
#t10_2205{left:783px;bottom:463px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#t11_2205{left:70px;bottom:446px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t12_2205{left:70px;bottom:406px;letter-spacing:0.13px;word-spacing:-0.07px;}
#t13_2205{left:70px;bottom:382px;letter-spacing:-0.14px;word-spacing:-1.32px;}
#t14_2205{left:70px;bottom:365px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t15_2205{left:70px;bottom:348px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t16_2205{left:70px;bottom:308px;letter-spacing:0.13px;}
#t17_2205{left:70px;bottom:284px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_2205{left:70px;bottom:244px;letter-spacing:0.13px;word-spacing:0.02px;}
#t19_2205{left:70px;bottom:220px;letter-spacing:-0.16px;}
#t1a_2205{left:75px;bottom:1065px;letter-spacing:-0.15px;}
#t1b_2205{left:224px;bottom:1065px;letter-spacing:-0.12px;}
#t1c_2205{left:394px;bottom:1065px;letter-spacing:-0.14px;}
#t1d_2205{left:394px;bottom:1050px;letter-spacing:-0.18px;}
#t1e_2205{left:432px;bottom:1065px;letter-spacing:-0.11px;}
#t1f_2205{left:432px;bottom:1050px;letter-spacing:-0.18px;}
#t1g_2205{left:505px;bottom:1065px;letter-spacing:-0.15px;}
#t1h_2205{left:505px;bottom:1050px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1i_2205{left:577px;bottom:1065px;letter-spacing:-0.13px;}
#t1j_2205{left:75px;bottom:1027px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1k_2205{left:225px;bottom:1027px;letter-spacing:-0.16px;}
#t1l_2205{left:394px;bottom:1027px;letter-spacing:-0.19px;}
#t1m_2205{left:432px;bottom:1027px;letter-spacing:-0.1px;}
#t1n_2205{left:505px;bottom:1027px;letter-spacing:-0.11px;}
#t1o_2205{left:577px;bottom:1027px;letter-spacing:-0.11px;}
#t1p_2205{left:577px;bottom:1010px;letter-spacing:-0.12px;}
#t1q_2205{left:87px;bottom:929px;letter-spacing:-0.14px;}
#t1r_2205{left:195px;bottom:929px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1s_2205{left:369px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t1t_2205{left:544px;bottom:929px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1u_2205{left:724px;bottom:929px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1v_2205{left:97px;bottom:904px;letter-spacing:-0.19px;}
#t1w_2205{left:216px;bottom:904px;letter-spacing:-0.14px;}
#t1x_2205{left:390px;bottom:904px;letter-spacing:-0.11px;}
#t1y_2205{left:565px;bottom:904px;letter-spacing:-0.14px;}
#t1z_2205{left:745px;bottom:904px;letter-spacing:-0.11px;}

.s1_2205{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_2205{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_2205{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_2205{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_2205{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_2205{font-size:11px;font-family:Verdana_5k9;color:#000;}
.s7_2205{font-size:14px;font-family:Symbol_5kh;color:#000;}
.s8_2205{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s9_2205{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2205" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2205Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2205" style="-webkit-user-select: none;"><object width="935" height="1210" data="2205/2205.svg" type="image/svg+xml" id="pdf2205" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2205" class="t s1_2205">WRMSR—Write to Model Specific Register </span>
<span id="t2_2205" class="t s2_2205">INSTRUCTION SET REFERENCE, W-Z </span>
<span id="t3_2205" class="t s1_2205">Vol. 2D </span><span id="t4_2205" class="t s1_2205">6-9 </span>
<span id="t5_2205" class="t s3_2205">WRMSR—Write to Model Specific Register </span>
<span id="t6_2205" class="t s4_2205">Instruction Operand Encoding </span>
<span id="t7_2205" class="t s4_2205">Description </span>
<span id="t8_2205" class="t s5_2205">Writes the contents of registers EDX:EAX into the 64-bit model specific register (MSR) specified in the ECX register. </span>
<span id="t9_2205" class="t s5_2205">(On processors that support the Intel 64 architecture, the high-order 32 bits of RCX are ignored.) The contents of </span>
<span id="ta_2205" class="t s5_2205">the EDX register are copied to high-order 32 bits of the selected MSR and the contents of the EAX register are </span>
<span id="tb_2205" class="t s5_2205">copied to low-order 32 bits of the MSR. (On processors that support the Intel 64 architecture, the high-order 32 </span>
<span id="tc_2205" class="t s5_2205">bits of each of RAX and RDX are ignored.) Undefined or reserved bits in an MSR should be set to values previously </span>
<span id="td_2205" class="t s5_2205">read. </span>
<span id="te_2205" class="t s5_2205">This instruction must be executed at privilege level 0 or in real-address mode; otherwise, a general protection </span>
<span id="tf_2205" class="t s5_2205">exception #GP(0) is generated. Specifying a reserved or unimplemented MSR address in ECX will also cause a </span>
<span id="tg_2205" class="t s5_2205">general protection exception. The processor will also generate a general protection exception if software attempts </span>
<span id="th_2205" class="t s5_2205">to write to bits in a reserved MSR. </span>
<span id="ti_2205" class="t s5_2205">When the WRMSR instruction is used to write to an MTRR, the TLBs are invalidated. This includes global entries </span>
<span id="tj_2205" class="t s5_2205">(see “Translation Lookaside Buffers (TLBs)” in Chapter 3 of the Intel </span>
<span id="tk_2205" class="t s6_2205">® </span>
<span id="tl_2205" class="t s5_2205">64 and IA-32 Architectures Software Devel- </span>
<span id="tm_2205" class="t s5_2205">oper’s Manual, Volume 3A). </span>
<span id="tn_2205" class="t s5_2205">MSRs control functions for testability, execution tracing, performance-monitoring and machine check errors. </span>
<span id="to_2205" class="t s5_2205">Chapter 2, “Model-Specific Registers (MSRs),” of the Intel </span>
<span id="tp_2205" class="t s6_2205">® </span>
<span id="tq_2205" class="t s5_2205">64 and IA-32 Architectures Software Developer’s </span>
<span id="tr_2205" class="t s5_2205">Manual, Volume 4, lists all MSRs that can be written with this instruction and their addresses. Note that each </span>
<span id="ts_2205" class="t s5_2205">processor family has its own set of MSRs. </span>
<span id="tt_2205" class="t s5_2205">The WRMSR instruction is a serializing instruction (see “Serializing Instructions” in Chapter 9 of the Intel </span>
<span id="tu_2205" class="t s6_2205">® </span>
<span id="tv_2205" class="t s5_2205">64 and </span>
<span id="tw_2205" class="t s5_2205">IA-32 Architectures Software Developer’s Manual, Volume 3A). Note that WRMSR to the IA32_TSC_DEADLINE MSR </span>
<span id="tx_2205" class="t s5_2205">(MSR index 6E0H) and the X2APIC MSRs (MSR indices 802H to 83FH) are not serializing. </span>
<span id="ty_2205" class="t s5_2205">The CPUID instruction should be used to determine whether MSRs are supported (CPUID.01H:EDX[5] </span><span id="tz_2205" class="t s7_2205">= </span><span id="t10_2205" class="t s5_2205">1) before </span>
<span id="t11_2205" class="t s5_2205">using this instruction. </span>
<span id="t12_2205" class="t s4_2205">IA-32 Architecture Compatibility </span>
<span id="t13_2205" class="t s5_2205">The MSRs and the ability to read them with the WRMSR instruction were introduced into the IA-32 architecture with </span>
<span id="t14_2205" class="t s5_2205">the Pentium processor. Execution of this instruction by an IA-32 processor earlier than the Pentium processor </span>
<span id="t15_2205" class="t s5_2205">results in an invalid opcode exception #UD. </span>
<span id="t16_2205" class="t s4_2205">Operation </span>
<span id="t17_2205" class="t s8_2205">MSR[ECX] := EDX:EAX; </span>
<span id="t18_2205" class="t s4_2205">Flags Affected </span>
<span id="t19_2205" class="t s5_2205">None. </span>
<span id="t1a_2205" class="t s9_2205">Opcode </span><span id="t1b_2205" class="t s9_2205">Instruction </span><span id="t1c_2205" class="t s9_2205">Op/ </span>
<span id="t1d_2205" class="t s9_2205">En </span>
<span id="t1e_2205" class="t s9_2205">64-Bit </span>
<span id="t1f_2205" class="t s9_2205">Mode </span>
<span id="t1g_2205" class="t s9_2205">Compat/ </span>
<span id="t1h_2205" class="t s9_2205">Leg Mode </span>
<span id="t1i_2205" class="t s9_2205">Description </span>
<span id="t1j_2205" class="t s8_2205">0F 30 </span><span id="t1k_2205" class="t s8_2205">WRMSR </span><span id="t1l_2205" class="t s8_2205">ZO </span><span id="t1m_2205" class="t s8_2205">Valid </span><span id="t1n_2205" class="t s8_2205">Valid </span><span id="t1o_2205" class="t s8_2205">Write the value in EDX:EAX to MSR specified </span>
<span id="t1p_2205" class="t s8_2205">by ECX. </span>
<span id="t1q_2205" class="t s9_2205">Op/En </span><span id="t1r_2205" class="t s9_2205">Operand 1 </span><span id="t1s_2205" class="t s9_2205">Operand 2 </span><span id="t1t_2205" class="t s9_2205">Operand 3 </span><span id="t1u_2205" class="t s9_2205">Operand 4 </span>
<span id="t1v_2205" class="t s8_2205">ZO </span><span id="t1w_2205" class="t s8_2205">N/A </span><span id="t1x_2205" class="t s8_2205">N/A </span><span id="t1y_2205" class="t s8_2205">N/A </span><span id="t1z_2205" class="t s8_2205">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
