---
addr:
  rw:
    mask: 3072
    lsb: 10
    values:
      - values: 0, 1, 2
        key: RW
        desc: Read Write
      - values: 3
        key: RO
        desc: Read Only
  priv:
    mask: 768
    lsb: 8
    values:
      - values: 0
        key: U
        desc: User
      - values: 1
        key: S
        desc: Supervisor
      - values: 2
        key: H
        desc: Hypervisor
      - values: 3
        key: M
        desc: Machine
  use:
    mask: 240
    lsb: 4
    values:
      - values: 11XX
        desc: Custom
      - values: 1010
        desc: Debug
      - values: 1011
        desc: Debug
regs:
  misa:
    url: /riscv-isa-manual/latest/machine.html#sec:misa
    mmio: false
    width: mxlen
    desc: Machine ISA
    number: 769
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#sec:misa
        - /riscv-isa-manual/latest/machine.html#machine-vendor-id-register-mvendorid
        - /riscv-isa-manual/latest/machine.html#machine-implementation-id-register-mimpid
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
        - /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
        - /riscv-isa-manual/latest/machine.html#sec:mcause
        - /riscv-isa-manual/latest/machine.html#sec:nmi
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-trap-vector-base-address-register-stvec
        - /riscv-isa-manual/latest/supervisor.html#sec:scause
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-interrupt-registers-vsip-and-vsie
        - /riscv-isa-manual/latest/hypervisor.html#privilege-modes
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-delegation-registers-hedeleg-and-hideleg
      intro: [/riscv-isa-manual/latest/intro.html#memory]
      v-spec: [/riscv-v-spec/draft/v-spec.html#_vector_instruction_listing]
      debug:
        - /riscv-debug-spec/latest/introduction.html#context
        - /riscv-debug-spec/latest/Sdext.html#debreg
        - /riscv-debug-spec/latest/core_debug.html#debreg
    fields:
      mxl:
        desc: Encodes the native base integer ISA width.
        bits: [mxlen-1, mxlen-2]
        width: 2
        values:
        1: xlen=32
        2: xlen=64
        3: xlen=128
      extensions:
        desc: Encodes the presence of the standard extensions, with a single bit per
          letter of the alphabet (bit 0 encodes presence of extension “A” , bit 1
          encodes presence of extension “B”, through to bit 25 which encodes “Z”).
          The “I” bit will be set for RV32I, RV64I, RV128I base ISAs, and the “E”
          bit will be set for RV32E.
        bits: [25, 0]
  mvendorid:
    url: /riscv-isa-manual/latest/machine.html#machine-vendor-id-register-mvendorid
    mmio: false
    width: 32
    desc: Machine Vendor ID
    number: 3857
    priv: MRO
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-vendor-id-register-mvendorid
        - /riscv-isa-manual/latest/machine.html#machine-implementation-id-register-mimpid
        - /riscv-isa-manual/latest/machine.html#machine-architecture-id-register-marchid
  marchid:
    url: /riscv-isa-manual/latest/machine.html#machine-architecture-id-register-marchid
    width: mxlen
    mmio: false
    desc: Machine Architecture ID
    number: 3858
    priv: MRO
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-architecture-id-register-marchid
        - /riscv-isa-manual/latest/machine.html#machine-implementation-id-register-mimpid
  mimpid:
    url: /riscv-isa-manual/latest/machine.html#machine-implementation-id-register-mimpid
    mmio: false
    width: mxlen
    desc: Machine Implementation ID
    number: 3859
    priv: MRO
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-implementation-id-register-mimpid
        - /riscv-isa-manual/latest/machine.html#hart-id-register-mhartid
  mhartid:
    url: /riscv-isa-manual/latest/machine.html#hart-id-register-mhartid
    mmio: false
    width: mxlen
    desc: Hardware Thread ID
    number: 3860
    priv: MRO
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#hart-id-register-mhartid
        - /riscv-isa-manual/latest/machine.html#machine-status-registers-mstatus-and-mstatush
      debug:
        - /riscv-debug-spec/latest/debug_module.html#selecting-a-single-hart
        - /riscv-debug-spec/latest/implementations.html#dmi_signals
  mstatus:
    url: /riscv-isa-manual/latest/machine.html#machine-status-registers-mstatus-and-mstatush
    mmio: false
    width: mxlen
    desc: Machine Status
    fields:
      sxl:
        desc: Control the value of SXLEN for S-mode.
        category: Base ISA Control
        bits: [35, 34]
      uxl: &2
        desc: Control the value of UXLEN for U-mode.
        category: Base ISA Control
        bits: [33, 32]
      mbe:
        desc: Control the endianness of memory accesses made from M-mode other than
          instruction fetches. (Instruction fetches are always little-endian).
        category: Endianness Control
        bits: [37]
        values: &1
          0: Little endian
          1: Big endian
      sbe:
        desc: Control the endianness of memory accesses made from S-mode other than
          instruction fetches. (Instruction fetches are always little-endian).
        category: Endianness Control
        bits: [36]
        values: *1
      ube:
        desc: Control the endianness of memory accesses made from S-mode other than
          instruction fetches. (Instruction fetches are always little-endian).
        category: Endianness Control
        bits: [6]
        values: *1
      fs:
        desc: The FS field encodes the status of the floating-point unit state, including
          the floating-point registers f0–f31 and the CSRs fcsr, frm, and fflags.
        category: Extension Context
        bits: [14, 13]
      vs:
        desc: The VS field encodes the status of the vector extension state, including
          the vector registers v0–v31 and the CSRs vcsr, vxrm, vxsat, vstart, vl,
          vtype, and vlenb.
        category: Extension Context
        bits: [10, 9]
      xs:
        desc: The XS field encodes the status of additional user-mode extensions and
          associated state.
        category: Extension Context
        bits: [16, 15]
      sd:
        desc: Read-only bit that summarizes whether either the FS, VS, or XS fields
          signal the presence of some dirty state that will require saving extended
          user context to memory.
        category: Extension Context
        bits: [mxlen-1]
      sum:
        desc: The SUM (permit Supervisor User Memory access) bit modifies the privilege
          with which S-mode loads and stores access virtual memory.
        category: Memory Privilege
        bits: [18]
        values:
          0: S-mode memory accesses to pages that are accessible by U-mode will fault.
          1: S-mode memory accesses to pages that are accessible by U-mode are permitted.
      mxr:
        desc: The MXR (Make eXecutable Readable) bit modifies the privilege with which
          loads access virtual memory.
        category: Memory Privilege
        bits: [19]
        values:
          0: Only loads from pages marked readable will succeed.
          1: Loads from pages marked either readable or executable will succeed.
      tvm:
        desc: The TVM (Trap Virtual Memory) bit is a WARL field that supports intercepting
          supervisor virtual-memory management operations.
        priv: WARL
        bits: [20]
        category: Virtualization Support
      tw:
        desc: The TW (Timeout Wait) bit is a WARL field that supports intercepting
          the WFI instruction.
        priv: WARL
        bits: [21]
        category: Virtualization Support
      tsr:
        desc: The TSR (Trap SRET) bit is a WARL field that supports intercepting the
          supervisor exception return instruction, SRET.
        priv: WARL
        bits: [22]
        category: Virtualization Support
      mie:
        desc: Machine Interrupt Enable
        category: Interrupt-Enable Stack
        bits: [3]
        values:
        0: Interrupts are disabled.
        1: Interrupts are enabled.
      sie:
        desc: Supervisor Interrupt Enable
        category: Interrupt-Enable Stack
        bits: [2]
        values:
      mpie:
        desc: Machine Prior Interrupt Enable
        category: Interrupt-Enable Stack
        bits: [7]
      spie:
        desc: Supervisor Prior Interrupt Enable
        category: Interrupt-Enable Stack
        bits: [5]
      mprv:
        desc: Modify Privilege
        category: Memory Privilege
        bits: [17]
        values:
        0: Loads and stores behave as normal, using the translation and protection
          mechanisms of the current privilege mode.
        1: Load and store memory addresses are translated and protected, and endianness
          is applied, as though the current privilege mode were set to MPP.
      mpp:
        desc: Machine Previous Privilege mode. Two-level stack
        category: Interrupt-Enable Stack
        priv: WARL
        bits: [12, 11]
      spp:
        desc: Supervisor Previous Privilege mode
        category: Interrupt-Enable Stack
        bits: [8]
    number: 768
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-status-registers-mstatus-and-mstatush
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
        - /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
        - /riscv-isa-manual/latest/machine.html#hardware-performance-monitor
        - /riscv-isa-manual/latest/machine.html#wfi
        - /riscv-isa-manual/latest/machine.html#sec:customsys
        - /riscv-isa-manual/latest/machine.html#sec:nmi
        - /riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#machine-status-registers-mstatus-and-mstatush
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-delegation-registers-hedeleg-and-hideleg
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-status-register-vsstatus
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-interrupt-registers-vsip-and-vsie
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-instructions
        - /riscv-isa-manual/latest/hypervisor.html#machine-level-csrs
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-delegation-register-mideleg
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-trap-vector-base-address-register-stvec
        - /riscv-isa-manual/latest/supervisor.html#sec:sv39
      v-spec:
        - /riscv-v-spec/draft/v-spec.html#_vector_context_status_in_mstatus
      n: [/riscv-isa-manual/latest/n.html#user-interrupt-registers-uip-and-uie]
      debug:
        - /riscv-debug-spec/latest/Sdext.html#load-reservedstore-conditional-instructions
        - /riscv-debug-spec/latest/Sdext.html#reset
        - /riscv-debug-spec/latest/Sdext.html#xlen
        - /riscv-debug-spec/latest/Sdtrig.html#memory-access-triggers
        - /riscv-debug-spec/latest/debugger_implementation.html#reading-memory
        - /riscv-debug-spec/latest/core_registers.html#debug-pc-dpc-at-0x7b1
        - /riscv-debug-spec/latest/abstract_commands.html#quick-access
        - /riscv-debug-spec/latest/core_debug.html#load-reservedstore-conditional-instructions
        - /riscv-debug-spec/latest/trigger.html#trigger-registers
        - /riscv-debug-spec/latest/debugger_implementation.html#deb:regprogbuf
  mstatush:
    number: 784
    desc: Additional machine status register, RV32 only.
    priv: MRW
    mmio: false
    fields:
      mbe:
        desc: Control the endianness of memory accesses made from M-mode other than
          instruction fetches. (Instruction fetches are always little-endian).
        category: Endianness Control
        bits: [5]
        values: *1
      sbe:
        desc: Control the endianness of memory accesses made from S-mode other than
          instruction fetches. (Instruction fetches are always little-endian).
        category: Endianness Control
        bits: [4]
        values: *1
    url: /riscv-isa-manual/latest/machine.html#machine-status-registers-mstatus-and-mstatush
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-status-registers-mstatus-and-mstatush
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
        - /riscv-isa-manual/latest/machine.html#sec:nmi
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#machine-status-registers-mstatus-and-mstatush
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-delegation-register-mideleg
  mtvec:
    url: /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
    mmio: false
    width: mxlen
    desc: Machine Trap Vector Base Address
    fields:
      base:
        desc: Base Address
        bits: [mxlen-1, 2]
      mode:
        desc: Address Mode (Direct or Vectored)
        bits: [1, 0]
    number: 773
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
        - /riscv-isa-manual/latest/machine.html#machine-trap-delegation-registers-medeleg-and-mideleg
      n: [/riscv-isa-manual/latest/n.html#n-extension-instructions]
  medeleg:
    url: /latest/machine.html#machine-trap-delegation-registers-medeleg-and-mideleg
    mmio: false
    width: mxlen
    desc: Machine Exception Delegation
    number: 770
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-delegation-registers-medeleg-and-mideleg
        - /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#memory-management-fences
      n:
        - /riscv-isa-manual/latest/n.html#machine-trap-delegation-registers-medeleg-and-mideleg
        - /riscv-isa-manual/latest/n.html#supervisor-trap-delegation-registers-sedeleg-and-sideleg
        - /riscv-isa-manual/latest/n.html#other-csrs
      debug: [/riscv-debug-spec/latest/Sdtrig.html#memory-access-triggers]
  mideleg:
    url: /latest/machine.html#machine-trap-delegation-registers-medeleg-and-mideleg
    mmio: false
    width: mxlen
    desc: Machine Interrupt Delegation
    number: 771
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-delegation-registers-medeleg-and-mideleg
        - /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
        - /riscv-isa-manual/latest/machine.html#hardware-performance-monitor
        - /riscv-isa-manual/latest/machine.html#sec:customsys
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-delegation-register-mideleg
        - /riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#machine-status-registers-mstatus-and-mstatush
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-registers-mip-and-mie
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
      plic: [/riscv-isa-manual/latest/plic.html#global-interrupt-sources]
      n:
        - /riscv-isa-manual/latest/n.html#machine-trap-delegation-registers-medeleg-and-mideleg
        - /riscv-isa-manual/latest/n.html#supervisor-trap-delegation-registers-sedeleg-and-sideleg
        - /riscv-isa-manual/latest/n.html#other-csrs
  mip:
    url: /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
    mmio: false
    width: mxlen
    desc: Machine Interrupt Pending
    number: 836
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
        - /riscv-isa-manual/latest/machine.html#hardware-performance-monitor
        - /riscv-isa-manual/latest/machine.html#sec:customsys
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-registers-mip-and-mie
        - /riscv-isa-manual/latest/hypervisor.html#machine-status-registers-mstatus-and-mstatush
        - /riscv-isa-manual/latest/hypervisor.html#machine-second-trap-value-register-mtval2
      plic:
        - /riscv-isa-manual/latest/plic.html#interrupt-gateways
        - /riscv-isa-manual/latest/plic.html#global-interrupt-sources
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-timers-and-performance-counters
      n:
        - /riscv-isa-manual/latest/n.html#machine-trap-delegation-registers-medeleg-and-mideleg
    fields:
      msi:
        desc: 'Interrupt pending: Machine Software Interrupt'
        bits: [3]
        custom: false
      mti:
        desc: 'Interrupt pending: Machine Timer Interrupt'
        bits: [7]
        custom: false
      mei:
        desc: 'Interrupt pending: Machine External Interrupt'
        bits: [11]
        custom: false
      ssi:
        desc: 'Interrupt pending: Supervisor Software Interrupt'
        bits: [1]
        custom: false
      sti:
        desc: 'Interrupt pending: Supervisor Timer Interrupt'
        bits: [5]
        custom: false
      sei:
        desc: 'Interrupt pending: Supervisor External Interrupt'
        bits: [9]
        custom: false
      usi:
        desc: 'Interrupt pending: User Software Interrupt'
        bits: [0]
        custom: false
      uti:
        desc: 'Interrupt pending: User Timer Interrupt'
        bits: [4]
        custom: false
      uei:
        desc: 'Interrupt pending: User External Interrupt'
        bits: [8]
        custom: false
      platform_defined16:
        desc: 'Interrupt pending: Optional platform defined interrupt source 0.'
        bits: [16]
        custom: true
      platform_defined17:
        desc: 'Interrupt pending: Optional platform defined interrupt source 1'
        bits: [17]
        custom: true
      platform_defined18:
        desc: 'Interrupt pending: Optional platform defined interrupt source 2'
        bits: [18]
        custom: true
      platform_defined19:
        desc: 'Interrupt pending: Optional platform defined interrupt source 3'
        bits: [19]
        custom: true
      platform_defined20:
        desc: 'Interrupt pending: Optional platform defined interrupt source 4'
        bits: [20]
        custom: true
      platform_defined21:
        desc: 'Interrupt pending: Optional platform defined interrupt source 5'
        bits: [21]
        custom: true
      platform_defined22:
        desc: 'Interrupt pending: Optional platform defined interrupt source 6'
        bits: [22]
        custom: true
      platform_defined23:
        desc: 'Interrupt pending: Optional platform defined interrupt source 7'
        bits: [23]
        custom: true
      platform_defined24:
        desc: 'Interrupt pending: Optional platform defined interrupt source 8'
        bits: [24]
        custom: true
      platform_defined25:
        desc: 'Interrupt pending: Optional platform defined interrupt source 9'
        bits: [25]
        custom: true
      platform_defined26:
        desc: 'Interrupt pending: Optional platform defined interrupt source 10'
        bits: [26]
        custom: true
      platform_defined27:
        desc: 'Interrupt pending: Optional platform defined interrupt source 11'
        bits: [27]
        custom: true
      platform_defined28:
        desc: 'Interrupt pending: Optional platform defined interrupt source 12'
        bits: [28]
        custom: true
      platform_defined29:
        desc: 'Interrupt pending: Optional platform defined interrupt source 13'
        bits: [29]
        custom: true
      platform_defined30:
        desc: 'Interrupt pending: Optional platform defined interrupt source 14'
        bits: [30]
        custom: true
      platform_defined31:
        desc: 'Interrupt pending: Optional platform defined interrupt source 15'
        bits: [31]
        custom: true
  mie:
    url: /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
    mmio: false
    width: mxlen
    desc: Machine Interrupt Enable
    number: 772
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
        - /riscv-isa-manual/latest/machine.html#hardware-performance-monitor
        - /riscv-isa-manual/latest/machine.html#machine-mode-privileged-instructions
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-registers-mip-and-mie
        - /riscv-isa-manual/latest/hypervisor.html#machine-status-registers-mstatus-and-mstatush
        - /riscv-isa-manual/latest/hypervisor.html#machine-second-trap-value-register-mtval2
      plic: [/riscv-isa-manual/latest/plic.html#global-interrupt-sources]
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-timers-and-performance-counters
      n:
        - /riscv-isa-manual/latest/n.html#machine-trap-delegation-registers-medeleg-and-mideleg
      debug:
        - /riscv-debug-spec/latest/hwbp_registers.html#exception-trigger-etrigger-at-0x7a1
    fields:
      msi:
        desc: 'Interrupt enable: Machine Software Interrupt'
        bits: [3]
        custom: false
      mti:
        desc: 'Interrupt enable: Machine Timer Interrupt'
        bits: [7]
        custom: false
      mei:
        desc: 'Interrupt enable: Machine External Interrupt'
        bits: [11]
        custom: false
      ssi: &3
        desc: 'Interrupt enable: Supervisor Software Interrupt'
        bits: [1]
        custom: false
      sti: &4
        desc: 'Interrupt enable: Supervisor Timer Interrupt'
        bits: [5]
        custom: false
      sei: &5
        desc: 'Interrupt enable: Supervisor External Interrupt'
        bits: [9]
        custom: false
      usi: &6
        desc: 'Interrupt enable: User Software Interrupt'
        bits: [0]
        custom: false
      uti: &7
        desc: 'Interrupt enable: User Timer Interrupt'
        bits: [4]
        custom: false
      uei: &8
        desc: 'Interrupt enable: User External Interrupt'
        bits: [8]
        custom: false
      platform_defined16:
        desc: 'Interrupt enable: Optional platform defined interrupt source 0.'
        bits: [16]
        custom: true
      platform_defined17:
        desc: 'Interrupt enable: Optional platform defined interrupt source 1'
        bits: [17]
        custom: true
      platform_defined18:
        desc: 'Interrupt enable: Optional platform defined interrupt source 2'
        bits: [18]
        custom: true
      platform_defined19:
        desc: 'Interrupt enable: Optional platform defined interrupt source 3'
        bits: [19]
        custom: true
      platform_defined20:
        desc: 'Interrupt enable: Optional platform defined interrupt source 4'
        bits: [20]
        custom: true
      platform_defined21:
        desc: 'Interrupt enable: Optional platform defined interrupt source 5'
        bits: [21]
        custom: true
      platform_defined22:
        desc: 'Interrupt enable: Optional platform defined interrupt source 6'
        bits: [22]
        custom: true
      platform_defined23:
        desc: 'Interrupt enable: Optional platform defined interrupt source 7'
        bits: [23]
        custom: true
      platform_defined24:
        desc: 'Interrupt enable: Optional platform defined interrupt source 8'
        bits: [24]
        custom: true
      platform_defined25:
        desc: 'Interrupt enable: Optional platform defined interrupt source 9'
        bits: [25]
        custom: true
      platform_defined26:
        desc: 'Interrupt enable: Optional platform defined interrupt source 10'
        bits: [26]
        custom: true
      platform_defined27:
        desc: 'Interrupt enable: Optional platform defined interrupt source 11'
        bits: [27]
        custom: true
      platform_defined28:
        desc: 'Interrupt enable: Optional platform defined interrupt source 12'
        bits: [28]
        custom: true
      platform_defined29:
        desc: 'Interrupt enable: Optional platform defined interrupt source 13'
        bits: [29]
        custom: true
      platform_defined30:
        desc: 'Interrupt enable: Optional platform defined interrupt source 14'
        bits: [30]
        custom: true
      platform_defined31:
        desc: 'Interrupt enable: Optional platform defined interrupt source 15'
        bits: [31]
        custom: true
  mtime:
    url: /riscv-isa-manual/latest/machine.html#machine-timer-registers-mtime-and-mtimecmp
    desc: Machine Timer
    width: 64
    mmio: true
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-timer-registers-mtime-and-mtimecmp
        - /riscv-isa-manual/latest/machine.html#machine-mode-privileged-instructions
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
      debug:
        - /riscv-debug-spec/latest/Sdext.html#load-reservedstore-conditional-instructions
        - /riscv-debug-spec/latest/core_registers.html#debug-pc-dpc-at-0x7b1
  mtimecmp:
    url: /riscv-isa-manual/latest/machine.html#machine-timer-registers-mtime-and-mtimecmp
    desc: Machine Timer Compare
    width: 64
    mmio: true
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-timer-registers-mtime-and-mtimecmp
        - /riscv-isa-manual/latest/machine.html#machine-mode-privileged-instructions
  mcountinhibit:
    url: /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
    mmio: false
    width: 32
    desc: Machine Counter Inhibit
    number: 800
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
        - /riscv-isa-manual/latest/machine.html#machine-scratch-register-mscratch
    fields:
      cy:
        desc: Disable incrementing the 'cycle' counter
        bits: [0]
      ir:
        desc: Disable incrementing the 'instret' counter
        bits: [2]
      hpm:
        desc: Disable incrementing the 'hpm3' to 'hpm31' counter.
        bits: [31, 3]
  mcycle:
    url: /riscv-isa-manual/latest/machine.html#hardware-performance-monitor
    mmio: false
    width: 64
    desc: Clock Cycles Executed Counter
    per_hart: true
    number: 2816
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-scratch-register-mscratch
        - /riscv-isa-manual/latest/machine.html#sec:mcounteren
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
  minstret:
    url: /riscv-isa-manual/latest/machine.html#hardware-performance-monitor
    mmio: false
    width: 64
    desc: Number of Instructions Retired Counter
    per_hart: true
    number: 2818
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#otherpriv
        - /riscv-isa-manual/latest/machine.html#sec:mcounteren
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
  mhpmcounter3:
    url: /riscv-isa-manual/latest/machine.html#hardware-performance-monitor
    mmio: false
    width: 64
    desc: Event Counters
    repeat: 3-31
    number: 2819
    priv: MRW
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#sec:mcounteren]
  mhpmevent3:
    url: /riscv-isa-manual/latest/machine.html#hardware-performance-monitor
    mmio: false
    desc: Event Counter Event Select
    repeat: 3-31
    number: 803
    priv: MRW
    width: mxlen
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#sec:mcounteren]
  mcounteren:
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
    mmio: false
    width: 32
    desc: Counter Enable
    number: 774
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#sec:mcounteren
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-scratch-register-sscratch
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
    fields:
      cy:
        desc: Prevent access to 'cycle' counter from lower priveledge level
        bits: [0]
      tm:
        desc: Prevent access to 'time' counter from lower priveledge level
        bits: [1]
      ir:
        desc: Prevent access to 'instret' counter from lower priveledge level
        bits: [2]
      hpm:
        desc: Prevent access to 'hpm3' to 'hpm31' counter from lower priveledge level
        bits: [31, 3]
  scounteren:
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
    mmio: false
    desc: Counter Enable
    number: 262
    priv: SRW
    sections:
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#counter-enable-register-scounteren
        - /riscv-isa-manual/latest/supervisor.html#supervisor-scratch-register-sscratch
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  mscratch:
    url: /riscv-isa-manual/latest/machine.html#machine-scratch-register-mscratch
    mmio: false
    width: mxlen
    desc: Machine Mode Scratch Register
    number: 832
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-scratch-register-mscratch
        - /riscv-isa-manual/latest/machine.html#machine-exception-program-counter-mepc
      n: [/riscv-isa-manual/latest/n.html#n-extension-instructions]
  mepc:
    url: /riscv-isa-manual/latest/machine.html#machine-exception-program-counter-mepc
    mmio: false
    width: mxlen
    desc: Machine Exception Program Counter
    number: 833
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-exception-program-counter-mepc
        - /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
        - /riscv-isa-manual/latest/machine.html#sec:mcause
        - /riscv-isa-manual/latest/machine.html#machine-configuration-pointer-register-mconfigptr
        - /riscv-isa-manual/latest/machine.html#sec:customsys
        - /riscv-isa-manual/latest/machine.html#sec:pma
      hypervisor: [/riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals]
      n: [/riscv-isa-manual/latest/n.html#n-extension-instructions]
      debug:
        - /riscv-debug-spec/latest/introduction.html#context
        - /riscv-debug-spec/latest/Sdtrig.html#memory-access-triggers
        - /riscv-debug-spec/latest/core_registers.html#debug-scratch-register-0-dscratch0-at-0x7b2
  mcause:
    url: /riscv-isa-manual/latest/machine.html#machine-cause-register-mcause
    mmio: false
    width: mxlen
    desc: Machine Exception Cause
    fields:
      interrupt:
        desc: Interrupt (1) or Trap (0)
        bits: [mxlen-1]
        enums:
          INTERRUPT: 1
          TRAP: 0
      interrupt_code:
        desc: Code identifying the last interrupt
        condition:
          mask: 1<<(mxlen-1)
          value: 1<<(mxlen-1)
        bits: [mxlen-2, 0]
        enums:
          msi: 3
          mti: 7
          mei: 11
          ssi: 1
          sti: 5
          sei: 9
          usi: 0
          uti: 4
          uei: 8
          platform_defined16: 16
          platform_defined17: 17
          platform_defined18: 18
          platform_defined19: 19
          platform_defined20: 20
          platform_defined21: 21
          platform_defined22: 22
          platform_defined23: 23
          platform_defined24: 24
          platform_defined25: 25
          platform_defined26: 26
          platform_defined27: 27
          platform_defined28: 28
          platform_defined29: 29
          platform_defined30: 30
          platform_defined31: 31
      exception_code:
        desc: Code identifying the last exception.
        condition:
          mask: 1<<(mxlen-1)
          value: 0
        bits: [mxlen-2, 0]
        enums:
          INSTRUCTION_ADDRESS_MISALIGNED: 0
          INSTRUCTION_ACCESS_FAULT: 1
          ILLEGAL_INSTRUCTION: 2
          BREAKPOINT: 3
          LOAD_ADDRESS_MISALIGNED: 4
          LOAD_ACCESS_FAULT: 5
          STORE_AMO_ADDRESS_MISALIGNED: 6
          STORE_AMO_ACCESS_FAULT: 7
          ENVIRONMENT_CALL_FROM_U_MODE: 8
          ENVIRONMENT_CALL_FROM_S_MODE: 9
          RESERVED10: 10
          ENVIRONMENT_CALL_FROM_M_MODE: 11
          INSTRUCTION_PAGE_FAULT: 12
          LOAD_PAGE_FAULT: 13
          RESERVED14: 14
          STORE_AMO_PAGE_FAULT: 15
          RESERVED16: 16
          RESERVED17: 17
          RESERVED18: 18
          RESERVED19: 19
          RESERVED20: 20
          RESERVED21: 21
          RESERVED22: 22
          RESERVED23: 23
          CUSTOM24: 24
          CUSTOM25: 25
          CUSTOM26: 26
          CUSTOM27: 27
          CUSTOM28: 28
          CUSTOM29: 29
          CUSTOM30: 30
          CUSTOM31: 31
          RESERVED32: 32
          RESERVED33: 33
          RESERVED34: 34
          RESERVED35: 35
          RESERVED36: 36
          RESERVED37: 37
          RESERVED38: 38
          RESERVED39: 39
          RESERVED40: 40
          RESERVED41: 41
          RESERVED42: 42
          RESERVED43: 43
          RESERVED44: 44
          RESERVED45: 45
          RESERVED46: 46
          RESERVED47: 47
          RESERVED48: 48
          RESERVED49: 49
          RESERVED50: 50
          RESERVED51: 51
          RESERVED52: 52
          RESERVED53: 53
          RESERVED54: 54
          RESERVED55: 55
          RESERVED56: 56
          RESERVED57: 57
          RESERVED58: 58
          RESERVED59: 59
          RESERVED60: 60
          RESERVED61: 61
          RESERVED62: 62
          RESERVED63: 63
    number: 834
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#sec:mcause
        - /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
        - /riscv-isa-manual/latest/machine.html#hardware-performance-monitor
        - /riscv-isa-manual/latest/machine.html#machine-trap-value-register-mtval
        - /riscv-isa-manual/latest/machine.html#sec:nmi
        - /riscv-isa-manual/latest/machine.html#sec:pma
      plic: [/riscv-isa-manual/latest/plic.html#global-interrupt-sources]
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
      n: [/riscv-isa-manual/latest/n.html#n-extension-instructions]
      debug:
        - /riscv-debug-spec/latest/Sdtrig.html#memory-access-triggers
        - /riscv-debug-spec/latest/hwbp_registers.html#external-trigger-tmexttrigger-at-0x7a1
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-extra-rv32-textra32-at-0x7a3
  mtval:
    url: /riscv-isa-manual/latest/machine.html#machine-trap-value-mtval-register
    mmio: false
    width: mxlen
    desc: Machine Trap Value
    number: 835
    priv: MRW
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-value-register-mtval
        - /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
        - /riscv-isa-manual/latest/machine.html#machine-configuration-pointer-register-mconfigptr
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#trap-return
        - /riscv-isa-manual/latest/hypervisor.html#privilege-modes
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-delegation-register-mideleg
        - /riscv-isa-manual/latest/hypervisor.html#machine-trap-instruction-register-mtinst
        - /riscv-isa-manual/latest/hypervisor.html#memory-management-fences
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
      n: [/riscv-isa-manual/latest/n.html#n-extension-instructions]
  sscratch:
    url: /riscv-isa-manual/latest/machine.html#machine-scratch-register-mscratch
    mmio: false
    desc: Supervisor Mode Scratch Register
    number: 320
    priv: SRW
    sections:
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-scratch-register-sscratch
        - /riscv-isa-manual/latest/supervisor.html#supervisor-exception-program-counter-sepc
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-exception-program-counter-vsepc
  sepc:
    url: /riscv-isa-manual/latest/supervisor.html#supervisor-exception-program-counter-sepc
    mmio: false
    desc: Supervisor Exception Program Counter
    number: 321
    priv: SRW
    sections:
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-exception-program-counter-sepc
        - /riscv-isa-manual/latest/supervisor.html#sec:scause
        - /riscv-isa-manual/latest/supervisor.html#supervisor-environment-configuration-register-senvcfg
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-cause-register-vscause
  scause:
    url: /riscv-isa-manual/latest/supervisor.html#supervisor-cause-register-scause
    mmio: false
    desc: Supervisor Exception Cause
    fields:
      interrupt:
        desc: Interrupt (1) or Trap (0)
        bits: [sxlen-1]
      interrupt_code:
        desc: Code identifying the last interrupt
        condition:
          mask: 1<<(sxlen-1)
          value: 1<<(sxlen-1)
        bits: [sxlen-2, 0]
        enums:
          ssi: 1
          sti: 5
          sei: 9
          usi: 0
          uti: 4
          uei: 8
      exception_code:
        desc: Code identifying the last exception.
        condition:
          mask: 1<<(sxlen-1)
          value: 0
        bits: [sxlen-2, 0]
        enums:
          INSTRUCTION_ADDRESS_MISALIGNED: 0
          INSTRUCTION_ACCESS_FAULT: 1
          ILLEGAL_INSTRUCTION: 2
          BREAKPOINT: 3
          LOAD_ADDRESS_MISALIGNED: 4
          LOAD_ACCESS_FAULT: 5
          STORE_AMO_ADDRESS_MISALIGNED: 6
          STORE_AMO_ACCESS_FAULT: 7
          ENVIRONMENT_CALL_FROM_U_MODE: 8
          ENVIRONMENT_CALL_FROM_S_MODE: 9
          RESERVED10: 10
          INSTRUCTION_PAGE_FAULT: 12
          LOAD_PAGE_FAULT: 13
          RESERVED14: 14
          STORE_AMO_PAGE_FAULT: 15
          RESERVED16: 16
          RESERVED17: 17
          RESERVED18: 18
          RESERVED19: 19
          RESERVED20: 20
          RESERVED21: 21
          RESERVED22: 22
          RESERVED23: 23
          CUSTOM24: 24
          CUSTOM25: 25
          CUSTOM26: 26
          CUSTOM27: 27
          CUSTOM28: 28
          CUSTOM29: 29
          CUSTOM30: 30
          CUSTOM31: 31
          RESERVED32: 32
          RESERVED33: 33
          RESERVED34: 34
          RESERVED35: 35
          RESERVED36: 36
          RESERVED37: 37
          RESERVED38: 38
          RESERVED39: 39
          RESERVED40: 40
          RESERVED41: 41
          RESERVED42: 42
          RESERVED43: 43
          RESERVED44: 44
          RESERVED45: 45
          RESERVED46: 46
          RESERVED47: 47
          RESERVED48: 48
          RESERVED49: 49
          RESERVED50: 50
          RESERVED51: 51
          RESERVED52: 52
          RESERVED53: 53
          RESERVED54: 54
          RESERVED55: 55
          RESERVED56: 56
          RESERVED57: 57
          RESERVED58: 58
          RESERVED59: 59
          RESERVED60: 60
          RESERVED61: 61
          RESERVED62: 62
          RESERVED63: 63
    number: 322
    priv: SRW
    sections:
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#sec:scause
        - /riscv-isa-manual/latest/supervisor.html#supervisor-timers-and-performance-counters
        - /riscv-isa-manual/latest/supervisor.html#supervisor-trap-value-stval-register
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-value-register-vstval
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
  sstatus:
    url: /riscv-isa-manual/latest/supervisor.html#sstatus
    mmio: false
    desc: Supervisor Status
    fields:
      uxl: *2
      sie:
        desc: Supervisor Interrupt Enable
        bits: [2]
      spie:
        desc: Supervisor Prior Interrupt Enable
        bits: [5]
      spp:
        desc: Supervisor Previous Privilege mode
        bits: [8]
    number: 256
    priv: SRW
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-delegation-registers-hedeleg-and-hideleg
        - /riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-interrupt-registers-vsip-and-vsie
        - /riscv-isa-manual/latest/hypervisor.html#sec:hfence.vma
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-delegation-register-mideleg
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-trap-vector-base-address-register-stvec
        - /riscv-isa-manual/latest/supervisor.html#supervisor-timers-and-performance-counters
        - /riscv-isa-manual/latest/supervisor.html#sec:sv32
        - /riscv-isa-manual/latest/supervisor.html#sv32algorithm
      n: [/riscv-isa-manual/latest/n.html#user-interrupt-registers-uip-and-uie]
      debug: [/riscv-debug-spec/latest/Sdtrig.html#memory-access-triggers]
  stvec:
    url: /riscv-isa-manual/latest/supervisor.html#supervisor-trap-vector-base-address-register-stvec
    mmio: false
    desc: Supervisor Trap Vector Base Address
    fields:
      base:
        desc: Base Address
        bits: [sxlen-1, 2]
      mode:
        desc: Address Mode (Direct or Vectored)
        bits: [1, 0]
    number: 261
    priv: SRW
    sections:
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-trap-vector-base-address-register-stvec
        - /riscv-isa-manual/latest/supervisor.html#supervisor-interrupt-registers-sip-and-sie
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-scratch-register-vsscratch
  sideleg:
    url: /riscv-isa-manual/latest/n.html#supervisor-trap-delegation-registers-sedeleg-and-sideleg
    mmio: false
    desc: Supervisor Interrupt Delegation
    number: 259
    priv: SRW
    sections:
      n:
        - /riscv-isa-manual/latest/n.html#supervisor-trap-delegation-registers-sedeleg-and-sideleg
        - /riscv-isa-manual/latest/n.html#other-csrs
  sedeleg:
    url: /riscv-isa-manual/latest/n.html#supervisor-trap-delegation-registers-sedeleg-and-sideleg
    mmio: false
    desc: Supervisor Exception Delegation
    number: 258
    priv: SRW
    sections:
      n:
        - /riscv-isa-manual/latest/n.html#supervisor-trap-delegation-registers-sedeleg-and-sideleg
        - /riscv-isa-manual/latest/n.html#other-csrs
  sip:
    desc: Supervisor Interrupt Pending
    url: /riscv-isa-manual/latest/supervisor.html#supervisor-interrupt-registers-sip-and-sie
    mmio: false
    number: 324
    priv: SRW
    sections:
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-interrupt-registers-sip-and-sie
        - /riscv-isa-manual/latest/supervisor.html#supervisor-timers-and-performance-counters
      plic: [/riscv-isa-manual/latest/plic.html#interrupt-gateways]
      machine:
        - /riscv-isa-manual/latest/machine.html#hardware-performance-monitor
        - /riscv-isa-manual/latest/machine.html#sec:customsys
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-vector-base-address-register-vstvec
      n:
        - /riscv-isa-manual/latest/n.html#machine-trap-delegation-registers-medeleg-and-mideleg
    fields:
      ssi: *3
      sti: *4
      sei: *5
      usi: *6
      uti: *7
      uei: *8
  sie:
    desc: Supervisor Interrupt Enable
    url: /riscv-isa-manual/latest/supervisor.html#supervisor-interrupt-registers-sip-and-sie
    mmio: false
    number: 260
    priv: SRW
    sections:
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-interrupt-registers-sip-and-sie
        - /riscv-isa-manual/latest/supervisor.html#supervisor-trap-vector-base-address-register-stvec
        - /riscv-isa-manual/latest/supervisor.html#supervisor-timers-and-performance-counters
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-vector-base-address-register-vstvec
        - /riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs
      machine:
        - /riscv-isa-manual/latest/machine.html#hardware-performance-monitor
      n:
        - /riscv-isa-manual/latest/n.html#machine-trap-delegation-registers-medeleg-and-mideleg
    fields:
      ssi:
        desc: 'Interrupt enable: Supervisor Software Interrupt'
        bits: [1]
        custom: false
      sti:
        desc: 'Interrupt enable: Supervisor Timer Interrupt'
        bits: [5]
        custom: false
      sei:
        desc: 'Interrupt enable: Supervisor External Interrupt'
        bits: [9]
        custom: false
      usi:
        desc: 'Interrupt enable: User Software Interrupt'
        bits: [0]
        custom: false
      uti:
        desc: 'Interrupt enable: User Timer Interrupt'
        bits: [4]
        custom: false
      uei:
        desc: 'Interrupt enable: User External Interrupt'
        bits: [8]
        custom: false
  ustatus:
    url: /riscv-isa-manual/latest/n.html#user-status-register-ustatus
    mmio: false
    desc: User mode restricted view of mstatus
    fields:
      uie:
        desc: User Interrupt Enable
        bits: [1]
      upie:
        desc: User Prior Interrupt Enable
        bits: [3]
    number: 0
    priv: URW
    sections:
      n:
        - /riscv-isa-manual/latest/n.html#user-status-register-ustatus
        - /riscv-isa-manual/latest/n.html#user-interrupt-registers-uip-and-uie
  uip:
    desc: User Interrupt Pending
    url: /riscv-isa-manual/latest/n.html#user-interrupt-registers-uip-and-uie
    mmio: false
    number: 68
    priv: URW
    sections:
      n:
        - /riscv-isa-manual/latest/n.html#user-interrupt-registers-uip-and-uie
        - /riscv-isa-manual/latest/n.html#machine-trap-delegation-registers-medeleg-and-mideleg
      plic: [/riscv-isa-manual/latest/plic.html#interrupt-gateways]
    fields:
      usi:
        desc: 'Interrupt pending: User Software Interrupt'
        bits: [0]
        custom: false
      uti:
        desc: 'Interrupt pending: User Timer Interrupt'
        bits: [4]
        custom: false
      uei:
        desc: 'Interrupt pending: User External Interrupt'
        bits: [8]
        custom: false
  uie:
    desc: User Interrupt Enable
    url: /riscv-isa-manual/latest/n.html#user-interrupt-registers-uip-and-uie
    mmio: false
    number: 4
    priv: URW
    sections:
      n:
        - /riscv-isa-manual/latest/n.html#user-interrupt-registers-uip-and-uie
        - /riscv-isa-manual/latest/n.html#machine-trap-delegation-registers-medeleg-and-mideleg
    fields:
      usi:
        desc: 'Interrupt enable: User Software Interrupt'
        bits: [0]
        custom: false
      uti:
        desc: 'Interrupt enable: User Timer Interrupt'
        bits: [4]
        custom: false
      uei:
        desc: 'Interrupt enable: User External Interrupt'
        bits: [8]
        custom: false
  uscratch:
    desc: User Mode Scratch Register
    url: /riscv-isa-manual/latest/n.html#other-csrs
    mmio: false
    number: 64
    priv: URW
    sections:
      n: [/riscv-isa-manual/latest/n.html#n-extension-instructions]
  uepc:
    url: /riscv-isa-manual/latest/n.html#other-csrs
    mmio: false
    desc: User Exception Program Counter
    number: 65
    priv: URW
    sections:
      n:
        - /riscv-isa-manual/latest/n.html#n-extension-instructions
        - /riscv-isa-manual/latest/n.html#user-interrupt-registers-uip-and-uie
  ucause:
    url: /riscv-isa-manual/latest/n.html#other-csrs
    mmio: false
    desc: User Exception Cause
    fields:
      interrupt:
        desc: Interrupt (1) or Trap (0)
        bits: [uxlen-1]
      interrupt_code:
        desc: Code identifying the last interrupt
        condition:
          mask: 1<<(uxlen-1)
          value: 1<<(uxlen-1)
        bits: [uxlen-2, 0]
        enums:
          usi: 0
          uti: 4
          uei: 8
      exception_code:
        desc: Code identifying the last exception.
        condition:
          mask: 1<<(uxlen-1)
          value: 0
        bits: [uxlen-2, 0]
        enums:
          INSTRUCTION_ADDRESS_MISALIGNED: 0
          INSTRUCTION_ACCESS_FAULT: 1
          ILLEGAL_INSTRUCTION: 2
          BREAKPOINT: 3
          LOAD_ADDRESS_MISALIGNED: 4
          LOAD_ACCESS_FAULT: 5
          STORE_AMO_ADDRESS_MISALIGNED: 6
          STORE_AMO_ACCESS_FAULT: 7
          ENVIRONMENT_CALL_FROM_U_MODE: 8
          ENVIRONMENT_CALL_FROM_S_MODE: 9
          RESERVED10: 10
          INSTRUCTION_PAGE_FAULT: 12
          LOAD_PAGE_FAULT: 13
          RESERVED14: 14
          STORE_AMO_PAGE_FAULT: 15
          RESERVED16: 16
          RESERVED17: 17
          RESERVED18: 18
          RESERVED19: 19
          RESERVED20: 20
          RESERVED21: 21
          RESERVED22: 22
          RESERVED23: 23
          CUSTOM24: 24
          CUSTOM25: 25
          CUSTOM26: 26
          CUSTOM27: 27
          CUSTOM28: 28
          CUSTOM29: 29
          CUSTOM30: 30
          CUSTOM31: 31
          RESERVED32: 32
          RESERVED33: 33
          RESERVED34: 34
          RESERVED35: 35
          RESERVED36: 36
          RESERVED37: 37
          RESERVED38: 38
          RESERVED39: 39
          RESERVED40: 40
          RESERVED41: 41
          RESERVED42: 42
          RESERVED43: 43
          RESERVED44: 44
          RESERVED45: 45
          RESERVED46: 46
          RESERVED47: 47
          RESERVED48: 48
          RESERVED49: 49
          RESERVED50: 50
          RESERVED51: 51
          RESERVED52: 52
          RESERVED53: 53
          RESERVED54: 54
          RESERVED55: 55
          RESERVED56: 56
          RESERVED57: 57
          RESERVED58: 58
          RESERVED59: 59
          RESERVED60: 60
          RESERVED61: 61
          RESERVED62: 62
          RESERVED63: 63
    number: 66
    priv: URW
    sections:
      n: [/riscv-isa-manual/latest/n.html#n-extension-instructions]
  utvec:
    url: /riscv-isa-manual/latest/n.html#other-csrs
    mmio: false
    desc: User Trap Vector Base Address
    fields:
      base:
        desc: Base Address
        bits: [uxlen-1, 2]
      mode:
        desc: Address Mode (Direct or Vectored)
        bits: [1, 0]
    number: 5
    priv: URW
    sections:
      n: [/riscv-isa-manual/latest/n.html#n-extension-instructions]
  utval:
    url: /riscv-isa-manual/latest/n.html#other-csrs
    mmio: false
    desc: User Trap Value
    number: 67
    priv: URW
    sections:
      n: [/riscv-isa-manual/latest/n.html#n-extension-instructions]
  fflags:
    number: 1
    desc: Floating-Point Accrued Exceptions.
    priv: URW
    url: /riscv-isa-manual/latest/memory.html#sec:memory:ppopipeline
    mmio: false
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
      f: [/riscv-isa-manual/latest/f.html#nan-generation-and-propagation]
      dep-table: [/riscv-isa-manual/latest/dep-table.html#sec:source-dest-regs]
      memory: [/riscv-isa-manual/latest/memory.html#sec:memory:ppopipeline]
      v-spec:
        - /riscv-v-spec/draft/v-spec.html#_vector_single_width_floating_point_addsubtract_instructions
      debug: [/riscv-debug-spec/latest/abstract_commands.html#quick-access]
  frm:
    number: 2
    desc: Floating-Point Dynamic Rounding Mode.
    priv: URW
    url: /riscv-isa-manual/latest/dep-table.html#sec:source-dest-regs
    mmio: false
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
      f: [/riscv-isa-manual/latest/f.html#nan-generation-and-propagation]
      dep-table: [/riscv-isa-manual/latest/dep-table.html#sec:source-dest-regs]
      v-spec:
        - /riscv-v-spec/draft/v-spec.html#sec-widening
        - /riscv-v-spec/draft/v-spec.html#_widening_floating_pointinteger_type_convert_instructions
  fcsr:
    number: 3
    desc: Floating-Point Control and Status
    priv: URW
    url: /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
    mmio: false
    sections:
      v-spec:
        - /riscv-v-spec/draft/v-spec.html#_vector_fixed_point_fields_in_code_fcsr_code
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
      f:
        - /riscv-isa-manual/latest/f.html#floating-point-control-and-status-register
        - /riscv-isa-manual/latest/f.html#nan-generation-and-propagation
      dep-table: [/riscv-isa-manual/latest/dep-table.html#sec:source-dest-regs]
  cycle:
    number: 3072
    desc: Cycle counter for RDCYCLE instruction.
    priv: URO
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
    mmio: false
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
        - /riscv-isa-manual/latest/machine.html#machine-scratch-register-mscratch
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#counter-enable-register-scounteren
        - /riscv-isa-manual/latest/supervisor.html#supervisor-scratch-register-sscratch
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
      counters:
        - /riscv-isa-manual/latest/counters.html#zihpm-standard-extension-for-hardware-performance-counters
      debug:
        - /riscv-debug-spec/latest/core_registers.html#debug-pc-dpc-at-0x7b1
  time:
    number: 3073
    desc: Timer for RDTIME instruction.
    priv: URO
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-value-register-htval
    mmio: false
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
        - /riscv-isa-manual/latest/machine.html#machine-scratch-register-mscratch
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#counter-enable-register-scounteren
        - /riscv-isa-manual/latest/supervisor.html#supervisor-scratch-register-sscratch
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-value-register-htval
      counters:
        - /riscv-isa-manual/latest/counters.html#zihpm-standard-extension-for-hardware-performance-counters
      debug:
        - /riscv-debug-spec/latest/Sdext.html#load-reservedstore-conditional-instructions
        - /riscv-debug-spec/latest/core_registers.html#debug-pc-dpc-at-0x7b1
  instret:
    number: 3074
    desc: Instructions-retired counter for RDINSTRET instruction.
    priv: URO
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
    mmio: false
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
        - /riscv-isa-manual/latest/machine.html#machine-scratch-register-mscratch
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#counter-enable-register-scounteren
        - /riscv-isa-manual/latest/supervisor.html#supervisor-scratch-register-sscratch
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
      counters:
        - /riscv-isa-manual/latest/counters.html#zihpm-standard-extension-for-hardware-performance-counters
      debug:
        - /riscv-debug-spec/latest/core_registers.html#debug-pc-dpc-at-0x7b1
  hpmcounter3:
    number: 3075
    desc: Performance-monitoring counter.
    priv: URO
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter4:
    number: 3076
    desc: Performance-monitoring counter.
    priv: URO
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter31:
    number: 3103
    desc: Performance-monitoring counter.
    priv: URO
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  cycleh:
    number: 3200
    desc: Upper 32 bits of  cycle, RV32I only.
    priv: URO
    url: /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
    mmio: false
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
      hypervisor: [/riscv-isa-manual/latest/hypervisor.html#trap-entry]
  timeh:
    number: 3201
    desc: Upper 32 bits of  time, RV32I only.
    priv: URO
    url: /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
    mmio: false
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
  instreth:
    number: 3202
    desc: Upper 32 bits of  instret, RV32I only.
    priv: URO
    url: /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
    mmio: false
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
  hpmcounter3h:
    number: 3203
    desc: Upper 32 bits of  hpmcounter3, RV32I only.
    priv: URO
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter4h:
    number: 3204
    desc: Upper 32 bits of  hpmcounter4, RV32I only.
    priv: URO
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter31h:
    number: 3231
    desc: Upper 32 bits of  hpmcounter31, RV32I only.
    priv: URO
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  stval:
    number: 323
    desc: Supervisor bad address or instruction.
    priv: SRW
    url: /riscv-isa-manual/latest/supervisor.html#supervisor-trap-value-stval-register
    mmio: false
    sections:
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-trap-value-stval-register
        - /riscv-isa-manual/latest/supervisor.html#supervisor-environment-configuration-register-senvcfg
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-interrupt-registers-mip-and-mie
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#trap-return
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-delegation-registers-hedeleg-and-hideleg
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-instruction-register-htinst
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-address-translation-and-protection-register-vsatp
        - /riscv-isa-manual/latest/hypervisor.html#memory-management-fences
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
  satp:
    number: 384
    desc: Supervisor address translation and protection.
    priv: SRW
    url: /riscv-isa-manual/latest/supervisor.html#sec:satp
    mmio: false
    sections:
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#sec:satp
        - /riscv-isa-manual/latest/supervisor.html#supervisor-trap-vector-base-address-register-stvec
        - /riscv-isa-manual/latest/supervisor.html#supervisor-instructions
        - /riscv-isa-manual/latest/supervisor.html#sec:sv32
        - /riscv-isa-manual/latest/supervisor.html#sec:translation
        - /riscv-isa-manual/latest/supervisor.html#sv32algorithm
        - /riscv-isa-manual/latest/supervisor.html#sec:sv39
        - /riscv-isa-manual/latest/supervisor.html#sec:sv48
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-delegation-registers-hedeleg-and-hideleg
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-status-register-vsstatus
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-instructions
        - /riscv-isa-manual/latest/hypervisor.html#machine-level-csrs
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-delegation-register-mideleg
        - /riscv-isa-manual/latest/hypervisor.html#guest-page-faults
      priv-csrs:
        - /riscv-isa-manual/latest/priv-csrs.html#sec:csrwidthmodulation
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
        - /riscv-isa-manual/latest/machine.html#sec:mseccfg
      n: [/riscv-isa-manual/latest/n.html#additional-csrs]
      debug:
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-extra-rv64-textra64-at-0x7a3
  hstatus:
    number: 1536
    desc: Hypervisor status register.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-delegation-registers-hedeleg-and-hideleg
        - /riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-environment-configuration-registers-henvcfg-and-henvcfgh
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-status-register-vsstatus
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-interrupt-registers-vsip-and-vsie
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-instructions
        - /riscv-isa-manual/latest/hypervisor.html#sec:hfence.vma
        - /riscv-isa-manual/latest/hypervisor.html#machine-level-csrs
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-delegation-register-mideleg
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
  hedeleg:
    number: 1538
    desc: Hypervisor exception delegation register.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-delegation-registers-hedeleg-and-hideleg
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-delegation-registers-hedeleg-and-hideleg
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs
      debug: [/riscv-debug-spec/latest/Sdtrig.html#memory-access-triggers]
  hideleg:
    number: 1539
    desc: Hypervisor interrupt delegation register.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-delegation-registers-hedeleg-and-hideleg
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-delegation-registers-hedeleg-and-hideleg
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-vector-base-address-register-vstvec
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-registers-mip-and-mie
  hcounteren:
    number: 1542
    desc: Hypervisor counter enable.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-counter-enable-register-hcounteren
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-counter-enable-register-hcounteren
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hgatp:
    number: 1664
    desc: Hypervisor guest address translation and protection.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#sec:hgatp
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:hgatp
        - /riscv-isa-manual/latest/hypervisor.html#traps
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-status-register-vsstatus
        - /riscv-isa-manual/latest/hypervisor.html#machine-level-csrs
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-delegation-register-mideleg
        - /riscv-isa-manual/latest/hypervisor.html#sec:guest-addr-translation
        - /riscv-isa-manual/latest/hypervisor.html#guest-page-faults
      machine:
        - /riscv-isa-manual/latest/machine.html#sec:mseccfg
        - /riscv-isa-manual/latest/machine.html#sec:nmi
      supervisor: [/riscv-isa-manual/latest/supervisor.html#svinval]
  htimedelta:
    number: 1541
    desc: Delta for VS/VU-mode timer.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-value-register-htval
  htimedeltah:
    number: 1557
    desc: Upper 32 bits of  htimedelta, RV32I only.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
        - /riscv-isa-manual/latest/hypervisor.html#trap-entry
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-value-register-htval
  vsstatus:
    number: 512
    desc: Virtual supervisor status register.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-status-register-vsstatus
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-status-register-vsstatus
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-interrupt-registers-vsip-and-vsie
        - /riscv-isa-manual/latest/hypervisor.html#sec:hfence.vma
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-delegation-register-mideleg
        - /riscv-isa-manual/latest/hypervisor.html#sec:guest-addr-translation
      v-spec:
        - /riscv-v-spec/draft/v-spec.html#_vector_context_status_in_vsstatus
      debug: [/riscv-debug-spec/latest/Sdtrig.html#memory-access-triggers]
  vsie:
    number: 516
    desc: Virtual supervisor interrupt-enable register.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-interrupt-registers-vsip-and-vsie
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-interrupt-registers-vsip-and-vsie
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-vector-base-address-register-vstvec
  vstvec:
    number: 517
    desc: Virtual supervisor trap handler base address.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-vector-base-address-register-vstvec
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-vector-base-address-register-vstvec
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-scratch-register-vsscratch
  vsscratch:
    number: 576
    desc: Virtual supervisor scratch register.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-scratch-register-vsscratch
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-scratch-register-vsscratch
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-exception-program-counter-vsepc
  vsepc:
    number: 577
    desc: Virtual supervisor exception program counter.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-exception-program-counter-vsepc
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-exception-program-counter-vsepc
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-cause-register-vscause
  vscause:
    number: 578
    desc: Virtual supervisor trap cause.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-cause-register-vscause
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-cause-register-vscause
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-value-register-vstval
  vstval:
    number: 579
    desc: Virtual supervisor bad address or instruction.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-value-register-vstval
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-value-register-vstval
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-address-translation-and-protection-register-vsatp
  vsip:
    number: 580
    desc: Virtual supervisor interrupt pending.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-interrupt-registers-vsip-and-vsie
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-interrupt-registers-vsip-and-vsie
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-vector-base-address-register-vstvec
  vsatp:
    number: 640
    desc: Virtual supervisor address translation and protection.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-address-translation-and-protection-register-vsatp
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-address-translation-and-protection-register-vsatp
        - /riscv-isa-manual/latest/hypervisor.html#sec:guest-addr-translation
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-instructions
        - /riscv-isa-manual/latest/hypervisor.html#machine-level-csrs
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-delegation-register-mideleg
      machine: [/riscv-isa-manual/latest/machine.html#sec:nmi]
      supervisor: [/riscv-isa-manual/latest/supervisor.html#svinval]
      debug:
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-extra-rv64-textra64-at-0x7a3
  mbase:
    number: 896
    desc: Base register.
    priv: MRW
  mbound:
    number: 897
    desc: Bound register.
    priv: MRW
  mibase:
    number: 898
    desc: Instruction base register.
    priv: MRW
  mibound:
    number: 899
    desc: Instruction bound register.
    priv: MRW
  mdbase:
    number: 900
    desc: Data base register.
    priv: MRW
  mdbound:
    number: 901
    desc: Data bound register.
    priv: MRW
  pmpcfg0:
    number: 928
    desc: Physical memory protection configuration.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs
    mmio: false
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#pmp-vmem]
  pmpcfg1:
    number: 929
    desc: Physical memory protection configuration, RV32 only.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs
    mmio: false
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#pmp-vmem]
  pmpcfg2:
    number: 930
    desc: Physical memory protection configuration.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs
    mmio: false
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#pmp-vmem]
  pmpcfg3:
    number: 931
    desc: Physical memory protection configuration, RV32 only.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs
    mmio: false
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#pmp-vmem]
  pmpaddr0:
    number: 944
    desc: Physical memory protection address register.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs
    mmio: false
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#pmp-vmem]
  pmpaddr1:
    number: 945
    desc: Physical memory protection address register.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs
    mmio: false
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs
  pmpaddr15:
    number: 959
    desc: Physical memory protection address register.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#physical-memory-protection-csrs
    mmio: false
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#pmp-vmem]
  mhpmcounter4:
    number: 2820
    desc: Machine performance-monitoring counter.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
    mmio: false
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#sec:mcounteren]
  mhpmcounter31:
    number: 2847
    desc: Machine performance-monitoring counter.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
    mmio: false
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#sec:mcounteren]
  mcycleh:
    number: 2944
    desc: Upper 32 bits of  mcycle, RV32I only.
    width: 32
    arch: rv32
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
    mmio: false
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
        - /riscv-isa-manual/latest/machine.html#sec:mcounteren
  minstreth:
    number: 2946
    desc: Upper 32 bits of  minstret, RV32I only.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
    mmio: false
    width: 32
    arch: rv32
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-counter-inhibit-csr-mcountinhibit
        - /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter3h:
    number: 2947
    desc: Upper 32 bits of  mhpmcounter3, RV32I only.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
    mmio: false
    width: 32
    arch: rv32
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#sec:mcounteren]
  mhpmcounter4h:
    number: 2948
    desc: Upper 32 bits of  mhpmcounter4, RV32I only.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
    mmio: false
    width: 32
    arch: rv32
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#sec:mcounteren]
  mhpmcounter31h:
    number: 2975
    desc: Upper 32 bits of  mhpmcounter31, RV32I only.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
    mmio: false
    width: 32
    arch: rv32
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#sec:mcounteren]
  mhpmevent4:
    number: 804
    desc: Machine performance-monitoring event selector.
    priv: MRW
    mmio: false
    width: mxlen
  mhpmevent31:
    number: 831
    desc: Machine performance-monitoring event selector.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
    mmio: false
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#sec:mcounteren]
  tselect:
    number: 1952
    desc: Debug/Trace trigger register select.
    priv: MRW
    url: /riscv-debug-spec/latest/hwbp_registers.html#trigger-select-tselect-at-0x7a0
    sections:
      debug:
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-select-tselect-at-0x7a0
        - /riscv-debug-spec/latest/trigger.html#sec:mmtrigger
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-data-1-tdata1-at-0x7a1
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-data-2-tdata2-at-0x7a2
  tdata1:
    number: 1953
    desc: First Debug/Trace trigger data register.
    priv: MRW
    url: /riscv-debug-spec/latest/trigger.html#priority
    mmio: false
    sections:
      debug:
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-data-1-tdata1-at-0x7a1
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-select-tselect-at-0x7a0
        - /riscv-debug-spec/latest/trigger.html#sec:mmtrigger
        - /riscv-debug-spec/latest/debugger_implementation.html#handling-exceptions
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-control-tcontrol-at-0x7a5
        - /riscv-debug-spec/latest/hwbp_registers.html#instruction-count-icount-at-0x7a1
        - /riscv-debug-spec/latest/hwbp_registers.html#interrupt-trigger-itrigger-at-0x7a1
        - /riscv-debug-spec/latest/hwbp_registers.html#exception-trigger-etrigger-at-0x7a1
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-extra-rv32-textra32-at-0x7a3
  tdata2:
    number: 1954
    desc: Second Debug/Trace trigger data register.
    priv: MRW
    url: /riscv-debug-spec/latest/trigger.html#priority
    mmio: false
    sections:
      debug:
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-data-2-tdata2-at-0x7a2
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-select-tselect-at-0x7a0
        - /riscv-debug-spec/latest/debugger_implementation.html#handling-exceptions
        - /riscv-debug-spec/latest/hwbp_registers.html#instruction-count-icount-at-0x7a1
        - /riscv-debug-spec/latest/hwbp_registers.html#exception-trigger-etrigger-at-0x7a1
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-extra-rv32-textra32-at-0x7a3
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-data-3-tdata3-at-0x7a3
  tdata3:
    number: 1955
    desc: Third Debug/Trace trigger data register.
    priv: MRW
    url: /riscv-debug-spec/latest/trigger.html#priority
    mmio: false
    sections:
      debug:
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-data-3-tdata3-at-0x7a3
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-select-tselect-at-0x7a0
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-extra-rv64-textra64-at-0x7a3
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-info-tinfo-at-0x7a4
  dcsr:
    number: 1968
    desc: Debug control and status register.
    priv: DRW
    url: /riscv-debug-spec/latest/core_registers.html#debug-control-and-status-dcsr-at-0x7b0
    sections:
      debug:
        - /riscv-debug-spec/latest/core_registers.html#debug-control-and-status-dcsr-at-0x7b0
        - /riscv-debug-spec/latest/debug_module.html#dmi
        - /riscv-debug-spec/latest/core_debug.html#load-reservedstore-conditional-instructions
        - /riscv-debug-spec/latest/core_debug.html#xlen
        - /riscv-debug-spec/latest/debugger_implementation.html#accessing-registers
  dpc:
    number: 1969
    desc: Debug PC.
    priv: DRW
    url: /riscv-debug-spec/latest/core_debug.html#load-reservedstore-conditional-instructions
    mmio: false
    sections:
      debug:
        - /riscv-debug-spec/latest/core_debug.html#load-reservedstore-conditional-instructions
        - /riscv-debug-spec/latest/core_registers.html#debug-pc-dpc-at-0x7b1
        - /riscv-debug-spec/latest/Sdext.html#load-reservedstore-conditional-instructions
        - /riscv-debug-spec/latest/core_registers.html#debug-control-and-status-dcsr-at-0x7b0
        - /riscv-debug-spec/latest/debug_module.html#dmi
        - /riscv-debug-spec/latest/debug_module.html#overview-of-states
        - /riscv-debug-spec/latest/core_debug.html#xlen
        - /riscv-debug-spec/latest/core_registers.html#debug-scratch-register-0-dscratch0-at-0x7b2
        - /riscv-debug-spec/latest/abstract_commands.html#quick-access
  dscratch0:
    number: 1970
    desc: Debug scratch register 0.
    priv: DRW
    url: /riscv-debug-spec/latest/dm_registers.html#hart-array-window-select-hawindowsel-at-0x14
    mmio: false
    sections:
      debug:
        - /riscv-debug-spec/latest/dm_registers.html#hart-array-window-select-hawindowsel-at-0x14
        - /riscv-debug-spec/latest/core_registers.html#debug-scratch-register-0-dscratch0-at-0x7b2
        - /riscv-debug-spec/latest/core_registers.html#debug-control-and-status-dcsr-at-0x7b0
  dscratch1:
    number: 1971
    desc: Debug scratch register 1.
    priv: DRW
    url: /riscv-debug-spec/latest/dm_registers.html#hart-array-window-select-hawindowsel-at-0x14
    mmio: false
    sections:
      debug:
        - /riscv-debug-spec/latest/dm_registers.html#hart-array-window-select-hawindowsel-at-0x14
        - /riscv-debug-spec/latest/core_registers.html#debug-scratch-register-1-dscratch1-at-0x7b3
        - /riscv-debug-spec/latest/core_registers.html#debug-control-and-status-dcsr-at-0x7b0
  hie:
    number: 1540
    desc: Hypervisor interrupt-enable register.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#machine-second-trap-value-register-mtval2
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-vector-base-address-register-vstvec
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-registers-mip-and-mie
  hgeie:
    number: 1543
    desc: Hypervisor guest external interrupt-enable register.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-environment-configuration-registers-henvcfg-and-henvcfgh
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
  htval:
    number: 1603
    desc: Hypervisor bad guest physical address.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-value-register-htval
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-value-register-htval
        - /riscv-isa-manual/latest/hypervisor.html#trap-return
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-instruction-register-htinst
        - /riscv-isa-manual/latest/hypervisor.html#machine-level-csrs
        - /riscv-isa-manual/latest/hypervisor.html#memory-management-fences
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
  hip:
    number: 1604
    desc: Hypervisor interrupt pending.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#machine-second-trap-value-register-mtval2
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#virtual-supervisor-trap-vector-base-address-register-vstvec
        - /riscv-isa-manual/latest/hypervisor.html#machine-interrupt-registers-mip-and-mie
  htinst:
    number: 1610
    desc: Hypervisor trap instruction (transformed).
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-trap-instruction-register-htinst
        - /riscv-isa-manual/latest/hypervisor.html#trap-return
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
        - /riscv-isa-manual/latest/hypervisor.html#sec:hgatp
        - /riscv-isa-manual/latest/hypervisor.html#memory-management-fences
  hgeip:
    number: 3602
    desc: Hypervisor guest external interrupt pending.
    priv: HRO
    url: /riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-environment-configuration-registers-henvcfg-and-henvcfgh
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
  mtinst:
    number: 842
    desc: Machine trap instruction (transformed).
    priv: MRW
    url: /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
        - /riscv-isa-manual/latest/hypervisor.html#machine-trap-instruction-register-mtinst
        - /riscv-isa-manual/latest/hypervisor.html#trap-return
        - /riscv-isa-manual/latest/hypervisor.html#machine-status-registers-mstatus-and-mstatush
        - /riscv-isa-manual/latest/hypervisor.html#sec:two-stage-translation
        - /riscv-isa-manual/latest/hypervisor.html#memory-management-fences
  mtval2:
    number: 843
    desc: Machine bad guest physical address.
    priv: MRW
    url: /riscv-isa-manual/latest/hypervisor.html#machine-second-trap-value-register-mtval2
    mmio: false
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#machine-second-trap-value-register-mtval2
        - /riscv-isa-manual/latest/hypervisor.html#trap-return
        - /riscv-isa-manual/latest/hypervisor.html#machine-status-registers-mstatus-and-mstatush
        - /riscv-isa-manual/latest/hypervisor.html#machine-trap-instruction-register-mtinst
        - /riscv-isa-manual/latest/hypervisor.html#memory-management-fences
        - /riscv-isa-manual/latest/hypervisor.html#sec:tinst-vals
  senvcfg:
    number: 266
    desc: Supervisor environment configuration register.
    priv: SRW
    url: /riscv-isa-manual/latest/supervisor.html#supervisor-environment-configuration-register-senvcfg
    sections:
      supervisor:
        - /riscv-isa-manual/latest/supervisor.html#supervisor-environment-configuration-register-senvcfg
        - /riscv-isa-manual/latest/supervisor.html#sec:satp
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
  scontext:
    number: 1448
    desc: Supervisor-mode context register.
    priv: SRW
    url: /riscv-debug-spec/latest/hwbp_registers.html#supervisor-context-scontext-at-0x7aa
    sections:
      debug:
        - /riscv-debug-spec/latest/hwbp_registers.html#supervisor-context-scontext-at-0x7aa
        - /riscv-debug-spec/latest/hwbp_registers.html#supervisor-context-scontext-at-0x5a8
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-select-tselect-at-0x7a0
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-extra-rv64-textra64-at-0x7a3
        - /riscv-debug-spec/latest/hwbp_registers.html#match-control-mcontrol-at-0x7a1
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
  hvip:
    number: 1605
    desc: Hypervisor virtual interrupt pending.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#sec:hinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#sec:hgeinterruptregs
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
  henvcfg:
    number: 1546
    desc: Hypervisor environment configuration register.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-counter-enable-register-hcounteren
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#sec:mseccfg]
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-counter-enable-register-hcounteren
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
  henvcfgh:
    number: 1562
    desc: Additional hypervisor env. conf. register, RV32 only.
    priv: HRW
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-counter-enable-register-hcounteren
    sections:
      hypervisor:
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-counter-enable-register-hcounteren
        - /riscv-isa-manual/latest/hypervisor.html#hypervisor-status-register-hstatus
  hcontext:
    number: 1704
    desc: Hypervisor-mode context register.
    priv: HRW
    url: /riscv-debug-spec/latest/hwbp_registers.html#hypervisor-context-hcontext-at-0x6a8
    sections:
      debug:
        - /riscv-debug-spec/latest/hwbp_registers.html#hypervisor-context-hcontext-at-0x6a8
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-select-tselect-at-0x7a0
  mconfigptr:
    number: 3861
    desc: Pointer to configuration data structure.
    priv: MRO
    url: /riscv-isa-manual/latest/machine.html#machine-configuration-pointer-register-mconfigptr
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-configuration-pointer-register-mconfigptr
        - /riscv-isa-manual/latest/machine.html#machine-environment-configuration-registers-menvcfg-and-menvcfgh
  menvcfg:
    number: 778
    desc: Machine environment configuration register.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#sec:mseccfg
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#sec:mseccfg]
  menvcfgh:
    number: 794
    desc: Additional machine env. conf. register, RV32 only.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#sec:mseccfg
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#sec:mseccfg]
  mseccfg:
    number: 1863
    desc: Machine security configuration register.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#sec:mseccfg
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#sec:mseccfg
        - /riscv-isa-manual/latest/machine.html#machine-level-memory-mapped-registers
  mseccfgh:
    number: 1879
    desc: Additional machine security conf. register, RV32 only.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#machine-level-memory-mapped-registers
    sections:
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-level-memory-mapped-registers
  pmpcfg14:
    number: 942
    desc: Physical memory protection configuration.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#pmp-vmem]
  pmpcfg15:
    number: 943
    desc: Physical memory protection configuration, RV32 only.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#pmp-vmem]
  pmpaddr63:
    number: 1007
    desc: Physical memory protection address register.
    priv: MRW
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
    sections:
      machine: [/riscv-isa-manual/latest/machine.html#pmp-vmem]
  mcontext:
    number: 1960
    desc: Machine-mode context register.
    priv: MRW
    url: /riscv-debug-spec/latest/hwbp_registers.html#machine-context-mcontext-at-0x7a8
    sections:
      debug:
        - /riscv-debug-spec/latest/hwbp_registers.html#machine-context-mcontext-at-0x7a8
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-select-tselect-at-0x7a0
        - /riscv-debug-spec/latest/hwbp_registers.html#trigger-extra-rv64-textra64-at-0x7a3
        - /riscv-debug-spec/latest/hwbp_registers.html#supervisor-context-scontext-at-0x7aa
  vstart:
    number: 8
    priv: URW
    url: /riscv-v-spec/draft/v-spec.html#_vector_start_index_csr_vstart
    sections:
      v-spec:
        - /riscv-v-spec/draft/v-spec.html#_vector_start_index_csr_vstart
        - /riscv-v-spec/draft/v-spec.html#_made_clear_that_vstart_and_vcsr_are_xlen_bit_wide_registers
        - /riscv-v-spec/draft/v-spec.html#_vector_registers
        - /riscv-v-spec/draft/v-spec.html#_vector_fixed_point_rounding_mode_register_vxrm
        - /riscv-v-spec/draft/v-spec.html#_mapping_of_vector_elements_to_vector_register_state
        - /riscv-v-spec/draft/v-spec.html#sec-inactive-defs
        - /riscv-v-spec/draft/v-spec.html#sec-vector-config
        - /riscv-v-spec/draft/v-spec.html#_vector_loadstore_instruction_encoding
        - /riscv-v-spec/draft/v-spec.html#_vector_strided_instructions
        - /riscv-v-spec/draft/v-spec.html#sec-aos
        - /riscv-v-spec/draft/v-spec.html#_vector_loadstore_whole_register_instructions
        - /riscv-v-spec/draft/v-spec.html#_vector_memory_alignment_constraints
        - /riscv-v-spec/draft/v-spec.html#sec-widening
        - /riscv-v-spec/draft/v-spec.html#_vector_integer_move_instructions
        - /riscv-v-spec/draft/v-spec.html#sec-vector-float-move
        - /riscv-v-spec/draft/v-spec.html#sec-vector-integer-reduce
        - /riscv-v-spec/draft/v-spec.html#_vector_count_population_in_mask_vcpop_m
        - /riscv-v-spec/draft/v-spec.html#_vfirst_find_first_set_mask_bit
        - /riscv-v-spec/draft/v-spec.html#_vmsbf_m_set_before_first_mask_bit
        - /riscv-v-spec/draft/v-spec.html#_vmsif_m_set_including_first_mask_bit
        - /riscv-v-spec/draft/v-spec.html#_vmsof_m_set_only_first_mask_bit
        - /riscv-v-spec/draft/v-spec.html#_example_using_vector_mask_instructions
        - /riscv-v-spec/draft/v-spec.html#_vector_element_index_instruction
        - /riscv-v-spec/draft/v-spec.html#_floating_point_scalar_move_instructions
        - /riscv-v-spec/draft/v-spec.html#_vector_slide_instructions
        - /riscv-v-spec/draft/v-spec.html#_vector_register_gather_instructions
        - /riscv-v-spec/draft/v-spec.html#_whole_vector_register_move
        - /riscv-v-spec/draft/v-spec.html#_exception_handling
        - /riscv-v-spec/draft/v-spec.html#_precise_vector_traps
        - /riscv-v-spec/draft/v-spec.html#_imprecise_vector_traps
        - /riscv-v-spec/draft/v-spec.html#_selectable_preciseimprecise_traps
        - /riscv-v-spec/draft/v-spec.html#_fractional_lmul_example
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
      debug: [/riscv-debug-spec/latest/Sdext.html#resume]
  vxsat:
    number: 9
    url: /riscv-v-spec/draft/v-spec.html#_vector_fixed_point_saturation_flag_vxsat
    priv: URW
    sections:
      v-spec:
        - /riscv-v-spec/draft/v-spec.html#_vector_fixed_point_saturation_flag_vxsat
        - /riscv-v-spec/draft/v-spec.html#_vector_registers
        - /riscv-v-spec/draft/v-spec.html#_vector_control_and_status_register_vcsr
        - /riscv-v-spec/draft/v-spec.html#_state_of_vector_extension_at_reset
        - /riscv-v-spec/draft/v-spec.html#_mapping_of_vector_elements_to_vector_register_state
        - /riscv-v-spec/draft/v-spec.html#_vector_single_width_averaging_add_and_subtract
        - /riscv-v-spec/draft/v-spec.html#_vector_single_width_scaling_shift_instructions
        - /riscv-v-spec/draft/v-spec.html#sec-vector-float
        - /riscv-v-spec/draft/v-spec.html#_fractional_lmul_example
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
  vxrm:
    number: 10
    url: /riscv-v-spec/draft/v-spec.html#_vector_fixed_point_rounding_mode_register_vxrm
    priv: URW
    sections:
      v-spec:
        - /riscv-v-spec/draft/v-spec.html#_vector_fixed_point_rounding_mode_register_vxrm
        - /riscv-v-spec/draft/v-spec.html#_vector_registers
        - /riscv-v-spec/draft/v-spec.html#_state_of_vector_extension_at_reset
        - /riscv-v-spec/draft/v-spec.html#_mapping_of_vector_elements_to_vector_register_state
        - /riscv-v-spec/draft/v-spec.html#_vector_integer_divide_instructions
        - /riscv-v-spec/draft/v-spec.html#_vector_single_width_fractional_multiply_with_rounding_and_saturation
        - /riscv-v-spec/draft/v-spec.html#_vector_single_width_scaling_shift_instructions
        - /riscv-v-spec/draft/v-spec.html#_vector_narrowing_fixed_point_clip_instructions
        - /riscv-v-spec/draft/v-spec.html#sec-vector-float
        - /riscv-v-spec/draft/v-spec.html#_fractional_lmul_example
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
  hpmcounter5:
    number: 3077
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter6:
    number: 3078
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter7:
    number: 3079
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter8:
    number: 3080
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter9:
    number: 3081
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter10:
    number: 3082
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter11:
    number: 3083
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter12:
    number: 3084
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter13:
    number: 3085
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter14:
    number: 3086
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter15:
    number: 3087
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter16:
    number: 3088
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter17:
    number: 3089
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter18:
    number: 3090
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter19:
    number: 3091
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter20:
    number: 3092
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter21:
    number: 3093
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter22:
    number: 3094
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter23:
    number: 3095
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter24:
    number: 3096
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter25:
    number: 3097
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter26:
    number: 3098
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter27:
    number: 3099
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter28:
    number: 3100
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter29:
    number: 3101
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter30:
    number: 3102
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  vl:
    number: 3104
    url: /riscv-v-spec/draft/v-spec.html#_constraints_on_setting_vl
    priv: URO
    sections:
      v-spec:
        - /riscv-v-spec/draft/v-spec.html#_constraints_on_setting_vl
        - /riscv-v-spec/draft/v-spec.html#_vector_length_register_vl
        - /riscv-v-spec/draft/v-spec.html#_vector_registers
        - /riscv-v-spec/draft/v-spec.html#_vector_byte_length_vlenb
        - /riscv-v-spec/draft/v-spec.html#_vector_start_index_csr_vstart
        - /riscv-v-spec/draft/v-spec.html#_mapping_of_vector_elements_to_vector_register_state
        - /riscv-v-spec/draft/v-spec.html#sec-vector-config
        - /riscv-v-spec/draft/v-spec.html#_vtype_encoding
        - /riscv-v-spec/draft/v-spec.html#_avl_encoding
        - /riscv-v-spec/draft/v-spec.html#example-stripmine-sew
        - /riscv-v-spec/draft/v-spec.html#_vector_strided_instructions
        - /riscv-v-spec/draft/v-spec.html#sec-aos
        - /riscv-v-spec/draft/v-spec.html#_vector_loadstore_whole_register_instructions
        - /riscv-v-spec/draft/v-spec.html#_vector_memory_alignment_constraints
        - /riscv-v-spec/draft/v-spec.html#_vector_arithmetic_instruction_formats
        - /riscv-v-spec/draft/v-spec.html#sec-widening
        - /riscv-v-spec/draft/v-spec.html#_vector_integer_move_instructions
        - /riscv-v-spec/draft/v-spec.html#sec-vector-float-move
        - /riscv-v-spec/draft/v-spec.html#sec-vector-integer-reduce
        - /riscv-v-spec/draft/v-spec.html#sec-vector-float-reduce-widen
        - /riscv-v-spec/draft/v-spec.html#_vector_count_population_in_mask_vcpop_m
        - /riscv-v-spec/draft/v-spec.html#_vfirst_find_first_set_mask_bit
        - /riscv-v-spec/draft/v-spec.html#_vmsbf_m_set_before_first_mask_bit
        - /riscv-v-spec/draft/v-spec.html#sec-vector-permute
        - /riscv-v-spec/draft/v-spec.html#_floating_point_scalar_move_instructions
        - /riscv-v-spec/draft/v-spec.html#_vector_slide_instructions
        - /riscv-v-spec/draft/v-spec.html#_vector_register_gather_instructions
        - /riscv-v-spec/draft/v-spec.html#_vector_compress_instruction
        - /riscv-v-spec/draft/v-spec.html#_whole_vector_register_move
        - /riscv-v-spec/draft/v-spec.html#_exception_handling
        - /riscv-v-spec/draft/v-spec.html#_fractional_lmul_example
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
  vtype:
    number: 3105
    url: /riscv-v-spec/draft/v-spec.html#_vtype_encoding
    priv: URO
    sections:
      v-spec:
        - /riscv-v-spec/draft/v-spec.html#_vtype_encoding
        - /riscv-v-spec/draft/v-spec.html#_moved_discussion_of_illegal_vtype_values_into_section_on_configuration_setting_instructions_and_expanded_explanations
        - /riscv-v-spec/draft/v-spec.html#_vector_type_register_vtype
        - /riscv-v-spec/draft/v-spec.html#_vector_registers
        - /riscv-v-spec/draft/v-spec.html#_vector_length_register_vl
        - /riscv-v-spec/draft/v-spec.html#_vector_start_index_csr_vstart
        - /riscv-v-spec/draft/v-spec.html#_vector_fixed_point_rounding_mode_register_vxrm
        - /riscv-v-spec/draft/v-spec.html#_mapping_of_vector_elements_to_vector_register_state
        - /riscv-v-spec/draft/v-spec.html#sec-mask-register-layout
        - /riscv-v-spec/draft/v-spec.html#sec-inactive-defs
        - /riscv-v-spec/draft/v-spec.html#_avl_encoding
        - /riscv-v-spec/draft/v-spec.html#_constraints_on_setting_vl
        - /riscv-v-spec/draft/v-spec.html#example-stripmine-sew
        - /riscv-v-spec/draft/v-spec.html#_vector_loadstore_addressing_modes
        - /riscv-v-spec/draft/v-spec.html#_vector_unit_stride_instructions
        - /riscv-v-spec/draft/v-spec.html#_vector_memory_alignment_constraints
        - /riscv-v-spec/draft/v-spec.html#sec-vector-integer
        - /riscv-v-spec/draft/v-spec.html#sec-vector-float-reduce-widen
        - /riscv-v-spec/draft/v-spec.html#_vector_count_population_in_mask_vcpop_m
        - /riscv-v-spec/draft/v-spec.html#_exception_handling
        - /riscv-v-spec/draft/v-spec.html#_fractional_lmul_example
      machine:
        - /riscv-isa-manual/latest/machine.html#machine-trap-vector-base-address-register-mtvec
  bsstatus:
    number: 512
    priv: HRW
  bsie:
    number: 516
    priv: HRW
  bstvec:
    number: 517
    priv: HRW
  bsscratch:
    number: 576
    priv: HRW
  bsepc:
    number: 577
    priv: HRW
  bscause:
    number: 578
    priv: HRW
  bstval:
    number: 579
    priv: HRW
  bsip:
    number: 580
    priv: HRW
  bsatp:
    priv: HRW
    number: 640
  utvt:
    number: 7
  unxti:
    number: 69
  uintstatus:
    number: 70
  uscratchcsw:
    number: 72
  uscratchcswl:
    number: 73
  stvt:
    number: 263
  snxti:
    number: 325
  sintstatus:
    number: 326
  sscratchcsw:
    number: 328
  sscratchcswl:
    number: 329
  mtvt:
    number: 775
  mnxti:
    number: 837
  mintstatus:
    number: 838
  mscratchcsw:
    number: 840
  mscratchcswl:
    number: 841
  pmpaddr2:
    number: 946
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  pmpaddr3:
    number: 947
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  pmpaddr4:
    number: 948
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  pmpaddr5:
    number: 949
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  pmpaddr6:
    number: 950
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  pmpaddr7:
    number: 951
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  pmpaddr8:
    number: 952
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  pmpaddr9:
    number: 953
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  pmpaddr10:
    number: 954
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  pmpaddr11:
    number: 955
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  pmpaddr12:
    number: 956
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  pmpaddr13:
    number: 957
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  pmpaddr14:
    number: 958
    url: /riscv-isa-manual/latest/machine.html#pmp-vmem
  dscratch:
    number: 1970
    url: /riscv-debug-spec/latest/dm_registers.html#hart-array-window-select-hawindowsel-at-0x14
    sections:
      debug:
        - /riscv-debug-spec/latest/dm_registers.html#hart-array-window-select-hawindowsel-at-0x14
  mhpmcounter5:
    number: 2821
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter6:
    number: 2822
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter7:
    number: 2823
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter8:
    number: 2824
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter9:
    number: 2825
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter10:
    number: 2826
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter11:
    number: 2827
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter12:
    number: 2828
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter13:
    number: 2829
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter14:
    number: 2830
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter15:
    number: 2831
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter16:
    number: 2832
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter17:
    number: 2833
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter18:
    number: 2834
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter19:
    number: 2835
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter20:
    number: 2836
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter21:
    number: 2837
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter22:
    number: 2838
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter23:
    number: 2839
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter24:
    number: 2840
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter25:
    number: 2841
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter26:
    number: 2842
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter27:
    number: 2843
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter28:
    number: 2844
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter29:
    number: 2845
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter30:
    number: 2846
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmevent5:
    number: 805
  mhpmevent6:
    number: 806
  mhpmevent7:
    number: 807
  mhpmevent8:
    number: 808
  mhpmevent9:
    number: 809
  mhpmevent10:
    number: 810
  mhpmevent11:
    number: 811
  mhpmevent12:
    number: 812
  mhpmevent13:
    number: 813
  mhpmevent14:
    number: 814
  mhpmevent15:
    number: 815
  mhpmevent16:
    number: 816
  mhpmevent17:
    number: 817
  mhpmevent18:
    number: 818
  mhpmevent19:
    number: 819
  mhpmevent20:
    number: 820
  mhpmevent21:
    number: 821
  mhpmevent22:
    number: 822
  mhpmevent23:
    number: 823
  mhpmevent24:
    number: 824
  mhpmevent25:
    number: 825
  mhpmevent26:
    number: 826
  mhpmevent27:
    number: 827
  mhpmevent28:
    number: 828
  mhpmevent29:
    number: 829
  mhpmevent30:
    number: 830
  hpmcounter5h:
    number: 3205
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter6h:
    number: 3206
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter7h:
    number: 3207
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter8h:
    number: 3208
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter9h:
    number: 3209
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter10h:
    number: 3210
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter11h:
    number: 3211
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter12h:
    number: 3212
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter13h:
    number: 3213
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter14h:
    number: 3214
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter15h:
    number: 3215
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter16h:
    number: 3216
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter17h:
    number: 3217
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter18h:
    number: 3218
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter19h:
    number: 3219
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter20h:
    number: 3220
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter21h:
    number: 3221
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter22h:
    number: 3222
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter23h:
    number: 3223
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter24h:
    number: 3224
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter25h:
    number: 3225
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter26h:
    number: 3226
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter27h:
    number: 3227
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter28h:
    number: 3228
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter29h:
    number: 3229
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  hpmcounter30h:
    number: 3230
    url: /riscv-isa-manual/latest/hypervisor.html#hypervisor-time-delta-registers-htimedelta-htimedeltah
  mhpmcounter5h:
    number: 2949
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter6h:
    number: 2950
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter7h:
    number: 2951
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter8h:
    number: 2952
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter9h:
    number: 2953
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter10h:
    number: 2954
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter11h:
    number: 2955
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter12h:
    number: 2956
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter13h:
    number: 2957
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter14h:
    number: 2958
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter15h:
    number: 2959
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter16h:
    number: 2960
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter17h:
    number: 2961
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter18h:
    number: 2962
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter19h:
    number: 2963
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter20h:
    number: 2964
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter21h:
    number: 2965
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter22h:
    number: 2966
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter23h:
    number: 2967
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter24h:
    number: 2968
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter25h:
    number: 2969
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter26h:
    number: 2970
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter27h:
    number: 2971
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter28h:
    number: 2972
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter29h:
    number: 2973
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
  mhpmcounter30h:
    number: 2974
    url: /riscv-isa-manual/latest/machine.html#sec:mcounteren
