Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Nov  2 15:21:06 2023
| Host         : dhep-sipm running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file uart_Echo_control_sets_placed.rpt
| Design       : uart_Echo
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   101 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           18 |
| No           | No                    | Yes                    |              17 |            6 |
| No           | Yes                   | No                     |              33 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |              14 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------------------+--------------------------+------------------+----------------+--------------+
|        Clock Signal       |              Enable Signal             |     Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+----------------------------------------+--------------------------+------------------+----------------+--------------+
|  rx_buffer_reg[2]_i_1_n_0 |                                        |                          |                1 |              1 |         1.00 |
|  debug_tx_reg_i_2_n_0     |                                        |                          |                1 |              1 |         1.00 |
|  tx_done_reg_i_1_n_0      |                                        |                          |                1 |              1 |         1.00 |
|  rx_buffer_reg[7]_i_1_n_0 |                                        |                          |                1 |              1 |         1.00 |
|  rx_buffer_reg[6]_i_1_n_0 |                                        |                          |                1 |              1 |         1.00 |
|  rx_buffer_reg[5]_i_1_n_0 |                                        |                          |                1 |              1 |         1.00 |
|  rx_buffer_reg[4]_i_1_n_0 |                                        |                          |                1 |              1 |         1.00 |
|  rx_buffer_reg[3]_i_1_n_0 |                                        |                          |                1 |              1 |         1.00 |
|  rx_buffer_reg[0]_i_1_n_0 |                                        |                          |                1 |              1 |         1.00 |
|  rx_buffer_reg[1]_i_1_n_0 |                                        |                          |                1 |              1 |         1.00 |
|  tx_clk_baudrate_reg_n_0  |                                        | rst_IBUF                 |                2 |              3 |         1.50 |
|  tx_clk_baudrate_reg_n_0  | FSM_onehot_tx_present_state[3]_i_1_n_0 | rst_IBUF                 |                2 |              4 |         2.00 |
|  rx_clk_baudrate_reg_n_0  |                                        |                          |                1 |              4 |         4.00 |
| ~rx_present_state         |                                        |                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG            |                                        |                          |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG            | trig_counter0                          | trig_counter[14]_i_1_n_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG            |                                        | comp/counter_start       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG            |                                        | rst_IBUF                 |                8 |             27 |         3.38 |
+---------------------------+----------------------------------------+--------------------------+------------------+----------------+--------------+


