URL: http://ptolemy.eecs.berkeley.edu/papers/looped_schedules.ps.Z
Refering-URL: http://ptolemy.eecs.berkeley.edu/papers/publications.html/pubs_1994.html
Root-URL: http://www.cs.berkeley.edu
Title: References 29 of 29 Scheduling Synchronous Dataow Graphs For Efficient Looping, Journal of VLSI Signal
Author: [] S. S. Bhattacharyya, E. A. Lee, [] J. Buck, S. Ha, E. A. Lee, D. G. Messerschmitt, [] J. B. Dennis, [] J. B. Dennis, [] G. R. Gao, R. Govindarajan, P. Panangaden, [] D. Genin, J. De Moortel, D. Desmet, E. Van de Velde, [] P. N. Hilfinger, [] W. H. Ho, E. A. Lee, D. G. Messerschmitt, [] S. [] E. A. Lee, by J. L. Gaudiot and L. Bic, Prentice-Hall, . [] E. A. Lee, [] E. A. Lee, D. G. Messerschmitt, [] E. A. Lee, D. G. Messerschmitt, [] J. R. McGraw, S. K. Skedzielewski, S. Allan, D. Grit, R. Oldehoft, J. Glauert, I. Dobes, P. Hohensee, [] D. R. O Hallaron, [] D. B. Powell, E. A. Lee, W. C. [] S. Ritz, M. Pankert, H. Meyr, [] R. E. Tarjan, [] W. W. Wadge, E. A. Ashcroft, Lucid, 
Address: 545 Technology Square, Cambridge MA 02139, 1975.  Berkeley,  Berkeley,  University,  University,  Germany,  Berkeley, 1991.  
Affiliation: Laboratory for Computer Science, MIT,  Computer Science Division, EECS Dept., University of California at  University of California at  School of Computer Science, Carnegie Mellon  School of Computer Science, Carnegie-Mellon  Aachen University of Technology,  University of California at  
Note: International Journal of Computer Simulation, to appear in  ICASSP, San Francisco, California,  Silage Reference Manual, Draft Release 2.0,  in GABRIEL, Masters Degree Report, U. C. Berkeley,  Synchronous Dataow, Proceedings of the IEEE,  ICASSP, San Francisco, California,  PhD Thesis,  the Dataow Language, Academic Press, 1985.  
Pubnum: MIT/LCS/TM-61,  Technical Report,  Technical Report, Memorandum Number CMU-CS-91-141,  Memorandum CMU-CS-91-101,  Technical Report IS2/DSP93.1a,  
Degree: Ph.D. Thesis,  
Date: January 1994.  September 1992.  March 1992.  July 1989.  May 1988.  May 1986.  September 1987.  May 1991.  March 1992.  May 1991.  January 1993.  
Abstract-found: 0
Intro-found: 1
Reference: <institution> 29 of 29 </institution>
Reference: [3] <author> S. S. Bhattacharyya, E. A. Lee, </author> <title> Scheduling Synchronous Dataow Graphs For Efficient Looping, </title> <journal> Journal of VLSI Signal Processing, </journal> <note> to appear in 1993. </note>
Reference: [4] <author> J. Buck, S. Ha, E. A. Lee, D. G. Messerschmitt, Ptolemy: </author> <title> A Framework for Simulating and Prototyping Heterogeneous Systems, </title> <journal> International Journal of Computer Simulation, </journal> <note> to appear in January 1994. </note>
Reference: [5] <author> J. B. Dennis, </author> <title> First Version of a Dataow Procedure Language, </title> <institution> MIT/LCS/TM-61, Laboratory for Computer Science, MIT, 545 Technology Square, </institution> <address> Cambridge MA 02139, </address> <year> 1975. </year>
Reference: [6] <author> J. B. Dennis, </author> <title> Stream Data Types for Signal Processing, </title> <type> Technical Report, </type> <month> September </month> <year> 1992. </year>
Reference: [7] <author> G. R. Gao, R. Govindarajan, P. Panangaden, </author> <title> Well-Behaved Programs for DSP Computation, </title> <booktitle> ICASSP, </booktitle> <address> San Francisco, California, </address> <month> March </month> <year> 1992. </year>
Reference: [8] <author> D. Genin, J. De Moortel, D. Desmet, E. Van de Velde, </author> <title> System Design, Optimization, and Intelligent Code Generation for Standard Digital Signal Processors, </title> <address> ISCAS, Portland, Oregon, </address> <month> May </month> <year> 1989. </year>
Reference: [9] <author> P. N. Hilfinger, </author> <title> Silage Reference Manual, </title> <type> Draft Release 2.0, </type> <institution> Computer Science Division, EECS Dept., University of California at Berkeley, </institution> <month> July </month> <year> 1989. </year>
Reference: [10] <author> W. H. Ho, E. A. Lee, D. G. Messerschmitt, </author> <title> High Level Dataow Programming for Digital Signal Processing, VLSI Signal Processing III, </title> <publisher> IEEE Press 1988. </publisher>
Reference: [11] <author> S. </author> <title> How, Code Generation for Multirate DSP Systems in GABRIEL, </title> <type> Masters Degree Report, </type> <address> U. C. Berkeley, </address> <month> May </month> <year> 1988. </year>
Reference: [12] <author> E. A. Lee, </author> <title> Static Scheduling of Dataow Programs for DSP, </title> <booktitle> Advanced Topics in Dataow Computing, </booktitle> <editor> edited by J. L. Gaudiot and L. Bic, </editor> <publisher> Prentice-Hall, </publisher> <year> 1991. </year>
Reference: [13] <author> E. A. Lee, </author> <title> A Coupled Hardware and Software Architecture for Programmable Digital Signal Processors, </title> <type> Ph.D. Thesis, </type> <institution> University of California at Berkeley, </institution> <month> May </month> <year> 1986. </year>
Reference: [14] <author> E. A. Lee, D. G. Messerschmitt, </author> <title> Static Scheduling of Synchronous Dataow Programs for Digital Signal Processing, </title> <journal> IEEE Transactions on Computers, </journal> <month> January </month> <year> 1987. </year>
Reference: [15] <author> E. A. Lee, D. G. Messerschmitt, </author> <title> Synchronous Dataow, </title> <booktitle> Proceedings of the IEEE, </booktitle> <month> September </month> <year> 1987. </year>
Reference: [16] <author> J. R. McGraw, S. K. Skedzielewski, S. Allan, D. Grit, R. Oldehoft, J. Glauert, I. Dobes, P. Hohensee, </author> <title> SISAL: Streams and Iteration in a Single Assignment Language, Language Reference Manual, </title> <note> Version 1.1., </note> <month> July </month> <year> 1983. </year>
Reference: [17] <author> D. R. O Hallaron, </author> <title> The ASSIGN Parallel Program Generator, </title> <type> Technical Report, </type> <institution> Memorandum Number CMU-CS-91-141, School of Computer Science, Carnegie Mellon University, </institution> <month> May </month> <year> 1991. </year>
Reference: [18] <author> D. B. Powell, E. A. Lee, W. C. Newmann, </author> <title> Direct Synthesis of Optimized DSP Assembly Code From Signal Flow Block Diagrams, </title> <booktitle> ICASSP, </booktitle> <address> San Francisco, California, </address> <month> March </month> <year> 1992. </year>
Reference: [19] <author> H. Printz, </author> <title> Automatic Mapping of Large Signal Processing Systems to a Parallel Machine, </title> <institution> Memorandum CMU-CS-91-101, School of Computer Science, Carnegie-Mellon University, </institution> <month> May </month> <year> 1991. </year>
Reference: [20] <author> S. Ritz, M. Pankert, H. Meyr, </author> <title> Optimum Vectorization of Scalable Synchronous Dataow Graphs, </title> <type> Technical Report IS2/DSP93.1a, </type> <institution> Aachen University of Technology, Germany, </institution> <month> January </month> <year> 1993. </year>
Reference: [21] <author> G. Sih, </author> <title> Multiprocessor Scheduling to Account for Interprocessor Communication, </title> <type> PhD Thesis, </type> <institution> University of California at Berkeley, </institution> <year> 1991. </year>
Reference: [22] <author> R. E. Tarjan, </author> <title> Depth First Search and Linear Graph Algorithms, </title> <journal> SIAM J. Computing, </journal> <month> June </month> <year> 1972. </year>

Reference: [1] <author> Arvind, L. Bic, T. Ungerer, </author> <title> Evolution of Data-Flow Computers, </title> <booktitle> Chapter 1 in Advanced Topics In Data-Flow Computing, </booktitle> <editor> edited by J. L. Gaudiot and L. Bic, </editor> <publisher> Prentice Hall, </publisher> <year> 1991. </year>

References-found: 22

