
*** Running vivado
    with args -log system_cnn_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_cnn_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_cnn_0_0.tcl -notrace
Command: synth_design -top system_cnn_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 469.828 ; gain = 115.961
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_cnn_0_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'cnn' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_SLAVE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/AXI_DMA_SLAVE.v:10]
	Parameter ap_ST_fsm_state1 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 23'b10000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/AXI_DMA_SLAVE.v:80]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_8bkb' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_16s_8bkb.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_16s_8bkb_DSP48_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_16s_8bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_8bkb_DSP48_0' (1#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_16s_8bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_16s_8bkb' (2#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_16s_8bkb.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_24s_8cud' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_24s_8cud.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 24 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_24s_8cud_DSP48_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_24s_8cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_24s_8cud_DSP48_1' (3#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_24s_8cud.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_24s_8cud' (4#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_24s_8cud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_SLAVE' (5#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/AXI_DMA_SLAVE.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 34'b0000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 34'b0000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 34'b0000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 34'b0000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 34'b0000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 34'b0000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 34'b0000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 34'b0000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 34'b0000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 34'b0000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 34'b0000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 34'b0000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 34'b0000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 34'b0000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 34'b0000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 34'b0000000000000000001000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 34'b0000000000000000010000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 34'b0000000000000000100000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 34'b0000000000000001000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 34'b0000000000000010000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 34'b0000000000000100000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 34'b0000000000001000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 34'b0000000000010000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 34'b0000000000100000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 34'b0000000001000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 34'b0000000010000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 34'b0000000100000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 34'b0000001000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 34'b0000010000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 34'b0000100000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 34'b0001000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 34'b0010000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 34'b0100000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 34'b1000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:91]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_dEe_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s_dEe.v:24]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_dEe_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s_dEe.v:27]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe_ram' (6#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s_dEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_dEe' (7#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s_dEe.v:57]
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_Ffa' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 48 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_1_28_16_3_s_Ffa_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 48 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:22]
INFO: [Synth 8-3876] $readmem data file './Conv_1_28_16_3_s_Ffa_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:25]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_Ffa_ram' (8#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s_Ffa' (9#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s_Ffa.v:49]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_285_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mux_285_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 8 - type: integer 
	Parameter din25_WIDTH bound to: 8 - type: integer 
	Parameter din26_WIDTH bound to: 8 - type: integer 
	Parameter din27_WIDTH bound to: 8 - type: integer 
	Parameter din28_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_285_8_1_1' (10#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mux_285_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_32_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mux_32_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_32_8_1_1' (11#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mux_32_8_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:2807]
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_28_16_3_s' (12#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 31'b0000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 31'b0000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 31'b0000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 31'b0000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 31'b0000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 31'b0000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 31'b0000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 31'b0000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 31'b0000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 31'b0000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 31'b0000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 31'b0000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 31'b0000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 31'b0000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 31'b0000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 31'b0000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 31'b0000000000000010000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 31'b0000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 31'b0000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 31'b0000000000010000000000000000000 
	Parameter ap_ST_fsm_state40 bound to: 31'b0000000000100000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 31'b0000000001000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage1 bound to: 31'b0000000010000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage2 bound to: 31'b0000000100000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage3 bound to: 31'b0000001000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage4 bound to: 31'b0000010000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage5 bound to: 31'b0000100000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage6 bound to: 31'b0001000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage7 bound to: 31'b0010000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage8 bound to: 31'b0100000000000000000000000000000 
	Parameter ap_ST_fsm_state52 bound to: 31'b1000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:88]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sIfE' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_sIfE.v:69]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 1536 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sIfE_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_sIfE.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1536 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_sIfE.v:27]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sIfE_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_sIfE.v:30]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sIfE_ram' (13#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_sIfE.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sIfE' (14#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_sIfE.v:69]
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sLf8' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_sLf8.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 416 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Conv_16_26_32_3_sLf8_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_sLf8.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_sLf8.v:25]
INFO: [Synth 8-3876] $readmem data file './Conv_16_26_32_3_sLf8_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_sLf8.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sLf8_ram' (15#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_sLf8.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_sLf8' (16#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_sLf8.v:61]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nbbk' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_5nbbk.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_5nbbk_DSP48_2' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_5nbbk.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nbbk_DSP48_2' (17#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_5nbbk.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_5nbbk' (18#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_5nbbk.v:48]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5203]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5645]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5647]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5665]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5667]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5679]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5681]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5685]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5689]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5697]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5701]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5703]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5841]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5879]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5887]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5893]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5897]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5901]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5905]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5917]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5923]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5929]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5935]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5947]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:5951]
INFO: [Synth 8-6155] done synthesizing module 'Conv_16_26_32_3_s' (19#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 35'b00000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 35'b00000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 35'b00000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 35'b00000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 35'b00000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 35'b00000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 35'b00000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 35'b00000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 35'b00000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 35'b00000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 35'b00000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 35'b00000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 35'b00000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 35'b00000000000000000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 35'b00000000000000000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 35'b00000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 35'b00000000000000000010000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 35'b00000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 35'b00000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 35'b00000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 35'b00000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 35'b00000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 35'b00000000000010000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 35'b00000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 35'b00000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 35'b00000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 35'b00000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 35'b00000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage10 bound to: 35'b00000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage11 bound to: 35'b00000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage12 bound to: 35'b00001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage13 bound to: 35'b00010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage14 bound to: 35'b00100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage15 bound to: 35'b01000000000000000000000000000000000 
	Parameter ap_ST_fsm_state413 bound to: 35'b10000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:92]
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_bck' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s_A_bck.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Pool_32_24_4_s_A_bck_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s_A_bck.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s_A_bck.v:25]
INFO: [Synth 8-3876] $readmem data file './Pool_32_24_4_s_A_bck_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s_A_bck.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_bck_ram' (20#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s_A_bck.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s_A_bck' (21#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s_A_bck.v:61]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_6nsbAo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_6nsbAo_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:70]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_10ns_6nsbAo_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:10]
	Parameter in0_WIDTH bound to: 10 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 10 - type: integer 
	Parameter cal_WIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[9].divisor_tmp_reg[10] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_6nsbAo_div_u' (22#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_6nsbAo_div' (23#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_10ns_6nsbAo' (24#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nsbBo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 15 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nsbBo_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:70]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_11ns_6nsbBo_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:10]
	Parameter in0_WIDTH bound to: 11 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 11 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[10].divisor_tmp_reg[11] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nsbBo_div_u' (25#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nsbBo_div' (26#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_11ns_6nsbBo' (27#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_12s_6ns_bCo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_12s_6ns_bCo_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:70]
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_12s_6ns_bCo_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:10]
	Parameter in0_WIDTH bound to: 12 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 12 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[11].divisor_tmp_reg[12] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_12s_6ns_bCo_div_u' (28#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_12s_6ns_bCo_div' (29#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_12s_6ns_bCo' (30#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_13ns_6nsbDo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 17 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 6 - type: integer 
	Parameter dout_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_13ns_6nsbDo_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:70]
	Parameter in0_WIDTH bound to: 13 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_13ns_6nsbDo_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:10]
	Parameter in0_WIDTH bound to: 13 - type: integer 
	Parameter in1_WIDTH bound to: 6 - type: integer 
	Parameter out_WIDTH bound to: 11 - type: integer 
	Parameter cal_WIDTH bound to: 13 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[12].divisor_tmp_reg[13] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_13ns_6nsbDo_div_u' (31#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_13ns_6nsbDo_div' (32#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_13ns_6nsbDo' (33#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_2432_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mux_2432_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_2432_8_1_1' (34#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mux_2432_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mux_2464_8_1_1' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mux_2464_8_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 8 - type: integer 
	Parameter din3_WIDTH bound to: 8 - type: integer 
	Parameter din4_WIDTH bound to: 8 - type: integer 
	Parameter din5_WIDTH bound to: 8 - type: integer 
	Parameter din6_WIDTH bound to: 8 - type: integer 
	Parameter din7_WIDTH bound to: 8 - type: integer 
	Parameter din8_WIDTH bound to: 8 - type: integer 
	Parameter din9_WIDTH bound to: 8 - type: integer 
	Parameter din10_WIDTH bound to: 8 - type: integer 
	Parameter din11_WIDTH bound to: 8 - type: integer 
	Parameter din12_WIDTH bound to: 8 - type: integer 
	Parameter din13_WIDTH bound to: 8 - type: integer 
	Parameter din14_WIDTH bound to: 8 - type: integer 
	Parameter din15_WIDTH bound to: 8 - type: integer 
	Parameter din16_WIDTH bound to: 8 - type: integer 
	Parameter din17_WIDTH bound to: 8 - type: integer 
	Parameter din18_WIDTH bound to: 8 - type: integer 
	Parameter din19_WIDTH bound to: 8 - type: integer 
	Parameter din20_WIDTH bound to: 8 - type: integer 
	Parameter din21_WIDTH bound to: 8 - type: integer 
	Parameter din22_WIDTH bound to: 8 - type: integer 
	Parameter din23_WIDTH bound to: 8 - type: integer 
	Parameter din24_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mux_2464_8_1_1' (35#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mux_2464_8_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_bEo' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_10ns_bEo.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 22 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_10ns_bEo_DSP48_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_10ns_bEo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_bEo_DSP48_3' (36#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_10ns_bEo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_10ns_bEo' (37#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_10ns_bEo.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_13ns_bFp' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_13ns_bFp.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 13 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_13ns_bFp_DSP48_4' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_13ns_bFp.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_13ns_bFp_DSP48_4' (38#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_13ns_bFp.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_13ns_bFp' (39#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_13ns_bFp.v:30]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_15ns_bGp' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_15ns_bGp.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 15 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 28 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_15ns_bGp_DSP48_5' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_15ns_bGp.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_15ns_bGp_DSP48_5' (40#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_15ns_bGp.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_15ns_bGp' (41#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_15ns_bGp.v:30]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12241]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12243]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12249]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12251]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12257]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12259]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12265]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12267]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12271]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12273]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12277]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12283]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12285]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12291]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12293]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12299]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12301]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12305]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12307]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12313]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12315]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12323]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12325]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12333]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12339]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12341]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12343]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12345]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12347]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12349]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12351]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12353]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12355]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12357]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12359]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12361]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12363]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12365]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12367]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12669]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12671]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12683]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12691]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12693]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12699]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12835]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12837]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12847]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12849]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12881]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12895]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12911]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12943]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12945]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12959]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12961]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12977]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12979]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12985]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12987]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12989]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12991]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:12999]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:13001]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:13015]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:13017]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:13029]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:13031]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:13047]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:13049]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:13063]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:13065]
INFO: [Common 17-14] Message 'Synth 8-589' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'Pool_32_24_4_s' (42#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state54 bound to: 22'b1000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s.v:79]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VbHp' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s_A_VbHp.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_A_VbHp_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s_A_VbHp.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 18 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s_A_VbHp.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_A_VbHp_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s_A_VbHp.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VbHp_ram' (43#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s_A_VbHp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_A_VbHp' (44#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s_A_VbHp.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_VbIp' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s_B_VbIp.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 2304 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_1152_128_s_B_VbIp_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s_B_VbIp.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 12 - type: integer 
	Parameter MEM_SIZE bound to: 2304 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s_B_VbIp.v:22]
INFO: [Synth 8-3876] $readmem data file './FC_1152_128_s_B_VbIp_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s_B_VbIp.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_VbIp_ram' (45#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s_B_VbIp.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s_B_VbIp' (46#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s_B_VbIp.v:49]
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_dLJ' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_11ns_dLJ.v:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 11 - type: integer 
	Parameter din1_WIDTH bound to: 13 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mul_mul_11ns_dLJ_DSP48_6' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_11ns_dLJ.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_dLJ_DSP48_6' (47#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_11ns_dLJ.v:4]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mul_mul_11ns_dLJ' (48#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_11ns_dLJ.v:30]
WARNING: [Synth 8-6014] Unused sequential element guard_variable_for_v_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s.v:5109]
INFO: [Synth 8-6155] done synthesizing module 'FC_1152_128_s' (49#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_1152_128_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s.v:10]
	Parameter ap_ST_fsm_state1 bound to: 22'b0000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 22'b0000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 22'b0000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 22'b0000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 22'b0000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 22'b0000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 22'b0000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 22'b0000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 22'b0000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 22'b0000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 22'b0000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 22'b0000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 22'b0000000001000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 22'b0000000010000000000000 
	Parameter ap_ST_fsm_state16 bound to: 22'b0000000100000000000000 
	Parameter ap_ST_fsm_state17 bound to: 22'b0000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 22'b0000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 22'b0000100000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 22'b0001000000000000000000 
	Parameter ap_ST_fsm_state45 bound to: 22'b0010000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 22'b0100000000000000000000 
	Parameter ap_ST_fsm_state61 bound to: 22'b1000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s.v:79]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_0.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_0.v:25]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_0_ram' (50#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_0' (51#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_0.v:61]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 130 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_0_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 130 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_0.v:25]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_0_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_0.v:28]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0_ram' (52#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_0.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_0' (53#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_0.v:61]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_3.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 13 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_3_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_3.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 13 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_3.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_V_3_3_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_3.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_3_ram' (54#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_3' (55#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_3' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_3.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 130 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_3_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_3.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 130 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_3.v:22]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_3_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_3.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_3_ram' (56#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_3.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_3' (57#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_3.v:49]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_9' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_9.v:57]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 11 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_A_V_3_9_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_9.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 11 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_9.v:24]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_A_V_3_9_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_9.v:27]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_9_ram' (58#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_A_V_3_9' (59#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_A_V_3_9.v:57]
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_9' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_9.v:49]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 110 - type: integer 
	Parameter AddressWidth bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FC_128_10_s_B_V_3_9_ram' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_9.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
	Parameter MEM_SIZE bound to: 110 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_9.v:22]
INFO: [Synth 8-3876] $readmem data file './FC_128_10_s_B_V_3_9_ram.dat' is read successfully [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_9.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_9_ram' (60#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_9.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s_B_V_3_9' (61#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s_B_V_3_9.v:49]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_5ns_dMK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_7ns_5ns_dMK.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 11 - type: integer 
	Parameter din0_WIDTH bound to: 7 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_5ns_dMK_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_7ns_5ns_dMK.v:70]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_7ns_5ns_dMK_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_7ns_5ns_dMK.v:10]
	Parameter in0_WIDTH bound to: 7 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 7 - type: integer 
	Parameter cal_WIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[6].divisor_tmp_reg[7] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_7ns_5ns_dMK.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_5ns_dMK_div_u' (62#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_7ns_5ns_dMK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_5ns_dMK_div' (63#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_7ns_5ns_dMK.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_7ns_5ns_dMK' (64#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_7ns_5ns_dMK.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_6ns_5ns_dNK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_6ns_5ns_dNK.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 10 - type: integer 
	Parameter din0_WIDTH bound to: 6 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_6ns_5ns_dNK_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_6ns_5ns_dNK.v:70]
	Parameter in0_WIDTH bound to: 6 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_6ns_5ns_dNK_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_6ns_5ns_dNK.v:10]
	Parameter in0_WIDTH bound to: 6 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 6 - type: integer 
	Parameter cal_WIDTH bound to: 6 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[5].divisor_tmp_reg[6] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_6ns_5ns_dNK.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_6ns_5ns_dNK_div_u' (65#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_6ns_5ns_dNK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_6ns_5ns_dNK_div' (66#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_6ns_5ns_dNK.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_6ns_5ns_dNK' (67#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_6ns_5ns_dNK.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_5ns_5ns_dOK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_5ns_5ns_dOK.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 5 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_5ns_5ns_dOK_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_5ns_5ns_dOK.v:70]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_5ns_5ns_dOK_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_5ns_5ns_dOK.v:10]
	Parameter in0_WIDTH bound to: 5 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 5 - type: integer 
	Parameter cal_WIDTH bound to: 5 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[4].divisor_tmp_reg[5] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_5ns_5ns_dOK.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_5ns_5ns_dOK_div_u' (68#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_5ns_5ns_dOK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_5ns_5ns_dOK_div' (69#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_5ns_5ns_dOK.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_5ns_5ns_dOK' (70#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_5ns_5ns_dOK.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_dPK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_8ns_5ns_dPK.v:131]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 12 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_dPK_div' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_8ns_5ns_dPK.v:70]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_urem_8ns_5ns_dPK_div_u' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_8ns_5ns_dPK.v:10]
	Parameter in0_WIDTH bound to: 8 - type: integer 
	Parameter in1_WIDTH bound to: 5 - type: integer 
	Parameter out_WIDTH bound to: 8 - type: integer 
	Parameter cal_WIDTH bound to: 8 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element loop[7].divisor_tmp_reg[8] was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_8ns_5ns_dPK.v:54]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_dPK_div_u' (71#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_8ns_5ns_dPK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_dPK_div' (72#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_8ns_5ns_dPK.v:70]
INFO: [Synth 8-6155] done synthesizing module 'cnn_urem_8ns_5ns_dPK' (73#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_8ns_5ns_dPK.v:131]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4ndQK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_4ndQK.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4ndQK_DSP48_7' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_4ndQK.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4ndQK_DSP48_7' (74#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_4ndQK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4ndQK' (75#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_4ndQK.v:48]
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4ndRK' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_4ndRK.v:48]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 5 - type: integer 
	Parameter din2_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'cnn_mac_muladd_4ndRK_DSP48_8' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_4ndRK.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4ndRK_DSP48_8' (76#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_4ndRK.v:10]
INFO: [Synth 8-6155] done synthesizing module 'cnn_mac_muladd_4ndRK' (77#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_4ndRK.v:48]
INFO: [Synth 8-6155] done synthesizing module 'FC_128_10_s' (78#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/FC_128_10_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'AXI_DMA_MASTER' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/AXI_DMA_MASTER.v:10]
	Parameter ap_ST_fsm_state1 bound to: 25'b0000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 25'b0000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 25'b0000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 25'b0000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 25'b0000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 25'b0000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 25'b0000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 25'b0000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 25'b0000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 25'b0000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 25'b0000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 25'b0000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 25'b0000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 25'b0000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 25'b0000000000100000000000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 25'b0000000001000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 25'b0000000010000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 25'b0000000100000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 25'b0000001000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 25'b0000010000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 25'b0000100000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 25'b0001000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 25'b0010000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 25'b0100000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 25'b1000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/AXI_DMA_MASTER.v:74]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/AXI_DMA_MASTER.v:160]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/AXI_DMA_MASTER.v:176]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'AXI_DMA_MASTER' (79#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/AXI_DMA_MASTER.v:10]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d1000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d1000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 10 - type: integer 
	Parameter DEPTH bound to: 1000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d1000_A' (80#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d1000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d15000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d15000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 14 - type: integer 
	Parameter DEPTH bound to: 15000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d15000_A' (81#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d15000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d20000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d20000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 15 - type: integer 
	Parameter DEPTH bound to: 20000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d20000_A' (82#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d20000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d2000_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d2000_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 11 - type: integer 
	Parameter DEPTH bound to: 2000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d2000_A' (83#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d2000_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'fifo_w8_d500_A' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d500_A.v:11]
	Parameter MEM_STYLE bound to: block - type: string 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter DEPTH bound to: 500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_w8_d500_A' (84#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d500_A.v:11]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_dSL' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_Conv_1_dSL.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_1_dSL_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_Conv_1_dSL.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_dSL_shiftReg' (85#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_Conv_1_dSL.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_1_dSL' (86#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_Conv_1_dSL.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16dTL' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_Conv_16dTL.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Conv_16dTL_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_Conv_16dTL.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16dTL_shiftReg' (87#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_Conv_16dTL.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Conv_16dTL' (88#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_Conv_16dTL.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32dUL' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_Pool_32dUL.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_Pool_32dUL_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_Pool_32dUL.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32dUL_shiftReg' (89#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_Pool_32dUL.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_Pool_32dUL' (90#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_Pool_32dUL.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152dVL' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_FC_1152dVL.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_1152dVL_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_FC_1152dVL.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152dVL_shiftReg' (91#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_FC_1152dVL.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_1152dVL' (92#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_FC_1152dVL.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_dWL' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_FC_128_dWL.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_FC_128_dWL_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_FC_128_dWL.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_dWL_shiftReg' (93#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_FC_128_dWL.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_FC_128_dWL' (94#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_FC_128_dWL.v:45]
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAdXL' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_AXI_DMAdXL.v:45]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'start_for_AXI_DMAdXL_shiftReg' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_AXI_DMAdXL.v:11]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAdXL_shiftReg' (95#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_AXI_DMAdXL.v:11]
INFO: [Synth 8-6155] done synthesizing module 'start_for_AXI_DMAdXL' (96#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/start_for_AXI_DMAdXL.v:45]
INFO: [Synth 8-6155] done synthesizing module 'cnn' (97#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_cnn_0_0' (98#1) [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/synth/system_cnn_0_0.v:58]
WARNING: [Synth 8-3331] design cnn_mul_mul_24s_8cud_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_16s_8bkb_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mac_muladd_4ndRK_DSP48_8 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mac_muladd_4ndQK_DSP48_7 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_urem_8ns_5ns_dPK_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_6ns_5ns_dNK_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_5ns_5ns_dOK_div_u has unconnected port reset
WARNING: [Synth 8-3331] design cnn_urem_7ns_5ns_dMK_div_u has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_9 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_A_V_3_9 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_3 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_A_V_3_3 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_B_V_3_0 has unconnected port reset
WARNING: [Synth 8-3331] design FC_128_10_s_A_V_3_0 has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mul_mul_11ns_dLJ_DSP48_6 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_urem_11ns_6nsbBo_div_u has unconnected port reset
WARNING: [Synth 8-3331] design FC_1152_128_s_B_VbIp has unconnected port reset
WARNING: [Synth 8-3331] design FC_1152_128_s_A_VbHp has unconnected port reset
WARNING: [Synth 8-3331] design cnn_mul_mul_13ns_bFp_DSP48_4 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_15ns_bGp_DSP48_5 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mul_mul_10ns_bEo_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[63]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[62]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[61]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[60]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[59]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[58]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[57]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[56]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[55]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[54]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[53]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[52]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[51]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[50]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[49]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[48]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[47]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[46]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[45]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[44]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[43]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[42]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[41]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[40]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[39]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[38]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[37]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[36]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[35]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[34]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[33]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[32]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[31]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[30]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[29]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[28]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[27]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[26]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[25]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[24]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[23]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[22]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[21]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[20]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[19]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[18]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[17]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[16]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[15]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[14]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[13]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[12]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[11]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[10]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[9]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[8]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[7]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[6]
WARNING: [Synth 8-3331] design cnn_mux_2464_8_1_1 has unconnected port din24[5]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[31]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[30]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[29]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[28]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[27]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[26]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[25]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[24]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[23]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[22]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[21]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[20]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[19]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[18]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[17]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[16]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[15]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[14]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[13]
WARNING: [Synth 8-3331] design cnn_mux_2432_8_1_1 has unconnected port din24[12]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 678.813 ; gain = 324.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 678.813 ; gain = 324.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 678.813 ; gain = 324.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ip/system_cnn_0_0/constraints/cnn_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1121.480 ; gain = 19.234
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 1121.480 ; gain = 767.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 1121.480 ; gain = 767.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:46 ; elapsed = 00:01:03 . Memory (MB): peak = 1121.480 ; gain = 767.613
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_16s_8bkb.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_16s_8bkb.v:20]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_24s_8cud.v:19]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mul_mul_24s_8cud.v:20]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_data_V_3_reg_227_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/AXI_DMA_SLAVE.v:486]
WARNING: [Synth 8-6014] Unused sequential element tmp_data_V_5_reg_239_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/AXI_DMA_SLAVE.v:498]
INFO: [Synth 8-4471] merging register 'A_V_10_addr_1_reg_1923_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:651]
INFO: [Synth 8-4471] merging register 'A_V_11_addr_1_reg_1928_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:667]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_1_reg_1933_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:683]
INFO: [Synth 8-4471] merging register 'A_V_13_addr_1_reg_1938_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:699]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_1_reg_1943_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:715]
INFO: [Synth 8-4471] merging register 'A_V_15_addr_1_reg_1948_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:731]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_1_reg_1953_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:747]
INFO: [Synth 8-4471] merging register 'A_V_17_addr_1_reg_1958_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:763]
INFO: [Synth 8-4471] merging register 'A_V_189_addr_1_reg_1968_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:507]
INFO: [Synth 8-4471] merging register 'A_V_18_addr_1_reg_1963_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:779]
INFO: [Synth 8-4471] merging register 'A_V_19_addr_1_reg_1973_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:795]
INFO: [Synth 8-4471] merging register 'A_V_20_addr_1_reg_1978_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:811]
INFO: [Synth 8-4471] merging register 'A_V_21_addr_1_reg_1983_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:827]
INFO: [Synth 8-4471] merging register 'A_V_22_addr_1_reg_1988_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:843]
INFO: [Synth 8-4471] merging register 'A_V_23_addr_1_reg_1993_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:859]
INFO: [Synth 8-4471] merging register 'A_V_24_addr_1_reg_1998_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:875]
INFO: [Synth 8-4471] merging register 'A_V_25_addr_1_reg_2003_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:891]
INFO: [Synth 8-4471] merging register 'A_V_26_addr_1_reg_2008_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:907]
INFO: [Synth 8-4471] merging register 'A_V_27_addr_1_reg_2013_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:923]
INFO: [Synth 8-4471] merging register 'A_V_290_addr_1_reg_2018_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:523]
INFO: [Synth 8-4471] merging register 'A_V_391_addr_1_reg_2023_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:539]
INFO: [Synth 8-4471] merging register 'A_V_492_addr_1_reg_2028_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:555]
INFO: [Synth 8-4471] merging register 'A_V_5_addr_1_reg_2033_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:571]
INFO: [Synth 8-4471] merging register 'A_V_6_addr_1_reg_2038_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:587]
INFO: [Synth 8-4471] merging register 'A_V_7_addr_1_reg_2043_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:603]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_1_reg_2048_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:619]
INFO: [Synth 8-4471] merging register 'A_V_9_addr_1_reg_2053_reg[4:0]' into 'A_V_0_addr_1_reg_1918_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:635]
INFO: [Synth 8-4471] merging register 'B_V_193_addr_1_reg_2063_reg[5:0]' into 'B_V_0_addr_1_reg_2058_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1287]
INFO: [Synth 8-4471] merging register 'B_V_294_addr_1_reg_2068_reg[5:0]' into 'B_V_0_addr_1_reg_2058_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1288]
INFO: [Synth 8-4471] merging register 'A_V_10_addr_reg_1738_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:654]
INFO: [Synth 8-4471] merging register 'A_V_11_addr_reg_1743_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:670]
INFO: [Synth 8-4471] merging register 'A_V_12_addr_reg_1748_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:686]
INFO: [Synth 8-4471] merging register 'A_V_13_addr_reg_1753_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:702]
INFO: [Synth 8-4471] merging register 'A_V_14_addr_reg_1758_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:718]
INFO: [Synth 8-4471] merging register 'A_V_15_addr_reg_1763_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:734]
INFO: [Synth 8-4471] merging register 'A_V_16_addr_reg_1768_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:750]
INFO: [Synth 8-4471] merging register 'A_V_17_addr_reg_1773_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:766]
INFO: [Synth 8-4471] merging register 'A_V_189_addr_reg_1783_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:510]
INFO: [Synth 8-4471] merging register 'A_V_18_addr_reg_1778_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:782]
INFO: [Synth 8-4471] merging register 'A_V_19_addr_reg_1788_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:798]
INFO: [Synth 8-4471] merging register 'A_V_20_addr_reg_1793_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:814]
INFO: [Synth 8-4471] merging register 'A_V_21_addr_reg_1798_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:830]
INFO: [Synth 8-4471] merging register 'A_V_22_addr_reg_1803_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:846]
INFO: [Synth 8-4471] merging register 'A_V_23_addr_reg_1808_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:862]
INFO: [Synth 8-4471] merging register 'A_V_24_addr_reg_1813_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:878]
INFO: [Synth 8-4471] merging register 'A_V_25_addr_reg_1818_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:894]
INFO: [Synth 8-4471] merging register 'A_V_26_addr_reg_1823_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:910]
INFO: [Synth 8-4471] merging register 'A_V_27_addr_reg_1828_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:926]
INFO: [Synth 8-4471] merging register 'A_V_290_addr_reg_1833_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:526]
INFO: [Synth 8-4471] merging register 'A_V_391_addr_reg_1838_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:542]
INFO: [Synth 8-4471] merging register 'A_V_492_addr_reg_1843_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:558]
INFO: [Synth 8-4471] merging register 'A_V_5_addr_reg_1848_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:574]
INFO: [Synth 8-4471] merging register 'A_V_6_addr_reg_1853_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:590]
INFO: [Synth 8-4471] merging register 'A_V_7_addr_reg_1858_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:606]
INFO: [Synth 8-4471] merging register 'A_V_8_addr_reg_1863_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:622]
INFO: [Synth 8-4471] merging register 'A_V_9_addr_reg_1868_reg[4:0]' into 'A_V_0_addr_reg_1733_reg[4:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:638]
INFO: [Synth 8-4471] merging register 'B_V_193_addr_reg_2301_reg[5:0]' into 'B_V_0_addr_reg_2296_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1365]
INFO: [Synth 8-4471] merging register 'B_V_294_addr_reg_2306_reg[5:0]' into 'B_V_0_addr_reg_2296_reg[5:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1366]
WARNING: [Synth 8-6014] Unused sequential element A_V_10_addr_1_reg_1923_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:651]
WARNING: [Synth 8-6014] Unused sequential element A_V_11_addr_1_reg_1928_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:667]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_1_reg_1933_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:683]
WARNING: [Synth 8-6014] Unused sequential element A_V_13_addr_1_reg_1938_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:699]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_1_reg_1943_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:715]
WARNING: [Synth 8-6014] Unused sequential element A_V_15_addr_1_reg_1948_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:731]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_1_reg_1953_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:747]
WARNING: [Synth 8-6014] Unused sequential element A_V_17_addr_1_reg_1958_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:763]
WARNING: [Synth 8-6014] Unused sequential element A_V_189_addr_1_reg_1968_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:507]
WARNING: [Synth 8-6014] Unused sequential element A_V_18_addr_1_reg_1963_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:779]
WARNING: [Synth 8-6014] Unused sequential element A_V_19_addr_1_reg_1973_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:795]
WARNING: [Synth 8-6014] Unused sequential element A_V_20_addr_1_reg_1978_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:811]
WARNING: [Synth 8-6014] Unused sequential element A_V_21_addr_1_reg_1983_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:827]
WARNING: [Synth 8-6014] Unused sequential element A_V_22_addr_1_reg_1988_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:843]
WARNING: [Synth 8-6014] Unused sequential element A_V_23_addr_1_reg_1993_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:859]
WARNING: [Synth 8-6014] Unused sequential element A_V_24_addr_1_reg_1998_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:875]
WARNING: [Synth 8-6014] Unused sequential element A_V_25_addr_1_reg_2003_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:891]
WARNING: [Synth 8-6014] Unused sequential element A_V_26_addr_1_reg_2008_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:907]
WARNING: [Synth 8-6014] Unused sequential element A_V_27_addr_1_reg_2013_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:923]
WARNING: [Synth 8-6014] Unused sequential element A_V_290_addr_1_reg_2018_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:523]
WARNING: [Synth 8-6014] Unused sequential element A_V_391_addr_1_reg_2023_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:539]
WARNING: [Synth 8-6014] Unused sequential element A_V_492_addr_1_reg_2028_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:555]
WARNING: [Synth 8-6014] Unused sequential element A_V_5_addr_1_reg_2033_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:571]
WARNING: [Synth 8-6014] Unused sequential element A_V_6_addr_1_reg_2038_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:587]
WARNING: [Synth 8-6014] Unused sequential element A_V_7_addr_1_reg_2043_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:603]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_1_reg_2048_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:619]
WARNING: [Synth 8-6014] Unused sequential element A_V_9_addr_1_reg_2053_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:635]
WARNING: [Synth 8-6014] Unused sequential element B_V_193_addr_1_reg_2063_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1287]
WARNING: [Synth 8-6014] Unused sequential element B_V_294_addr_1_reg_2068_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1288]
WARNING: [Synth 8-6014] Unused sequential element A_V_10_addr_reg_1738_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:654]
WARNING: [Synth 8-6014] Unused sequential element A_V_11_addr_reg_1743_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:670]
WARNING: [Synth 8-6014] Unused sequential element A_V_12_addr_reg_1748_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:686]
WARNING: [Synth 8-6014] Unused sequential element A_V_13_addr_reg_1753_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:702]
WARNING: [Synth 8-6014] Unused sequential element A_V_14_addr_reg_1758_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:718]
WARNING: [Synth 8-6014] Unused sequential element A_V_15_addr_reg_1763_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:734]
WARNING: [Synth 8-6014] Unused sequential element A_V_16_addr_reg_1768_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:750]
WARNING: [Synth 8-6014] Unused sequential element A_V_17_addr_reg_1773_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:766]
WARNING: [Synth 8-6014] Unused sequential element A_V_189_addr_reg_1783_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:510]
WARNING: [Synth 8-6014] Unused sequential element A_V_18_addr_reg_1778_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:782]
WARNING: [Synth 8-6014] Unused sequential element A_V_19_addr_reg_1788_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:798]
WARNING: [Synth 8-6014] Unused sequential element A_V_20_addr_reg_1793_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:814]
WARNING: [Synth 8-6014] Unused sequential element A_V_21_addr_reg_1798_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:830]
WARNING: [Synth 8-6014] Unused sequential element A_V_22_addr_reg_1803_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:846]
WARNING: [Synth 8-6014] Unused sequential element A_V_23_addr_reg_1808_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:862]
WARNING: [Synth 8-6014] Unused sequential element A_V_24_addr_reg_1813_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:878]
WARNING: [Synth 8-6014] Unused sequential element A_V_25_addr_reg_1818_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:894]
WARNING: [Synth 8-6014] Unused sequential element A_V_26_addr_reg_1823_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:910]
WARNING: [Synth 8-6014] Unused sequential element A_V_27_addr_reg_1828_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:926]
WARNING: [Synth 8-6014] Unused sequential element A_V_290_addr_reg_1833_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:526]
WARNING: [Synth 8-6014] Unused sequential element A_V_391_addr_reg_1838_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:542]
WARNING: [Synth 8-6014] Unused sequential element A_V_492_addr_reg_1843_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:558]
WARNING: [Synth 8-6014] Unused sequential element A_V_5_addr_reg_1848_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:574]
WARNING: [Synth 8-6014] Unused sequential element A_V_6_addr_reg_1853_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:590]
WARNING: [Synth 8-6014] Unused sequential element A_V_7_addr_reg_1858_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:606]
WARNING: [Synth 8-6014] Unused sequential element A_V_8_addr_reg_1863_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:622]
WARNING: [Synth 8-6014] Unused sequential element A_V_9_addr_reg_1868_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:638]
WARNING: [Synth 8-6014] Unused sequential element B_V_193_addr_reg_2301_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1365]
WARNING: [Synth 8-6014] Unused sequential element B_V_294_addr_reg_2306_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1366]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_198_reg_2281_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1444]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_201_reg_1900_reg' and it is trimmed from '7' to '6' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1450]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond4_fu_1269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond7_fu_1339_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1159_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_36_fu_1165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1281_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_1299_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond6_fu_1415_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_1554_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tmp_492_reg_2241_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1462]
WARNING: [Synth 8-6014] Unused sequential element tmp_493_reg_2246_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1463]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_90_reg_1655_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1499]
WARNING: [Synth 8-6014] Unused sequential element tmp_V_94_reg_1660_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_1_28_16_3_s.v:1505]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_5nbbk.v:33]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_5nbbk.v:32]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_mac_muladd_5nbbk.v:32]
INFO: [Synth 8-4471] merging register 'A_V_1_10_addr_1_reg_4385_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2467]
INFO: [Synth 8-4471] merging register 'A_V_1_11_addr_1_reg_4400_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2469]
INFO: [Synth 8-4471] merging register 'A_V_1_11_addr_2_reg_4405_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2470]
INFO: [Synth 8-4471] merging register 'A_V_1_12_addr_1_reg_4415_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2471]
INFO: [Synth 8-4471] merging register 'A_V_1_12_addr_2_reg_4420_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2472]
INFO: [Synth 8-4471] merging register 'A_V_1_13_addr_1_reg_4430_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2473]
INFO: [Synth 8-4471] merging register 'A_V_1_13_addr_2_reg_4435_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2474]
INFO: [Synth 8-4471] merging register 'A_V_1_14_addr_1_reg_4445_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2475]
INFO: [Synth 8-4471] merging register 'A_V_1_14_addr_2_reg_4450_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2476]
INFO: [Synth 8-4471] merging register 'A_V_1_15_addr_1_reg_4460_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2477]
INFO: [Synth 8-4471] merging register 'A_V_1_15_addr_2_reg_4465_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2478]
INFO: [Synth 8-4471] merging register 'A_V_1_16_addr_1_reg_4475_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2479]
INFO: [Synth 8-4471] merging register 'A_V_1_16_addr_2_reg_4480_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2480]
INFO: [Synth 8-4471] merging register 'A_V_1_17_addr_1_reg_4490_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2481]
INFO: [Synth 8-4471] merging register 'A_V_1_17_addr_2_reg_4495_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2482]
INFO: [Synth 8-4471] merging register 'A_V_1_18_addr_1_reg_4505_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2483]
INFO: [Synth 8-4471] merging register 'A_V_1_18_addr_2_reg_4510_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2484]
INFO: [Synth 8-4471] merging register 'A_V_1_19_addr_1_reg_4520_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2485]
INFO: [Synth 8-4471] merging register 'A_V_1_19_addr_2_reg_4525_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2486]
INFO: [Synth 8-4471] merging register 'A_V_1_1_addr_1_reg_4370_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2487]
INFO: [Synth 8-4471] merging register 'A_V_1_1_addr_2_reg_4375_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2488]
INFO: [Synth 8-4471] merging register 'A_V_1_20_addr_1_reg_4550_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2489]
INFO: [Synth 8-4471] merging register 'A_V_1_20_addr_2_reg_4555_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2490]
INFO: [Synth 8-4471] merging register 'A_V_1_21_addr_1_reg_4565_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2491]
INFO: [Synth 8-4471] merging register 'A_V_1_21_addr_2_reg_4570_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2492]
INFO: [Synth 8-4471] merging register 'A_V_1_22_addr_1_reg_4580_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2493]
INFO: [Synth 8-4471] merging register 'A_V_1_22_addr_2_reg_4585_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2494]
INFO: [Synth 8-4471] merging register 'A_V_1_23_addr_1_reg_4595_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2495]
INFO: [Synth 8-4471] merging register 'A_V_1_23_addr_2_reg_4600_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2496]
INFO: [Synth 8-4471] merging register 'A_V_1_24_addr_2_reg_4615_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2497]
INFO: [Synth 8-4471] merging register 'A_V_1_25_addr_2_reg_4630_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2498]
INFO: [Synth 8-4471] merging register 'A_V_1_2_addr_1_reg_4535_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2499]
INFO: [Synth 8-4471] merging register 'A_V_1_2_addr_2_reg_4540_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2500]
INFO: [Synth 8-4471] merging register 'A_V_1_3_addr_1_reg_4640_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2501]
INFO: [Synth 8-4471] merging register 'A_V_1_3_addr_2_reg_4645_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2502]
INFO: [Synth 8-4471] merging register 'A_V_1_4_addr_1_reg_4655_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2503]
INFO: [Synth 8-4471] merging register 'A_V_1_4_addr_2_reg_4660_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2504]
INFO: [Synth 8-4471] merging register 'A_V_1_5_addr_1_reg_4670_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2505]
INFO: [Synth 8-4471] merging register 'A_V_1_5_addr_2_reg_4675_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2506]
INFO: [Synth 8-4471] merging register 'A_V_1_6_addr_1_reg_4685_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2507]
INFO: [Synth 8-4471] merging register 'A_V_1_6_addr_2_reg_4690_reg[8:0]' into 'A_V_1_10_addr_2_reg_4390_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2508]
INFO: [Synth 8-4471] merging register 'A_V_1_7_addr_1_reg_4700_reg[8:0]' into 'A_V_1_0_addr_1_reg_4355_reg[8:0]' [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2509]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element A_V_1_10_addr_1_reg_4385_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2467]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_11_addr_1_reg_4400_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2469]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_11_addr_2_reg_4405_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2470]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_12_addr_1_reg_4415_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2471]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_12_addr_2_reg_4420_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2472]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_13_addr_1_reg_4430_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2473]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_13_addr_2_reg_4435_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2474]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_14_addr_1_reg_4445_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2475]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_14_addr_2_reg_4450_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2476]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_15_addr_1_reg_4460_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2477]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_15_addr_2_reg_4465_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2478]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_16_addr_1_reg_4475_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2479]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_16_addr_2_reg_4480_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2480]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_17_addr_1_reg_4490_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2481]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_17_addr_2_reg_4495_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2482]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_18_addr_1_reg_4505_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2483]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_18_addr_2_reg_4510_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2484]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_19_addr_1_reg_4520_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2485]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_19_addr_2_reg_4525_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2486]
WARNING: [Synth 8-6014] Unused sequential element A_V_1_1_addr_1_reg_4370_reg was removed.  [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2487]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_0_2_reg_4850_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2808]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_1_2_reg_4985_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2793]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_2_2_reg_4915_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2811]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_0_1_reg_4945_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2791]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_2_1_reg_4900_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2810]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_1_1_reg_4970_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2792]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_1_reg_4930_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2794]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_1_reg_4865_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2809]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_V_14_2_reg_4885_reg' and it is trimmed from '16' to '14' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2812]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_177_reg_4181_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:3207]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_173_cast_reg_5149_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:3193]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_173_reg_5139_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:3200]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_174_cast_reg_5155_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:3194]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_174_reg_5144_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:3201]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_172_cast_reg_5161_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:3181]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_172_reg_5132_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:3187]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_195_reg_4346_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2734]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_194_reg_4341_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2733]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_190_reg_4336_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2732]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_189_reg_4331_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2731]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_188_reg_4326_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:2730]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_193_reg_4319_pp2_iter2_reg_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:3220]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_193_reg_4319_reg' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:3214]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_187_reg_4312_reg' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Conv_16_26_32_3_s.v:3213]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_2737_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_26_fu_2743_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_2804_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2952_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3922_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_2816_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_2841_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_3007_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_2976_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3214_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3940_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_2737_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_26_fu_2743_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_2804_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2952_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3922_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten3_fu_2816_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_2841_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_3007_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_2976_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_3214_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_3940_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '10' to '9' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_10ns_6nsbAo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_11ns_6nsbBo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].dividend_tmp_reg[12]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '12' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_12s_6ns_bCo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].remd_tmp_reg[13]' and it is trimmed from '13' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[12].dividend_tmp_reg[13]' and it is trimmed from '13' to '11' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[11].remd_tmp_reg[12]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[10].remd_tmp_reg[11]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[9].remd_tmp_reg[10]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[8].remd_tmp_reg[9]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[7].remd_tmp_reg[8]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[6].remd_tmp_reg[7]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[5].remd_tmp_reg[6]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[4].remd_tmp_reg[5]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[3].remd_tmp_reg[4]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[2].remd_tmp_reg[3]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[1].remd_tmp_reg[2]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'loop[0].remd_tmp_reg[1]' and it is trimmed from '13' to '12' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/cnn_urem_13ns_6nsbDo.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_11_reg_12568_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7463]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_73_reg_13362_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7313]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex4_mid2_v_reg_13299_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7163]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_74_reg_13367_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7314]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex6_mid2_v_reg_13304_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7164]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_75_reg_13382_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7787]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex9_mid2_v_reg_13314_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7310]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_76_reg_13387_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7788]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex12_mid2_v_reg_13319_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7309]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_77_reg_13877_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7054]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex15_mid2_v_reg_13622_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7320]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_78_reg_13902_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7330]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex18_mid2_v_reg_13867_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7051]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_79_reg_14049_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7337]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex21_mid2_v_reg_13872_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7052]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_80_reg_14054_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7338]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex24_mid2_v_reg_13892_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7326]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_81_reg_14199_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7353]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex27_mid2_v_reg_14039_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7336]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_82_reg_14449_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7173]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex30_mid2_v_reg_14179_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7350]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_83_reg_14589_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7363]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex33_mid2_v_reg_14184_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7351]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_84_reg_14729_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7707]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex36_mid2_v_reg_14439_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7171]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_85_reg_14734_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7708]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex39_mid2_v_reg_14579_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7359]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_86_reg_15114_reg' and it is trimmed from '11' to '10' bits. [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/Pool_32_24_4_s.v:7733]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_7083_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_7608_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_7101_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_7810_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_7626_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_7021_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_7083_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_7608_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_7101_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_7810_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_7626_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_7021_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_12_mid3_fu_7879_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_19_1_cast_mid2_reg_12913" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_13_mid3_fu_7892_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_19_2_cast_mid_fu_7918_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_16_reg_12603" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "tmp_19_1_cast_mid2_reg_12913_pp2_iter1_reg" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_19_fu_3890_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_3896_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_3956_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4072_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_8331_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_8349_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_4090_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ifzero_fu_4155_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_1058_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1064_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_1124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2325_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_1198_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_1239_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_s_fu_116_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d1000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d15000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d20000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d2000_A.v:93]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [e:/MyPYNQ/PL_CNN/PL_CNN.srcs/sources_1/bd/system/ipshared/27d6/hdl/verilog/fifo_w8_d500_A.v:93]
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5583] The signal ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:05 ; elapsed = 00:01:24 . Memory (MB): peak = 1121.480 ; gain = 767.613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Pool_32_24_4_s__GB0 |           1|     22561|
|2     |Pool_32_24_4_s__GB1 |           1|      5519|
|3     |Pool_32_24_4_s__GB2 |           1|      6114|
|4     |Pool_32_24_4_s__GB3 |           1|      7821|
|5     |Pool_32_24_4_s__GB4 |           1|     10045|
|6     |cnn__GCB0           |           1|     29273|
|7     |cnn__GCB1           |           1|     18607|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
	   2 Input     15 Bit       Adders := 3     
	   3 Input     14 Bit       Adders := 39    
	   2 Input     14 Bit       Adders := 2     
	   3 Input     13 Bit       Adders := 108   
	   3 Input     12 Bit       Adders := 222   
	   2 Input     12 Bit       Adders := 24    
	   3 Input     11 Bit       Adders := 21    
	   2 Input     11 Bit       Adders := 40    
	   2 Input     10 Bit       Adders := 40    
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 4     
	   3 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 68    
	   3 Input      8 Bit       Adders := 63    
	   2 Input      7 Bit       Adders := 8     
	   3 Input      7 Bit       Adders := 18    
	   2 Input      6 Bit       Adders := 9     
	   3 Input      6 Bit       Adders := 7     
	   2 Input      5 Bit       Adders := 24    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 8     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               35 Bit    Registers := 1     
	               34 Bit    Registers := 1     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 11    
	               28 Bit    Registers := 12    
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 29    
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 3     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 4     
	               16 Bit    Registers := 104   
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 32    
	               13 Bit    Registers := 57    
	               12 Bit    Registers := 183   
	               11 Bit    Registers := 656   
	               10 Bit    Registers := 370   
	                9 Bit    Registers := 70    
	                8 Bit    Registers := 1187  
	                7 Bit    Registers := 99    
	                6 Bit    Registers := 516   
	                5 Bit    Registers := 162   
	                4 Bit    Registers := 51    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 528   
+---RAMs : 
	             156K Bit         RAMs := 1     
	             117K Bit         RAMs := 1     
	              18K Bit         RAMs := 64    
	              15K Bit         RAMs := 1     
	              12K Bit         RAMs := 3     
	               7K Bit         RAMs := 2     
	               6K Bit         RAMs := 24    
	               3K Bit         RAMs := 1     
	               1K Bit         RAMs := 9     
	              880 Bit         RAMs := 1     
	              384 Bit         RAMs := 3     
+---Muxes : 
	   3 Input     35 Bit        Muxes := 2     
	  36 Input     35 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 2     
	   3 Input     25 Bit        Muxes := 1     
	  26 Input     25 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   3 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 2     
	   3 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 3     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 2     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 4     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 7     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   3 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 5     
	   2 Input     15 Bit        Muxes := 5     
	   2 Input     14 Bit        Muxes := 4     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 56    
	   2 Input     11 Bit        Muxes := 200   
	   2 Input     10 Bit        Muxes := 210   
	   2 Input      9 Bit        Muxes := 117   
	   2 Input      8 Bit        Muxes := 966   
	   2 Input      7 Bit        Muxes := 20    
	   2 Input      6 Bit        Muxes := 50    
	   2 Input      5 Bit        Muxes := 61    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 22    
	   2 Input      3 Bit        Muxes := 7     
	   2 Input      2 Bit        Muxes := 15    
	   4 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 196   
	  25 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Pool_32_24_4_s_A_bck_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module Pool_32_24_4_s_A_bck_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               6K Bit         RAMs := 1     
Module cnn_urem_10ns_6nsbAo_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     11 Bit       Adders := 10    
+---Registers : 
	               10 Bit    Registers := 13    
	                9 Bit    Registers := 9     
	                6 Bit    Registers := 10    
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 9     
Module cnn_urem_10ns_6nsbAo_div 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_13ns_6nsbDo_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 13    
+---Registers : 
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 13    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 1     
Module cnn_urem_13ns_6nsbDo_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_13ns_6nsbDo_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 13    
+---Registers : 
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 13    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 1     
Module cnn_urem_13ns_6nsbDo_div__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_mux_2432_8_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2432_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_11ns_6nsbBo_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_2464_8_1_1__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mux_2464_8_1_1__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_11ns_6nsbBo_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_2464_8_1_1__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_urem_11ns_6nsbBo_div_u__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mux_2464_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 23    
Module cnn_mul_mul_10ns_bEo_DSP48_3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__1 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__2 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__3 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__4 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__6 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__7 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__2 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__3 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__7 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__8 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__9 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__10 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__5 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__7 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__12 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__8 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__8 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__9 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__10 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__11 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__12 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__13 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__14 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__15 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__16 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__17 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4__18 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_13ns_bFp_DSP48_4 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_16s_8bkb_DSP48_0__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__13 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__14 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__15 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__16 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__17 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__18 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_urem_11ns_6nsbBo_div_u__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div__19 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__9 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__10 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5__11 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_mul_mul_15ns_bGp_DSP48_5 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_13ns_6nsbDo_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 13    
+---Registers : 
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 12    
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 13    
+---Muxes : 
	   2 Input     12 Bit        Muxes := 12    
	   2 Input     11 Bit        Muxes := 1     
Module cnn_urem_13ns_6nsbDo_div 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module cnn_urem_12s_6ns_bCo_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 12    
+---Registers : 
	               12 Bit    Registers := 13    
	               11 Bit    Registers := 13    
	                6 Bit    Registers := 12    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 12    
Module cnn_urem_12s_6ns_bCo_div 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
Module Pool_32_24_4_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 24    
	   3 Input     11 Bit       Adders := 9     
	   2 Input     11 Bit       Adders := 25    
	   2 Input     10 Bit       Adders := 32    
	   4 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               35 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 12    
	               24 Bit    Registers := 20    
	               22 Bit    Registers := 1     
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 114   
	               10 Bit    Registers := 146   
	                9 Bit    Registers := 56    
	                8 Bit    Registers := 254   
	                7 Bit    Registers := 6     
	                6 Bit    Registers := 23    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 89    
+---Muxes : 
	   3 Input     35 Bit        Muxes := 2     
	  36 Input     35 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 6     
	   2 Input     12 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 53    
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 50    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 26    
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module cnn_mul_mul_16s_8bkb_DSP48_0__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_16s_8bkb_DSP48_0__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AXI_DMA_SLAVE 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               30 Bit    Registers := 2     
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
Module Conv_1_28_16_3_s_dEe_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_dEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s_Ffa_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module Conv_1_28_16_3_s_Ffa_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module Conv_1_28_16_3_s_Ffa_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              384 Bit         RAMs := 1     
Module cnn_mux_285_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 27    
Module cnn_mux_32_8_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module cnn_mul_mul_16s_8bkb_DSP48_0__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module Conv_1_28_16_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               34 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 13    
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   3 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 18    
Module FC_1152_128_s_A_VbHp_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__56 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__57 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__58 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__59 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__60 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__61 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__62 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram__63 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module FC_1152_128_s_A_VbHp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_1152_128_s_B_VbIp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              18K Bit         RAMs := 1     
Module cnn_urem_11ns_6nsbBo_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 11    
+---Registers : 
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 10    
	                6 Bit    Registers := 11    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 10    
Module cnn_urem_11ns_6nsbBo_div 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 3     
	                6 Bit    Registers := 1     
Module cnn_mul_mul_16s_8bkb_DSP48_0__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_11ns_dLJ_DSP48_6 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
Module FC_1152_128_s 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 44    
	   3 Input      8 Bit       Adders := 21    
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 88    
	               14 Bit    Registers := 20    
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 18    
	                8 Bit    Registers := 307   
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 5     
	                1 Bit    Registers := 133   
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 70    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module FC_128_10_s_A_V_3_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FC_128_10_s_B_V_3_0_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_A_V_3_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FC_128_10_s_B_V_3_0_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_A_V_3_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FC_128_10_s_B_V_3_0_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_A_V_3_3_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_B_V_3_3_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_A_V_3_3_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_B_V_3_3_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_A_V_3_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FC_128_10_s_B_V_3_0_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_A_V_3_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FC_128_10_s_B_V_3_0_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_A_V_3_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module FC_128_10_s_B_V_3_0_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_A_V_3_3_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_B_V_3_3_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module FC_128_10_s_A_V_3_9_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module FC_128_10_s_B_V_3_9_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              880 Bit         RAMs := 1     
Module cnn_urem_7ns_5ns_dMK_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 7     
+---Registers : 
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
Module cnn_urem_7ns_5ns_dMK_div__1 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_urem_7ns_5ns_dMK_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 7     
+---Registers : 
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
Module cnn_urem_7ns_5ns_dMK_div__2 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_urem_7ns_5ns_dMK_div_u__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 7     
+---Registers : 
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
Module cnn_urem_7ns_5ns_dMK_div__3 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_urem_7ns_5ns_dMK_div_u__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 7     
+---Registers : 
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
Module cnn_urem_7ns_5ns_dMK_div__4 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_urem_6ns_5ns_dNK_div_u__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 11    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
Module cnn_urem_6ns_5ns_dNK_div__1 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_urem_6ns_5ns_dNK_div_u__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 11    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
Module cnn_urem_6ns_5ns_dNK_div__2 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_urem_7ns_5ns_dMK_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 7     
+---Registers : 
	                7 Bit    Registers := 10    
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 6     
Module cnn_urem_7ns_5ns_dMK_div 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_urem_5ns_5ns_dOK_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      6 Bit       Adders := 5     
+---Registers : 
	                5 Bit    Registers := 13    
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
Module cnn_urem_5ns_5ns_dOK_div 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
Module cnn_urem_6ns_5ns_dNK_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      7 Bit       Adders := 6     
+---Registers : 
	                6 Bit    Registers := 9     
	                5 Bit    Registers := 11    
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
Module cnn_urem_6ns_5ns_dNK_div 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_urem_8ns_5ns_dPK_div_u 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 8     
+---Registers : 
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 7     
	                5 Bit    Registers := 8     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 7     
Module cnn_urem_8ns_5ns_dPK_div 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
Module cnn_mul_mul_16s_8bkb_DSP48_0__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mac_muladd_4ndQK_DSP48_7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module cnn_mac_muladd_4ndRK_DSP48_8__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module cnn_mac_muladd_4ndRK_DSP48_8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module FC_128_10_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 13    
	   3 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 16    
	               14 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 97    
	                7 Bit    Registers := 14    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 46    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 158   
+---Muxes : 
	   3 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input     20 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 43    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 26    
Module start_for_AXI_DMAdXL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_AXI_DMAdXL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d1000_A__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d15000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     14 Bit       Adders := 2     
+---Registers : 
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             117K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d20000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 2     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	             156K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_FC_128_dWL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_128_dWL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d1000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               7K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module start_for_FC_1152dVL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_FC_1152dVL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_1_dSL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_1_dSL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Conv_16dTL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Conv_16dTL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module start_for_Pool_32dUL_shiftReg 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module start_for_Pool_32dUL 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module fifo_w8_d500_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	               3K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w8_d2000_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---RAMs : 
	              15K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cnn_mul_mul_16s_8bkb_DSP48_0__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_16s_8bkb_DSP48_0 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module AXI_DMA_MASTER 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	                8 Bit    Registers := 7     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   3 Input     25 Bit        Muxes := 1     
	  26 Input     25 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   3 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 13    
Module Conv_16_26_32_3_sIfE_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module Conv_16_26_32_3_sIfE_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module Conv_16_26_32_3_sIfE_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---RAMs : 
	              12K Bit         RAMs := 1     
Module Conv_16_26_32_3_sLf8_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module Conv_16_26_32_3_sLf8_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module cnn_mul_mul_16s_8bkb_DSP48_0__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mul_mul_24s_8cud_DSP48_1__7 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module cnn_mac_muladd_5nbbk_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Conv_16_26_32_3_s 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 7     
	   3 Input     11 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 10    
	   3 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               14 Bit    Registers := 9     
	               11 Bit    Registers := 14    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 128   
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 29    
	                1 Bit    Registers := 64    
+---Muxes : 
	   3 Input     31 Bit        Muxes := 2     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   3 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 12    
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 97    
	   2 Input      8 Bit        Muxes := 13    
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 13    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	  25 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_fu_1554_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond6_fu_1415_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond7_fu_1339_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond5_fu_1299_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_1287_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_1269_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_1225_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_1281_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_1159_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_36_fu_1165_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "exitcond2_fu_1198_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ifzero_fu_1239_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1058_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1064_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_1124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2325_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data101" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_7021_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mul31_reg_17711_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_14_v_reg_17700_reg is absorbed into DSP mul31_reg_17711_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U124/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul31_reg_17711_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U123/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul31_reg_17711_reg.
DSP Report: register mul31_reg_17711_reg is absorbed into DSP mul31_reg_17711_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U124/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul31_reg_17711_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U124/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul31_reg_17711_reg.
DSP Report: Generating DSP mul16_reg_13309_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U109/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul16_reg_13309_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U109/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul16_reg_13309_reg.
DSP Report: register mul16_reg_13309_reg is absorbed into DSP mul16_reg_13309_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U109/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul16_reg_13309_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U109/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul16_reg_13309_reg.
DSP Report: Generating DSP mul_reg_12554_reg, operation Mode is: ((A:0x556)'*B'')'.
DSP Report: register arrayNo1_mid2_v_reg_12537_reg is absorbed into DSP mul_reg_12554_reg.
DSP Report: register cnn_mul_mul_10ns_bEo_U93/cnn_mul_mul_10ns_bEo_DSP48_3_U/a_reg_reg is absorbed into DSP mul_reg_12554_reg.
DSP Report: register cnn_mul_mul_10ns_bEo_U93/cnn_mul_mul_10ns_bEo_DSP48_3_U/b_reg_reg is absorbed into DSP mul_reg_12554_reg.
DSP Report: register mul_reg_12554_reg is absorbed into DSP mul_reg_12554_reg.
DSP Report: register cnn_mul_mul_10ns_bEo_U93/cnn_mul_mul_10ns_bEo_DSP48_3_U/p_reg_reg is absorbed into DSP mul_reg_12554_reg.
DSP Report: operator cnn_mul_mul_10ns_bEo_U93/cnn_mul_mul_10ns_bEo_DSP48_3_U/p_reg0 is absorbed into DSP mul_reg_12554_reg.
DSP Report: Generating DSP mul6_reg_13144_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U99/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul6_reg_13144_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U99/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul6_reg_13144_reg.
DSP Report: register mul6_reg_13144_reg is absorbed into DSP mul6_reg_13144_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U99/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul6_reg_13144_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U99/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul6_reg_13144_reg.
DSP Report: Generating DSP mul7_reg_13164_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U100/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul7_reg_13164_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U100/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul7_reg_13164_reg.
DSP Report: register mul7_reg_13164_reg is absorbed into DSP mul7_reg_13164_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U100/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul7_reg_13164_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U100/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul7_reg_13164_reg.
DSP Report: Generating DSP mul8_reg_13184_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U101/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul8_reg_13184_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U101/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul8_reg_13184_reg.
DSP Report: register mul8_reg_13184_reg is absorbed into DSP mul8_reg_13184_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U101/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul8_reg_13184_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U101/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul8_reg_13184_reg.
DSP Report: Generating DSP mul26_reg_16927_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U119/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul26_reg_16927_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U119/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul26_reg_16927_reg.
DSP Report: register mul26_reg_16927_reg is absorbed into DSP mul26_reg_16927_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U119/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul26_reg_16927_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U119/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul26_reg_16927_reg.
DSP Report: Generating DSP mul12_reg_13239_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U105/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul12_reg_13239_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U105/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul12_reg_13239_reg.
DSP Report: register mul12_reg_13239_reg is absorbed into DSP mul12_reg_13239_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U105/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul12_reg_13239_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U105/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul12_reg_13239_reg.
DSP Report: Generating DSP mul27_reg_17084_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_10_v_reg_17072_reg is absorbed into DSP mul27_reg_17084_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U120/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul27_reg_17084_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U120/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul27_reg_17084_reg.
DSP Report: register mul27_reg_17084_reg is absorbed into DSP mul27_reg_17084_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U120/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul27_reg_17084_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U120/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul27_reg_17084_reg.
DSP Report: Generating DSP mul13_reg_13254_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U106/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul13_reg_13254_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U106/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul13_reg_13254_reg.
DSP Report: register mul13_reg_13254_reg is absorbed into DSP mul13_reg_13254_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U106/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul13_reg_13254_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U106/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul13_reg_13254_reg.
DSP Report: Generating DSP mul28_reg_17241_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_11_v_reg_17229_reg is absorbed into DSP mul28_reg_17241_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U121/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul28_reg_17241_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U119/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul28_reg_17241_reg.
DSP Report: register mul28_reg_17241_reg is absorbed into DSP mul28_reg_17241_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U121/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul28_reg_17241_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U121/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul28_reg_17241_reg.
DSP Report: Generating DSP mul14_reg_13269_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U107/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul14_reg_13269_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U107/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul14_reg_13269_reg.
DSP Report: register mul14_reg_13269_reg is absorbed into DSP mul14_reg_13269_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U107/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul14_reg_13269_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U107/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul14_reg_13269_reg.
DSP Report: Generating DSP mul29_reg_17398_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_12_v_reg_17386_reg is absorbed into DSP mul29_reg_17398_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U122/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul29_reg_17398_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U122/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul29_reg_17398_reg.
DSP Report: register mul29_reg_17398_reg is absorbed into DSP mul29_reg_17398_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U122/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul29_reg_17398_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U122/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul29_reg_17398_reg.
DSP Report: Generating DSP mul30_reg_17555_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_13_v_reg_17543_reg is absorbed into DSP mul30_reg_17555_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U123/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul30_reg_17555_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U123/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul30_reg_17555_reg.
DSP Report: register mul30_reg_17555_reg is absorbed into DSP mul30_reg_17555_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U123/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul30_reg_17555_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U123/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul30_reg_17555_reg.
DSP Report: Generating DSP mul24_reg_16613_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U117/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul24_reg_16613_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U117/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul24_reg_16613_reg.
DSP Report: register mul24_reg_16613_reg is absorbed into DSP mul24_reg_16613_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U117/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul24_reg_16613_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U117/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul24_reg_16613_reg.
DSP Report: Generating DSP mul4_reg_13119_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U97/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul4_reg_13119_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U97/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul4_reg_13119_reg.
DSP Report: register mul4_reg_13119_reg is absorbed into DSP mul4_reg_13119_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U97/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul4_reg_13119_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U97/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul4_reg_13119_reg.
DSP Report: Generating DSP mul18_reg_15671_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U111/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul18_reg_15671_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U111/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul18_reg_15671_reg.
DSP Report: register mul18_reg_15671_reg is absorbed into DSP mul18_reg_15671_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U111/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul18_reg_15671_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U111/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul18_reg_15671_reg.
DSP Report: Generating DSP mul3_reg_13114_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U96/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul3_reg_13114_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U97/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul3_reg_13114_reg.
DSP Report: register mul3_reg_13114_reg is absorbed into DSP mul3_reg_13114_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U96/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul3_reg_13114_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U96/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul3_reg_13114_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_7626_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten1_fu_7608_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mul15_reg_13279_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U108/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul15_reg_13279_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U108/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul15_reg_13279_reg.
DSP Report: register mul15_reg_13279_reg is absorbed into DSP mul15_reg_13279_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U108/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul15_reg_13279_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U108/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul15_reg_13279_reg.
DSP Report: Generating DSP mul23_reg_16456_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_6_v_reg_16444_reg is absorbed into DSP mul23_reg_16456_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U116/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul23_reg_16456_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U116/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul23_reg_16456_reg.
DSP Report: register mul23_reg_16456_reg is absorbed into DSP mul23_reg_16456_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U116/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul23_reg_16456_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U116/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul23_reg_16456_reg.
DSP Report: Generating DSP mul21_reg_16142_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U114/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul21_reg_16142_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U114/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul21_reg_16142_reg.
DSP Report: register mul21_reg_16142_reg is absorbed into DSP mul21_reg_16142_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U114/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul21_reg_16142_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U114/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul21_reg_16142_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_7083_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP mul25_reg_16770_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U118/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul25_reg_16770_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U118/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul25_reg_16770_reg.
DSP Report: register mul25_reg_16770_reg is absorbed into DSP mul25_reg_16770_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U118/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul25_reg_16770_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U118/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul25_reg_16770_reg.
DSP Report: Generating DSP mul22_reg_16299_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_5_v_reg_16287_reg is absorbed into DSP mul22_reg_16299_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U115/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul22_reg_16299_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U115/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul22_reg_16299_reg.
DSP Report: register mul22_reg_16299_reg is absorbed into DSP mul22_reg_16299_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U115/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul22_reg_16299_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U115/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul22_reg_16299_reg.
DSP Report: Generating DSP mul20_reg_15985_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_3_v_reg_15973_reg is absorbed into DSP mul20_reg_15985_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U113/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul20_reg_15985_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U113/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul20_reg_15985_reg.
DSP Report: register mul20_reg_15985_reg is absorbed into DSP mul20_reg_15985_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U113/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul20_reg_15985_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U113/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul20_reg_15985_reg.
DSP Report: Generating DSP mul19_reg_15828_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register buf_V_1_2_v_reg_15816_reg is absorbed into DSP mul19_reg_15828_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U112/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul19_reg_15828_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U112/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul19_reg_15828_reg.
DSP Report: register mul19_reg_15828_reg is absorbed into DSP mul19_reg_15828_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U112/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul19_reg_15828_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U112/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul19_reg_15828_reg.
DSP Report: Generating DSP mul17_reg_14569_reg, operation Mode is: ((A:0xaab)'*B'')'.
DSP Report: register tmp_34_reg_14022_reg is absorbed into DSP mul17_reg_14569_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U110/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul17_reg_14569_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U110/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul17_reg_14569_reg.
DSP Report: register mul17_reg_14569_reg is absorbed into DSP mul17_reg_14569_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U110/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul17_reg_14569_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U110/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul17_reg_14569_reg.
DSP Report: Generating DSP mul2_reg_13089_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U95/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul2_reg_13089_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U95/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul2_reg_13089_reg.
DSP Report: register mul2_reg_13089_reg is absorbed into DSP mul2_reg_13089_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U95/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul2_reg_13089_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U95/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul2_reg_13089_reg.
DSP Report: Generating DSP mul1_reg_13084_reg, operation Mode is: ((A:0xaab)'*B2)'.
DSP Report: register cnn_mul_mul_13ns_bFp_U94/cnn_mul_mul_13ns_bFp_DSP48_4_U/b_reg_reg is absorbed into DSP mul1_reg_13084_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U95/cnn_mul_mul_13ns_bFp_DSP48_4_U/a_reg_reg is absorbed into DSP mul1_reg_13084_reg.
DSP Report: register mul1_reg_13084_reg is absorbed into DSP mul1_reg_13084_reg.
DSP Report: register cnn_mul_mul_13ns_bFp_U94/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg_reg is absorbed into DSP mul1_reg_13084_reg.
DSP Report: operator cnn_mul_mul_13ns_bFp_U94/cnn_mul_mul_13ns_bFp_DSP48_4_U/p_reg0 is absorbed into DSP mul1_reg_13084_reg.
DSP Report: Generating DSP r_V_1_reg_12484_reg, operation Mode is: (A''*B2)'.
DSP Report: register cnn_mul_mul_24s_8cud_U92/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_1_reg_12484_reg.
DSP Report: register r_V_reg_12469_reg is absorbed into DSP r_V_1_reg_12484_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U91/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_1_reg_12484_reg.
DSP Report: register r_V_1_reg_12484_reg is absorbed into DSP r_V_1_reg_12484_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U91/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_1_reg_12484_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U91/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_1_reg_12484_reg.
DSP Report: Generating DSP r_V_3_reg_12499_reg, operation Mode is: (A2*B2)'.
DSP Report: register cnn_mul_mul_24s_8cud_U92/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_3_reg_12499_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U92/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_3_reg_12499_reg.
DSP Report: register r_V_3_reg_12499_reg is absorbed into DSP r_V_3_reg_12499_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U92/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_3_reg_12499_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U92/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_3_reg_12499_reg.
DSP Report: Generating DSP mul11_reg_13224_reg, operation Mode is: ((A:0x2aab)'*B'')'.
DSP Report: register B is absorbed into DSP mul11_reg_13224_reg.
DSP Report: register B is absorbed into DSP mul11_reg_13224_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U104/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul11_reg_13224_reg.
DSP Report: register mul11_reg_13224_reg is absorbed into DSP mul11_reg_13224_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U104/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul11_reg_13224_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U104/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul11_reg_13224_reg.
DSP Report: Generating DSP mul10_reg_13204_reg, operation Mode is: ((A:0x2aab)'*B2)'.
DSP Report: register cnn_mul_mul_15ns_bGp_U103/cnn_mul_mul_15ns_bGp_DSP48_5_U/b_reg_reg is absorbed into DSP mul10_reg_13204_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U103/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul10_reg_13204_reg.
DSP Report: register mul10_reg_13204_reg is absorbed into DSP mul10_reg_13204_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U103/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul10_reg_13204_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U103/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul10_reg_13204_reg.
DSP Report: Generating DSP mul9_reg_13199_reg, operation Mode is: ((A:0x2aab)'*B'')'.
DSP Report: register B is absorbed into DSP mul9_reg_13199_reg.
DSP Report: register B is absorbed into DSP mul9_reg_13199_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U103/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul9_reg_13199_reg.
DSP Report: register mul9_reg_13199_reg is absorbed into DSP mul9_reg_13199_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U102/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul9_reg_13199_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U102/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul9_reg_13199_reg.
DSP Report: Generating DSP mul5_reg_13139_reg, operation Mode is: ((A:0x2aab)'*B'')'.
DSP Report: register B is absorbed into DSP mul5_reg_13139_reg.
DSP Report: register B is absorbed into DSP mul5_reg_13139_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U98/cnn_mul_mul_15ns_bGp_DSP48_5_U/a_reg_reg is absorbed into DSP mul5_reg_13139_reg.
DSP Report: register mul5_reg_13139_reg is absorbed into DSP mul5_reg_13139_reg.
DSP Report: register cnn_mul_mul_15ns_bGp_U98/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg_reg is absorbed into DSP mul5_reg_13139_reg.
DSP Report: operator cnn_mul_mul_15ns_bGp_U98/cnn_mul_mul_15ns_bGp_DSP48_5_U/p_reg0 is absorbed into DSP mul5_reg_13139_reg.
INFO: [Synth 8-5544] ROM "data81" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_104_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_6_reg_303_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_4_reg_233_reg is absorbed into DSP r_V_6_reg_303_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_6_reg_303_reg.
DSP Report: register r_V_reg_249_reg is absorbed into DSP r_V_6_reg_303_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_6_reg_303_reg.
DSP Report: register r_V_6_reg_303_reg is absorbed into DSP r_V_6_reg_303_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_6_reg_303_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U3/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_6_reg_303_reg.
DSP Report: Generating DSP r_V_s_reg_318_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_data_V_1_reg_216_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: register r_V_s_reg_318_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U4/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_318_reg.
DSP Report: Generating DSP r_V_4_reg_264_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_data_V_2_reg_221_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register r_V_3_reg_244_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register r_V_4_reg_264_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_reg_264_reg.
DSP Report: Generating DSP r_V_5_reg_279_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_data_V_2_reg_221_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U1/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: register r_V_5_reg_279_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_5_reg_279_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U2/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_5_reg_279_reg.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1159_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_36_fu_1165_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_5_reg_1688_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_88_reg_1649_reg is absorbed into DSP r_V_5_reg_1688_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_5_reg_1688_reg.
DSP Report: register r_V_reg_1673_reg is absorbed into DSP r_V_5_reg_1688_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_5_reg_1688_reg.
DSP Report: register r_V_5_reg_1688_reg is absorbed into DSP r_V_5_reg_1688_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_5_reg_1688_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_5_reg_1688_reg.
DSP Report: Generating DSP r_V_s_reg_1703_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_88_reg_1649_reg is absorbed into DSP r_V_s_reg_1703_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U13/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_1703_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U12/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_s_reg_1703_reg.
DSP Report: register r_V_s_reg_1703_reg is absorbed into DSP r_V_s_reg_1703_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U13/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_1703_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U13/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_1703_reg.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_19_fu_3890_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_8331_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_3896_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_3956_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_4072_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_8349_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_3_reg_8567_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_41_reg_8528_reg is absorbed into DSP r_V_3_reg_8567_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U138/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_3_reg_8567_reg.
DSP Report: register r_V_reg_8552_reg is absorbed into DSP r_V_3_reg_8567_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U138/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_3_reg_8567_reg.
DSP Report: register r_V_3_reg_8567_reg is absorbed into DSP r_V_3_reg_8567_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U138/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_3_reg_8567_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U138/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_3_reg_8567_reg.
DSP Report: Generating DSP r_V_s_reg_8582_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_41_reg_8528_reg is absorbed into DSP r_V_s_reg_8582_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U139/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_8582_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U138/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_s_reg_8582_reg.
DSP Report: register r_V_s_reg_8582_reg is absorbed into DSP r_V_s_reg_8582_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U139/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_8582_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U139/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_8582_reg.
DSP Report: Generating DSP mul_reg_11542_reg, operation Mode is: ((A:0xe39)'*B'')'.
DSP Report: register j_mid2_reg_11519_reg is absorbed into DSP mul_reg_11542_reg.
DSP Report: register cnn_mul_mul_11ns_dLJ_U140/cnn_mul_mul_11ns_dLJ_DSP48_6_U/a_reg_reg is absorbed into DSP mul_reg_11542_reg.
DSP Report: register cnn_mul_mul_11ns_dLJ_U140/cnn_mul_mul_11ns_dLJ_DSP48_6_U/b_reg_reg is absorbed into DSP mul_reg_11542_reg.
DSP Report: register mul_reg_11542_reg is absorbed into DSP mul_reg_11542_reg.
DSP Report: register cnn_mul_mul_11ns_dLJ_U140/cnn_mul_mul_11ns_dLJ_DSP48_6_U/p_reg_reg is absorbed into DSP mul_reg_11542_reg.
DSP Report: operator cnn_mul_mul_11ns_dLJ_U140/cnn_mul_mul_11ns_dLJ_DSP48_6_U/p_reg0 is absorbed into DSP mul_reg_11542_reg.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_1058_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2307_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_12_fu_1064_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond7_fu_1124_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten8_fu_1186_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_2325_p2" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP r_V_2_reg_2481_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_21_reg_2442_reg is absorbed into DSP r_V_2_reg_2481_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U156/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_2_reg_2481_reg.
DSP Report: register r_V_reg_2466_reg is absorbed into DSP r_V_2_reg_2481_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U156/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_2_reg_2481_reg.
DSP Report: register r_V_2_reg_2481_reg is absorbed into DSP r_V_2_reg_2481_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U156/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_2_reg_2481_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U156/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_2_reg_2481_reg.
DSP Report: Generating DSP r_V_7_reg_2496_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_21_reg_2442_reg is absorbed into DSP r_V_7_reg_2496_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U157/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_7_reg_2496_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U156/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_7_reg_2496_reg.
DSP Report: register r_V_7_reg_2496_reg is absorbed into DSP r_V_7_reg_2496_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U157/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_7_reg_2496_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U157/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_7_reg_2496_reg.
DSP Report: Generating DSP tmp_109_reg_3478_reg, operation Mode is: (C'+(A''*(B:0xd)')')'.
DSP Report: register cnn_mac_muladd_4ndRK_U159/cnn_mac_muladd_4ndRK_DSP48_8_U/b_reg_reg is absorbed into DSP tmp_109_reg_3478_reg.
DSP Report: register A is absorbed into DSP tmp_109_reg_3478_reg.
DSP Report: register A is absorbed into DSP tmp_109_reg_3478_reg.
DSP Report: register newIndex1_reg_3472_reg is absorbed into DSP tmp_109_reg_3478_reg.
DSP Report: register tmp_109_reg_3478_reg is absorbed into DSP tmp_109_reg_3478_reg.
DSP Report: register cnn_mac_muladd_4ndRK_U159/cnn_mac_muladd_4ndRK_DSP48_8_U/m_reg_reg is absorbed into DSP tmp_109_reg_3478_reg.
DSP Report: operator cnn_mac_muladd_4ndRK_U159/cnn_mac_muladd_4ndRK_DSP48_8_U/p is absorbed into DSP tmp_109_reg_3478_reg.
DSP Report: operator cnn_mac_muladd_4ndRK_U159/cnn_mac_muladd_4ndRK_DSP48_8_U/m is absorbed into DSP tmp_109_reg_3478_reg.
DSP Report: Generating DSP tmp_129_reg_2774_reg, operation Mode is: (C'+(A''*(B:0xb)')')'.
DSP Report: register cnn_mac_muladd_4ndQK_U158/cnn_mac_muladd_4ndQK_DSP48_7_U/b_reg_reg is absorbed into DSP tmp_129_reg_2774_reg.
DSP Report: register A is absorbed into DSP tmp_129_reg_2774_reg.
DSP Report: register A is absorbed into DSP tmp_129_reg_2774_reg.
DSP Report: register C is absorbed into DSP tmp_129_reg_2774_reg.
DSP Report: register tmp_129_reg_2774_reg is absorbed into DSP tmp_129_reg_2774_reg.
DSP Report: register cnn_mac_muladd_4ndQK_U158/cnn_mac_muladd_4ndQK_DSP48_7_U/m_reg_reg is absorbed into DSP tmp_129_reg_2774_reg.
DSP Report: operator cnn_mac_muladd_4ndQK_U158/cnn_mac_muladd_4ndQK_DSP48_7_U/p is absorbed into DSP tmp_129_reg_2774_reg.
DSP Report: operator cnn_mac_muladd_4ndQK_U158/cnn_mac_muladd_4ndQK_DSP48_7_U/m is absorbed into DSP tmp_129_reg_2774_reg.
DSP Report: Generating DSP B_V_3_9_addr_reg_3483_reg, operation Mode is: (C'+(A''*(B:0xb)')')'.
DSP Report: register cnn_mac_muladd_4ndRK_U160/cnn_mac_muladd_4ndRK_DSP48_8_U/b_reg_reg is absorbed into DSP B_V_3_9_addr_reg_3483_reg.
DSP Report: register A is absorbed into DSP B_V_3_9_addr_reg_3483_reg.
DSP Report: register A is absorbed into DSP B_V_3_9_addr_reg_3483_reg.
DSP Report: register newIndex1_reg_3472_reg is absorbed into DSP B_V_3_9_addr_reg_3483_reg.
DSP Report: register B_V_3_9_addr_reg_3483_reg is absorbed into DSP B_V_3_9_addr_reg_3483_reg.
DSP Report: register cnn_mac_muladd_4ndRK_U160/cnn_mac_muladd_4ndRK_DSP48_8_U/m_reg_reg is absorbed into DSP B_V_3_9_addr_reg_3483_reg.
DSP Report: operator cnn_mac_muladd_4ndRK_U160/cnn_mac_muladd_4ndRK_DSP48_8_U/p is absorbed into DSP B_V_3_9_addr_reg_3483_reg.
DSP Report: operator cnn_mac_muladd_4ndRK_U160/cnn_mac_muladd_4ndRK_DSP48_8_U/m is absorbed into DSP B_V_3_9_addr_reg_3483_reg.
INFO: [Synth 8-5544] ROM "data71" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_s_fu_2737_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_3922_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_26_fu_2743_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten2_fu_2804_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten4_fu_2964_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten6_fu_2976_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten5_fu_2952_p2" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
DSP Report: Generating DSP r_V_4_reg_4090_reg, operation Mode is: (A''*B'')'.
DSP Report: register tmp_V_61_reg_4051_reg is absorbed into DSP r_V_4_reg_4090_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_4_reg_4090_reg.
DSP Report: register r_V_reg_4075_reg is absorbed into DSP r_V_4_reg_4090_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP r_V_4_reg_4090_reg.
DSP Report: register r_V_4_reg_4090_reg is absorbed into DSP r_V_4_reg_4090_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP r_V_4_reg_4090_reg.
DSP Report: operator cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP r_V_4_reg_4090_reg.
DSP Report: Generating DSP r_V_s_reg_4105_reg, operation Mode is: (A2*B'')'.
DSP Report: register tmp_V_61_reg_4051_reg is absorbed into DSP r_V_s_reg_4105_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U21/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP r_V_s_reg_4105_reg.
DSP Report: register cnn_mul_mul_16s_8bkb_U20/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP r_V_s_reg_4105_reg.
DSP Report: register r_V_s_reg_4105_reg is absorbed into DSP r_V_s_reg_4105_reg.
DSP Report: register cnn_mul_mul_24s_8cud_U21/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP r_V_s_reg_4105_reg.
DSP Report: operator cnn_mul_mul_24s_8cud_U21/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP r_V_s_reg_4105_reg.
DSP Report: Generating DSP tmp_177_reg_4181_reg, operation Mode is: (C'+(A''*(B:0x1a)')')'.
DSP Report: register cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/b_reg_reg is absorbed into DSP tmp_177_reg_4181_reg.
DSP Report: register A is absorbed into DSP tmp_177_reg_4181_reg.
DSP Report: register A is absorbed into DSP tmp_177_reg_4181_reg.
DSP Report: register C is absorbed into DSP tmp_177_reg_4181_reg.
DSP Report: register tmp_177_reg_4181_reg is absorbed into DSP tmp_177_reg_4181_reg.
DSP Report: register cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/m_reg_reg is absorbed into DSP tmp_177_reg_4181_reg.
DSP Report: operator cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/p is absorbed into DSP tmp_177_reg_4181_reg.
DSP Report: operator cnn_mac_muladd_5nbbk_U22/cnn_mac_muladd_5nbbk_DSP48_2_U/m is absorbed into DSP tmp_177_reg_4181_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/r_V_8_reg_287_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_111_reg_247_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_8_reg_287_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_8bkb_U175/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_8_reg_287_reg.
DSP Report: register AXI_DMA_MASTER_U0/r_V_6_reg_267_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_8_reg_287_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_8bkb_U175/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_8_reg_287_reg.
DSP Report: register AXI_DMA_MASTER_U0/r_V_8_reg_287_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_8_reg_287_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_8bkb_U175/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_8_reg_287_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_8bkb_U175/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_U0/r_V_8_reg_287_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/r_V_9_reg_302_reg, operation Mode is: (A2*BCIN2)'.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_24s_8cud_U176/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_9_reg_302_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_8bkb_U175/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_9_reg_302_reg.
DSP Report: register AXI_DMA_MASTER_U0/r_V_9_reg_302_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_9_reg_302_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_24s_8cud_U176/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_9_reg_302_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_24s_8cud_U176/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_U0/r_V_9_reg_302_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/r_V_7_reg_337_reg, operation Mode is: (A''*B'')'.
DSP Report: register AXI_DMA_MASTER_U0/tmp_V_115_reg_260_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_7_reg_337_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_8bkb_U177/cnn_mul_mul_16s_8bkb_DSP48_0_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_7_reg_337_reg.
DSP Report: register AXI_DMA_MASTER_U0/r_V_reg_272_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_7_reg_337_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_8bkb_U177/cnn_mul_mul_16s_8bkb_DSP48_0_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_7_reg_337_reg.
DSP Report: register AXI_DMA_MASTER_U0/r_V_7_reg_337_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_7_reg_337_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_16s_8bkb_U177/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_7_reg_337_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_16s_8bkb_U177/cnn_mul_mul_16s_8bkb_DSP48_0_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_U0/r_V_7_reg_337_reg.
DSP Report: Generating DSP AXI_DMA_MASTER_U0/r_V_s_reg_352_reg, operation Mode is: (A2*B'')'.
DSP Report: register AXI_DMA_MASTER_U0/reg_106_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_s_reg_352_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_24s_8cud_U178/cnn_mul_mul_24s_8cud_DSP48_1_U/b_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_s_reg_352_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_24s_8cud_U178/cnn_mul_mul_24s_8cud_DSP48_1_U/a_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_s_reg_352_reg.
DSP Report: register AXI_DMA_MASTER_U0/r_V_s_reg_352_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_s_reg_352_reg.
DSP Report: register AXI_DMA_MASTER_U0/cnn_mul_mul_24s_8cud_U178/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg_reg is absorbed into DSP AXI_DMA_MASTER_U0/r_V_s_reg_352_reg.
DSP Report: operator AXI_DMA_MASTER_U0/cnn_mul_mul_24s_8cud_U178/cnn_mul_mul_24s_8cud_DSP48_1_U/p_reg0 is absorbed into DSP AXI_DMA_MASTER_U0/r_V_s_reg_352_reg.
INFO: [Synth 8-5583] The signal B_V_0_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal B_V_193_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-5583] The signal B_V_294_U/Conv_1_28_16_3_s_Ffa_ram_U/ram_reg is implemented as block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (6 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3971] The signal B_V_1_2_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal B_V_1_1_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][12]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][10]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][12]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][10]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[1].divisor_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][11]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].divisor_tmp_reg[1][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].divisor_tmp_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][0]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][11]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][1]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][2]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][3]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][3]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][4]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][4]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/divisor_tmp_reg[0][5]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][5]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][6]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][7]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][8]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][9]' (FDRE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[1].divisor_tmp_reg[2][0]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[1].divisor_tmp_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][1]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][2]' (FDE) to 'inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].divisor_tmp_reg[1][5]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_10ns_6nsbAo_U28/\cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_10ns_6nsbAo_U28/\cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U36/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U36/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_10ns_6nsbAo_U28/\cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U36/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/remd_tmp_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/remd_tmp_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].remd_tmp_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].remd_tmp_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_10ns_6nsbAo_U28/\cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U36/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_10ns_6nsbAo_U28/\cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[0].remd_tmp_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U36/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[0].remd_tmp_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[0].remd_tmp_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[1].remd_tmp_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[1].remd_tmp_reg[2][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_10ns_6nsbAo_U28/\cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U36/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_10ns_6nsbAo_U28/\cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].remd_tmp_reg[2][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U36/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[1].remd_tmp_reg[2][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[1].remd_tmp_reg[2][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[2].remd_tmp_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[2].remd_tmp_reg[3][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_10ns_6nsbAo_U28/\cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[2].remd_tmp_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[2].remd_tmp_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U36/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_10ns_6nsbAo_U28/\cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].remd_tmp_reg[3][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U36/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U41/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[2].remd_tmp_reg[3][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U89/\cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[2].remd_tmp_reg[3][9] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/\cnn_urem_13ns_6nsbDo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U34/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[3].remd_tmp_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/\cnn_urem_12s_6ns_bCo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_13ns_6nsbDo_U42/\cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[3].remd_tmp_reg[4][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U35/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].remd_tmp_reg[4][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_12s_6ns_bCo_U40/\cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].remd_tmp_reg[4][10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U83/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/Pool_32_24_4_U0i_13_2/cnn_urem_11ns_6nsbBo_U87/\cnn_urem_11ns_6nsbBo_div_U/divisor0_reg[4] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/remd_tmp_reg[0][8]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][4]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][3]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][2]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][1]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][0]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][8]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][7]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][6]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][5]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][4]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][3]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][2]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][1]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][0]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/divisor0_reg[4]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].remd_tmp_reg[8][8]) is unused and will be removed from module cnn_urem_10ns_6nsbAo.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/remd_tmp_reg[0][11]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[0].dividend_tmp_reg[1][0]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[1].dividend_tmp_reg[2][1]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[1].dividend_tmp_reg[2][0]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[2].dividend_tmp_reg[3][2]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[2].dividend_tmp_reg[3][1]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[2].dividend_tmp_reg[3][0]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[3].dividend_tmp_reg[4][3]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[3].dividend_tmp_reg[4][2]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[3].dividend_tmp_reg[4][1]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[3].dividend_tmp_reg[4][0]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[4].dividend_tmp_reg[5][4]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[4].dividend_tmp_reg[5][3]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[4].dividend_tmp_reg[5][2]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[4].dividend_tmp_reg[5][1]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[4].dividend_tmp_reg[5][0]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[5].dividend_tmp_reg[6][5]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[5].dividend_tmp_reg[6][4]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[5].dividend_tmp_reg[6][3]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[5].dividend_tmp_reg[6][2]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[5].dividend_tmp_reg[6][1]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[5].dividend_tmp_reg[6][0]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][6]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][5]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][4]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][3]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][2]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][1]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][0]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][7]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][6]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][5]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][4]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][3]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][2]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][1]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][0]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][8]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][7]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][6]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][5]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][4]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][3]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][2]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][1]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][0]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[9].dividend_tmp_reg[10][9]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[9].dividend_tmp_reg[10][8]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[9].dividend_tmp_reg[10][7]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[9].dividend_tmp_reg[10][6]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[9].dividend_tmp_reg[10][5]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
WARNING: [Synth 8-3332] Sequential element (cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[9].dividend_tmp_reg[10][4]) is unused and will be removed from module cnn_urem_13ns_6nsbDo__1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:32 ; elapsed = 00:04:00 . Memory (MB): peak = 1121.480 ; gain = 767.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_3_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|FC_128_10_s_B_V_3_3_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_3_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|FC_128_10_s_B_V_3_9_ram:  | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d15000_A:         | mem_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w8_d20000_A:         | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d500_A:           | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d2000_A:          | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------------------------+----------------------------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name                    | RTL Object                                                     | Inference      | Size (Depth x Width) | Primitives                     | 
+-------------------------------+----------------------------------------------------------------+----------------+----------------------+--------------------------------+
|inst                           | Conv_1_28_16_3_U0/A_V_27_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_26_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_25_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_24_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_23_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_22_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_21_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_20_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_19_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_18_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_17_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_16_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_15_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_14_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_13_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_12_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_11_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_10_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_9_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_8_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_7_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_6_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_5_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_492_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_391_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_290_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_189_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst                           | Conv_1_28_16_3_U0/A_V_0_U/Conv_1_28_16_3_s_dEe_ram_U/ram_reg   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_58_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_59_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_50_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_51_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_46_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_47_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_42_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_43_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_34_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_35_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_26_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_27_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_18_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_19_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_14_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_15_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_10_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_11_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_2_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_3_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_62_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_63_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_60_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_61_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_56_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_57_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_54_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_55_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_52_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_53_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_48_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_49_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_44_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_45_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_40_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_41_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_38_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_39_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_36_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_37_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_32_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_33_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_30_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_31_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_28_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_29_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_24_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_25_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_22_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_23_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_20_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_21_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_16_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_17_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_12_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_13_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_8_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_9_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_6_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_7_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_4_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_5_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_0_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_1_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg                   | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_7_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                    | User Attribute | 16 x 8               | RAM16X1D x 8                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_6_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                    | User Attribute | 16 x 8               | RAM16X1D x 8                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_2_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                    | User Attribute | 16 x 8               | RAM16X1D x 8                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_1_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                    | User Attribute | 16 x 8               | RAM16X1D x 8                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_5_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                    | User Attribute | 16 x 8               | RAM16X1D x 8                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_0_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg                    | User Attribute | 16 x 8               | RAM16X1D x 8                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_8_U/FC_128_10_s_A_V_3_3_ram_U/ram_reg                    | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_9_U/FC_128_10_s_A_V_3_9_ram_U/ram_reg                    | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_4_U/FC_128_10_s_A_V_3_3_ram_U/ram_reg                    | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_3_U/FC_128_10_s_A_V_3_3_ram_U/ram_reg                    | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_24_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_23_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_22_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_21_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_18_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_16_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_14_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_12_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_11_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_9_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                   | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_8_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                   | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_7_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                   | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_6_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                   | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_5_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                   | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_4_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                   | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                   | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_2_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                   | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_1_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                   | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_0_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                   | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_25_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg                  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
+-------------------------------+----------------------------------------------------------------+----------------+----------------------+--------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping            | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0x556)'*B'')'      | 10     | 12     | -      | -      | 22     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0xaab)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_13ns_bFp_DSP48_4 | ((A:0xaab)'*B2)'       | 11     | 13     | -      | -      | 24     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_24s_8cud_DSP48_1 | (A''*B2)'              | 16     | 8      | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_24s_8cud_DSP48_1 | (A2*B2)'               | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0x2aab)'*B'')'     | 13     | 15     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_15ns_bGp_DSP48_5 | ((A:0x2aab)'*B2)'      | 13     | 15     | -      | -      | 28     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0x2aab)'*B'')'     | 13     | 15     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | ((A:0x2aab)'*B'')'     | 13     | 15     | -      | -      | 28     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|AXI_DMA_SLAVE                | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_1_28_16_3_s             | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|FC_1152_128_s                | ((A:0xe39)'*B'')'      | 11     | 13     | -      | -      | 24     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s                  | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|FC_128_10_s                  | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_4ndRK_DSP48_8 | (C'+(A''*(B:0xd)')')'  | 8      | 8      | 5      | -      | 8      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_4ndQK_DSP48_7 | (C'+(A''*(B:0xb)')')'  | 8      | 8      | 6      | -      | 7      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_4ndRK_DSP48_8 | (C'+(A''*(B:0xb)')')'  | 8      | 8      | 5      | -      | 7      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|Conv_16_26_32_3_s            | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
|cnn_mac_muladd_5nbbk_DSP48_2 | (C'+(A''*(B:0x1a)')')' | 10     | 10     | 6      | -      | 9      | 2    | 1    | 1    | -    | -     | 1    | 1    | 
|cnn                          | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|cnn_mul_mul_24s_8cud_DSP48_1 | (A2*BCIN2)'            | 24     | 8      | -      | -      | 32     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|cnn                          | (A''*B'')'             | 16     | 8      | -      | -      | 24     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|cnn                          | (A2*B'')'              | 24     | 8      | -      | -      | 32     | 1    | 2    | -    | -    | -     | 1    | 1    | 
+-----------------------------+------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_0/A_V_4_0_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_0/A_V_4_0_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_1/A_V_4_1_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_1/A_V_4_1_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_2/A_V_4_2_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_2/A_V_4_2_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_3/A_V_4_3_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_3/A_V_4_3_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_4/A_V_4_4_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_4/A_V_4_4_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_5/A_V_4_5_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_5/A_V_4_5_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_6/A_V_4_6_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_6/A_V_4_6_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_7/A_V_4_7_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_7/A_V_4_7_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_8/A_V_4_8_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_8/A_V_4_8_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_9/A_V_4_9_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_9/A_V_4_9_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_10/A_V_4_10_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_10/A_V_4_10_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_11/A_V_4_11_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_11/A_V_4_11_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_12/A_V_4_12_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_12/A_V_4_12_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_13/A_V_4_13_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_13/A_V_4_13_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_14/A_V_4_14_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_14/A_V_4_14_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_15/A_V_4_15_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_15/A_V_4_15_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_16/A_V_4_16_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_16/A_V_4_16_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_17/A_V_4_17_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_17/A_V_4_17_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_18/A_V_4_18_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_18/A_V_4_18_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_19/A_V_4_19_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_19/A_V_4_19_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_20/A_V_4_20_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_20/A_V_4_20_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_21/A_V_4_21_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_21/A_V_4_21_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_22/A_V_4_22_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_22/A_V_4_22_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_23/A_V_4_23_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0i_13_2/i_13_23/A_V_4_23_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_123/connect_0_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_131/connect_1_V_V_U/mem_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_131/connect_1_V_V_U/mem_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_131/connect_1_V_V_U/mem_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_131/connect_1_V_V_U/mem_reg_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_140/connect_2_V_V_U/mem_reg_0_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_140/connect_2_V_V_U/mem_reg_0_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_140/connect_2_V_V_U/mem_reg_0_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_140/connect_2_V_V_U/mem_reg_0_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_140/connect_2_V_V_U/mem_reg_0_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_140/connect_2_V_V_U/mem_reg_0_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_140/connect_2_V_V_U/mem_reg_0_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_140/connect_2_V_V_U/mem_reg_0_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_0/i_13_149/connect_4_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_1/i_13_0/connect_5_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_1/i_13_1/connect_3_V_V_U/mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_1/Conv_16_26_32_3_U0/i_13_0/B_V_1_2_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_1/Conv_16_26_32_3_U0/i_13_0/B_V_1_2_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_1/Conv_16_26_32_3_U0/i_13_1/B_V_1_1_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_13_1/Conv_16_26_32_3_U0/i_13_2/B_V_1_0_U/Conv_16_26_32_3_sIfE_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Pool_32_24_4_s__GB0 |           1|     14906|
|2     |Pool_32_24_4_s__GB1 |           1|      2347|
|3     |Pool_32_24_4_s__GB2 |           1|      1977|
|4     |Pool_32_24_4_s__GB3 |           1|      2864|
|5     |Pool_32_24_4_s__GB4 |           1|      4378|
|6     |cnn__GCB0           |           1|     44711|
|7     |cnn__GCB1           |           1|     24823|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:53 ; elapsed = 00:04:23 . Memory (MB): peak = 1153.656 ; gain = 799.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:15 ; elapsed = 00:04:46 . Memory (MB): peak = 1211.570 ; gain = 857.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Pool_32_24_4_s_A_bck_ram: | ram_reg    | 1 K x 8(WRITE_FIRST)   | W | R | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|Conv_1_28_16_3_s_Ffa_ram: | ram_reg    | 64 x 8(WRITE_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_1152_128_s_B_VbIp_ram: | ram_reg    | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_3_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|FC_128_10_s_B_V_3_3_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_0_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R | 256 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|FC_128_10_s_B_V_3_3_ram:  | ram_reg    | 256 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|FC_128_10_s_B_V_3_9_ram:  | ram_reg    | 128 x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d15000_A:         | mem_reg    | 16 K x 8(READ_FIRST)   | W |   | 16 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 4      | 
|fifo_w8_d20000_A:         | mem_reg    | 32 K x 8(READ_FIRST)   | W |   | 32 K x 8(WRITE_FIRST)  |   | R | Port A and B     | 0      | 8      | 
|fifo_w8_d1000_A:          | mem_reg    | 1 K x 8(READ_FIRST)    | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d500_A:           | mem_reg    | 512 x 8(READ_FIRST)    | W |   | 512 x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|fifo_w8_d2000_A:          | mem_reg    | 2 K x 8(READ_FIRST)    | W |   | 2 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|Conv_16_26_32_3_sIfE_ram: | ram_reg    | 2 K x 8(WRITE_FIRST)   | W | R | 2 K x 8(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+-------------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|Module Name                    | RTL Object                                    | Inference      | Size (Depth x Width) | Primitives                     | 
+-------------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+
|inst/i_13_0/FC_1152_128_U0     | A_V_2_58_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_59_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_50_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_51_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_46_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_47_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_42_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_43_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_34_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_35_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_26_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_27_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_18_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_19_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_14_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_15_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_10_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_11_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_2_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_3_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_62_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_63_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_60_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_61_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_56_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_57_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_54_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_55_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_52_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_53_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_48_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_49_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_44_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_45_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_40_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_41_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_38_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_39_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_36_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_37_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_32_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_33_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_30_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_31_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_28_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_29_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_24_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_25_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_22_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_23_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_20_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_21_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_16_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_17_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_12_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_13_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_8_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_9_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_6_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_7_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_4_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_5_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_0_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_1152_128_U0     | A_V_2_1_U/FC_1152_128_s_A_VbHp_ram_U/ram_reg  | User Attribute | 32 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_7_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM16X1D x 8                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_6_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM16X1D x 8                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_2_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM16X1D x 8                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_1_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM16X1D x 8                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_5_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM16X1D x 8                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_0_U/FC_128_10_s_A_V_3_0_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM16X1D x 8                   | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_8_U/FC_128_10_s_A_V_3_3_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_9_U/FC_128_10_s_A_V_3_9_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_4_U/FC_128_10_s_A_V_3_3_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/i_13_0/FC_128_10_U0       | A_V_3_3_U/FC_128_10_s_A_V_3_3_ram_U/ram_reg   | User Attribute | 16 x 8               | RAM32M x 2                     | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_24_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_23_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_22_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_21_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_20_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_19_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_18_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_17_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_16_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_15_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_14_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_13_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_12_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_11_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_10_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_9_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_8_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_7_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_6_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_5_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_4_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_3_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_2_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_1_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_0_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg  | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
|inst/i_13_1/Conv_16_26_32_3_U0 | A_V_1_25_U/Conv_16_26_32_3_sLf8_ram_U/ram_reg | User Attribute | 512 x 8              | RAM32X1D x 8  RAM128X1D x 24   | 
+-------------------------------+-----------------------------------------------+----------------+----------------------+--------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Pool_32_24_4_s__GB0 |           1|     14870|
|2     |Pool_32_24_4_s__GB1 |           1|      2329|
|3     |Pool_32_24_4_s__GB2 |           1|      1977|
|4     |Pool_32_24_4_s__GB3 |           1|      2864|
|5     |Pool_32_24_4_s__GB4 |           1|      4371|
|6     |cnn__GCB0           |           1|     44711|
|7     |cnn__GCB1           |           1|     24823|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_0_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_0_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_1_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_1_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_2_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_2_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_3_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_3_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_4_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_4_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_5_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_5_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_6_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_6_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_7_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_7_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_8_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_8_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_9_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_9_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_10_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_10_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_11_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_11_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_12_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_12_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_13_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_13_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_14_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_14_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_15_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/Pool_32_24_4_U0/A_V_4_15_U/Pool_32_24_4_s_A_bck_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:59 ; elapsed = 00:05:30 . Memory (MB): peak = 1423.734 ; gain = 1069.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net Conv_16_26_32_3_U0_stream_out_V_V_write is driving 32 big block pins (URAM, BRAM and DSP loads). Created 4 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_address0 [0] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_address0 [1] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_address0 [2] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_address0 [3] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_address0 [4] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_address0 [5] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_address0 [6] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_address0 [7] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_address0 [8] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_address0 [9] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_address0 [10] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_address0 [11] is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/A_V_2_10_load_reg_96940  is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/B_V_2_10_ce0  is driving 44 big block pins (URAM, BRAM and DSP loads). Created 5 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/reg_3812 [0] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/reg_3812 [1] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/reg_3812 [2] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/reg_3812 [3] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/reg_3812 [4] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/reg_3812 [5] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/reg_3812 [6] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net \FC_1152_128_U0/reg_3812 [7] is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:05:05 ; elapsed = 00:05:36 . Memory (MB): peak = 1423.734 ; gain = 1069.867
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:05:05 ; elapsed = 00:05:37 . Memory (MB): peak = 1423.734 ; gain = 1069.867
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:14 ; elapsed = 00:05:46 . Memory (MB): peak = 1423.734 ; gain = 1069.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:05:15 ; elapsed = 00:05:46 . Memory (MB): peak = 1423.734 ; gain = 1069.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:05:16 ; elapsed = 00:05:47 . Memory (MB): peak = 1423.734 ; gain = 1069.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:05:16 ; elapsed = 00:05:47 . Memory (MB): peak = 1423.734 ; gain = 1069.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                           | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[3].dividend_tmp_reg[4][9]    | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[4].dividend_tmp_reg[5][9]    | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[5].dividend_tmp_reg[6][9]    | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[6].dividend_tmp_reg[7][9]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[7].dividend_tmp_reg[8][9]    | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_10ns_6nsbAo_U28/cnn_urem_10ns_6nsbAo_div_U/cnn_urem_10ns_6nsbAo_div_u_0/loop[8].dividend_tmp_reg[9][9]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[3].dividend_tmp_reg[4][12]   | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[4].dividend_tmp_reg[5][12]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[5].dividend_tmp_reg[6][12]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][12]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U34/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][12]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U40/cnn_urem_12s_6ns_bCo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U41/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[3].dividend_tmp_reg[4][12]   | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[4].dividend_tmp_reg[5][12]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[5].dividend_tmp_reg[6][12]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U42/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][12]   | 9      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U83/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U87/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U89/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_60_reg_15119_pp2_iter12_reg_reg[7]                                                                             | 11     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_64_reg_15259_pp2_iter15_reg_reg[7]                                                                             | 14     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_62_reg_15254_pp2_iter13_reg_reg[7]                                                                             | 12     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_43_reg_14434_pp2_iter4_reg_reg[7]                                                                              | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_66_reg_15509_pp2_iter17_reg_reg[7]                                                                             | 15     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_68_reg_15514_pp2_iter19_reg_reg[7]                                                                             | 17     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_46_reg_14574_pp2_iter5_reg_reg[7]                                                                              | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_70_reg_15519_pp2_iter21_reg_reg[7]                                                                             | 19     | 8     | NO           | NO                 | YES               | 0      | 8       | 
|cnn         | Pool_32_24_4_U0/tmp_55_reg_14854_pp2_iter9_reg_reg[7]                                                                              | 8      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_49_reg_14714_pp2_iter7_reg_reg[7]                                                                              | 6      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/exitcond_flatten_reg_12522_pp1_iter13_reg_reg[0]                                                                   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_58_reg_15109_pp2_iter10_reg_reg[7]                                                                             | 9      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_52_reg_14719_pp2_iter8_reg_reg[7]                                                                              | 7      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/i1_mid2_reg_12531_pp1_iter14_reg_reg[5]                                                                            | 13     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|cnn         | Pool_32_24_4_U0/arrayNo1_mid2_reg_12559_pp1_iter15_reg_reg[6]                                                                      | 11     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U79/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U77/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U32/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U32/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U32/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U32/cnn_urem_11ns_6nsbBo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/remd_reg[0]                                                    | 8      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U31/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U43/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U43/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U43/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U43/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U43/cnn_urem_12s_6ns_bCo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U85/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U81/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U75/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U73/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U69/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U71/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U67/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U65/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U63/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U63/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U63/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U63/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U63/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U63/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U63/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U49/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U49/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U49/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U49/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U49/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U49/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U49/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_3_cast_mid2_reg_12927_pp2_iter4_reg_reg[10]                                                                 | 4      | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U30/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U30/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U30/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U30/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U30/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U44/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U44/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U44/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U44/cnn_urem_12s_6ns_bCo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[10].dividend_tmp_reg[11][11] | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U39/cnn_urem_12s_6ns_bCo_div_U/remd_reg[2]                                                    | 3      | 1     | NO           | NO                 | NO                | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[3].dividend_tmp_reg[4][12]   | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[4].dividend_tmp_reg[5][12]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[5].dividend_tmp_reg[6][12]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[6].dividend_tmp_reg[7][12]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[7].dividend_tmp_reg[8][12]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_13ns_6nsbDo_U38/cnn_urem_13ns_6nsbDo_div_U/cnn_urem_13ns_6nsbDo_div_u_0/loop[8].dividend_tmp_reg[9][12]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[3].dividend_tmp_reg[4][11]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[4].dividend_tmp_reg[5][11]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[5].dividend_tmp_reg[6][11]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[6].dividend_tmp_reg[7][11]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U33/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_4_cast_mid2_reg_12938_pp2_iter6_reg_reg[10]                                                                 | 6      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_5_cast_mid2_reg_12949_pp2_iter7_reg_reg[10]                                                                 | 7      | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_6_cast_mid2_reg_12960_pp2_iter8_reg_reg[10]                                                                 | 8      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_7_cast_mid2_reg_12971_pp2_iter10_reg_reg[10]                                                                | 10     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_8_cast_mid2_reg_12982_pp2_iter11_reg_reg[10]                                                                | 11     | 9     | NO           | NO                 | YES               | 9      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_9_cast_mid2_reg_12993_pp2_iter12_reg_reg[10]                                                                | 12     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_cast_mid2_reg_13004_pp2_iter14_reg_reg[10]                                                                  | 14     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_10_cast_mid2_reg_13015_pp2_iter15_reg_reg[10]                                                               | 15     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_11_cast_mid2_reg_13026_pp2_iter17_reg_reg[10]                                                               | 17     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_12_cast_mid2_reg_13037_pp2_iter19_reg_reg[10]                                                               | 19     | 7     | NO           | NO                 | YES               | 0      | 7       | 
|cnn         | Pool_32_24_4_U0/tmp_19_12_cast_mid2_reg_13037_pp2_iter19_reg_reg[3]                                                                | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_13_cast_mid2_reg_13048_pp2_iter21_reg_reg[10]                                                               | 21     | 7     | NO           | NO                 | YES               | 0      | 7       | 
|cnn         | Pool_32_24_4_U0/tmp_19_13_cast_mid2_reg_13048_pp2_iter21_reg_reg[3]                                                                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_11_cast_mid2_reg_13026_pp2_iter6_reg_reg[3]                                                                 | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_11_cast_mid2_reg_13026_pp2_iter17_reg_reg[3]                                                                | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_12_cast_mid2_reg_13037_pp2_iter7_reg_reg[3]                                                                 | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_12_cast_mid2_reg_13037_pp2_iter6_reg_reg[0]                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_12_cast_mid2_reg_13037_pp2_iter11_reg_reg[0]                                                                | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U36/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[7].dividend_tmp_reg[8][11]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U35/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_12s_6ns_bCo_U37/cnn_urem_12s_6ns_bCo_div_U/cnn_urem_12s_6ns_bCo_div_u_0/loop[8].dividend_tmp_reg[9][11]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/cnn_urem_11ns_6nsbBo_U29/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][9]    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Pool_32_24_4_U0/tmp_19_12_cast_mid2_reg_13037_pp2_iter17_reg_reg[0]                                                                | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[3].dividend_tmp_reg[4][10]   | 6      | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[4].dividend_tmp_reg[5][10]   | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[5].dividend_tmp_reg[6][10]   | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[6].dividend_tmp_reg[7][10]   | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[7].dividend_tmp_reg[8][10]   | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[8].dividend_tmp_reg[9][10]   | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/cnn_urem_11ns_6nsbBo_U137/cnn_urem_11ns_6nsbBo_div_U/cnn_urem_11ns_6nsbBo_div_u_0/loop[9].dividend_tmp_reg[10][10]  | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond_flatten_reg_11510_pp3_iter14_reg_reg[0]                                                                    | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/ifzero_reg_8666_pp2_iter12_reg_reg[0]                                                                               | 11     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/exitcond3_reg_8637_pp2_iter11_reg_reg[0]                                                                            | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/tmp_21_mid2_v_reg_11525_pp3_iter15_reg_reg[7]                                                                       | 14     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | FC_1152_128_U0/arrayNo_reg_11547_pp3_iter16_reg_reg[7]                                                                             | 12     | 8     | NO           | NO                 | YES               | 8      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U146/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[3].dividend_tmp_reg[4][6]      | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U146/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[4].dividend_tmp_reg[5][6]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U146/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[5].dividend_tmp_reg[6][6]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U147/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[3].dividend_tmp_reg[4][6]      | 6      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U147/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[4].dividend_tmp_reg[5][6]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U148/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[2].dividend_tmp_reg[3][6]      | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U148/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[3].dividend_tmp_reg[4][6]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U148/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[4].dividend_tmp_reg[5][6]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U149/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[2].dividend_tmp_reg[3][6]      | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U149/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[3].dividend_tmp_reg[4][6]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U149/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[4].dividend_tmp_reg[5][6]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U149/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[5].dividend_tmp_reg[6][6]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_6ns_5ns_dNK_U150/cnn_urem_6ns_5ns_dNK_div_U/cnn_urem_6ns_5ns_dNK_div_u_0/loop[2].dividend_tmp_reg[3][5]      | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_6ns_5ns_dNK_U150/cnn_urem_6ns_5ns_dNK_div_U/cnn_urem_6ns_5ns_dNK_div_u_0/loop[3].dividend_tmp_reg[4][5]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_6ns_5ns_dNK_U150/cnn_urem_6ns_5ns_dNK_div_U/cnn_urem_6ns_5ns_dNK_div_u_0/loop[4].dividend_tmp_reg[5][5]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_6ns_5ns_dNK_U151/cnn_urem_6ns_5ns_dNK_div_U/cnn_urem_6ns_5ns_dNK_div_u_0/loop[2].dividend_tmp_reg[3][5]      | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_6ns_5ns_dNK_U151/cnn_urem_6ns_5ns_dNK_div_U/cnn_urem_6ns_5ns_dNK_div_u_0/loop[3].dividend_tmp_reg[4][5]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_6ns_5ns_dNK_U151/cnn_urem_6ns_5ns_dNK_div_U/cnn_urem_6ns_5ns_dNK_div_u_0/loop[4].dividend_tmp_reg[5][5]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U152/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[2].dividend_tmp_reg[3][6]      | 5      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U152/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[3].dividend_tmp_reg[4][6]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U152/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[4].dividend_tmp_reg[5][6]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U152/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[5].dividend_tmp_reg[6][6]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_5ns_5ns_dOK_U153/cnn_urem_5ns_5ns_dOK_div_U/cnn_urem_5ns_5ns_dOK_div_u_0/loop[2].dividend_tmp_reg[3][4]      | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_5ns_5ns_dOK_U153/cnn_urem_5ns_5ns_dOK_div_U/cnn_urem_5ns_5ns_dOK_div_u_0/loop[3].dividend_tmp_reg[4][4]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_6ns_5ns_dNK_U154/cnn_urem_6ns_5ns_dNK_div_U/cnn_urem_6ns_5ns_dNK_div_u_0/loop[2].dividend_tmp_reg[3][5]      | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_6ns_5ns_dNK_U154/cnn_urem_6ns_5ns_dNK_div_U/cnn_urem_6ns_5ns_dNK_div_u_0/loop[3].dividend_tmp_reg[4][5]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_6ns_5ns_dNK_U154/cnn_urem_6ns_5ns_dNK_div_U/cnn_urem_6ns_5ns_dNK_div_u_0/loop[4].dividend_tmp_reg[5][5]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dPK_U155/cnn_urem_8ns_5ns_dPK_div_U/cnn_urem_8ns_5ns_dPK_div_u_0/loop[2].dividend_tmp_reg[3][7]      | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dPK_U155/cnn_urem_8ns_5ns_dPK_div_U/cnn_urem_8ns_5ns_dPK_div_u_0/loop[3].dividend_tmp_reg[4][7]      | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dPK_U155/cnn_urem_8ns_5ns_dPK_div_U/cnn_urem_8ns_5ns_dPK_div_u_0/loop[4].dividend_tmp_reg[5][7]      | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dPK_U155/cnn_urem_8ns_5ns_dPK_div_U/cnn_urem_8ns_5ns_dPK_div_u_0/loop[5].dividend_tmp_reg[6][7]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_8ns_5ns_dPK_U155/cnn_urem_8ns_5ns_dPK_div_U/cnn_urem_8ns_5ns_dPK_div_u_0/loop[6].dividend_tmp_reg[7][7]      | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond_flatten_reg_3426_pp3_iter11_reg_reg[0]                                                                       | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ifzero_reg_2593_pp2_iter22_reg_reg[0]                                                                                 | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|cnn         | FC_128_10_U0/exitcond_flatten8_reg_2542_pp2_iter9_reg_reg[0]                                                                       | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/tmp_93_reg_2633_pp2_iter12_reg_reg[0]                                                                                 | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/tmp_65_reg_2645_pp2_iter13_reg_reg[0]                                                                                 | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond2_reg_2551_pp2_iter9_reg_reg[0]                                                                               | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/exitcond2_reg_2551_pp2_iter21_reg_reg[0]                                                                              | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/tmp_13_mid2_v_reg_3441_pp3_iter9_reg_reg[3]                                                                           | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/arrayNo_reg_3458_pp3_iter13_reg_reg[4]                                                                                | 11     | 5     | NO           | NO                 | YES               | 5      | 0       | 
|cnn         | FC_128_10_U0/j3_mid2_reg_2557_pp2_iter13_reg_reg[3]                                                                                | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|cnn         | FC_128_10_U0/cnn_urem_7ns_5ns_dMK_U147/cnn_urem_7ns_5ns_dMK_div_U/cnn_urem_7ns_5ns_dMK_div_u_0/loop[5].dividend_tmp_reg[6][6]      | 8      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/ifzero_reg_4351_pp2_iter6_reg_reg[0]                                                                            | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | Conv_16_26_32_3_U0/tmp_468_reg_4268_pp2_iter5_reg_reg[0]                                                                           | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|cnn         | FC_1152_128_U0/ap_enable_reg_pp2_iter12_reg                                                                                        | 8      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ap_enable_reg_pp3_iter13_reg                                                                                          | 12     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ap_enable_reg_pp2_iter10_reg                                                                                          | 9      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|cnn         | FC_128_10_U0/ap_enable_reg_pp2_iter22_reg                                                                                          | 6      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |  2762|
|2     |DSP48E1    |    19|
|3     |DSP48E1_1  |    18|
|4     |DSP48E1_3  |     2|
|5     |DSP48E1_5  |    14|
|6     |DSP48E1_7  |     1|
|7     |DSP48E1_8  |     1|
|8     |LUT1       |  2809|
|9     |LUT2       |  3244|
|10    |LUT3       |  5348|
|11    |LUT4       |  3681|
|12    |LUT5       |  2429|
|13    |LUT6       |  6880|
|14    |MUXF7      |   768|
|15    |RAM128X1D  |   624|
|16    |RAM16X1D   |    48|
|17    |RAM32M     |   192|
|18    |RAM32X1D   |   208|
|19    |RAMB18E1   |    24|
|20    |RAMB18E1_2 |     3|
|21    |RAMB18E1_3 |     1|
|22    |RAMB18E1_4 |     1|
|23    |RAMB18E1_5 |     7|
|24    |RAMB18E1_6 |     6|
|25    |RAMB18E1_7 |     2|
|26    |RAMB36E1_1 |     4|
|27    |RAMB36E1_2 |     8|
|28    |RAMB36E1_3 |    64|
|29    |SRL16E     |   608|
|30    |SRLC32E    |    23|
|31    |FDRE       | 15736|
|32    |FDSE       |    78|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+-------------------------------+------+
|      |Instance                               |Module                         |Cells |
+------+---------------------------------------+-------------------------------+------+
|1     |top                                    |                               | 45613|
|2     |  inst                                 |cnn                            | 45613|
|3     |    AXI_DMA_MASTER_U0                  |AXI_DMA_MASTER                 |   673|
|4     |    AXI_DMA_SLAVE_U0                   |AXI_DMA_SLAVE                  |   487|
|5     |    Conv_16_26_32_3_U0                 |Conv_16_26_32_3_s              |  8069|
|6     |      A_V_1_0_U                        |Conv_16_26_32_3_sLf8           |   102|
|7     |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_568   |   102|
|8     |      A_V_1_10_U                       |Conv_16_26_32_3_sLf8_515       |   128|
|9     |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_567   |   128|
|10    |      A_V_1_11_U                       |Conv_16_26_32_3_sLf8_516       |   129|
|11    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_566   |   129|
|12    |      A_V_1_12_U                       |Conv_16_26_32_3_sLf8_517       |   127|
|13    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_565   |   127|
|14    |      A_V_1_13_U                       |Conv_16_26_32_3_sLf8_518       |   129|
|15    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_564   |   129|
|16    |      A_V_1_14_U                       |Conv_16_26_32_3_sLf8_519       |   128|
|17    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_563   |   128|
|18    |      A_V_1_15_U                       |Conv_16_26_32_3_sLf8_520       |   128|
|19    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_562   |   128|
|20    |      A_V_1_16_U                       |Conv_16_26_32_3_sLf8_521       |   127|
|21    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_561   |   127|
|22    |      A_V_1_17_U                       |Conv_16_26_32_3_sLf8_522       |   130|
|23    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_560   |   130|
|24    |      A_V_1_18_U                       |Conv_16_26_32_3_sLf8_523       |   128|
|25    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_559   |   128|
|26    |      A_V_1_19_U                       |Conv_16_26_32_3_sLf8_524       |   128|
|27    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_558   |   128|
|28    |      A_V_1_1_U                        |Conv_16_26_32_3_sLf8_525       |   127|
|29    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_557   |   127|
|30    |      A_V_1_20_U                       |Conv_16_26_32_3_sLf8_526       |   127|
|31    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_556   |   127|
|32    |      A_V_1_21_U                       |Conv_16_26_32_3_sLf8_527       |   129|
|33    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_555   |   129|
|34    |      A_V_1_22_U                       |Conv_16_26_32_3_sLf8_528       |   128|
|35    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_554   |   128|
|36    |      A_V_1_23_U                       |Conv_16_26_32_3_sLf8_529       |   128|
|37    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_553   |   128|
|38    |      A_V_1_24_U                       |Conv_16_26_32_3_sLf8_530       |   116|
|39    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_552   |   116|
|40    |      A_V_1_25_U                       |Conv_16_26_32_3_sLf8_531       |   115|
|41    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_551   |   115|
|42    |      A_V_1_2_U                        |Conv_16_26_32_3_sLf8_532       |   130|
|43    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_550   |   130|
|44    |      A_V_1_3_U                        |Conv_16_26_32_3_sLf8_533       |   127|
|45    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_549   |   127|
|46    |      A_V_1_4_U                        |Conv_16_26_32_3_sLf8_534       |   127|
|47    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_548   |   127|
|48    |      A_V_1_5_U                        |Conv_16_26_32_3_sLf8_535       |   130|
|49    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_547   |   130|
|50    |      A_V_1_6_U                        |Conv_16_26_32_3_sLf8_536       |   128|
|51    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_546   |   128|
|52    |      A_V_1_7_U                        |Conv_16_26_32_3_sLf8_537       |   128|
|53    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_545   |   128|
|54    |      A_V_1_8_U                        |Conv_16_26_32_3_sLf8_538       |   127|
|55    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram_544   |   127|
|56    |      A_V_1_9_U                        |Conv_16_26_32_3_sLf8_539       |   127|
|57    |        Conv_16_26_32_3_sLf8_ram_U     |Conv_16_26_32_3_sLf8_ram       |   127|
|58    |      B_V_1_0_U                        |Conv_16_26_32_3_sIfE           |    62|
|59    |        Conv_16_26_32_3_sIfE_ram_U     |Conv_16_26_32_3_sIfE_ram_543   |    62|
|60    |      B_V_1_1_U                        |Conv_16_26_32_3_sIfE_540       |    58|
|61    |        Conv_16_26_32_3_sIfE_ram_U     |Conv_16_26_32_3_sIfE_ram_542   |    58|
|62    |      B_V_1_2_U                        |Conv_16_26_32_3_sIfE_541       |    36|
|63    |        Conv_16_26_32_3_sIfE_ram_U     |Conv_16_26_32_3_sIfE_ram       |    36|
|64    |    Conv_1_28_16_3_U0                  |Conv_1_28_16_3_s               |  1407|
|65    |      A_V_0_U                          |Conv_1_28_16_3_s_dEe           |    11|
|66    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_514   |    11|
|67    |      A_V_10_U                         |Conv_1_28_16_3_s_dEe_461       |    11|
|68    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_513   |    11|
|69    |      A_V_11_U                         |Conv_1_28_16_3_s_dEe_462       |    11|
|70    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_512   |    11|
|71    |      A_V_12_U                         |Conv_1_28_16_3_s_dEe_463       |    11|
|72    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_511   |    11|
|73    |      A_V_13_U                         |Conv_1_28_16_3_s_dEe_464       |    11|
|74    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_510   |    11|
|75    |      A_V_14_U                         |Conv_1_28_16_3_s_dEe_465       |    11|
|76    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_509   |    11|
|77    |      A_V_15_U                         |Conv_1_28_16_3_s_dEe_466       |    11|
|78    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_508   |    11|
|79    |      A_V_16_U                         |Conv_1_28_16_3_s_dEe_467       |    11|
|80    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_507   |    11|
|81    |      A_V_17_U                         |Conv_1_28_16_3_s_dEe_468       |    11|
|82    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_506   |    11|
|83    |      A_V_189_U                        |Conv_1_28_16_3_s_dEe_469       |    11|
|84    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_505   |    11|
|85    |      A_V_18_U                         |Conv_1_28_16_3_s_dEe_470       |    11|
|86    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_504   |    11|
|87    |      A_V_19_U                         |Conv_1_28_16_3_s_dEe_471       |    11|
|88    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_503   |    11|
|89    |      A_V_20_U                         |Conv_1_28_16_3_s_dEe_472       |    11|
|90    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_502   |    11|
|91    |      A_V_21_U                         |Conv_1_28_16_3_s_dEe_473       |    11|
|92    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_501   |    11|
|93    |      A_V_22_U                         |Conv_1_28_16_3_s_dEe_474       |    11|
|94    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_500   |    11|
|95    |      A_V_23_U                         |Conv_1_28_16_3_s_dEe_475       |    11|
|96    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_499   |    11|
|97    |      A_V_24_U                         |Conv_1_28_16_3_s_dEe_476       |    11|
|98    |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_498   |    11|
|99    |      A_V_25_U                         |Conv_1_28_16_3_s_dEe_477       |    11|
|100   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_497   |    11|
|101   |      A_V_26_U                         |Conv_1_28_16_3_s_dEe_478       |    11|
|102   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_496   |    11|
|103   |      A_V_27_U                         |Conv_1_28_16_3_s_dEe_479       |    13|
|104   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_495   |    13|
|105   |      A_V_290_U                        |Conv_1_28_16_3_s_dEe_480       |    11|
|106   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_494   |    11|
|107   |      A_V_391_U                        |Conv_1_28_16_3_s_dEe_481       |    11|
|108   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_493   |    11|
|109   |      A_V_492_U                        |Conv_1_28_16_3_s_dEe_482       |    11|
|110   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_492   |    11|
|111   |      A_V_5_U                          |Conv_1_28_16_3_s_dEe_483       |    11|
|112   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_491   |    11|
|113   |      A_V_6_U                          |Conv_1_28_16_3_s_dEe_484       |    11|
|114   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_490   |    11|
|115   |      A_V_7_U                          |Conv_1_28_16_3_s_dEe_485       |    11|
|116   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_489   |    11|
|117   |      A_V_8_U                          |Conv_1_28_16_3_s_dEe_486       |    11|
|118   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram_488   |    11|
|119   |      A_V_9_U                          |Conv_1_28_16_3_s_dEe_487       |    11|
|120   |        Conv_1_28_16_3_s_dEe_ram_U     |Conv_1_28_16_3_s_dEe_ram       |    11|
|121   |      cnn_mux_285_8_1_1_U10            |cnn_mux_285_8_1_1              |    88|
|122   |    FC_1152_128_U0                     |FC_1152_128_s                  | 14726|
|123   |      A_V_2_0_U                        |FC_1152_128_s_A_VbHp           |    13|
|124   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_460   |    13|
|125   |      A_V_2_10_U                       |FC_1152_128_s_A_VbHp_206       |    11|
|126   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_459   |    11|
|127   |      A_V_2_11_U                       |FC_1152_128_s_A_VbHp_207       |    11|
|128   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_458   |    11|
|129   |      A_V_2_12_U                       |FC_1152_128_s_A_VbHp_208       |    11|
|130   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_457   |    11|
|131   |      A_V_2_13_U                       |FC_1152_128_s_A_VbHp_209       |    11|
|132   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_456   |    11|
|133   |      A_V_2_14_U                       |FC_1152_128_s_A_VbHp_210       |    11|
|134   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_455   |    11|
|135   |      A_V_2_15_U                       |FC_1152_128_s_A_VbHp_211       |    11|
|136   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_454   |    11|
|137   |      A_V_2_16_U                       |FC_1152_128_s_A_VbHp_212       |    11|
|138   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_453   |    11|
|139   |      A_V_2_17_U                       |FC_1152_128_s_A_VbHp_213       |    11|
|140   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_452   |    11|
|141   |      A_V_2_18_U                       |FC_1152_128_s_A_VbHp_214       |    11|
|142   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_451   |    11|
|143   |      A_V_2_19_U                       |FC_1152_128_s_A_VbHp_215       |    11|
|144   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_450   |    11|
|145   |      A_V_2_1_U                        |FC_1152_128_s_A_VbHp_216       |    13|
|146   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_449   |    13|
|147   |      A_V_2_20_U                       |FC_1152_128_s_A_VbHp_217       |    11|
|148   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_448   |    11|
|149   |      A_V_2_21_U                       |FC_1152_128_s_A_VbHp_218       |    11|
|150   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_447   |    11|
|151   |      A_V_2_22_U                       |FC_1152_128_s_A_VbHp_219       |    11|
|152   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_446   |    11|
|153   |      A_V_2_23_U                       |FC_1152_128_s_A_VbHp_220       |    11|
|154   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_445   |    11|
|155   |      A_V_2_24_U                       |FC_1152_128_s_A_VbHp_221       |    11|
|156   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_444   |    11|
|157   |      A_V_2_25_U                       |FC_1152_128_s_A_VbHp_222       |    11|
|158   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_443   |    11|
|159   |      A_V_2_26_U                       |FC_1152_128_s_A_VbHp_223       |    11|
|160   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_442   |    11|
|161   |      A_V_2_27_U                       |FC_1152_128_s_A_VbHp_224       |    11|
|162   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_441   |    11|
|163   |      A_V_2_28_U                       |FC_1152_128_s_A_VbHp_225       |    11|
|164   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_440   |    11|
|165   |      A_V_2_29_U                       |FC_1152_128_s_A_VbHp_226       |    11|
|166   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_439   |    11|
|167   |      A_V_2_2_U                        |FC_1152_128_s_A_VbHp_227       |    11|
|168   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_438   |    11|
|169   |      A_V_2_30_U                       |FC_1152_128_s_A_VbHp_228       |    11|
|170   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_437   |    11|
|171   |      A_V_2_31_U                       |FC_1152_128_s_A_VbHp_229       |    11|
|172   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_436   |    11|
|173   |      A_V_2_32_U                       |FC_1152_128_s_A_VbHp_230       |    12|
|174   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_435   |    12|
|175   |      A_V_2_33_U                       |FC_1152_128_s_A_VbHp_231       |    12|
|176   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_434   |    12|
|177   |      A_V_2_34_U                       |FC_1152_128_s_A_VbHp_232       |    11|
|178   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_433   |    11|
|179   |      A_V_2_35_U                       |FC_1152_128_s_A_VbHp_233       |    11|
|180   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_432   |    11|
|181   |      A_V_2_36_U                       |FC_1152_128_s_A_VbHp_234       |    11|
|182   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_431   |    11|
|183   |      A_V_2_37_U                       |FC_1152_128_s_A_VbHp_235       |    11|
|184   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_430   |    11|
|185   |      A_V_2_38_U                       |FC_1152_128_s_A_VbHp_236       |    11|
|186   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_429   |    11|
|187   |      A_V_2_39_U                       |FC_1152_128_s_A_VbHp_237       |    11|
|188   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_428   |    11|
|189   |      A_V_2_3_U                        |FC_1152_128_s_A_VbHp_238       |    11|
|190   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_427   |    11|
|191   |      A_V_2_40_U                       |FC_1152_128_s_A_VbHp_239       |    11|
|192   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_426   |    11|
|193   |      A_V_2_41_U                       |FC_1152_128_s_A_VbHp_240       |    11|
|194   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_425   |    11|
|195   |      A_V_2_42_U                       |FC_1152_128_s_A_VbHp_241       |    11|
|196   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_424   |    11|
|197   |      A_V_2_43_U                       |FC_1152_128_s_A_VbHp_242       |    11|
|198   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_423   |    11|
|199   |      A_V_2_44_U                       |FC_1152_128_s_A_VbHp_243       |    11|
|200   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_422   |    11|
|201   |      A_V_2_45_U                       |FC_1152_128_s_A_VbHp_244       |    11|
|202   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_421   |    11|
|203   |      A_V_2_46_U                       |FC_1152_128_s_A_VbHp_245       |    11|
|204   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_420   |    11|
|205   |      A_V_2_47_U                       |FC_1152_128_s_A_VbHp_246       |    11|
|206   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_419   |    11|
|207   |      A_V_2_48_U                       |FC_1152_128_s_A_VbHp_247       |    11|
|208   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_418   |    11|
|209   |      A_V_2_49_U                       |FC_1152_128_s_A_VbHp_248       |    11|
|210   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_417   |    11|
|211   |      A_V_2_4_U                        |FC_1152_128_s_A_VbHp_249       |    11|
|212   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_416   |    11|
|213   |      A_V_2_50_U                       |FC_1152_128_s_A_VbHp_250       |    11|
|214   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_415   |    11|
|215   |      A_V_2_51_U                       |FC_1152_128_s_A_VbHp_251       |    11|
|216   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_414   |    11|
|217   |      A_V_2_52_U                       |FC_1152_128_s_A_VbHp_252       |    11|
|218   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_413   |    11|
|219   |      A_V_2_53_U                       |FC_1152_128_s_A_VbHp_253       |    11|
|220   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_412   |    11|
|221   |      A_V_2_54_U                       |FC_1152_128_s_A_VbHp_254       |    11|
|222   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_411   |    11|
|223   |      A_V_2_55_U                       |FC_1152_128_s_A_VbHp_255       |    11|
|224   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_410   |    11|
|225   |      A_V_2_56_U                       |FC_1152_128_s_A_VbHp_256       |    11|
|226   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_409   |    11|
|227   |      A_V_2_57_U                       |FC_1152_128_s_A_VbHp_257       |    11|
|228   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_408   |    11|
|229   |      A_V_2_58_U                       |FC_1152_128_s_A_VbHp_258       |    11|
|230   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_407   |    11|
|231   |      A_V_2_59_U                       |FC_1152_128_s_A_VbHp_259       |    11|
|232   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_406   |    11|
|233   |      A_V_2_5_U                        |FC_1152_128_s_A_VbHp_260       |    12|
|234   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_405   |    12|
|235   |      A_V_2_60_U                       |FC_1152_128_s_A_VbHp_261       |    11|
|236   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_404   |    11|
|237   |      A_V_2_61_U                       |FC_1152_128_s_A_VbHp_262       |    11|
|238   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_403   |    11|
|239   |      A_V_2_62_U                       |FC_1152_128_s_A_VbHp_263       |    11|
|240   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_402   |    11|
|241   |      A_V_2_63_U                       |FC_1152_128_s_A_VbHp_264       |    12|
|242   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_401   |    12|
|243   |      A_V_2_6_U                        |FC_1152_128_s_A_VbHp_265       |    11|
|244   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_400   |    11|
|245   |      A_V_2_7_U                        |FC_1152_128_s_A_VbHp_266       |    11|
|246   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_399   |    11|
|247   |      A_V_2_8_U                        |FC_1152_128_s_A_VbHp_267       |    11|
|248   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram_398   |    11|
|249   |      A_V_2_9_U                        |FC_1152_128_s_A_VbHp_268       |    11|
|250   |        FC_1152_128_s_A_VbHp_ram_U     |FC_1152_128_s_A_VbHp_ram       |    11|
|251   |      B_V_2_0_U                        |FC_1152_128_s_B_VbIp           |    32|
|252   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_397   |    32|
|253   |      B_V_2_10_U                       |FC_1152_128_s_B_VbIp_269       |    32|
|254   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_396   |    32|
|255   |      B_V_2_11_U                       |FC_1152_128_s_B_VbIp_270       |    32|
|256   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_395   |    32|
|257   |      B_V_2_12_U                       |FC_1152_128_s_B_VbIp_271       |    32|
|258   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_394   |    32|
|259   |      B_V_2_13_U                       |FC_1152_128_s_B_VbIp_272       |    32|
|260   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_393   |    32|
|261   |      B_V_2_14_U                       |FC_1152_128_s_B_VbIp_273       |    32|
|262   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_392   |    32|
|263   |      B_V_2_15_U                       |FC_1152_128_s_B_VbIp_274       |    32|
|264   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_391   |    32|
|265   |      B_V_2_16_U                       |FC_1152_128_s_B_VbIp_275       |    32|
|266   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_390   |    32|
|267   |      B_V_2_17_U                       |FC_1152_128_s_B_VbIp_276       |    32|
|268   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_389   |    32|
|269   |      B_V_2_18_U                       |FC_1152_128_s_B_VbIp_277       |    32|
|270   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_388   |    32|
|271   |      B_V_2_19_U                       |FC_1152_128_s_B_VbIp_278       |    32|
|272   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_387   |    32|
|273   |      B_V_2_1_U                        |FC_1152_128_s_B_VbIp_279       |    32|
|274   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_386   |    32|
|275   |      B_V_2_20_U                       |FC_1152_128_s_B_VbIp_280       |    32|
|276   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_385   |    32|
|277   |      B_V_2_21_U                       |FC_1152_128_s_B_VbIp_281       |    32|
|278   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_384   |    32|
|279   |      B_V_2_22_U                       |FC_1152_128_s_B_VbIp_282       |    46|
|280   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_383   |    46|
|281   |      B_V_2_23_U                       |FC_1152_128_s_B_VbIp_283       |    32|
|282   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_382   |    32|
|283   |      B_V_2_24_U                       |FC_1152_128_s_B_VbIp_284       |    32|
|284   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_381   |    32|
|285   |      B_V_2_25_U                       |FC_1152_128_s_B_VbIp_285       |    32|
|286   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_380   |    32|
|287   |      B_V_2_26_U                       |FC_1152_128_s_B_VbIp_286       |    32|
|288   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_379   |    32|
|289   |      B_V_2_27_U                       |FC_1152_128_s_B_VbIp_287       |    32|
|290   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_378   |    32|
|291   |      B_V_2_28_U                       |FC_1152_128_s_B_VbIp_288       |    32|
|292   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_377   |    32|
|293   |      B_V_2_29_U                       |FC_1152_128_s_B_VbIp_289       |    32|
|294   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_376   |    32|
|295   |      B_V_2_2_U                        |FC_1152_128_s_B_VbIp_290       |    48|
|296   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_375   |    48|
|297   |      B_V_2_30_U                       |FC_1152_128_s_B_VbIp_291       |    33|
|298   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_374   |    33|
|299   |      B_V_2_31_U                       |FC_1152_128_s_B_VbIp_292       |    33|
|300   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_373   |    33|
|301   |      B_V_2_32_U                       |FC_1152_128_s_B_VbIp_293       |    32|
|302   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_372   |    32|
|303   |      B_V_2_33_U                       |FC_1152_128_s_B_VbIp_294       |    32|
|304   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_371   |    32|
|305   |      B_V_2_34_U                       |FC_1152_128_s_B_VbIp_295       |    32|
|306   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_370   |    32|
|307   |      B_V_2_35_U                       |FC_1152_128_s_B_VbIp_296       |    32|
|308   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_369   |    32|
|309   |      B_V_2_36_U                       |FC_1152_128_s_B_VbIp_297       |    46|
|310   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_368   |    46|
|311   |      B_V_2_37_U                       |FC_1152_128_s_B_VbIp_298       |    32|
|312   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_367   |    32|
|313   |      B_V_2_38_U                       |FC_1152_128_s_B_VbIp_299       |    32|
|314   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_366   |    32|
|315   |      B_V_2_39_U                       |FC_1152_128_s_B_VbIp_300       |    32|
|316   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_365   |    32|
|317   |      B_V_2_3_U                        |FC_1152_128_s_B_VbIp_301       |    32|
|318   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_364   |    32|
|319   |      B_V_2_40_U                       |FC_1152_128_s_B_VbIp_302       |    32|
|320   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_363   |    32|
|321   |      B_V_2_41_U                       |FC_1152_128_s_B_VbIp_303       |    32|
|322   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_362   |    32|
|323   |      B_V_2_42_U                       |FC_1152_128_s_B_VbIp_304       |    32|
|324   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_361   |    32|
|325   |      B_V_2_43_U                       |FC_1152_128_s_B_VbIp_305       |    32|
|326   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_360   |    32|
|327   |      B_V_2_44_U                       |FC_1152_128_s_B_VbIp_306       |    32|
|328   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_359   |    32|
|329   |      B_V_2_45_U                       |FC_1152_128_s_B_VbIp_307       |    32|
|330   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_358   |    32|
|331   |      B_V_2_46_U                       |FC_1152_128_s_B_VbIp_308       |    32|
|332   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_357   |    32|
|333   |      B_V_2_47_U                       |FC_1152_128_s_B_VbIp_309       |    32|
|334   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_356   |    32|
|335   |      B_V_2_48_U                       |FC_1152_128_s_B_VbIp_310       |    32|
|336   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_355   |    32|
|337   |      B_V_2_49_U                       |FC_1152_128_s_B_VbIp_311       |    32|
|338   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_354   |    32|
|339   |      B_V_2_4_U                        |FC_1152_128_s_B_VbIp_312       |    32|
|340   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_353   |    32|
|341   |      B_V_2_50_U                       |FC_1152_128_s_B_VbIp_313       |    32|
|342   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_352   |    32|
|343   |      B_V_2_51_U                       |FC_1152_128_s_B_VbIp_314       |    32|
|344   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_351   |    32|
|345   |      B_V_2_52_U                       |FC_1152_128_s_B_VbIp_315       |    46|
|346   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_350   |    46|
|347   |      B_V_2_53_U                       |FC_1152_128_s_B_VbIp_316       |    32|
|348   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_349   |    32|
|349   |      B_V_2_54_U                       |FC_1152_128_s_B_VbIp_317       |    32|
|350   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_348   |    32|
|351   |      B_V_2_55_U                       |FC_1152_128_s_B_VbIp_318       |    32|
|352   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_347   |    32|
|353   |      B_V_2_56_U                       |FC_1152_128_s_B_VbIp_319       |    32|
|354   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_346   |    32|
|355   |      B_V_2_57_U                       |FC_1152_128_s_B_VbIp_320       |    46|
|356   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_345   |    46|
|357   |      B_V_2_58_U                       |FC_1152_128_s_B_VbIp_321       |    32|
|358   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_344   |    32|
|359   |      B_V_2_59_U                       |FC_1152_128_s_B_VbIp_322       |    32|
|360   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_343   |    32|
|361   |      B_V_2_5_U                        |FC_1152_128_s_B_VbIp_323       |    32|
|362   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_342   |    32|
|363   |      B_V_2_60_U                       |FC_1152_128_s_B_VbIp_324       |    32|
|364   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_341   |    32|
|365   |      B_V_2_61_U                       |FC_1152_128_s_B_VbIp_325       |    33|
|366   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_340   |    33|
|367   |      B_V_2_62_U                       |FC_1152_128_s_B_VbIp_326       |    33|
|368   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_339   |    33|
|369   |      B_V_2_63_U                       |FC_1152_128_s_B_VbIp_327       |    34|
|370   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_338   |    34|
|371   |      B_V_2_6_U                        |FC_1152_128_s_B_VbIp_328       |    46|
|372   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_337   |    46|
|373   |      B_V_2_7_U                        |FC_1152_128_s_B_VbIp_329       |    32|
|374   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_336   |    32|
|375   |      B_V_2_8_U                        |FC_1152_128_s_B_VbIp_330       |    32|
|376   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram_335   |    32|
|377   |      B_V_2_9_U                        |FC_1152_128_s_B_VbIp_331       |    32|
|378   |        FC_1152_128_s_B_VbIp_ram_U     |FC_1152_128_s_B_VbIp_ram       |    32|
|379   |      cnn_urem_11ns_6nsbBo_U137        |cnn_urem_11ns_6nsbBo_332       |   206|
|380   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_333   |   206|
|381   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_334 |   195|
|382   |    FC_128_10_U0                       |FC_128_10_s                    |  4423|
|383   |      A_V_3_0_U                        |FC_128_10_s_A_V_3_0            |    39|
|384   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_205    |    39|
|385   |      A_V_3_1_U                        |FC_128_10_s_A_V_3_0_160        |    37|
|386   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_204    |    37|
|387   |      A_V_3_2_U                        |FC_128_10_s_A_V_3_0_161        |    34|
|388   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_203    |    34|
|389   |      A_V_3_3_U                        |FC_128_10_s_A_V_3_3            |    15|
|390   |        FC_128_10_s_A_V_3_3_ram_U      |FC_128_10_s_A_V_3_3_ram_202    |    15|
|391   |      A_V_3_4_U                        |FC_128_10_s_A_V_3_3_162        |    15|
|392   |        FC_128_10_s_A_V_3_3_ram_U      |FC_128_10_s_A_V_3_3_ram_201    |    15|
|393   |      A_V_3_5_U                        |FC_128_10_s_A_V_3_0_163        |    39|
|394   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_200    |    39|
|395   |      A_V_3_6_U                        |FC_128_10_s_A_V_3_0_164        |    37|
|396   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram_199    |    37|
|397   |      A_V_3_7_U                        |FC_128_10_s_A_V_3_0_165        |    34|
|398   |        FC_128_10_s_A_V_3_0_ram_U      |FC_128_10_s_A_V_3_0_ram        |    34|
|399   |      A_V_3_8_U                        |FC_128_10_s_A_V_3_3_166        |    17|
|400   |        FC_128_10_s_A_V_3_3_ram_U      |FC_128_10_s_A_V_3_3_ram        |    17|
|401   |      A_V_3_9_U                        |FC_128_10_s_A_V_3_9            |    11|
|402   |        FC_128_10_s_A_V_3_9_ram_U      |FC_128_10_s_A_V_3_9_ram        |    11|
|403   |      B_V_3_0_U                        |FC_128_10_s_B_V_3_0            |    41|
|404   |        FC_128_10_s_B_V_3_0_ram_U      |FC_128_10_s_B_V_3_0_ram_198    |    41|
|405   |      B_V_3_1_U                        |FC_128_10_s_B_V_3_0_167        |    19|
|406   |        FC_128_10_s_B_V_3_0_ram_U      |FC_128_10_s_B_V_3_0_ram_197    |    19|
|407   |      B_V_3_2_U                        |FC_128_10_s_B_V_3_0_168        |    20|
|408   |        FC_128_10_s_B_V_3_0_ram_U      |FC_128_10_s_B_V_3_0_ram_196    |    20|
|409   |      B_V_3_3_U                        |FC_128_10_s_B_V_3_3            |    18|
|410   |        FC_128_10_s_B_V_3_3_ram_U      |FC_128_10_s_B_V_3_3_ram_195    |    18|
|411   |      B_V_3_4_U                        |FC_128_10_s_B_V_3_3_169        |    19|
|412   |        FC_128_10_s_B_V_3_3_ram_U      |FC_128_10_s_B_V_3_3_ram_194    |    19|
|413   |      B_V_3_5_U                        |FC_128_10_s_B_V_3_0_170        |    19|
|414   |        FC_128_10_s_B_V_3_0_ram_U      |FC_128_10_s_B_V_3_0_ram_193    |    19|
|415   |      B_V_3_6_U                        |FC_128_10_s_B_V_3_0_171        |    19|
|416   |        FC_128_10_s_B_V_3_0_ram_U      |FC_128_10_s_B_V_3_0_ram_192    |    19|
|417   |      B_V_3_7_U                        |FC_128_10_s_B_V_3_0_172        |    21|
|418   |        FC_128_10_s_B_V_3_0_ram_U      |FC_128_10_s_B_V_3_0_ram        |    21|
|419   |      B_V_3_8_U                        |FC_128_10_s_B_V_3_3_173        |    22|
|420   |        FC_128_10_s_B_V_3_3_ram_U      |FC_128_10_s_B_V_3_3_ram        |    22|
|421   |      B_V_3_9_U                        |FC_128_10_s_B_V_3_9            |    11|
|422   |        FC_128_10_s_B_V_3_9_ram_U      |FC_128_10_s_B_V_3_9_ram        |    11|
|423   |      cnn_urem_5ns_5ns_dOK_U153        |cnn_urem_5ns_5ns_dOK           |    33|
|424   |        cnn_urem_5ns_5ns_dOK_div_U     |cnn_urem_5ns_5ns_dOK_div       |    33|
|425   |          cnn_urem_5ns_5ns_dOK_div_u_0 |cnn_urem_5ns_5ns_dOK_div_u     |    28|
|426   |      cnn_urem_6ns_5ns_dNK_U150        |cnn_urem_6ns_5ns_dNK           |    46|
|427   |        cnn_urem_6ns_5ns_dNK_div_U     |cnn_urem_6ns_5ns_dNK_div_190   |    46|
|428   |          cnn_urem_6ns_5ns_dNK_div_u_0 |cnn_urem_6ns_5ns_dNK_div_u_191 |    40|
|429   |      cnn_urem_6ns_5ns_dNK_U151        |cnn_urem_6ns_5ns_dNK_174       |    44|
|430   |        cnn_urem_6ns_5ns_dNK_div_U     |cnn_urem_6ns_5ns_dNK_div_188   |    44|
|431   |          cnn_urem_6ns_5ns_dNK_div_u_0 |cnn_urem_6ns_5ns_dNK_div_u_189 |    38|
|432   |      cnn_urem_6ns_5ns_dNK_U154        |cnn_urem_6ns_5ns_dNK_175       |    48|
|433   |        cnn_urem_6ns_5ns_dNK_div_U     |cnn_urem_6ns_5ns_dNK_div       |    48|
|434   |          cnn_urem_6ns_5ns_dNK_div_u_0 |cnn_urem_6ns_5ns_dNK_div_u     |    42|
|435   |      cnn_urem_7ns_5ns_dMK_U146        |cnn_urem_7ns_5ns_dMK           |    43|
|436   |        cnn_urem_7ns_5ns_dMK_div_U     |cnn_urem_7ns_5ns_dMK_div_186   |    43|
|437   |          cnn_urem_7ns_5ns_dMK_div_u_0 |cnn_urem_7ns_5ns_dMK_div_u_187 |    38|
|438   |      cnn_urem_7ns_5ns_dMK_U147        |cnn_urem_7ns_5ns_dMK_176       |    53|
|439   |        cnn_urem_7ns_5ns_dMK_div_U     |cnn_urem_7ns_5ns_dMK_div_184   |    53|
|440   |          cnn_urem_7ns_5ns_dMK_div_u_0 |cnn_urem_7ns_5ns_dMK_div_u_185 |    47|
|441   |      cnn_urem_7ns_5ns_dMK_U148        |cnn_urem_7ns_5ns_dMK_177       |    73|
|442   |        cnn_urem_7ns_5ns_dMK_div_U     |cnn_urem_7ns_5ns_dMK_div_182   |    73|
|443   |          cnn_urem_7ns_5ns_dMK_div_u_0 |cnn_urem_7ns_5ns_dMK_div_u_183 |    66|
|444   |      cnn_urem_7ns_5ns_dMK_U149        |cnn_urem_7ns_5ns_dMK_178       |    79|
|445   |        cnn_urem_7ns_5ns_dMK_div_U     |cnn_urem_7ns_5ns_dMK_div_180   |    79|
|446   |          cnn_urem_7ns_5ns_dMK_div_u_0 |cnn_urem_7ns_5ns_dMK_div_u_181 |    72|
|447   |      cnn_urem_7ns_5ns_dMK_U152        |cnn_urem_7ns_5ns_dMK_179       |    80|
|448   |        cnn_urem_7ns_5ns_dMK_div_U     |cnn_urem_7ns_5ns_dMK_div       |    80|
|449   |          cnn_urem_7ns_5ns_dMK_div_u_0 |cnn_urem_7ns_5ns_dMK_div_u     |    73|
|450   |      cnn_urem_8ns_5ns_dPK_U155        |cnn_urem_8ns_5ns_dPK           |   102|
|451   |        cnn_urem_8ns_5ns_dPK_div_U     |cnn_urem_8ns_5ns_dPK_div       |   102|
|452   |          cnn_urem_8ns_5ns_dPK_div_u_0 |cnn_urem_8ns_5ns_dPK_div_u     |    97|
|453   |    Pool_32_24_4_U0                    |Pool_32_24_4_s                 | 14710|
|454   |      A_V_4_0_U                        |Pool_32_24_4_s_A_bck           |    18|
|455   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_159   |    18|
|456   |      A_V_4_10_U                       |Pool_32_24_4_s_A_bck_1         |    18|
|457   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_158   |    18|
|458   |      A_V_4_11_U                       |Pool_32_24_4_s_A_bck_2         |    19|
|459   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_157   |    19|
|460   |      A_V_4_12_U                       |Pool_32_24_4_s_A_bck_3         |    18|
|461   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_156   |    18|
|462   |      A_V_4_13_U                       |Pool_32_24_4_s_A_bck_4         |    18|
|463   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_155   |    18|
|464   |      A_V_4_14_U                       |Pool_32_24_4_s_A_bck_5         |    18|
|465   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_154   |    18|
|466   |      A_V_4_15_U                       |Pool_32_24_4_s_A_bck_6         |    18|
|467   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_153   |    18|
|468   |      A_V_4_16_U                       |Pool_32_24_4_s_A_bck_7         |    18|
|469   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_152   |    18|
|470   |      A_V_4_17_U                       |Pool_32_24_4_s_A_bck_8         |    18|
|471   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_151   |    18|
|472   |      A_V_4_18_U                       |Pool_32_24_4_s_A_bck_9         |    18|
|473   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_150   |    18|
|474   |      A_V_4_19_U                       |Pool_32_24_4_s_A_bck_10        |    19|
|475   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_149   |    19|
|476   |      A_V_4_1_U                        |Pool_32_24_4_s_A_bck_11        |    18|
|477   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_148   |    18|
|478   |      A_V_4_20_U                       |Pool_32_24_4_s_A_bck_12        |    18|
|479   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_147   |    18|
|480   |      A_V_4_21_U                       |Pool_32_24_4_s_A_bck_13        |    19|
|481   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_146   |    19|
|482   |      A_V_4_22_U                       |Pool_32_24_4_s_A_bck_14        |    18|
|483   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_145   |    18|
|484   |      A_V_4_23_U                       |Pool_32_24_4_s_A_bck_15        |   208|
|485   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_144   |   208|
|486   |      A_V_4_2_U                        |Pool_32_24_4_s_A_bck_16        |    18|
|487   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_143   |    18|
|488   |      A_V_4_3_U                        |Pool_32_24_4_s_A_bck_17        |    19|
|489   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_142   |    19|
|490   |      A_V_4_4_U                        |Pool_32_24_4_s_A_bck_18        |    18|
|491   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_141   |    18|
|492   |      A_V_4_5_U                        |Pool_32_24_4_s_A_bck_19        |    18|
|493   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_140   |    18|
|494   |      A_V_4_6_U                        |Pool_32_24_4_s_A_bck_20        |    18|
|495   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_139   |    18|
|496   |      A_V_4_7_U                        |Pool_32_24_4_s_A_bck_21        |    19|
|497   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_138   |    19|
|498   |      A_V_4_8_U                        |Pool_32_24_4_s_A_bck_22        |    18|
|499   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram_137   |    18|
|500   |      A_V_4_9_U                        |Pool_32_24_4_s_A_bck_23        |    18|
|501   |        Pool_32_24_4_s_A_bck_ram_U     |Pool_32_24_4_s_A_bck_ram       |    18|
|502   |      cnn_mux_2432_8_1_1_U45           |cnn_mux_2432_8_1_1             |    80|
|503   |      cnn_mux_2432_8_1_1_U46           |cnn_mux_2432_8_1_1_24          |    80|
|504   |      cnn_mux_2432_8_1_1_U47           |cnn_mux_2432_8_1_1_25          |    80|
|505   |      cnn_mux_2432_8_1_1_U48           |cnn_mux_2432_8_1_1_26          |    80|
|506   |      cnn_mux_2432_8_1_1_U50           |cnn_mux_2432_8_1_1_27          |    80|
|507   |      cnn_mux_2432_8_1_1_U51           |cnn_mux_2432_8_1_1_28          |    80|
|508   |      cnn_mux_2432_8_1_1_U52           |cnn_mux_2432_8_1_1_29          |    80|
|509   |      cnn_mux_2432_8_1_1_U53           |cnn_mux_2432_8_1_1_30          |    80|
|510   |      cnn_mux_2432_8_1_1_U54           |cnn_mux_2432_8_1_1_31          |    80|
|511   |      cnn_mux_2432_8_1_1_U55           |cnn_mux_2432_8_1_1_32          |    80|
|512   |      cnn_mux_2432_8_1_1_U56           |cnn_mux_2432_8_1_1_33          |    80|
|513   |      cnn_mux_2432_8_1_1_U57           |cnn_mux_2432_8_1_1_34          |    80|
|514   |      cnn_mux_2432_8_1_1_U58           |cnn_mux_2432_8_1_1_35          |    80|
|515   |      cnn_mux_2432_8_1_1_U59           |cnn_mux_2432_8_1_1_36          |    80|
|516   |      cnn_mux_2432_8_1_1_U60           |cnn_mux_2432_8_1_1_37          |    80|
|517   |      cnn_mux_2432_8_1_1_U61           |cnn_mux_2432_8_1_1_38          |    80|
|518   |      cnn_mux_2464_8_1_1_U62           |cnn_mux_2464_8_1_1             |    80|
|519   |      cnn_mux_2464_8_1_1_U64           |cnn_mux_2464_8_1_1_39          |    80|
|520   |      cnn_mux_2464_8_1_1_U66           |cnn_mux_2464_8_1_1_40          |    80|
|521   |      cnn_mux_2464_8_1_1_U68           |cnn_mux_2464_8_1_1_41          |    80|
|522   |      cnn_mux_2464_8_1_1_U70           |cnn_mux_2464_8_1_1_42          |    80|
|523   |      cnn_mux_2464_8_1_1_U72           |cnn_mux_2464_8_1_1_43          |    80|
|524   |      cnn_mux_2464_8_1_1_U74           |cnn_mux_2464_8_1_1_44          |    80|
|525   |      cnn_mux_2464_8_1_1_U76           |cnn_mux_2464_8_1_1_45          |    80|
|526   |      cnn_mux_2464_8_1_1_U78           |cnn_mux_2464_8_1_1_46          |    80|
|527   |      cnn_mux_2464_8_1_1_U80           |cnn_mux_2464_8_1_1_47          |    80|
|528   |      cnn_mux_2464_8_1_1_U82           |cnn_mux_2464_8_1_1_48          |    80|
|529   |      cnn_mux_2464_8_1_1_U84           |cnn_mux_2464_8_1_1_49          |    80|
|530   |      cnn_mux_2464_8_1_1_U86           |cnn_mux_2464_8_1_1_50          |    80|
|531   |      cnn_mux_2464_8_1_1_U88           |cnn_mux_2464_8_1_1_51          |    80|
|532   |      cnn_mux_2464_8_1_1_U90           |cnn_mux_2464_8_1_1_52          |    80|
|533   |      cnn_urem_10ns_6nsbAo_U28         |cnn_urem_10ns_6nsbAo           |   169|
|534   |        cnn_urem_10ns_6nsbAo_div_U     |cnn_urem_10ns_6nsbAo_div       |   169|
|535   |          cnn_urem_10ns_6nsbAo_div_u_0 |cnn_urem_10ns_6nsbAo_div_u     |   159|
|536   |      cnn_urem_11ns_6nsbBo_U29         |cnn_urem_11ns_6nsbBo           |   177|
|537   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_135   |   177|
|538   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_136 |   167|
|539   |      cnn_urem_11ns_6nsbBo_U30         |cnn_urem_11ns_6nsbBo_53        |   201|
|540   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_133   |   201|
|541   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_134 |   192|
|542   |      cnn_urem_11ns_6nsbBo_U31         |cnn_urem_11ns_6nsbBo_54        |   191|
|543   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_131   |   191|
|544   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_132 |   182|
|545   |      cnn_urem_11ns_6nsbBo_U32         |cnn_urem_11ns_6nsbBo_55        |   166|
|546   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_129   |   166|
|547   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_130 |   158|
|548   |      cnn_urem_11ns_6nsbBo_U49         |cnn_urem_11ns_6nsbBo_56        |   203|
|549   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_127   |   203|
|550   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_128 |   193|
|551   |      cnn_urem_11ns_6nsbBo_U63         |cnn_urem_11ns_6nsbBo_57        |   203|
|552   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_125   |   203|
|553   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_126 |   193|
|554   |      cnn_urem_11ns_6nsbBo_U65         |cnn_urem_11ns_6nsbBo_58        |   205|
|555   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_123   |   205|
|556   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_124 |   195|
|557   |      cnn_urem_11ns_6nsbBo_U67         |cnn_urem_11ns_6nsbBo_59        |   204|
|558   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_121   |   204|
|559   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_122 |   194|
|560   |      cnn_urem_11ns_6nsbBo_U69         |cnn_urem_11ns_6nsbBo_60        |   203|
|561   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_119   |   203|
|562   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_120 |   193|
|563   |      cnn_urem_11ns_6nsbBo_U71         |cnn_urem_11ns_6nsbBo_61        |   205|
|564   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_117   |   205|
|565   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_118 |   195|
|566   |      cnn_urem_11ns_6nsbBo_U73         |cnn_urem_11ns_6nsbBo_62        |   205|
|567   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_115   |   205|
|568   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_116 |   195|
|569   |      cnn_urem_11ns_6nsbBo_U75         |cnn_urem_11ns_6nsbBo_63        |   203|
|570   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_113   |   203|
|571   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_114 |   193|
|572   |      cnn_urem_11ns_6nsbBo_U77         |cnn_urem_11ns_6nsbBo_64        |   203|
|573   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_111   |   203|
|574   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_112 |   193|
|575   |      cnn_urem_11ns_6nsbBo_U79         |cnn_urem_11ns_6nsbBo_65        |   205|
|576   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_109   |   205|
|577   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_110 |   195|
|578   |      cnn_urem_11ns_6nsbBo_U81         |cnn_urem_11ns_6nsbBo_66        |   204|
|579   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_107   |   204|
|580   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_108 |   194|
|581   |      cnn_urem_11ns_6nsbBo_U83         |cnn_urem_11ns_6nsbBo_67        |   202|
|582   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_105   |   202|
|583   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_106 |   192|
|584   |      cnn_urem_11ns_6nsbBo_U85         |cnn_urem_11ns_6nsbBo_68        |   202|
|585   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_103   |   202|
|586   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_104 |   192|
|587   |      cnn_urem_11ns_6nsbBo_U87         |cnn_urem_11ns_6nsbBo_69        |   202|
|588   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div_101   |   202|
|589   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u_102 |   192|
|590   |      cnn_urem_11ns_6nsbBo_U89         |cnn_urem_11ns_6nsbBo_70        |   204|
|591   |        cnn_urem_11ns_6nsbBo_div_U     |cnn_urem_11ns_6nsbBo_div       |   204|
|592   |          cnn_urem_11ns_6nsbBo_div_u_0 |cnn_urem_11ns_6nsbBo_div_u     |   194|
|593   |      cnn_urem_12s_6ns_bCo_U33         |cnn_urem_12s_6ns_bCo           |   234|
|594   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_99    |   234|
|595   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_100 |   224|
|596   |      cnn_urem_12s_6ns_bCo_U35         |cnn_urem_12s_6ns_bCo_71        |   225|
|597   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_97    |   225|
|598   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_98  |   217|
|599   |      cnn_urem_12s_6ns_bCo_U36         |cnn_urem_12s_6ns_bCo_72        |   219|
|600   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_95    |   219|
|601   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_96  |   211|
|602   |      cnn_urem_12s_6ns_bCo_U37         |cnn_urem_12s_6ns_bCo_73        |   234|
|603   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_93    |   234|
|604   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_94  |   224|
|605   |      cnn_urem_12s_6ns_bCo_U39         |cnn_urem_12s_6ns_bCo_74        |   227|
|606   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_91    |   227|
|607   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_92  |   218|
|608   |      cnn_urem_12s_6ns_bCo_U40         |cnn_urem_12s_6ns_bCo_75        |   217|
|609   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_89    |   217|
|610   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_90  |   209|
|611   |      cnn_urem_12s_6ns_bCo_U41         |cnn_urem_12s_6ns_bCo_76        |   231|
|612   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_87    |   231|
|613   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_88  |   221|
|614   |      cnn_urem_12s_6ns_bCo_U43         |cnn_urem_12s_6ns_bCo_77        |   216|
|615   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div_85    |   216|
|616   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u_86  |   207|
|617   |      cnn_urem_12s_6ns_bCo_U44         |cnn_urem_12s_6ns_bCo_78        |   211|
|618   |        cnn_urem_12s_6ns_bCo_div_U     |cnn_urem_12s_6ns_bCo_div       |   211|
|619   |          cnn_urem_12s_6ns_bCo_div_u_0 |cnn_urem_12s_6ns_bCo_div_u     |   203|
|620   |      cnn_urem_13ns_6nsbDo_U34         |cnn_urem_13ns_6nsbDo           |   267|
|621   |        cnn_urem_13ns_6nsbDo_div_U     |cnn_urem_13ns_6nsbDo_div_83    |   267|
|622   |          cnn_urem_13ns_6nsbDo_div_u_0 |cnn_urem_13ns_6nsbDo_div_u_84  |   258|
|623   |      cnn_urem_13ns_6nsbDo_U38         |cnn_urem_13ns_6nsbDo_79        |   272|
|624   |        cnn_urem_13ns_6nsbDo_div_U     |cnn_urem_13ns_6nsbDo_div_81    |   272|
|625   |          cnn_urem_13ns_6nsbDo_div_u_0 |cnn_urem_13ns_6nsbDo_div_u_82  |   263|
|626   |      cnn_urem_13ns_6nsbDo_U42         |cnn_urem_13ns_6nsbDo_80        |   269|
|627   |        cnn_urem_13ns_6nsbDo_div_U     |cnn_urem_13ns_6nsbDo_div       |   269|
|628   |          cnn_urem_13ns_6nsbDo_div_u_0 |cnn_urem_13ns_6nsbDo_div_u     |   260|
|629   |    connect_0_V_V_U                    |fifo_w8_d1000_A                |   123|
|630   |    connect_1_V_V_U                    |fifo_w8_d15000_A               |   200|
|631   |    connect_2_V_V_U                    |fifo_w8_d20000_A               |   190|
|632   |    connect_3_V_V_U                    |fifo_w8_d2000_A                |   128|
|633   |    connect_4_V_V_U                    |fifo_w8_d1000_A_0              |   122|
|634   |    connect_5_V_V_U                    |fifo_w8_d500_A                 |   119|
|635   |    start_for_AXI_DMAdXL_U             |start_for_AXI_DMAdXL           |     9|
|636   |    start_for_Conv_16dTL_U             |start_for_Conv_16dTL           |    10|
|637   |    start_for_Conv_1_dSL_U             |start_for_Conv_1_dSL           |    10|
|638   |    start_for_FC_1152dVL_U             |start_for_FC_1152dVL           |    12|
|639   |    start_for_FC_128_dWL_U             |start_for_FC_128_dWL           |    10|
|640   |    start_for_Pool_32dUL_U             |start_for_Pool_32dUL           |    12|
+------+---------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:05:16 ; elapsed = 00:05:48 . Memory (MB): peak = 1423.734 ; gain = 1069.867
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2701 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:36 ; elapsed = 00:05:11 . Memory (MB): peak = 1423.734 ; gain = 627.199
Synthesis Optimization Complete : Time (s): cpu = 00:05:17 ; elapsed = 00:05:48 . Memory (MB): peak = 1423.734 ; gain = 1069.867
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4777 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1072 instances were transformed.
  RAM128X1D => RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 624 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 48 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 192 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 208 instances

INFO: [Common 17-83] Releasing license: Synthesis
860 Infos, 505 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:35 ; elapsed = 00:06:09 . Memory (MB): peak = 1423.734 ; gain = 1081.340
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CNN/PL_CNN.runs/system_cnn_0_0_synth_1/system_cnn_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1423.734 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1423.734 ; gain = 0.000
