Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date             : Thu Aug 11 20:19:31 2022
| Host             : DESKTOP-V9918HG running 64-bit major release  (build 9200)
| Command          : report_power -file bd_top_wrapper_power_routed.rpt -pb bd_top_wrapper_power_summary_routed.pb -rpx bd_top_wrapper_power_routed.rpx
| Design           : bd_top_wrapper
| Device           : xc7a200tfbg676-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.267        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.106        |
| Device Static (W)        | 0.161        |
| Effective TJA (C/W)      | 1.9          |
| Max Ambient (C)          | 82.6         |
| Junction Temperature (C) | 27.4         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.069 |       16 |       --- |             --- |
| Slice Logic              |     0.055 |   100180 |       --- |             --- |
|   LUT as Logic           |     0.048 |    45506 |    133800 |           34.01 |
|   LUT as Distributed RAM |     0.003 |     4494 |     46200 |            9.73 |
|   Register               |     0.002 |    34484 |    267600 |           12.89 |
|   CARRY4                 |     0.002 |     1409 |     33450 |            4.21 |
|   F7/F8 Muxes            |    <0.001 |     4479 |    133800 |            3.35 |
|   LUT as Shift Register  |    <0.001 |      356 |     46200 |            0.77 |
|   BUFG                   |    <0.001 |        1 |        32 |            3.13 |
|   Others                 |    <0.001 |     2144 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |       160 |            0.63 |
| Signals                  |     0.080 |    71638 |       --- |             --- |
| Block RAM                |     0.048 |      232 |       365 |           63.56 |
| MMCM                     |     0.057 |        1 |        10 |           10.00 |
| PLL                      |     0.464 |        5 |        10 |           50.00 |
| I/O                      |     0.319 |      153 |       400 |           38.25 |
| PHASER                   |     0.010 |       14 |       --- |             --- |
| XADC                     |     0.004 |        1 |       --- |             --- |
| Static Power             |     0.161 |          |           |                 |
| Total                    |     1.267 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.335 |       0.296 |      0.039 |
| Vccaux    |       1.800 |     0.348 |       0.317 |      0.031 |
| Vcco33    |       3.300 |     0.022 |       0.017 |      0.005 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.124 |       0.119 |      0.005 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.003 |      0.006 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.022 |       0.002 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------+-------------------------------------------------------+-----------------+
| Clock                             | Domain                                                | Constraint (ns) |
+-----------------------------------+-------------------------------------------------------+-----------------+
| MII_rx_clk                        | MII_rx_clk                                            |            40.0 |
| MII_tx_clk                        | MII_tx_clk                                            |            40.0 |
| bd_top_i/clk_pll_100/inst/clk_in1 | clk_IBUF                                              |            10.0 |
| clk_cpu_bd_top_clk_wiz_0_0        | bd_top_i/clk_pll_cpu/inst/clk_cpu_bd_top_clk_wiz_0_0  |            30.3 |
| clk_out1_bd_top_clk_wiz_3_0       | bd_top_i/clk_pll_100/inst/clk_out1_bd_top_clk_wiz_3_0 |            10.0 |
| clk_ref_bd_top_clk_wiz_2_0        | bd_top_i/clk_pll_200/inst/clk_ref_bd_top_clk_wiz_2_0  |             5.0 |
| clk_spi_bd_top_clk_wiz_1_0        | bd_top_i/clk_pll_33/inst/clk_spi_bd_top_clk_wiz_1_0   |            30.3 |
| clkfbout_bd_top_clk_wiz_0_0       | bd_top_i/clk_pll_cpu/inst/clkfbout_bd_top_clk_wiz_0_0 |            40.0 |
| clkfbout_bd_top_clk_wiz_1_0       | bd_top_i/clk_pll_33/inst/clkfbout_bd_top_clk_wiz_1_0  |            40.0 |
| clkfbout_bd_top_clk_wiz_2_0       | bd_top_i/clk_pll_200/inst/clkfbout_bd_top_clk_wiz_2_0 |            10.0 |
| clkfbout_bd_top_clk_wiz_3_0       | bd_top_i/clk_pll_100/inst/clkfbout_bd_top_clk_wiz_3_0 |            10.0 |
+-----------------------------------+-------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| bd_top_wrapper                     |     1.106 |
|   bd_top_i                         |     1.047 |
|     axi_bram_ctrl_0                |     0.002 |
|       U0                           |     0.002 |
|     axi_ethernetlite_0             |     0.010 |
|       U0                           |     0.010 |
|     axi_iic_0                      |     0.002 |
|       U0                           |     0.002 |
|     axi_interconnect_0             |     0.025 |
|       m01_couplers                 |     0.004 |
|       m04_couplers                 |     0.002 |
|       m05_couplers                 |     0.003 |
|       m06_couplers                 |     0.003 |
|       m07_couplers                 |     0.003 |
|       m08_couplers                 |     0.005 |
|       s00_couplers                 |     0.005 |
|       xbar                         |     0.001 |
|     axi_uart16550_0                |     0.002 |
|       U0                           |     0.002 |
|     blk_mem_gen_0                  |     0.004 |
|       U0                           |     0.004 |
|     clk_pll_100                    |     0.104 |
|       inst                         |     0.104 |
|     clk_pll_200                    |     0.110 |
|       inst                         |     0.110 |
|     clk_pll_33                     |     0.098 |
|       inst                         |     0.098 |
|     clk_pll_cpu                    |     0.098 |
|       inst                         |     0.098 |
|     confreg_0                      |     0.004 |
|       inst                         |     0.004 |
|     gpu_top_0                      |     0.027 |
|       inst                         |     0.027 |
|     mig_7series_0                  |     0.448 |
|       u_bd_top_mig_7series_0_0_mig |     0.448 |
|     mycpu_0                        |     0.110 |
|       inst                         |     0.110 |
+------------------------------------+-----------+


