TimeQuest Timing Analyzer report for Pipeline
Mon Dec 11 02:11:58 2017
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clock'
 12. Slow Model Hold: 'clock'
 13. Slow Model Minimum Pulse Width: 'clock'
 14. Clock to Output Times
 15. Minimum Clock to Output Times
 16. Propagation Delay
 17. Minimum Propagation Delay
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'clock'
 24. Fast Model Hold: 'clock'
 25. Fast Model Minimum Pulse Width: 'clock'
 26. Clock to Output Times
 27. Minimum Clock to Output Times
 28. Propagation Delay
 29. Minimum Propagation Delay
 30. Multicorner Timing Analysis Summary
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Progagation Delay
 34. Minimum Progagation Delay
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.0.0 Build 156 04/24/2013 SJ Web Edition ;
; Revision Name      ; Pipeline                                           ;
; Device Family      ; Cyclone II                                         ;
; Device Name        ; EP2C35F672C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 121.61 MHz ; 121.61 MHz      ; clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -7.223 ; -1573.942     ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.011 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -1591.930             ;
+-------+--------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; -7.223 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.342      ; 8.601      ;
; -7.186 ; id_ex:reg_idex|idex_out_reg2[0]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.342      ; 8.564      ;
; -7.111 ; id_ex:reg_idex|idex_out_reg2[1]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.348      ; 8.495      ;
; -7.049 ; id_ex:reg_idex|idex_out_immediate[2]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.341      ; 8.426      ;
; -7.049 ; id_ex:reg_idex|idex_out_immediate[0]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.342      ; 8.427      ;
; -7.007 ; id_ex:reg_idex|idex_out_reg2[3]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.348      ; 8.391      ;
; -6.931 ; id_ex:reg_idex|idex_out_reg2[6]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.241      ; 8.208      ;
; -6.926 ; id_ex:reg_idex|idex_out_immediate[4]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.348      ; 8.310      ;
; -6.882 ; id_ex:reg_idex|idex_out_reg2[4]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.335      ; 8.253      ;
; -6.880 ; id_ex:reg_idex|idex_out_immediate[6]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.254      ; 8.170      ;
; -6.868 ; id_ex:reg_idex|idex_out_reg2[2]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.341      ; 8.245      ;
; -6.857 ; id_ex:reg_idex|idex_out_immediate[1]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.342      ; 8.235      ;
; -6.842 ; id_ex:reg_idex|idex_out_reg2[8]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.254      ; 8.132      ;
; -6.830 ; id_ex:reg_idex|idex_out_reg2[7]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.249      ; 8.115      ;
; -6.823 ; id_ex:reg_idex|idex_out_reg2[5]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.401      ; 8.260      ;
; -6.759 ; id_ex:reg_idex|idex_out_reg1[9]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.207      ; 8.002      ;
; -6.732 ; id_ex:reg_idex|idex_out_immediate[3]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.342      ; 8.110      ;
; -6.709 ; id_ex:reg_idex|idex_out_immediate[5]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.637      ; 8.382      ;
; -6.685 ; id_ex:reg_idex|idex_out_immediate[7]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.249      ; 7.970      ;
; -6.683 ; id_ex:reg_idex|idex_out_immediate[9]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.207      ; 7.926      ;
; -6.670 ; id_ex:reg_idex|idex_out_reg1[6]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.251      ; 7.957      ;
; -6.657 ; id_ex:reg_idex|idex_out_reg2[11]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.320      ; 8.013      ;
; -6.638 ; id_ex:reg_idex|idex_out_reg1[5]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.401      ; 8.075      ;
; -6.612 ; id_ex:reg_idex|idex_out_immediate[8]                                                                  ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.254      ; 7.902      ;
; -6.575 ; id_ex:reg_idex|idex_out_immediate[11]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.320      ; 7.931      ;
; -6.552 ; id_ex:reg_idex|idex_out_reg2[9]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.207      ; 7.795      ;
; -6.499 ; id_ex:reg_idex|idex_out_immediate[12]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.390      ; 7.925      ;
; -6.473 ; id_ex:reg_idex|idex_out_immediate[15]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.400      ; 7.909      ;
; -6.465 ; id_ex:reg_idex|idex_out_reg2[12]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.390      ; 7.891      ;
; -6.455 ; id_ex:reg_idex|idex_out_immediate[10]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.254      ; 7.745      ;
; -6.448 ; id_ex:reg_idex|idex_out_reg1[11]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.251      ; 7.735      ;
; -6.420 ; id_ex:reg_idex|idex_out_immediate[13]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.168      ; 7.624      ;
; -6.375 ; id_ex:reg_idex|idex_out_reg2[13]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.168      ; 7.579      ;
; -6.365 ; id_ex:reg_idex|idex_out_reg1[2]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.335      ; 7.736      ;
; -6.354 ; id_ex:reg_idex|idex_out_reg1[0]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.246      ; 7.636      ;
; -6.310 ; id_ex:reg_idex|idex_out_reg2[10]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.254      ; 7.600      ;
; -6.265 ; id_ex:reg_idex|idex_out_immediate[14]                                                                 ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.243      ; 7.544      ;
; -6.262 ; id_ex:reg_idex|idex_out_alu_op[0]                                                                     ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.555      ; 7.853      ;
; -6.258 ; id_ex:reg_idex|idex_out_reg1[1]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.251      ; 7.545      ;
; -6.238 ; id_ex:reg_idex|idex_out_reg2[16]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.400      ; 7.674      ;
; -6.123 ; id_ex:reg_idex|idex_out_reg2[14]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.243      ; 7.402      ;
; -6.101 ; id_ex:reg_idex|idex_out_reg1[12]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.390      ; 7.527      ;
; -6.081 ; id_ex:reg_idex|idex_out_reg1[4]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.251      ; 7.368      ;
; -6.081 ; id_ex:reg_idex|idex_out_reg2[18]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.400      ; 7.517      ;
; -6.051 ; id_ex:reg_idex|idex_out_alu_op[1]                                                                     ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.348      ; 7.435      ;
; -6.050 ; id_ex:reg_idex|idex_out_reg2[15]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.400      ; 7.486      ;
; -6.039 ; id_ex:reg_idex|idex_out_alu_op[2]                                                                     ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.348      ; 7.423      ;
; -6.034 ; id_ex:reg_idex|idex_out_reg1[16]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.243      ; 7.313      ;
; -5.966 ; id_ex:reg_idex|idex_out_reg2[17]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.401      ; 7.403      ;
; -5.920 ; id_ex:reg_idex|idex_out_reg1[3]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.246      ; 7.202      ;
; -5.844 ; id_ex:reg_idex|idex_out_reg1[7]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.246      ; 7.126      ;
; -5.830 ; id_ex:reg_idex|idex_out_reg2[20]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.400      ; 7.266      ;
; -5.821 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[10]         ; clock        ; clock       ; 1.000        ; -0.354     ; 6.503      ;
; -5.821 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[10]         ; clock        ; clock       ; 1.000        ; -0.354     ; 6.503      ;
; -5.821 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[10]         ; clock        ; clock       ; 1.000        ; -0.354     ; 6.503      ;
; -5.821 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[10]         ; clock        ; clock       ; 1.000        ; -0.354     ; 6.503      ;
; -5.821 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[10]         ; clock        ; clock       ; 1.000        ; -0.354     ; 6.503      ;
; -5.715 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.301      ; 7.052      ;
; -5.714 ; id_ex:reg_idex|idex_out_reg1[8]                                                                       ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.251      ; 7.001      ;
; -5.709 ; id_ex:reg_idex|idex_out_reg2[19]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.308      ; 7.053      ;
; -5.688 ; id_ex:reg_idex|idex_out_reg1[26]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.189      ; 6.913      ;
; -5.686 ; id_ex:reg_idex|idex_out_reg1[15]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.251      ; 6.973      ;
; -5.680 ; id_ex:reg_idex|idex_out_reg2[21]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.224      ; 6.940      ;
; -5.678 ; id_ex:reg_idex|idex_out_reg2[0]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.301      ; 7.015      ;
; -5.603 ; id_ex:reg_idex|idex_out_reg2[1]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.307      ; 6.946      ;
; -5.574 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[28] ; clock        ; clock       ; 1.000        ; 0.174      ; 6.784      ;
; -5.571 ; id_ex:reg_idex|idex_out_reg1[10]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.251      ; 6.858      ;
; -5.561 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[27] ; clock        ; clock       ; 1.000        ; 0.135      ; 6.732      ;
; -5.541 ; id_ex:reg_idex|idex_out_immediate[2]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.300      ; 6.877      ;
; -5.541 ; id_ex:reg_idex|idex_out_immediate[0]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.301      ; 6.878      ;
; -5.500 ; id_ex:reg_idex|idex_out_reg2[22]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.390      ; 6.926      ;
; -5.499 ; id_ex:reg_idex|idex_out_reg2[3]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.307      ; 6.842      ;
; -5.423 ; id_ex:reg_idex|idex_out_reg2[6]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.200      ; 6.659      ;
; -5.418 ; id_ex:reg_idex|idex_out_immediate[4]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.307      ; 6.761      ;
; -5.416 ; id_ex:reg_idex|idex_out_reg2[23]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.400      ; 6.852      ;
; -5.410 ; id_ex:reg_idex|idex_out_reg2[0]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[27] ; clock        ; clock       ; 1.000        ; 0.135      ; 6.581      ;
; -5.400 ; id_ex:reg_idex|idex_out_immediate[2]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[28] ; clock        ; clock       ; 1.000        ; 0.173      ; 6.609      ;
; -5.394 ; id_ex:reg_idex|idex_out_reg2[24]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.225      ; 6.655      ;
; -5.391 ; id_ex:reg_idex|idex_out_reg2[26]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.390      ; 6.817      ;
; -5.387 ; id_ex:reg_idex|idex_out_immediate[2]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[27] ; clock        ; clock       ; 1.000        ; 0.134      ; 6.557      ;
; -5.377 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_aluresult_out[26] ; clock        ; clock       ; 1.000        ; 0.272      ; 6.685      ;
; -5.374 ; id_ex:reg_idex|idex_out_reg2[4]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.294      ; 6.704      ;
; -5.372 ; id_ex:reg_idex|idex_out_immediate[6]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.213      ; 6.621      ;
; -5.360 ; id_ex:reg_idex|idex_out_reg2[2]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.300      ; 6.696      ;
; -5.349 ; id_ex:reg_idex|idex_out_immediate[1]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.301      ; 6.686      ;
; -5.340 ; id_ex:reg_idex|idex_out_reg2[0]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[26] ; clock        ; clock       ; 1.000        ; 0.272      ; 6.648      ;
; -5.339 ; id_ex:reg_idex|idex_out_reg1[13]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.246      ; 6.621      ;
; -5.335 ; id_ex:reg_idex|idex_out_reg2[1]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[27] ; clock        ; clock       ; 1.000        ; 0.141      ; 6.512      ;
; -5.334 ; id_ex:reg_idex|idex_out_reg2[8]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.213      ; 6.583      ;
; -5.322 ; id_ex:reg_idex|idex_out_reg2[7]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.208      ; 6.566      ;
; -5.315 ; id_ex:reg_idex|idex_out_reg2[5]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[30] ; clock        ; clock       ; 1.000        ; 0.360      ; 6.711      ;
; -5.312 ; id_ex:reg_idex|idex_out_reg1[17]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.124      ; 6.472      ;
; -5.310 ; id_ex:reg_idex|idex_out_reg2[27]                                                                      ; ex_mem:reg_exmem|exmem_zero_out          ; clock        ; clock       ; 1.000        ; 0.207      ; 6.553      ;
; -5.291 ; id_ex:reg_idex|idex_out_reg2[0]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[28] ; clock        ; clock       ; 1.000        ; 0.174      ; 6.501      ;
; -5.291 ; id_ex:reg_idex|idex_out_reg2[1]                                                                       ; ex_mem:reg_exmem|exmem_aluresult_out[28] ; clock        ; clock       ; 1.000        ; 0.180      ; 6.507      ;
; -5.273 ; id_ex:reg_idex|idex_out_immediate[0]                                                                  ; ex_mem:reg_exmem|exmem_aluresult_out[27] ; clock        ; clock       ; 1.000        ; 0.135      ; 6.444      ;
; -5.266 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[4]                      ; clock        ; clock       ; 1.000        ; -0.438     ; 5.864      ;
; -5.266 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[4]                      ; clock        ; clock       ; 1.000        ; -0.438     ; 5.864      ;
; -5.266 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[4]                      ; clock        ; clock       ; 1.000        ; -0.438     ; 5.864      ;
; -5.266 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[4]                      ; clock        ; clock       ; 1.000        ; -0.438     ; 5.864      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                           ;
+-------+------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.011 ; if_id:reg_ifid|out_pc4[24]               ; id_ex:reg_idex|idex_out_pc4[24]           ; clock        ; clock       ; 0.000        ; 0.656      ; 0.933      ;
; 0.110 ; ex_mem:reg_exmem|exmem_memtoreg_out[0]   ; mem_wb:reg_memwb|memwb_out_memtoreg[0]    ; clock        ; clock       ; 0.000        ; 0.552      ; 0.928      ;
; 0.293 ; id_ex:reg_idex|idex_out_pc4[20]          ; ex_mem:reg_exmem|exmem_adderesult_out[20] ; clock        ; clock       ; 0.000        ; 0.660      ; 1.219      ;
; 0.321 ; id_ex:reg_idex|idex_out_pc4[21]          ; ex_mem:reg_exmem|exmem_adderesult_out[21] ; clock        ; clock       ; 0.000        ; 0.660      ; 1.247      ;
; 0.324 ; id_ex:reg_idex|idex_out_pc4[23]          ; ex_mem:reg_exmem|exmem_adderesult_out[23] ; clock        ; clock       ; 0.000        ; 0.871      ; 1.461      ;
; 0.335 ; id_ex:reg_idex|idex_out_pc4[22]          ; ex_mem:reg_exmem|exmem_adderesult_out[22] ; clock        ; clock       ; 0.000        ; 0.660      ; 1.261      ;
; 0.373 ; id_ex:reg_idex|idex_out_pc4[25]          ; ex_mem:reg_exmem|exmem_adderesult_out[25] ; clock        ; clock       ; 0.000        ; 0.871      ; 1.510      ;
; 0.407 ; bregmips:breg_id|regs_rtl_0_bypass[6]    ; id_ex:reg_idex|idex_out_rd[2]             ; clock        ; clock       ; 0.000        ; 0.334      ; 1.007      ;
; 0.495 ; if_id:reg_ifid|out_pc4[17]               ; id_ex:reg_idex|idex_out_pc4[17]           ; clock        ; clock       ; 0.000        ; 0.513      ; 1.274      ;
; 0.500 ; id_ex:reg_idex|idex_out_pc4[1]           ; ex_mem:reg_exmem|exmem_adderesult_out[1]  ; clock        ; clock       ; 0.000        ; 0.562      ; 1.328      ;
; 0.503 ; if_id:reg_ifid|out_instruction[2]        ; id_ex:reg_idex|idex_out_immediate[2]      ; clock        ; clock       ; 0.000        ; 0.511      ; 1.280      ;
; 0.505 ; id_ex:reg_idex|idex_out_pc4[27]          ; ex_mem:reg_exmem|exmem_out_pc4[27]        ; clock        ; clock       ; 0.000        ; 0.659      ; 1.430      ;
; 0.511 ; id_ex:reg_idex|idex_out_pc4[19]          ; ex_mem:reg_exmem|exmem_out_pc4[19]        ; clock        ; clock       ; 0.000        ; 0.202      ; 0.979      ;
; 0.513 ; ex_mem:reg_exmem|exmem_out_pc4[7]        ; mem_wb:reg_memwb|memwb_out_pc4[7]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.779      ;
; 0.513 ; if_id:reg_ifid|out_pc4[0]                ; id_ex:reg_idex|idex_out_pc4[0]            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.779      ;
; 0.516 ; ex_mem:reg_exmem|exmem_writereg_out[4]   ; mem_wb:reg_memwb|memwb_out_writereg[4]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; ex_mem:reg_exmem|exmem_out_pc4[11]       ; mem_wb:reg_memwb|memwb_out_pc4[11]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; if_id:reg_ifid|out_pc4[15]               ; id_ex:reg_idex|idex_out_pc4[15]           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; ex_mem:reg_exmem|exmem_out_pc4[29]       ; mem_wb:reg_memwb|memwb_out_pc4[29]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; ex_mem:reg_exmem|exmem_out_pc4[3]        ; mem_wb:reg_memwb|memwb_out_pc4[3]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; if_id:reg_ifid|out_pc4[1]                ; id_ex:reg_idex|idex_out_pc4[1]            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; ex_mem:reg_exmem|exmem_writereg_out[0]   ; mem_wb:reg_memwb|memwb_out_writereg[0]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; id_ex:reg_idex|idex_mem_write_out        ; ex_mem:reg_exmem|exmem_memwrite_out       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; ex_mem:reg_exmem|exmem_out_pc4[30]       ; mem_wb:reg_memwb|memwb_out_pc4[30]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; ex_mem:reg_exmem|exmem_out_pc4[14]       ; mem_wb:reg_memwb|memwb_out_pc4[14]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; id_ex:reg_idex|idex_out_rd[4]            ; ex_mem:reg_exmem|exmem_writereg_out[4]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; ex_mem:reg_exmem|exmem_out_pc4[15]       ; mem_wb:reg_memwb|memwb_out_pc4[15]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; mem_wb:reg_memwb|memwb_out_memdata[2]    ; bregmips:breg_id|regs_rtl_1_bypass[15]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; id_ex:reg_idex|idex_out_pc4[5]           ; ex_mem:reg_exmem|exmem_out_pc4[5]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; id_ex:reg_idex|idex_out_pc4[10]          ; ex_mem:reg_exmem|exmem_out_pc4[10]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; ex_mem:reg_exmem|exmem_out_pc4[12]       ; mem_wb:reg_memwb|memwb_out_pc4[12]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; ex_mem:reg_exmem|exmem_out_pc4[13]       ; mem_wb:reg_memwb|memwb_out_pc4[13]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; id_ex:reg_idex|idex_out_pc4[14]          ; ex_mem:reg_exmem|exmem_out_pc4[14]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; ex_mem:reg_exmem|exmem_out_pc4[25]       ; mem_wb:reg_memwb|memwb_out_pc4[25]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.789      ;
; 0.525 ; id_ex:reg_idex|idex_out_pc4[3]           ; ex_mem:reg_exmem|exmem_out_pc4[3]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; ex_mem:reg_exmem|exmem_out_pc4[18]       ; mem_wb:reg_memwb|memwb_out_pc4[18]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; ex_mem:reg_exmem|exmem_out_pc4[9]        ; mem_wb:reg_memwb|memwb_out_pc4[9]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.791      ;
; 0.526 ; id_ex:reg_idex|idex_out_pc4[2]           ; ex_mem:reg_exmem|exmem_out_pc4[2]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; ex_mem:reg_exmem|exmem_out_pc4[17]       ; mem_wb:reg_memwb|memwb_out_pc4[17]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; id_ex:reg_idex|idex_out_pc4[21]          ; ex_mem:reg_exmem|exmem_out_pc4[21]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.792      ;
; 0.527 ; id_ex:reg_idex|idex_out_pc4[20]          ; ex_mem:reg_exmem|exmem_out_pc4[20]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; id_ex:reg_idex|idex_out_pc4[22]          ; ex_mem:reg_exmem|exmem_out_pc4[22]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.527 ; ex_mem:reg_exmem|exmem_adderesult_out[1] ; mem_wb:reg_memwb|memwb_out_pc4[1]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.793      ;
; 0.528 ; bregmips:breg_id|regs_rtl_1_bypass[33]   ; id_ex:reg_idex|idex_out_reg2[11]          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.794      ;
; 0.528 ; id_ex:reg_idex|idex_out_pc4[31]          ; ex_mem:reg_exmem|exmem_out_pc4[31]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; id_ex:reg_idex|idex_out_pc4[9]           ; ex_mem:reg_exmem|exmem_out_pc4[9]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.529 ; id_ex:reg_idex|idex_out_pc4[8]           ; ex_mem:reg_exmem|exmem_out_pc4[8]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; id_ex:reg_idex|idex_out_reg2[24]         ; ex_mem:reg_exmem|exmem_reg2_out[24]       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.796      ;
; 0.532 ; id_ex:reg_idex|idex_regwrite_out         ; ex_mem:reg_exmem|exmem_regwrite_out       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.798      ;
; 0.536 ; bregmips:breg_id|regs_rtl_1_bypass[21]   ; id_ex:reg_idex|idex_out_reg2[5]           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.802      ;
; 0.572 ; if_id:reg_ifid|out_instruction[5]        ; id_ex:reg_idex|idex_out_regdest[0]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.838      ;
; 0.574 ; id_ex:reg_idex|idex_out_pc4[27]          ; ex_mem:reg_exmem|exmem_adderesult_out[27] ; clock        ; clock       ; 0.000        ; 0.656      ; 1.496      ;
; 0.625 ; id_ex:reg_idex|idex_out_immediate[15]    ; ex_mem:reg_exmem|exmem_adderesult_out[31] ; clock        ; clock       ; 0.000        ; 0.419      ; 1.310      ;
; 0.629 ; ex_mem:reg_exmem|exmem_writereg_out[2]   ; mem_wb:reg_memwb|memwb_out_writereg[2]    ; clock        ; clock       ; 0.000        ; 0.040      ; 0.935      ;
; 0.656 ; ex_mem:reg_exmem|exmem_writereg_out[3]   ; mem_wb:reg_memwb|memwb_out_writereg[3]    ; clock        ; clock       ; 0.000        ; 0.040      ; 0.962      ;
; 0.656 ; if_id:reg_ifid|out_pc4[2]                ; id_ex:reg_idex|idex_out_pc4[2]            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; if_id:reg_ifid|out_instruction[12]       ; pc:pc_reg|out_pc[14]                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.656 ; if_id:reg_ifid|out_pc4[27]               ; id_ex:reg_idex|idex_out_pc4[27]           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.922      ;
; 0.657 ; ex_mem:reg_exmem|exmem_memtoreg_out[1]   ; mem_wb:reg_memwb|memwb_out_memtoreg[1]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.657 ; ex_mem:reg_exmem|exmem_out_pc4[19]       ; mem_wb:reg_memwb|memwb_out_pc4[19]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.923      ;
; 0.658 ; ex_mem:reg_exmem|exmem_out_pc4[20]       ; mem_wb:reg_memwb|memwb_out_pc4[20]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.924      ;
; 0.659 ; ex_mem:reg_exmem|exmem_out_pc4[16]       ; mem_wb:reg_memwb|memwb_out_pc4[16]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.925      ;
; 0.660 ; ex_mem:reg_exmem|exmem_out_pc4[27]       ; mem_wb:reg_memwb|memwb_out_pc4[27]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.660 ; ex_mem:reg_exmem|exmem_out_pc4[28]       ; mem_wb:reg_memwb|memwb_out_pc4[28]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.926      ;
; 0.662 ; ex_mem:reg_exmem|exmem_out_pc4[10]       ; mem_wb:reg_memwb|memwb_out_pc4[10]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.928      ;
; 0.663 ; ex_mem:reg_exmem|exmem_aluresult_out[4]  ; mem_wb:reg_memwb|memwb_out_result_alu[4]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; if_id:reg_ifid|out_instruction[11]       ; id_ex:reg_idex|idex_out_immediate[11]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; if_id:reg_ifid|out_instruction[12]       ; id_ex:reg_idex|idex_out_immediate[12]     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; mem_wb:reg_memwb|memwb_out_memdata[21]   ; bregmips:breg_id|regs_rtl_1_bypass[53]    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; ex_mem:reg_exmem|exmem_writereg_out[1]   ; mem_wb:reg_memwb|memwb_out_writereg[1]    ; clock        ; clock       ; 0.000        ; 0.040      ; 0.970      ;
; 0.664 ; id_ex:reg_idex|idex_out_pc4[30]          ; ex_mem:reg_exmem|exmem_out_pc4[30]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; ex_mem:reg_exmem|exmem_aluresult_out[1]  ; mem_wb:reg_memwb|memwb_out_result_alu[1]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; id_ex:reg_idex|idex_out_reg2[18]         ; ex_mem:reg_exmem|exmem_reg2_out[18]       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; bregmips:breg_id|regs_rtl_1_bypass[10]   ; pc:pc_reg|out_pc[22]                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.932      ;
; 0.666 ; id_ex:reg_idex|idex_out_reg2[2]          ; ex_mem:reg_exmem|exmem_reg2_out[2]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; id_ex:reg_idex|idex_out_pc4[6]           ; ex_mem:reg_exmem|exmem_out_pc4[6]         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.667 ; id_ex:reg_idex|idex_out_pc4[17]          ; ex_mem:reg_exmem|exmem_out_pc4[17]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; id_ex:reg_idex|idex_out_pc4[28]          ; ex_mem:reg_exmem|exmem_out_pc4[28]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.934      ;
; 0.670 ; ex_mem:reg_exmem|exmem_aluresult_out[5]  ; mem_wb:reg_memwb|memwb_out_result_alu[5]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.670 ; id_ex:reg_idex|idex_out_pc4[26]          ; ex_mem:reg_exmem|exmem_out_pc4[26]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.670 ; id_ex:reg_idex|idex_out_pc4[0]           ; ex_mem:reg_exmem|exmem_adderesult_out[0]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.936      ;
; 0.671 ; ex_mem:reg_exmem|exmem_aluresult_out[2]  ; mem_wb:reg_memwb|memwb_out_result_alu[2]  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.937      ;
; 0.671 ; if_id:reg_ifid|out_instruction[8]        ; id_ex:reg_idex|idex_out_immediate[8]      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.937      ;
; 0.671 ; bregmips:breg_id|regs_rtl_1_bypass[69]   ; id_ex:reg_idex|idex_out_reg2[29]          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.937      ;
; 0.671 ; pc:pc_reg|out_pc[0]                      ; if_id:reg_ifid|out_pc4[0]                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.937      ;
; 0.674 ; bregmips:breg_id|regs_rtl_1_bypass[10]   ; id_ex:reg_idex|idex_out_rt[4]             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.940      ;
; 0.674 ; if_id:reg_ifid|out_instruction[4]        ; id_ex:reg_idex|idex_out_regdest[0]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.940      ;
; 0.675 ; id_ex:reg_idex|idex_out_pc4[23]          ; ex_mem:reg_exmem|exmem_out_pc4[23]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.941      ;
; 0.675 ; id_ex:reg_idex|idex_out_reg2[4]          ; ex_mem:reg_exmem|exmem_reg2_out[4]        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.941      ;
; 0.676 ; ex_mem:reg_exmem|exmem_regwrite_out      ; mem_wb:reg_memwb|memwb_out_regwrite       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.942      ;
; 0.676 ; id_ex:reg_idex|idex_out_pc4[20]          ; ex_mem:reg_exmem|exmem_adderesult_out[21] ; clock        ; clock       ; 0.000        ; 0.660      ; 1.602      ;
; 0.679 ; bregmips:breg_id|regs_rtl_1_bypass[43]   ; id_ex:reg_idex|idex_out_reg2[16]          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.945      ;
; 0.680 ; ex_mem:reg_exmem|exmem_out_pc4[8]        ; mem_wb:reg_memwb|memwb_out_pc4[8]         ; clock        ; clock       ; 0.000        ; 0.022      ; 0.968      ;
; 0.701 ; id_ex:reg_idex|idex_out_pc4[4]           ; ex_mem:reg_exmem|exmem_out_pc4[4]         ; clock        ; clock       ; 0.000        ; 0.335      ; 1.302      ;
; 0.701 ; ex_mem:reg_exmem|exmem_out_pc4[23]       ; mem_wb:reg_memwb|memwb_out_pc4[23]        ; clock        ; clock       ; 0.000        ; 0.297      ; 1.264      ;
; 0.708 ; id_ex:reg_idex|idex_out_pc4[21]          ; ex_mem:reg_exmem|exmem_adderesult_out[22] ; clock        ; clock       ; 0.000        ; 0.660      ; 1.634      ;
; 0.709 ; ex_mem:reg_exmem|exmem_out_pc4[21]       ; mem_wb:reg_memwb|memwb_out_pc4[21]        ; clock        ; clock       ; 0.000        ; 0.283      ; 1.258      ;
; 0.710 ; if_id:reg_ifid|out_pc4[28]               ; pc:pc_reg|out_pc[28]                      ; clock        ; clock       ; 0.000        ; 0.317      ; 1.293      ;
; 0.711 ; id_ex:reg_idex|idex_out_pc4[23]          ; ex_mem:reg_exmem|exmem_adderesult_out[24] ; clock        ; clock       ; 0.000        ; 0.871      ; 1.848      ;
; 0.714 ; bregmips:breg_id|regs_rtl_1_bypass[55]   ; id_ex:reg_idex|idex_out_reg1[22]          ; clock        ; clock       ; 0.000        ; 0.452      ; 1.432      ;
+-------+------------------------------------------+-------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[13]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[13]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[14]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[14]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[15]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[15]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[16]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[16]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[17]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[17]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[18]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[18]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[19]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[19]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[20]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[20]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[21]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[21]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[22]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[22]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[23]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[23]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[24]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[24]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[25]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[25]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[26]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[26]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[27]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[27]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[28]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[28]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[29]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[29]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[30]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[30]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[31]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[31]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg17 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 17.349 ; 17.349 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 17.349 ; 17.349 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 17.333 ; 17.333 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 17.310 ; 17.310 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 17.329 ; 17.329 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 17.341 ; 17.341 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 17.091 ; 17.091 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 17.083 ; 17.083 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 15.866 ; 15.866 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 15.866 ; 15.866 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 15.847 ; 15.847 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 15.676 ; 15.676 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 15.666 ; 15.666 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 15.622 ; 15.622 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 15.396 ; 15.396 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 15.465 ; 15.465 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 15.179 ; 15.179 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 15.152 ; 15.152 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 15.063 ; 15.063 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 14.909 ; 14.909 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 15.179 ; 15.179 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 14.886 ; 14.886 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 14.865 ; 14.865 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 14.841 ; 14.841 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 15.239 ; 15.239 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 15.063 ; 15.063 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 15.185 ; 15.185 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 15.231 ; 15.231 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 15.239 ; 15.239 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 15.176 ; 15.176 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 15.211 ; 15.211 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 14.819 ; 14.819 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 19.327 ; 19.327 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 17.219 ; 17.219 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 18.183 ; 18.183 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 17.220 ; 17.220 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 17.292 ; 17.292 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 17.438 ; 17.438 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 19.327 ; 19.327 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 17.394 ; 17.394 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 18.131 ; 18.131 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 17.826 ; 17.826 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 18.131 ; 18.131 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 18.062 ; 18.062 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 17.834 ; 17.834 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 17.808 ; 17.808 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 17.826 ; 17.826 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 17.830 ; 17.830 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 18.005 ; 18.005 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 17.999 ; 17.999 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 17.979 ; 17.979 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 17.941 ; 17.941 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 17.959 ; 17.959 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 17.967 ; 17.967 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 17.951 ; 17.951 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 18.005 ; 18.005 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 18.490 ; 18.490 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 17.092 ; 17.092 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 18.490 ; 18.490 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 18.317 ; 18.317 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 16.875 ; 16.875 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 18.475 ; 18.475 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 17.030 ; 17.030 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 16.620 ; 16.620 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                       ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 10.786 ; 10.786 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 11.052 ; 11.052 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 11.036 ; 11.036 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 11.013 ; 11.013 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 11.032 ; 11.032 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 11.044 ; 11.044 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 10.794 ; 10.794 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 10.786 ; 10.786 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 9.402  ; 9.402  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 9.872  ; 9.872  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 9.853  ; 9.853  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 9.682  ; 9.682  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 9.672  ; 9.672  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 9.628  ; 9.628  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 9.402  ; 9.402  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 9.471  ; 9.471  ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 9.979  ; 9.979  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 10.272 ; 10.272 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 10.201 ; 10.201 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 10.050 ; 10.050 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 10.317 ; 10.317 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 10.002 ; 10.002 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 10.005 ; 10.005 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 9.979  ; 9.979  ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 9.653  ; 9.653  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 9.899  ; 9.899  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 10.019 ; 10.019 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 10.059 ; 10.059 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 10.075 ; 10.075 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 10.001 ; 10.001 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 10.030 ; 10.030 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 9.653  ; 9.653  ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 10.882 ; 10.882 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 10.883 ; 10.883 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 11.837 ; 11.837 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 10.882 ; 10.882 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 10.959 ; 10.959 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 11.102 ; 11.102 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 12.983 ; 12.983 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 11.059 ; 11.059 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 11.048 ; 11.048 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 11.076 ; 11.076 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 11.367 ; 11.367 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 11.324 ; 11.324 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 11.070 ; 11.070 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 11.048 ; 11.048 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 11.068 ; 11.068 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 11.063 ; 11.063 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 10.816 ; 10.816 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 10.864 ; 10.864 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 10.848 ; 10.848 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 10.833 ; 10.833 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 10.829 ; 10.829 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 10.831 ; 10.831 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 10.816 ; 10.816 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 10.871 ; 10.871 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 9.481  ; 9.481  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 9.957  ; 9.957  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 11.373 ; 11.373 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 11.214 ; 11.214 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 9.753  ; 9.753  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 11.354 ; 11.354 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 9.898  ; 9.898  ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 9.481  ; 9.481  ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Propagation Delay                                                            ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 11.006 ; 11.006 ; 11.006 ; 11.006 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 10.992 ; 10.992 ; 10.992 ; 10.992 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 10.993 ; 10.993 ; 10.993 ; 10.993 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 10.991 ; 10.991 ; 10.991 ; 10.991 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 10.997 ; 10.997 ; 10.997 ; 10.997 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 10.747 ; 10.747 ; 10.747 ; 10.747 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 10.739 ; 10.739 ; 10.739 ; 10.739 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 10.971 ; 10.971 ; 10.971 ; 10.971 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 10.929 ; 10.929 ; 10.929 ; 10.929 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 10.757 ; 10.757 ; 10.757 ; 10.757 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 10.741 ; 10.741 ; 10.741 ; 10.741 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 10.691 ; 10.691 ; 10.691 ; 10.691 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 10.475 ; 10.475 ; 10.475 ; 10.475 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 10.547 ; 10.547 ; 10.547 ; 10.547 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 9.795  ; 9.795  ; 9.795  ; 9.795  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 9.731  ; 9.731  ; 9.731  ; 9.731  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 9.580  ; 9.580  ; 9.580  ; 9.580  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 9.845  ; 9.845  ; 9.845  ; 9.845  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 9.521  ; 9.521  ; 9.521  ; 9.521  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 9.510  ; 9.510  ; 9.510  ; 9.510  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 9.509  ; 9.509  ; 9.509  ; 9.509  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 9.639  ; 9.639  ; 9.639  ; 9.639  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 9.759  ; 9.759  ; 9.759  ; 9.759  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 9.799  ; 9.799  ; 9.799  ; 9.799  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 9.815  ; 9.815  ; 9.815  ; 9.815  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 9.741  ; 9.741  ; 9.741  ; 9.741  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 9.770  ; 9.770  ; 9.770  ; 9.770  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 9.393  ; 9.393  ; 9.393  ; 9.393  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 11.729 ; 11.729 ; 11.729 ; 11.729 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 12.689 ; 12.689 ; 12.689 ; 12.689 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 11.729 ; 11.729 ; 11.729 ; 11.729 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 11.780 ; 11.780 ; 11.780 ; 11.780 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 11.950 ; 11.950 ; 11.950 ; 11.950 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 13.836 ; 13.836 ; 13.836 ; 13.836 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 11.907 ; 11.907 ; 11.907 ; 11.907 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 12.067 ; 12.067 ; 12.067 ; 12.067 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 12.355 ; 12.355 ; 12.355 ; 12.355 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 12.310 ; 12.310 ; 12.310 ; 12.310 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 12.056 ; 12.056 ; 12.056 ; 12.056 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 12.039 ; 12.039 ; 12.039 ; 12.039 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 12.059 ; 12.059 ; 12.059 ; 12.059 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 12.044 ; 12.044 ; 12.044 ; 12.044 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 12.054 ; 12.054 ; 12.054 ; 12.054 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 12.034 ; 12.034 ; 12.034 ; 12.034 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 11.996 ; 11.996 ; 11.996 ; 11.996 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 12.014 ; 12.014 ; 12.014 ; 12.014 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 12.022 ; 12.022 ; 12.022 ; 12.022 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 12.006 ; 12.006 ; 12.006 ; 12.006 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 12.060 ; 12.060 ; 12.060 ; 12.060 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 10.756 ; 10.756 ; 10.756 ; 10.756 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 12.154 ; 12.154 ; 12.154 ; 12.154 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 11.981 ; 11.981 ; 11.981 ; 11.981 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 10.539 ; 10.539 ; 10.539 ; 10.539 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 12.139 ; 12.139 ; 12.139 ; 12.139 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 10.694 ; 10.694 ; 10.694 ; 10.694 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 10.284 ; 10.284 ; 10.284 ; 10.284 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 11.306 ; 11.306 ; 11.306 ; 11.306 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 11.292 ; 11.292 ; 11.292 ; 11.292 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 11.293 ; 11.293 ; 11.293 ; 11.293 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 11.291 ; 11.291 ; 11.291 ; 11.291 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 11.297 ; 11.297 ; 11.297 ; 11.297 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 11.047 ; 11.047 ; 11.047 ; 11.047 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 11.039 ; 11.039 ; 11.039 ; 11.039 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 10.199 ; 10.199 ; 10.199 ; 10.199 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 10.157 ; 10.157 ; 10.157 ; 10.157 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 9.985  ; 9.985  ; 9.985  ; 9.985  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 9.969  ; 9.969  ; 9.969  ; 9.969  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 9.919  ; 9.919  ; 9.919  ; 9.919  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 9.703  ; 9.703  ; 9.703  ; 9.703  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 9.775  ; 9.775  ; 9.775  ; 9.775  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 10.380 ; 10.380 ; 10.380 ; 10.380 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 10.316 ; 10.316 ; 10.316 ; 10.316 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 10.165 ; 10.165 ; 10.165 ; 10.165 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 10.430 ; 10.430 ; 10.430 ; 10.430 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 10.106 ; 10.106 ; 10.106 ; 10.106 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 10.095 ; 10.095 ; 10.095 ; 10.095 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 10.094 ; 10.094 ; 10.094 ; 10.094 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 9.503  ; 9.503  ; 9.503  ; 9.503  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 9.654  ; 9.654  ; 9.654  ; 9.654  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 9.691  ; 9.691  ; 9.691  ; 9.691  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 9.710  ; 9.710  ; 9.710  ; 9.710  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 9.632  ; 9.632  ; 9.632  ; 9.632  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 9.668  ; 9.668  ; 9.668  ; 9.668  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 9.288  ; 9.288  ; 9.288  ; 9.288  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 11.350 ; 11.350 ; 11.350 ; 11.350 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 12.310 ; 12.310 ; 12.310 ; 12.310 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 11.350 ; 11.350 ; 11.350 ; 11.350 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 11.401 ; 11.401 ; 11.401 ; 11.401 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 11.571 ; 11.571 ; 11.571 ; 11.571 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 13.457 ; 13.457 ; 13.457 ; 13.457 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 11.528 ; 11.528 ; 11.528 ; 11.528 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 11.511 ; 11.511 ; 11.511 ; 11.511 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 11.810 ; 11.810 ; 11.810 ; 11.810 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 11.742 ; 11.742 ; 11.742 ; 11.742 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 11.515 ; 11.515 ; 11.515 ; 11.515 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 11.489 ; 11.489 ; 11.489 ; 11.489 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 11.508 ; 11.508 ; 11.508 ; 11.508 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 11.511 ; 11.511 ; 11.511 ; 11.511 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 11.697 ; 11.697 ; 11.697 ; 11.697 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 11.677 ; 11.677 ; 11.677 ; 11.677 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 11.639 ; 11.639 ; 11.639 ; 11.639 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 11.657 ; 11.657 ; 11.657 ; 11.657 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 11.665 ; 11.665 ; 11.665 ; 11.665 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 11.649 ; 11.649 ; 11.649 ; 11.649 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 11.703 ; 11.703 ; 11.703 ; 11.703 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 10.096 ; 10.096 ; 10.096 ; 10.096 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 11.494 ; 11.494 ; 11.494 ; 11.494 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 11.321 ; 11.321 ; 11.321 ; 11.321 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 9.879  ; 9.879  ; 9.879  ; 9.879  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 11.479 ; 11.479 ; 11.479 ; 11.479 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 10.034 ; 10.034 ; 10.034 ; 10.034 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 9.624  ; 9.624  ; 9.624  ; 9.624  ;
+-------------------+----------------------+--------+--------+--------+--------+


+------------------------------------------------------------------------------+
; Minimum Propagation Delay                                                    ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 9.875  ; 9.875  ; 9.875  ; 9.875  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 9.866  ; 9.866  ; 9.866  ; 9.866  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 9.863  ; 9.863  ; 9.863  ; 9.863  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 9.865  ; 9.865  ; 9.865  ; 9.865  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 9.866  ; 9.866  ; 9.866  ; 9.866  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 9.616  ; 9.616  ; 9.616  ; 9.616  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 9.613  ; 9.613  ; 9.613  ; 9.613  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 8.970  ; 8.970  ; 8.970  ; 8.970  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 8.928  ; 8.928  ; 8.928  ; 8.928  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 8.755  ; 8.755  ; 8.755  ; 8.755  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 8.740  ; 8.740  ; 8.740  ; 8.740  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 8.688  ; 8.688  ; 8.688  ; 8.688  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 8.474  ; 8.474  ; 8.474  ; 8.474  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 8.542  ; 8.542  ; 8.542  ; 8.542  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 7.194  ; 7.194  ; 7.194  ; 7.194  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 7.105  ; 7.105  ; 7.105  ; 7.105  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 6.954  ; 6.954  ; 6.954  ; 6.954  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 7.221  ; 7.221  ; 7.221  ; 7.221  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 6.925  ; 6.925  ; 6.925  ; 6.925  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 6.909  ; 6.909  ; 6.909  ; 6.909  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 6.883  ; 6.883  ; 6.883  ; 6.883  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 8.857  ; 8.857  ; 8.857  ; 8.857  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 8.979  ; 8.979  ; 8.979  ; 8.979  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 9.025  ; 9.025  ; 9.025  ; 9.025  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 9.033  ; 9.033  ; 9.033  ; 9.033  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 8.970  ; 8.970  ; 8.970  ; 8.970  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 9.005  ; 9.005  ; 9.005  ; 9.005  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 8.613  ; 8.613  ; 8.613  ; 8.613  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 9.094  ; 9.094  ; 9.094  ; 9.094  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 10.058 ; 10.058 ; 10.058 ; 10.058 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 9.095  ; 9.095  ; 9.095  ; 9.095  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 9.167  ; 9.167  ; 9.167  ; 9.167  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 9.313  ; 9.313  ; 9.313  ; 9.313  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 11.202 ; 11.202 ; 11.202 ; 11.202 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 9.269  ; 9.269  ; 9.269  ; 9.269  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 10.021 ; 10.021 ; 10.021 ; 10.021 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 10.312 ; 10.312 ; 10.312 ; 10.312 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 10.269 ; 10.269 ; 10.269 ; 10.269 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 10.015 ; 10.015 ; 10.015 ; 10.015 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 9.993  ; 9.993  ; 9.993  ; 9.993  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 10.013 ; 10.013 ; 10.013 ; 10.013 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 10.008 ; 10.008 ; 10.008 ; 10.008 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 9.938  ; 9.938  ; 9.938  ; 9.938  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 9.922  ; 9.922  ; 9.922  ; 9.922  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 9.907  ; 9.907  ; 9.907  ; 9.907  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 9.903  ; 9.903  ; 9.903  ; 9.903  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 9.905  ; 9.905  ; 9.905  ; 9.905  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 9.890  ; 9.890  ; 9.890  ; 9.890  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 9.945  ; 9.945  ; 9.945  ; 9.945  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 8.874  ; 8.874  ; 8.874  ; 8.874  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 10.290 ; 10.290 ; 10.290 ; 10.290 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 10.131 ; 10.131 ; 10.131 ; 10.131 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 8.670  ; 8.670  ; 8.670  ; 8.670  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 10.271 ; 10.271 ; 10.271 ; 10.271 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 8.816  ; 8.816  ; 8.816  ; 8.816  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 8.399  ; 8.399  ; 8.399  ; 8.399  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 8.949  ; 8.949  ; 8.949  ; 8.949  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 8.943  ; 8.943  ; 8.943  ; 8.943  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 8.941  ; 8.941  ; 8.941  ; 8.941  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 8.912  ; 8.912  ; 8.912  ; 8.912  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 8.942  ; 8.942  ; 8.942  ; 8.942  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 8.693  ; 8.693  ; 8.693  ; 8.693  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 8.689  ; 8.689  ; 8.689  ; 8.689  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 8.585  ; 8.585  ; 8.585  ; 8.585  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 8.566  ; 8.566  ; 8.566  ; 8.566  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 8.395  ; 8.395  ; 8.395  ; 8.395  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 8.385  ; 8.385  ; 8.385  ; 8.385  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 8.341  ; 8.341  ; 8.341  ; 8.341  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 8.115  ; 8.115  ; 8.115  ; 8.115  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 8.184  ; 8.184  ; 8.184  ; 8.184  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 7.432  ; 7.432  ; 7.432  ; 7.432  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 7.343  ; 7.343  ; 7.343  ; 7.343  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 7.192  ; 7.192  ; 7.192  ; 7.192  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 7.459  ; 7.459  ; 7.459  ; 7.459  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 7.163  ; 7.163  ; 7.163  ; 7.163  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 7.147  ; 7.147  ; 7.147  ; 7.147  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 7.121  ; 7.121  ; 7.121  ; 7.121  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 7.844  ; 7.844  ; 7.844  ; 7.844  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 7.964  ; 7.964  ; 7.964  ; 7.964  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 8.004  ; 8.004  ; 8.004  ; 8.004  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 8.020  ; 8.020  ; 8.020  ; 8.020  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 7.946  ; 7.946  ; 7.946  ; 7.946  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 7.975  ; 7.975  ; 7.975  ; 7.975  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 7.598  ; 7.598  ; 7.598  ; 7.598  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 9.078  ; 9.078  ; 9.078  ; 9.078  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 10.029 ; 10.029 ; 10.029 ; 10.029 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 9.078  ; 9.078  ; 9.078  ; 9.078  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 9.154  ; 9.154  ; 9.154  ; 9.154  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 9.298  ; 9.298  ; 9.298  ; 9.298  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 11.179 ; 11.179 ; 11.179 ; 11.179 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 9.254  ; 9.254  ; 9.254  ; 9.254  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 9.275  ; 9.275  ; 9.275  ; 9.275  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 9.566  ; 9.566  ; 9.566  ; 9.566  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 9.523  ; 9.523  ; 9.523  ; 9.523  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 9.269  ; 9.269  ; 9.269  ; 9.269  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 9.247  ; 9.247  ; 9.247  ; 9.247  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 9.267  ; 9.267  ; 9.267  ; 9.267  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 9.262  ; 9.262  ; 9.262  ; 9.262  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 8.985  ; 8.985  ; 8.985  ; 8.985  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 8.972  ; 8.972  ; 8.972  ; 8.972  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 8.956  ; 8.956  ; 8.956  ; 8.956  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 8.951  ; 8.951  ; 8.951  ; 8.951  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 8.955  ; 8.955  ; 8.955  ; 8.955  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 8.929  ; 8.929  ; 8.929  ; 8.929  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 8.984  ; 8.984  ; 8.984  ; 8.984  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 8.114  ; 8.114  ; 8.114  ; 8.114  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 9.530  ; 9.530  ; 9.530  ; 9.530  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 9.371  ; 9.371  ; 9.371  ; 9.371  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 7.910  ; 7.910  ; 7.910  ; 7.910  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 9.511  ; 9.511  ; 9.511  ; 9.511  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 8.055  ; 8.055  ; 8.055  ; 8.055  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 7.638  ; 7.638  ; 7.638  ; 7.638  ;
+-------------------+----------------------+--------+--------+--------+--------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; -2.760 ; -582.252      ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.004 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; -2.000 ; -1591.930             ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+
; -2.760 ; id_ex:reg_idex|idex_out_alusrc                                                                        ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.169      ; 3.961      ;
; -2.730 ; id_ex:reg_idex|idex_out_reg2[0]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.169      ; 3.931      ;
; -2.711 ; id_ex:reg_idex|idex_out_reg2[1]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.173      ; 3.916      ;
; -2.704 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[10] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.527      ;
; -2.704 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[10] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.527      ;
; -2.704 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[10] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.527      ;
; -2.704 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[10] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.527      ;
; -2.704 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[10] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.527      ;
; -2.674 ; id_ex:reg_idex|idex_out_immediate[2]                                                                  ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.167      ; 3.873      ;
; -2.672 ; id_ex:reg_idex|idex_out_immediate[0]                                                                  ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.169      ; 3.873      ;
; -2.643 ; id_ex:reg_idex|idex_out_reg2[3]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.173      ; 3.848      ;
; -2.610 ; id_ex:reg_idex|idex_out_immediate[4]                                                                  ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.173      ; 3.815      ;
; -2.605 ; id_ex:reg_idex|idex_out_reg2[6]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.117      ; 3.754      ;
; -2.600 ; id_ex:reg_idex|idex_out_immediate[1]                                                                  ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.169      ; 3.801      ;
; -2.593 ; id_ex:reg_idex|idex_out_reg2[4]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.164      ; 3.789      ;
; -2.589 ; id_ex:reg_idex|idex_out_immediate[6]                                                                  ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.121      ; 3.742      ;
; -2.588 ; id_ex:reg_idex|idex_out_reg2[2]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.167      ; 3.787      ;
; -2.565 ; id_ex:reg_idex|idex_out_reg2[7]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.119      ; 3.716      ;
; -2.555 ; id_ex:reg_idex|idex_out_reg2[5]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.192      ; 3.779      ;
; -2.554 ; id_ex:reg_idex|idex_out_reg1[9]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.088      ; 3.674      ;
; -2.548 ; id_ex:reg_idex|idex_out_reg2[8]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.121      ; 3.701      ;
; -2.531 ; id_ex:reg_idex|idex_out_immediate[3]                                                                  ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.169      ; 3.732      ;
; -2.520 ; id_ex:reg_idex|idex_out_reg1[6]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.123      ; 3.675      ;
; -2.516 ; id_ex:reg_idex|idex_out_immediate[5]                                                                  ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.300      ; 3.848      ;
; -2.510 ; id_ex:reg_idex|idex_out_reg1[5]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.192      ; 3.734      ;
; -2.501 ; id_ex:reg_idex|idex_out_immediate[7]                                                                  ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.119      ; 3.652      ;
; -2.495 ; id_ex:reg_idex|idex_out_immediate[9]                                                                  ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.088      ; 3.615      ;
; -2.457 ; id_ex:reg_idex|idex_out_reg2[11]                                                                      ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.148      ; 3.637      ;
; -2.454 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[14] ; clock        ; clock       ; 1.000        ; -0.208     ; 3.278      ;
; -2.454 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[14] ; clock        ; clock       ; 1.000        ; -0.208     ; 3.278      ;
; -2.454 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[14] ; clock        ; clock       ; 1.000        ; -0.208     ; 3.278      ;
; -2.454 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[14] ; clock        ; clock       ; 1.000        ; -0.208     ; 3.278      ;
; -2.454 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[14] ; clock        ; clock       ; 1.000        ; -0.208     ; 3.278      ;
; -2.450 ; id_ex:reg_idex|idex_out_immediate[8]                                                                  ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.121      ; 3.603      ;
; -2.443 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[4]  ; clock        ; clock       ; 1.000        ; -0.209     ; 3.266      ;
; -2.443 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[4]  ; clock        ; clock       ; 1.000        ; -0.209     ; 3.266      ;
; -2.443 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[4]  ; clock        ; clock       ; 1.000        ; -0.209     ; 3.266      ;
; -2.443 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[4]  ; clock        ; clock       ; 1.000        ; -0.209     ; 3.266      ;
; -2.443 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[4]  ; clock        ; clock       ; 1.000        ; -0.209     ; 3.266      ;
; -2.432 ; id_ex:reg_idex|idex_out_immediate[11]                                                                 ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.148      ; 3.612      ;
; -2.430 ; id_ex:reg_idex|idex_out_reg2[9]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.088      ; 3.550      ;
; -2.428 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[4]              ; clock        ; clock       ; 1.000        ; -0.250     ; 3.210      ;
; -2.428 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[4]              ; clock        ; clock       ; 1.000        ; -0.250     ; 3.210      ;
; -2.428 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[4]              ; clock        ; clock       ; 1.000        ; -0.250     ; 3.210      ;
; -2.428 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[4]              ; clock        ; clock       ; 1.000        ; -0.250     ; 3.210      ;
; -2.428 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[4]              ; clock        ; clock       ; 1.000        ; -0.250     ; 3.210      ;
; -2.423 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[14]             ; clock        ; clock       ; 1.000        ; -0.274     ; 3.181      ;
; -2.423 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[14]             ; clock        ; clock       ; 1.000        ; -0.274     ; 3.181      ;
; -2.423 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[14]             ; clock        ; clock       ; 1.000        ; -0.274     ; 3.181      ;
; -2.423 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[14]             ; clock        ; clock       ; 1.000        ; -0.274     ; 3.181      ;
; -2.423 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[14]             ; clock        ; clock       ; 1.000        ; -0.274     ; 3.181      ;
; -2.422 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[6]  ; clock        ; clock       ; 1.000        ; -0.209     ; 3.245      ;
; -2.422 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[6]  ; clock        ; clock       ; 1.000        ; -0.209     ; 3.245      ;
; -2.422 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[6]  ; clock        ; clock       ; 1.000        ; -0.209     ; 3.245      ;
; -2.422 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[6]  ; clock        ; clock       ; 1.000        ; -0.209     ; 3.245      ;
; -2.422 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[6]  ; clock        ; clock       ; 1.000        ; -0.209     ; 3.245      ;
; -2.414 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[2]              ; clock        ; clock       ; 1.000        ; -0.253     ; 3.193      ;
; -2.414 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[2]              ; clock        ; clock       ; 1.000        ; -0.253     ; 3.193      ;
; -2.414 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[2]              ; clock        ; clock       ; 1.000        ; -0.253     ; 3.193      ;
; -2.414 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[2]              ; clock        ; clock       ; 1.000        ; -0.253     ; 3.193      ;
; -2.414 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[2]              ; clock        ; clock       ; 1.000        ; -0.253     ; 3.193      ;
; -2.407 ; id_ex:reg_idex|idex_out_reg1[11]                                                                      ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.123      ; 3.562      ;
; -2.405 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[11] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.228      ;
; -2.405 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[11] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.228      ;
; -2.405 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[11] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.228      ;
; -2.405 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[11] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.228      ;
; -2.405 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[11] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.228      ;
; -2.393 ; id_ex:reg_idex|idex_out_reg1[0]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.122      ; 3.547      ;
; -2.389 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[13] ; clock        ; clock       ; 1.000        ; -0.208     ; 3.213      ;
; -2.389 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[13] ; clock        ; clock       ; 1.000        ; -0.208     ; 3.213      ;
; -2.389 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[13] ; clock        ; clock       ; 1.000        ; -0.208     ; 3.213      ;
; -2.389 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[13] ; clock        ; clock       ; 1.000        ; -0.208     ; 3.213      ;
; -2.389 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[13] ; clock        ; clock       ; 1.000        ; -0.208     ; 3.213      ;
; -2.387 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[15] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.210      ;
; -2.387 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[15] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.210      ;
; -2.387 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[15] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.210      ;
; -2.387 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[15] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.210      ;
; -2.387 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[15] ; clock        ; clock       ; 1.000        ; -0.209     ; 3.210      ;
; -2.385 ; id_ex:reg_idex|idex_out_immediate[15]                                                                 ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.193      ; 3.610      ;
; -2.379 ; id_ex:reg_idex|idex_out_immediate[12]                                                                 ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.188      ; 3.599      ;
; -2.378 ; id_ex:reg_idex|idex_out_reg1[2]                                                                       ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.164      ; 3.574      ;
; -2.372 ; id_ex:reg_idex|idex_out_immediate[10]                                                                 ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.121      ; 3.525      ;
; -2.371 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[0]  ; clock        ; clock       ; 1.000        ; -0.208     ; 3.195      ;
; -2.371 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[0]  ; clock        ; clock       ; 1.000        ; -0.208     ; 3.195      ;
; -2.371 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[0]  ; clock        ; clock       ; 1.000        ; -0.208     ; 3.195      ;
; -2.371 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[0]  ; clock        ; clock       ; 1.000        ; -0.208     ; 3.195      ;
; -2.371 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[0]  ; clock        ; clock       ; 1.000        ; -0.208     ; 3.195      ;
; -2.369 ; id_ex:reg_idex|idex_out_immediate[13]                                                                 ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.064      ; 3.465      ;
; -2.364 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; id_ex:reg_idex|idex_out_reg1[2]  ; clock        ; clock       ; 1.000        ; -0.250     ; 3.146      ;
; -2.364 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; id_ex:reg_idex|idex_out_reg1[2]  ; clock        ; clock       ; 1.000        ; -0.250     ; 3.146      ;
; -2.364 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; id_ex:reg_idex|idex_out_reg1[2]  ; clock        ; clock       ; 1.000        ; -0.250     ; 3.146      ;
; -2.364 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; id_ex:reg_idex|idex_out_reg1[2]  ; clock        ; clock       ; 1.000        ; -0.250     ; 3.146      ;
; -2.364 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; id_ex:reg_idex|idex_out_reg1[2]  ; clock        ; clock       ; 1.000        ; -0.250     ; 3.146      ;
; -2.360 ; id_ex:reg_idex|idex_out_reg2[12]                                                                      ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.188      ; 3.580      ;
; -2.345 ; id_ex:reg_idex|idex_out_reg2[13]                                                                      ; ex_mem:reg_exmem|exmem_zero_out  ; clock        ; clock       ; 1.000        ; 0.064      ; 3.441      ;
; -2.343 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg0 ; pc:pc_reg|out_pc[24]             ; clock        ; clock       ; 1.000        ; -0.234     ; 3.141      ;
; -2.343 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg1 ; pc:pc_reg|out_pc[24]             ; clock        ; clock       ; 1.000        ; -0.234     ; 3.141      ;
; -2.343 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg2 ; pc:pc_reg|out_pc[24]             ; clock        ; clock       ; 1.000        ; -0.234     ; 3.141      ;
; -2.343 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg3 ; pc:pc_reg|out_pc[24]             ; clock        ; clock       ; 1.000        ; -0.234     ; 3.141      ;
; -2.343 ; bregmips:breg_id|altsyncram:regs_rtl_0|altsyncram_u5h1:auto_generated|ram_block1a0~portb_address_reg4 ; pc:pc_reg|out_pc[24]             ; clock        ; clock       ; 1.000        ; -0.234     ; 3.141      ;
+--------+-------------------------------------------------------------------------------------------------------+----------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                             ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.004 ; if_id:reg_ifid|out_pc4[24]               ; id_ex:reg_idex|idex_out_pc4[24]                                                                             ; clock        ; clock       ; 0.000        ; 0.309      ; 0.465      ;
; 0.057 ; ex_mem:reg_exmem|exmem_memtoreg_out[0]   ; mem_wb:reg_memwb|memwb_out_memtoreg[0]                                                                      ; clock        ; clock       ; 0.000        ; 0.253      ; 0.462      ;
; 0.121 ; id_ex:reg_idex|idex_out_pc4[20]          ; ex_mem:reg_exmem|exmem_adderesult_out[20]                                                                   ; clock        ; clock       ; 0.000        ; 0.313      ; 0.586      ;
; 0.128 ; id_ex:reg_idex|idex_out_pc4[21]          ; ex_mem:reg_exmem|exmem_adderesult_out[21]                                                                   ; clock        ; clock       ; 0.000        ; 0.313      ; 0.593      ;
; 0.129 ; id_ex:reg_idex|idex_out_pc4[23]          ; ex_mem:reg_exmem|exmem_adderesult_out[23]                                                                   ; clock        ; clock       ; 0.000        ; 0.405      ; 0.686      ;
; 0.133 ; id_ex:reg_idex|idex_out_pc4[22]          ; ex_mem:reg_exmem|exmem_adderesult_out[22]                                                                   ; clock        ; clock       ; 0.000        ; 0.313      ; 0.598      ;
; 0.150 ; id_ex:reg_idex|idex_out_pc4[25]          ; ex_mem:reg_exmem|exmem_adderesult_out[25]                                                                   ; clock        ; clock       ; 0.000        ; 0.405      ; 0.707      ;
; 0.168 ; bregmips:breg_id|regs_rtl_0_bypass[6]    ; id_ex:reg_idex|idex_out_rd[2]                                                                               ; clock        ; clock       ; 0.000        ; 0.173      ; 0.493      ;
; 0.204 ; id_ex:reg_idex|idex_out_pc4[27]          ; ex_mem:reg_exmem|exmem_out_pc4[27]                                                                          ; clock        ; clock       ; 0.000        ; 0.324      ; 0.680      ;
; 0.232 ; if_id:reg_ifid|out_instruction[2]        ; id_ex:reg_idex|idex_out_immediate[2]                                                                        ; clock        ; clock       ; 0.000        ; 0.229      ; 0.613      ;
; 0.232 ; if_id:reg_ifid|out_pc4[17]               ; id_ex:reg_idex|idex_out_pc4[17]                                                                             ; clock        ; clock       ; 0.000        ; 0.232      ; 0.616      ;
; 0.236 ; ex_mem:reg_exmem|exmem_out_pc4[7]        ; mem_wb:reg_memwb|memwb_out_pc4[7]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; if_id:reg_ifid|out_pc4[0]                ; id_ex:reg_idex|idex_out_pc4[0]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; ex_mem:reg_exmem|exmem_writereg_out[4]   ; mem_wb:reg_memwb|memwb_out_writereg[4]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; ex_mem:reg_exmem|exmem_out_pc4[11]       ; mem_wb:reg_memwb|memwb_out_pc4[11]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; id_ex:reg_idex|idex_out_pc4[27]          ; ex_mem:reg_exmem|exmem_adderesult_out[27]                                                                   ; clock        ; clock       ; 0.000        ; 0.309      ; 0.698      ;
; 0.238 ; if_id:reg_ifid|out_pc4[15]               ; id_ex:reg_idex|idex_out_pc4[15]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; ex_mem:reg_exmem|exmem_out_pc4[29]       ; mem_wb:reg_memwb|memwb_out_pc4[29]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; ex_mem:reg_exmem|exmem_writereg_out[0]   ; mem_wb:reg_memwb|memwb_out_writereg[0]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; ex_mem:reg_exmem|exmem_out_pc4[3]        ; mem_wb:reg_memwb|memwb_out_pc4[3]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; id_ex:reg_idex|idex_out_pc4[5]           ; ex_mem:reg_exmem|exmem_out_pc4[5]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; id_ex:reg_idex|idex_out_pc4[10]          ; ex_mem:reg_exmem|exmem_out_pc4[10]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; id_ex:reg_idex|idex_out_pc4[14]          ; ex_mem:reg_exmem|exmem_out_pc4[14]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; if_id:reg_ifid|out_pc4[1]                ; id_ex:reg_idex|idex_out_pc4[1]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mem_wb:reg_memwb|memwb_out_memdata[2]    ; bregmips:breg_id|regs_rtl_1_bypass[15]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; id_ex:reg_idex|idex_mem_write_out        ; ex_mem:reg_exmem|exmem_memwrite_out                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; ex_mem:reg_exmem|exmem_out_pc4[30]       ; mem_wb:reg_memwb|memwb_out_pc4[30]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; id_ex:reg_idex|idex_out_rd[4]            ; ex_mem:reg_exmem|exmem_writereg_out[4]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; id_ex:reg_idex|idex_out_pc4[2]           ; ex_mem:reg_exmem|exmem_out_pc4[2]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; id_ex:reg_idex|idex_out_pc4[3]           ; ex_mem:reg_exmem|exmem_out_pc4[3]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ex_mem:reg_exmem|exmem_out_pc4[13]       ; mem_wb:reg_memwb|memwb_out_pc4[13]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ex_mem:reg_exmem|exmem_out_pc4[14]       ; mem_wb:reg_memwb|memwb_out_pc4[14]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ex_mem:reg_exmem|exmem_out_pc4[15]       ; mem_wb:reg_memwb|memwb_out_pc4[15]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; id_ex:reg_idex|idex_out_pc4[21]          ; ex_mem:reg_exmem|exmem_out_pc4[21]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; ex_mem:reg_exmem|exmem_out_pc4[25]       ; mem_wb:reg_memwb|memwb_out_pc4[25]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; ex_mem:reg_exmem|exmem_out_pc4[12]       ; mem_wb:reg_memwb|memwb_out_pc4[12]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; id_ex:reg_idex|idex_out_pc4[20]          ; ex_mem:reg_exmem|exmem_out_pc4[20]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; id_ex:reg_idex|idex_out_pc4[22]          ; ex_mem:reg_exmem|exmem_out_pc4[22]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; id_ex:reg_idex|idex_out_pc4[8]           ; ex_mem:reg_exmem|exmem_out_pc4[8]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; bregmips:breg_id|regs_rtl_1_bypass[33]   ; id_ex:reg_idex|idex_out_reg2[11]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; ex_mem:reg_exmem|exmem_out_pc4[18]       ; mem_wb:reg_memwb|memwb_out_pc4[18]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; id_ex:reg_idex|idex_out_pc4[19]          ; ex_mem:reg_exmem|exmem_out_pc4[19]                                                                          ; clock        ; clock       ; 0.000        ; 0.084      ; 0.479      ;
; 0.243 ; id_ex:reg_idex|idex_out_pc4[9]           ; ex_mem:reg_exmem|exmem_out_pc4[9]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; id_ex:reg_idex|idex_out_pc4[1]           ; ex_mem:reg_exmem|exmem_adderesult_out[1]                                                                    ; clock        ; clock       ; 0.000        ; 0.262      ; 0.657      ;
; 0.243 ; id_ex:reg_idex|idex_out_pc4[31]          ; ex_mem:reg_exmem|exmem_out_pc4[31]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; ex_mem:reg_exmem|exmem_out_pc4[17]       ; mem_wb:reg_memwb|memwb_out_pc4[17]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; ex_mem:reg_exmem|exmem_out_pc4[9]        ; mem_wb:reg_memwb|memwb_out_pc4[9]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.244 ; ex_mem:reg_exmem|exmem_adderesult_out[1] ; mem_wb:reg_memwb|memwb_out_pc4[1]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.396      ;
; 0.245 ; id_ex:reg_idex|idex_out_reg2[24]         ; ex_mem:reg_exmem|exmem_reg2_out[24]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; id_ex:reg_idex|idex_regwrite_out         ; ex_mem:reg_exmem|exmem_regwrite_out                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; bregmips:breg_id|regs_rtl_1_bypass[21]   ; id_ex:reg_idex|idex_out_reg2[5]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.259 ; id_ex:reg_idex|idex_out_pc4[20]          ; ex_mem:reg_exmem|exmem_adderesult_out[21]                                                                   ; clock        ; clock       ; 0.000        ; 0.313      ; 0.724      ;
; 0.266 ; id_ex:reg_idex|idex_out_pc4[21]          ; ex_mem:reg_exmem|exmem_adderesult_out[22]                                                                   ; clock        ; clock       ; 0.000        ; 0.313      ; 0.731      ;
; 0.267 ; id_ex:reg_idex|idex_out_pc4[23]          ; ex_mem:reg_exmem|exmem_adderesult_out[24]                                                                   ; clock        ; clock       ; 0.000        ; 0.405      ; 0.824      ;
; 0.269 ; if_id:reg_ifid|out_instruction[5]        ; id_ex:reg_idex|idex_out_regdest[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.421      ;
; 0.271 ; id_ex:reg_idex|idex_out_pc4[22]          ; ex_mem:reg_exmem|exmem_adderesult_out[23]                                                                   ; clock        ; clock       ; 0.000        ; 0.313      ; 0.736      ;
; 0.285 ; id_ex:reg_idex|idex_out_immediate[15]    ; ex_mem:reg_exmem|exmem_adderesult_out[31]                                                                   ; clock        ; clock       ; 0.000        ; 0.202      ; 0.639      ;
; 0.290 ; id_ex:reg_idex|idex_out_pc4[25]          ; ex_mem:reg_exmem|exmem_adderesult_out[26]                                                                   ; clock        ; clock       ; 0.000        ; 0.405      ; 0.847      ;
; 0.291 ; if_id:reg_ifid|out_instruction[12]       ; pc:pc_reg|out_pc[14]                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.443      ;
; 0.294 ; bregmips:breg_id|regs_rtl_1_bypass[55]   ; id_ex:reg_idex|idex_out_reg1[22]                                                                            ; clock        ; clock       ; 0.000        ; 0.235      ; 0.681      ;
; 0.294 ; id_ex:reg_idex|idex_out_pc4[20]          ; ex_mem:reg_exmem|exmem_adderesult_out[22]                                                                   ; clock        ; clock       ; 0.000        ; 0.313      ; 0.759      ;
; 0.297 ; bregmips:breg_id|regs_rtl_1_bypass[10]   ; pc:pc_reg|out_pc[22]                                                                                        ; clock        ; clock       ; 0.000        ; 0.000      ; 0.449      ;
; 0.299 ; ex_mem:reg_exmem|exmem_writereg_out[2]   ; mem_wb:reg_memwb|memwb_out_writereg[2]                                                                      ; clock        ; clock       ; 0.000        ; 0.014      ; 0.465      ;
; 0.299 ; mem_wb:reg_memwb|memwb_out_memdata[21]   ; bregmips:breg_id|regs_rtl_1_bypass[53]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.451      ;
; 0.299 ; if_id:reg_ifid|out_instruction[4]        ; id_ex:reg_idex|idex_out_regdest[0]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.451      ;
; 0.300 ; ex_mem:reg_exmem|exmem_reg2_out[11]      ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg11 ; clock        ; clock       ; 0.000        ; 0.346      ; 0.784      ;
; 0.301 ; id_ex:reg_idex|idex_out_pc4[21]          ; ex_mem:reg_exmem|exmem_adderesult_out[23]                                                                   ; clock        ; clock       ; 0.000        ; 0.313      ; 0.766      ;
; 0.302 ; bregmips:breg_id|regs_rtl_1_bypass[69]   ; id_ex:reg_idex|idex_out_reg2[29]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.454      ;
; 0.303 ; ex_mem:reg_exmem|exmem_writereg_out[3]   ; mem_wb:reg_memwb|memwb_out_writereg[3]                                                                      ; clock        ; clock       ; 0.000        ; 0.014      ; 0.469      ;
; 0.306 ; id_ex:reg_idex|idex_out_pc4[22]          ; ex_mem:reg_exmem|exmem_adderesult_out[24]                                                                   ; clock        ; clock       ; 0.000        ; 0.313      ; 0.771      ;
; 0.307 ; ex_mem:reg_exmem|exmem_writereg_out[1]   ; mem_wb:reg_memwb|memwb_out_writereg[1]                                                                      ; clock        ; clock       ; 0.000        ; 0.014      ; 0.473      ;
; 0.307 ; ex_mem:reg_exmem|exmem_out_pc4[8]        ; mem_wb:reg_memwb|memwb_out_pc4[8]                                                                           ; clock        ; clock       ; 0.000        ; 0.013      ; 0.472      ;
; 0.308 ; bregmips:breg_id|regs_rtl_1_bypass[43]   ; id_ex:reg_idex|idex_out_reg2[16]                                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.460      ;
; 0.309 ; ex_mem:reg_exmem|exmem_reg2_out[0]       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.784      ;
; 0.319 ; ex_mem:reg_exmem|exmem_reg2_out[1]       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg1  ; clock        ; clock       ; 0.000        ; 0.337      ; 0.794      ;
; 0.321 ; ex_mem:reg_exmem|exmem_out_pc4[23]       ; mem_wb:reg_memwb|memwb_out_pc4[23]                                                                          ; clock        ; clock       ; 0.000        ; 0.136      ; 0.609      ;
; 0.322 ; if_id:reg_ifid|out_pc4[2]                ; id_ex:reg_idex|idex_out_pc4[2]                                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; ex_mem:reg_exmem|exmem_out_pc4[21]       ; mem_wb:reg_memwb|memwb_out_pc4[21]                                                                          ; clock        ; clock       ; 0.000        ; 0.128      ; 0.602      ;
; 0.323 ; ex_mem:reg_exmem|exmem_out_pc4[19]       ; mem_wb:reg_memwb|memwb_out_pc4[19]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; if_id:reg_ifid|out_pc4[27]               ; id_ex:reg_idex|idex_out_pc4[27]                                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; ex_mem:reg_exmem|exmem_memtoreg_out[1]   ; mem_wb:reg_memwb|memwb_out_memtoreg[1]                                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; id_ex:reg_idex|idex_out_pc4[4]           ; ex_mem:reg_exmem|exmem_out_pc4[4]                                                                           ; clock        ; clock       ; 0.000        ; 0.164      ; 0.640      ;
; 0.324 ; ex_mem:reg_exmem|exmem_out_pc4[20]       ; mem_wb:reg_memwb|memwb_out_pc4[20]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; ex_mem:reg_exmem|exmem_out_pc4[27]       ; mem_wb:reg_memwb|memwb_out_pc4[27]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; ex_mem:reg_exmem|exmem_out_pc4[28]       ; mem_wb:reg_memwb|memwb_out_pc4[28]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; ex_mem:reg_exmem|exmem_aluresult_out[4]  ; mem_wb:reg_memwb|memwb_out_result_alu[4]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; id_ex:reg_idex|idex_out_pc4[30]          ; ex_mem:reg_exmem|exmem_out_pc4[30]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; id_ex:reg_idex|idex_out_pc4[25]          ; ex_mem:reg_exmem|exmem_adderesult_out[27]                                                                   ; clock        ; clock       ; 0.000        ; 0.405      ; 0.882      ;
; 0.326 ; id_ex:reg_idex|idex_out_pc4[17]          ; ex_mem:reg_exmem|exmem_out_pc4[17]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; if_id:reg_ifid|out_pc4[28]               ; pc:pc_reg|out_pc[28]                                                                                        ; clock        ; clock       ; 0.000        ; 0.152      ; 0.630      ;
; 0.327 ; id_ex:reg_idex|idex_out_pc4[6]           ; ex_mem:reg_exmem|exmem_out_pc4[6]                                                                           ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; ex_mem:reg_exmem|exmem_out_pc4[10]       ; mem_wb:reg_memwb|memwb_out_pc4[10]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; if_id:reg_ifid|out_instruction[11]       ; id_ex:reg_idex|idex_out_immediate[11]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; if_id:reg_ifid|out_instruction[12]       ; id_ex:reg_idex|idex_out_immediate[12]                                                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; ex_mem:reg_exmem|exmem_out_pc4[16]       ; mem_wb:reg_memwb|memwb_out_pc4[16]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; id_ex:reg_idex|idex_out_pc4[28]          ; ex_mem:reg_exmem|exmem_out_pc4[28]                                                                          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; id_ex:reg_idex|idex_out_reg2[18]         ; ex_mem:reg_exmem|exmem_reg2_out[18]                                                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; ex_mem:reg_exmem|exmem_aluresult_out[1]  ; mem_wb:reg_memwb|memwb_out_result_alu[1]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; ex_mem:reg_exmem|exmem_aluresult_out[2]  ; mem_wb:reg_memwb|memwb_out_result_alu[2]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; ex_mem:reg_exmem|exmem_aluresult_out[5]  ; mem_wb:reg_memwb|memwb_out_result_alu[5]                                                                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.481      ;
+-------+------------------------------------------+-------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[0]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[10]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[11]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[12]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[13]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[13]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[14]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[14]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[15]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[15]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[16]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[16]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[17]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[17]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[18]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[18]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[19]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[19]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[1]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[20]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[20]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[21]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[21]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[22]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[22]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[23]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[23]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[24]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[24]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[25]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[25]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[26]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[26]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[27]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[27]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[28]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[28]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[29]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[29]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[2]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[30]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[30]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[31]                         ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[31]                         ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[3]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[4]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[5]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[6]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[7]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[8]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|q_a[9]                          ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg4 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg5 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg6 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_address_reg7 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -2.000 ; 0.500        ; 2.500          ; High Pulse Width ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg17 ;
; -2.000 ; 0.500        ; 2.500          ; Low Pulse Width  ; clock ; Rise       ; mdata:md_mem|altsyncram:altsyncram_component|altsyncram_gec1:auto_generated|ram_block1a0~porta_datain_reg17 ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Clock to Output Times                                                             ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 8.549 ; 8.549 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 8.549 ; 8.549 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 8.526 ; 8.526 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 8.530 ; 8.530 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 8.532 ; 8.532 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 8.539 ; 8.539 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 8.417 ; 8.417 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 8.411 ; 8.411 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 7.672 ; 7.672 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 7.672 ; 7.672 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 7.650 ; 7.650 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 7.513 ; 7.513 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 7.515 ; 7.515 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 7.503 ; 7.503 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 7.392 ; 7.392 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 7.439 ; 7.439 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 7.297 ; 7.297 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 7.280 ; 7.280 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 7.216 ; 7.216 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 7.212 ; 7.212 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 7.297 ; 7.297 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 7.158 ; 7.158 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 7.145 ; 7.145 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 7.131 ; 7.131 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 7.379 ; 7.379 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 7.312 ; 7.312 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 7.345 ; 7.345 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 7.379 ; 7.379 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 7.379 ; 7.379 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 7.379 ; 7.379 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 7.358 ; 7.358 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 7.201 ; 7.201 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 9.417 ; 9.417 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 8.327 ; 8.327 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 8.844 ; 8.844 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 8.334 ; 8.334 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 8.348 ; 8.348 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 8.428 ; 8.428 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 9.417 ; 9.417 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 8.403 ; 8.403 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 8.829 ; 8.829 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 8.704 ; 8.704 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 8.829 ; 8.829 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 8.808 ; 8.808 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 8.708 ; 8.708 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 8.685 ; 8.685 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 8.697 ; 8.697 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 8.701 ; 8.701 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 8.815 ; 8.815 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 8.815 ; 8.815 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 8.799 ; 8.799 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 8.792 ; 8.792 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 8.791 ; 8.791 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 8.791 ; 8.791 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 8.770 ; 8.770 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 8.803 ; 8.803 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 8.875 ; 8.875 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 8.322 ; 8.322 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 8.875 ; 8.875 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 8.853 ; 8.853 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 8.215 ; 8.215 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 8.855 ; 8.855 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 8.291 ; 8.291 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 8.116 ; 8.116 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 5.538 ; 5.538 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 5.676 ; 5.676 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 5.653 ; 5.653 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 5.657 ; 5.657 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 5.659 ; 5.659 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 5.666 ; 5.666 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 5.544 ; 5.544 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 5.538 ; 5.538 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 4.803 ; 4.803 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 5.083 ; 5.083 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 5.061 ; 5.061 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 4.924 ; 4.924 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 4.926 ; 4.926 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 4.914 ; 4.914 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 4.803 ; 4.803 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 4.850 ; 4.850 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 5.011 ; 5.011 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 5.159 ; 5.159 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 5.097 ; 5.097 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 5.093 ; 5.093 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 5.180 ; 5.180 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 5.038 ; 5.038 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 5.030 ; 5.030 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 5.011 ; 5.011 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 4.950 ; 4.950 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 5.065 ; 5.065 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 5.094 ; 5.094 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 5.119 ; 5.119 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 5.132 ; 5.132 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 5.119 ; 5.119 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 5.090 ; 5.090 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 4.950 ; 4.950 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 5.576 ; 5.576 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 5.576 ; 5.576 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 6.079 ; 6.079 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 5.580 ; 5.580 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 5.593 ; 5.593 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 5.675 ; 5.675 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 6.659 ; 6.659 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 5.651 ; 5.651 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 5.637 ; 5.637 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 5.662 ; 5.662 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 5.776 ; 5.776 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 5.752 ; 5.752 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 5.657 ; 5.657 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 5.637 ; 5.637 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 5.647 ; 5.647 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 5.650 ; 5.650 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 5.444 ; 5.444 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 5.484 ; 5.484 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 5.471 ; 5.471 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 5.465 ; 5.465 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 5.461 ; 5.461 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 5.459 ; 5.459 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 5.444 ; 5.444 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 5.478 ; 5.478 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 4.915 ; 4.915 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 5.122 ; 5.122 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 5.691 ; 5.691 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 5.651 ; 5.651 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 5.029 ; 5.029 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 5.666 ; 5.666 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 5.087 ; 5.087 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 4.915 ; 4.915 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Propagation Delay                                                        ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 5.618 ; 5.618 ; 5.618 ; 5.618 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 5.597 ; 5.597 ; 5.597 ; 5.597 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 5.602 ; 5.602 ; 5.602 ; 5.602 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 5.603 ; 5.603 ; 5.603 ; 5.603 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 5.608 ; 5.608 ; 5.608 ; 5.608 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 5.491 ; 5.491 ; 5.491 ; 5.491 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 5.483 ; 5.483 ; 5.483 ; 5.483 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 5.484 ; 5.484 ; 5.484 ; 5.484 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 5.461 ; 5.461 ; 5.461 ; 5.461 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 5.324 ; 5.324 ; 5.324 ; 5.324 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 5.313 ; 5.313 ; 5.313 ; 5.313 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 5.303 ; 5.303 ; 5.303 ; 5.303 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 5.203 ; 5.203 ; 5.203 ; 5.203 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 5.251 ; 5.251 ; 5.251 ; 5.251 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 4.784 ; 4.784 ; 4.784 ; 4.784 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 4.722 ; 4.722 ; 4.722 ; 4.722 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 4.721 ; 4.721 ; 4.721 ; 4.721 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 4.805 ; 4.805 ; 4.805 ; 4.805 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 4.663 ; 4.663 ; 4.663 ; 4.663 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 4.654 ; 4.654 ; 4.654 ; 4.654 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 4.636 ; 4.636 ; 4.636 ; 4.636 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 4.847 ; 4.847 ; 4.847 ; 4.847 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 4.876 ; 4.876 ; 4.876 ; 4.876 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 4.901 ; 4.901 ; 4.901 ; 4.901 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 4.914 ; 4.914 ; 4.914 ; 4.914 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 4.901 ; 4.901 ; 4.901 ; 4.901 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 4.872 ; 4.872 ; 4.872 ; 4.872 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 4.732 ; 4.732 ; 4.732 ; 4.732 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 5.833 ; 5.833 ; 5.833 ; 5.833 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 6.340 ; 6.340 ; 6.340 ; 6.340 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 5.833 ; 5.833 ; 5.833 ; 5.833 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 5.846 ; 5.846 ; 5.846 ; 5.846 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 5.925 ; 5.925 ; 5.925 ; 5.925 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 6.916 ; 6.916 ; 6.916 ; 6.916 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 5.904 ; 5.904 ; 5.904 ; 5.904 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 6.018 ; 6.018 ; 6.018 ; 6.018 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 6.130 ; 6.130 ; 6.130 ; 6.130 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 6.102 ; 6.102 ; 6.102 ; 6.102 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 6.011 ; 6.011 ; 6.011 ; 6.011 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 5.993 ; 5.993 ; 5.993 ; 5.993 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 6.004 ; 6.004 ; 6.004 ; 6.004 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 5.997 ; 5.997 ; 5.997 ; 5.997 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 6.059 ; 6.059 ; 6.059 ; 6.059 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 6.043 ; 6.043 ; 6.043 ; 6.043 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 6.036 ; 6.036 ; 6.036 ; 6.036 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 6.035 ; 6.035 ; 6.035 ; 6.035 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 6.035 ; 6.035 ; 6.035 ; 6.035 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 6.014 ; 6.014 ; 6.014 ; 6.014 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 6.047 ; 6.047 ; 6.047 ; 6.047 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 5.357 ; 5.357 ; 5.357 ; 5.357 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 5.910 ; 5.910 ; 5.910 ; 5.910 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 5.888 ; 5.888 ; 5.888 ; 5.888 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 5.250 ; 5.250 ; 5.250 ; 5.250 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 5.890 ; 5.890 ; 5.890 ; 5.890 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 5.326 ; 5.326 ; 5.326 ; 5.326 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 5.151 ; 5.151 ; 5.151 ; 5.151 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 5.750 ; 5.750 ; 5.750 ; 5.750 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 5.729 ; 5.729 ; 5.729 ; 5.729 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 5.734 ; 5.734 ; 5.734 ; 5.734 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 5.735 ; 5.735 ; 5.735 ; 5.735 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 5.740 ; 5.740 ; 5.740 ; 5.740 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 5.623 ; 5.623 ; 5.623 ; 5.623 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 5.615 ; 5.615 ; 5.615 ; 5.615 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 5.088 ; 5.088 ; 5.088 ; 5.088 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 5.065 ; 5.065 ; 5.065 ; 5.065 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 4.928 ; 4.928 ; 4.928 ; 4.928 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 4.917 ; 4.917 ; 4.917 ; 4.917 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 4.907 ; 4.907 ; 4.907 ; 4.907 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 4.807 ; 4.807 ; 4.807 ; 4.807 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 4.855 ; 4.855 ; 4.855 ; 4.855 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 5.064 ; 5.064 ; 5.064 ; 5.064 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 5.002 ; 5.002 ; 5.002 ; 5.002 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 5.001 ; 5.001 ; 5.001 ; 5.001 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 5.085 ; 5.085 ; 5.085 ; 5.085 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 4.943 ; 4.943 ; 4.943 ; 4.943 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 4.934 ; 4.934 ; 4.934 ; 4.934 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 4.916 ; 4.916 ; 4.916 ; 4.916 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 4.728 ; 4.728 ; 4.728 ; 4.728 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 4.757 ; 4.757 ; 4.757 ; 4.757 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 4.782 ; 4.782 ; 4.782 ; 4.782 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 4.802 ; 4.802 ; 4.802 ; 4.802 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 4.782 ; 4.782 ; 4.782 ; 4.782 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 4.758 ; 4.758 ; 4.758 ; 4.758 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 4.613 ; 4.613 ; 4.613 ; 4.613 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 5.638 ; 5.638 ; 5.638 ; 5.638 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 6.145 ; 6.145 ; 6.145 ; 6.145 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 5.638 ; 5.638 ; 5.638 ; 5.638 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 5.651 ; 5.651 ; 5.651 ; 5.651 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 5.730 ; 5.730 ; 5.730 ; 5.730 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 6.721 ; 6.721 ; 6.721 ; 6.721 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 5.709 ; 5.709 ; 5.709 ; 5.709 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 5.776 ; 5.776 ; 5.776 ; 5.776 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 5.895 ; 5.895 ; 5.895 ; 5.895 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 5.871 ; 5.871 ; 5.871 ; 5.871 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 5.776 ; 5.776 ; 5.776 ; 5.776 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 5.757 ; 5.757 ; 5.757 ; 5.757 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 5.766 ; 5.766 ; 5.766 ; 5.766 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 5.768 ; 5.768 ; 5.768 ; 5.768 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 5.842 ; 5.842 ; 5.842 ; 5.842 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 5.826 ; 5.826 ; 5.826 ; 5.826 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 5.819 ; 5.819 ; 5.819 ; 5.819 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 5.818 ; 5.818 ; 5.818 ; 5.818 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 5.818 ; 5.818 ; 5.818 ; 5.818 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 5.797 ; 5.797 ; 5.797 ; 5.797 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 5.830 ; 5.830 ; 5.830 ; 5.830 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 4.998 ; 4.998 ; 4.998 ; 4.998 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 5.551 ; 5.551 ; 5.551 ; 5.551 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 5.529 ; 5.529 ; 5.529 ; 5.529 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 4.891 ; 4.891 ; 4.891 ; 4.891 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 5.531 ; 5.531 ; 5.531 ; 5.531 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 4.967 ; 4.967 ; 4.967 ; 4.967 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 4.792 ; 4.792 ; 4.792 ; 4.792 ;
+-------------------+----------------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------+
; Minimum Propagation Delay                                                ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 4.971 ; 4.971 ; 4.971 ; 4.971 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 4.973 ; 4.973 ; 4.973 ; 4.973 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 4.976 ; 4.976 ; 4.976 ; 4.976 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 4.977 ; 4.977 ; 4.977 ; 4.977 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 4.860 ; 4.860 ; 4.860 ; 4.860 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 4.857 ; 4.857 ; 4.857 ; 4.857 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 4.507 ; 4.507 ; 4.507 ; 4.507 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 4.481 ; 4.481 ; 4.481 ; 4.481 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 4.345 ; 4.345 ; 4.345 ; 4.345 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 4.332 ; 4.332 ; 4.332 ; 4.332 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 4.324 ; 4.324 ; 4.324 ; 4.324 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 4.226 ; 4.226 ; 4.226 ; 4.226 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 4.271 ; 4.271 ; 4.271 ; 4.271 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 3.622 ; 3.622 ; 3.622 ; 3.622 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 3.560 ; 3.560 ; 3.560 ; 3.560 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 3.556 ; 3.556 ; 3.556 ; 3.556 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 3.643 ; 3.643 ; 3.643 ; 3.643 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 3.501 ; 3.501 ; 3.501 ; 3.501 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 3.493 ; 3.493 ; 3.493 ; 3.493 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 3.474 ; 3.474 ; 3.474 ; 3.474 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 4.495 ; 4.495 ; 4.495 ; 4.495 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 4.528 ; 4.528 ; 4.528 ; 4.528 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 4.562 ; 4.562 ; 4.562 ; 4.562 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 4.562 ; 4.562 ; 4.562 ; 4.562 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 4.562 ; 4.562 ; 4.562 ; 4.562 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 4.541 ; 4.541 ; 4.541 ; 4.541 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 4.384 ; 4.384 ; 4.384 ; 4.384 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 4.636 ; 4.636 ; 4.636 ; 4.636 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 5.153 ; 5.153 ; 5.153 ; 5.153 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 4.643 ; 4.643 ; 4.643 ; 4.643 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 4.657 ; 4.657 ; 4.657 ; 4.657 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 4.737 ; 4.737 ; 4.737 ; 4.737 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 5.726 ; 5.726 ; 5.726 ; 5.726 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 4.712 ; 4.712 ; 4.712 ; 4.712 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 5.039 ; 5.039 ; 5.039 ; 5.039 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 5.153 ; 5.153 ; 5.153 ; 5.153 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 5.034 ; 5.034 ; 5.034 ; 5.034 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 5.014 ; 5.014 ; 5.014 ; 5.014 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 5.024 ; 5.024 ; 5.024 ; 5.024 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 5.027 ; 5.027 ; 5.027 ; 5.027 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 5.009 ; 5.009 ; 5.009 ; 5.009 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 5.001 ; 5.001 ; 5.001 ; 5.001 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 4.992 ; 4.992 ; 4.992 ; 4.992 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 4.988 ; 4.988 ; 4.988 ; 4.988 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 4.962 ; 4.962 ; 4.962 ; 4.962 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 4.998 ; 4.998 ; 4.998 ; 4.998 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 4.504 ; 4.504 ; 4.504 ; 4.504 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 5.072 ; 5.072 ; 5.072 ; 5.072 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 5.033 ; 5.033 ; 5.033 ; 5.033 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 4.408 ; 4.408 ; 4.408 ; 4.408 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 4.469 ; 4.469 ; 4.469 ; 4.469 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 4.294 ; 4.294 ; 4.294 ; 4.294 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 4.594 ; 4.594 ; 4.594 ; 4.594 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 4.569 ; 4.569 ; 4.569 ; 4.569 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 4.573 ; 4.573 ; 4.573 ; 4.573 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 4.572 ; 4.572 ; 4.572 ; 4.572 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 4.576 ; 4.576 ; 4.576 ; 4.576 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 4.459 ; 4.459 ; 4.459 ; 4.459 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 4.454 ; 4.454 ; 4.454 ; 4.454 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 4.383 ; 4.383 ; 4.383 ; 4.383 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 4.361 ; 4.361 ; 4.361 ; 4.361 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 4.224 ; 4.224 ; 4.224 ; 4.224 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 4.226 ; 4.226 ; 4.226 ; 4.226 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 4.214 ; 4.214 ; 4.214 ; 4.214 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 4.103 ; 4.103 ; 4.103 ; 4.103 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 4.150 ; 4.150 ; 4.150 ; 4.150 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 3.722 ; 3.722 ; 3.722 ; 3.722 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 3.660 ; 3.660 ; 3.660 ; 3.660 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 3.656 ; 3.656 ; 3.656 ; 3.656 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 3.743 ; 3.743 ; 3.743 ; 3.743 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 3.601 ; 3.601 ; 3.601 ; 3.601 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 3.593 ; 3.593 ; 3.593 ; 3.593 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 3.574 ; 3.574 ; 3.574 ; 3.574 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 3.983 ; 3.983 ; 3.983 ; 3.983 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 4.012 ; 4.012 ; 4.012 ; 4.012 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 4.037 ; 4.037 ; 4.037 ; 4.037 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 4.050 ; 4.050 ; 4.050 ; 4.050 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 4.037 ; 4.037 ; 4.037 ; 4.037 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 4.008 ; 4.008 ; 4.008 ; 4.008 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 3.868 ; 3.868 ; 3.868 ; 3.868 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 4.565 ; 4.565 ; 4.565 ; 4.565 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 5.070 ; 5.070 ; 5.070 ; 5.070 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 4.573 ; 4.573 ; 4.573 ; 4.573 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 4.585 ; 4.585 ; 4.585 ; 4.585 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 4.665 ; 4.665 ; 4.665 ; 4.665 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 5.649 ; 5.649 ; 5.649 ; 5.649 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 4.643 ; 4.643 ; 4.643 ; 4.643 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 4.664 ; 4.664 ; 4.664 ; 4.664 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 4.778 ; 4.778 ; 4.778 ; 4.778 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 4.754 ; 4.754 ; 4.754 ; 4.754 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 4.659 ; 4.659 ; 4.659 ; 4.659 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 4.639 ; 4.639 ; 4.639 ; 4.639 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 4.649 ; 4.649 ; 4.649 ; 4.649 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 4.652 ; 4.652 ; 4.652 ; 4.652 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 4.535 ; 4.535 ; 4.535 ; 4.535 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 4.527 ; 4.527 ; 4.527 ; 4.527 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 4.518 ; 4.518 ; 4.518 ; 4.518 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 4.513 ; 4.513 ; 4.513 ; 4.513 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 4.514 ; 4.514 ; 4.514 ; 4.514 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 4.488 ; 4.488 ; 4.488 ; 4.488 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 4.524 ; 4.524 ; 4.524 ; 4.524 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 4.122 ; 4.122 ; 4.122 ; 4.122 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 4.691 ; 4.691 ; 4.691 ; 4.691 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 4.651 ; 4.651 ; 4.651 ; 4.651 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 4.029 ; 4.029 ; 4.029 ; 4.029 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 4.666 ; 4.666 ; 4.666 ; 4.666 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 4.087 ; 4.087 ; 4.087 ; 4.087 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 3.915 ; 3.915 ; 3.915 ; 3.915 ;
+-------------------+----------------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.223    ; 0.004 ; N/A      ; N/A     ; -2.000              ;
;  clock           ; -7.223    ; 0.004 ; N/A      ; N/A     ; -2.000              ;
; Design-wide TNS  ; -1573.942 ; 0.0   ; 0.0      ; 0.0     ; -1591.93            ;
;  clock           ; -1573.942 ; 0.000 ; N/A      ; N/A     ; -1591.930           ;
+------------------+-----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------+
; Clock to Output Times                                                               ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Data Port             ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------------------+------------+--------+--------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 17.349 ; 17.349 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 17.349 ; 17.349 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 17.333 ; 17.333 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 17.310 ; 17.310 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 17.329 ; 17.329 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 17.341 ; 17.341 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 17.091 ; 17.091 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 17.083 ; 17.083 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 15.866 ; 15.866 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 15.866 ; 15.866 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 15.847 ; 15.847 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 15.676 ; 15.676 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 15.666 ; 15.666 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 15.622 ; 15.622 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 15.396 ; 15.396 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 15.465 ; 15.465 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 15.179 ; 15.179 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 15.152 ; 15.152 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 15.063 ; 15.063 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 14.909 ; 14.909 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 15.179 ; 15.179 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 14.886 ; 14.886 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 14.865 ; 14.865 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 14.841 ; 14.841 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 15.239 ; 15.239 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 15.063 ; 15.063 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 15.185 ; 15.185 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 15.231 ; 15.231 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 15.239 ; 15.239 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 15.176 ; 15.176 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 15.211 ; 15.211 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 14.819 ; 14.819 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 19.327 ; 19.327 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 17.219 ; 17.219 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 18.183 ; 18.183 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 17.220 ; 17.220 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 17.292 ; 17.292 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 17.438 ; 17.438 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 19.327 ; 19.327 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 17.394 ; 17.394 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 18.131 ; 18.131 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 17.826 ; 17.826 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 18.131 ; 18.131 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 18.062 ; 18.062 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 17.834 ; 17.834 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 17.808 ; 17.808 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 17.826 ; 17.826 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 17.830 ; 17.830 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 18.005 ; 18.005 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 17.999 ; 17.999 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 17.979 ; 17.979 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 17.941 ; 17.941 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 17.959 ; 17.959 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 17.967 ; 17.967 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 17.951 ; 17.951 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 18.005 ; 18.005 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 18.490 ; 18.490 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 17.092 ; 17.092 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 18.490 ; 18.490 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 18.317 ; 18.317 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 16.875 ; 16.875 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 18.475 ; 18.475 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 17.030 ; 17.030 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 16.620 ; 16.620 ; Rise       ; clock           ;
+-----------------------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                     ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Data Port             ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------------------+------------+-------+-------+------------+-----------------+
; Saida_FPGA_7seg_0[*]  ; clock      ; 5.538 ; 5.538 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[0] ; clock      ; 5.676 ; 5.676 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[1] ; clock      ; 5.653 ; 5.653 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[2] ; clock      ; 5.657 ; 5.657 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[3] ; clock      ; 5.659 ; 5.659 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[4] ; clock      ; 5.666 ; 5.666 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[5] ; clock      ; 5.544 ; 5.544 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_0[6] ; clock      ; 5.538 ; 5.538 ; Rise       ; clock           ;
; Saida_FPGA_7seg_1[*]  ; clock      ; 4.803 ; 4.803 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[0] ; clock      ; 5.083 ; 5.083 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[1] ; clock      ; 5.061 ; 5.061 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[2] ; clock      ; 4.924 ; 4.924 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[3] ; clock      ; 4.926 ; 4.926 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[4] ; clock      ; 4.914 ; 4.914 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[5] ; clock      ; 4.803 ; 4.803 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_1[6] ; clock      ; 4.850 ; 4.850 ; Rise       ; clock           ;
; Saida_FPGA_7seg_2[*]  ; clock      ; 5.011 ; 5.011 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[0] ; clock      ; 5.159 ; 5.159 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[1] ; clock      ; 5.097 ; 5.097 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[2] ; clock      ; 5.093 ; 5.093 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[3] ; clock      ; 5.180 ; 5.180 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[4] ; clock      ; 5.038 ; 5.038 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[5] ; clock      ; 5.030 ; 5.030 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_2[6] ; clock      ; 5.011 ; 5.011 ; Rise       ; clock           ;
; Saida_FPGA_7seg_3[*]  ; clock      ; 4.950 ; 4.950 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[0] ; clock      ; 5.065 ; 5.065 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[1] ; clock      ; 5.094 ; 5.094 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[2] ; clock      ; 5.119 ; 5.119 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[3] ; clock      ; 5.132 ; 5.132 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[4] ; clock      ; 5.119 ; 5.119 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[5] ; clock      ; 5.090 ; 5.090 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_3[6] ; clock      ; 4.950 ; 4.950 ; Rise       ; clock           ;
; Saida_FPGA_7seg_4[*]  ; clock      ; 5.576 ; 5.576 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[0] ; clock      ; 5.576 ; 5.576 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[1] ; clock      ; 6.079 ; 6.079 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[2] ; clock      ; 5.580 ; 5.580 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[3] ; clock      ; 5.593 ; 5.593 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[4] ; clock      ; 5.675 ; 5.675 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[5] ; clock      ; 6.659 ; 6.659 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_4[6] ; clock      ; 5.651 ; 5.651 ; Rise       ; clock           ;
; Saida_FPGA_7seg_5[*]  ; clock      ; 5.637 ; 5.637 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[0] ; clock      ; 5.662 ; 5.662 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[1] ; clock      ; 5.776 ; 5.776 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[2] ; clock      ; 5.752 ; 5.752 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[3] ; clock      ; 5.657 ; 5.657 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[4] ; clock      ; 5.637 ; 5.637 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[5] ; clock      ; 5.647 ; 5.647 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_5[6] ; clock      ; 5.650 ; 5.650 ; Rise       ; clock           ;
; Saida_FPGA_7seg_6[*]  ; clock      ; 5.444 ; 5.444 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[0] ; clock      ; 5.484 ; 5.484 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[1] ; clock      ; 5.471 ; 5.471 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[2] ; clock      ; 5.465 ; 5.465 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[3] ; clock      ; 5.461 ; 5.461 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[4] ; clock      ; 5.459 ; 5.459 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[5] ; clock      ; 5.444 ; 5.444 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_6[6] ; clock      ; 5.478 ; 5.478 ; Rise       ; clock           ;
; Saida_FPGA_7seg_7[*]  ; clock      ; 4.915 ; 4.915 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[0] ; clock      ; 5.122 ; 5.122 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[1] ; clock      ; 5.691 ; 5.691 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[2] ; clock      ; 5.651 ; 5.651 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[3] ; clock      ; 5.029 ; 5.029 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[4] ; clock      ; 5.666 ; 5.666 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[5] ; clock      ; 5.087 ; 5.087 ; Rise       ; clock           ;
;  Saida_FPGA_7seg_7[6] ; clock      ; 4.915 ; 4.915 ; Rise       ; clock           ;
+-----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Progagation Delay                                                            ;
+-------------------+----------------------+--------+--------+--------+--------+
; Input Port        ; Output Port          ; RR     ; RF     ; FR     ; FF     ;
+-------------------+----------------------+--------+--------+--------+--------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 11.006 ; 11.006 ; 11.006 ; 11.006 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 10.992 ; 10.992 ; 10.992 ; 10.992 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 10.993 ; 10.993 ; 10.993 ; 10.993 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 10.991 ; 10.991 ; 10.991 ; 10.991 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 10.997 ; 10.997 ; 10.997 ; 10.997 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 10.747 ; 10.747 ; 10.747 ; 10.747 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 10.739 ; 10.739 ; 10.739 ; 10.739 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 10.971 ; 10.971 ; 10.971 ; 10.971 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 10.929 ; 10.929 ; 10.929 ; 10.929 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 10.757 ; 10.757 ; 10.757 ; 10.757 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 10.741 ; 10.741 ; 10.741 ; 10.741 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 10.691 ; 10.691 ; 10.691 ; 10.691 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 10.475 ; 10.475 ; 10.475 ; 10.475 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 10.547 ; 10.547 ; 10.547 ; 10.547 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 9.795  ; 9.795  ; 9.795  ; 9.795  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 9.731  ; 9.731  ; 9.731  ; 9.731  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 9.580  ; 9.580  ; 9.580  ; 9.580  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 9.845  ; 9.845  ; 9.845  ; 9.845  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 9.521  ; 9.521  ; 9.521  ; 9.521  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 9.510  ; 9.510  ; 9.510  ; 9.510  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 9.509  ; 9.509  ; 9.509  ; 9.509  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 9.639  ; 9.639  ; 9.639  ; 9.639  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 9.759  ; 9.759  ; 9.759  ; 9.759  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 9.799  ; 9.799  ; 9.799  ; 9.799  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 9.815  ; 9.815  ; 9.815  ; 9.815  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 9.741  ; 9.741  ; 9.741  ; 9.741  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 9.770  ; 9.770  ; 9.770  ; 9.770  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 9.393  ; 9.393  ; 9.393  ; 9.393  ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 11.729 ; 11.729 ; 11.729 ; 11.729 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 12.689 ; 12.689 ; 12.689 ; 12.689 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 11.729 ; 11.729 ; 11.729 ; 11.729 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 11.780 ; 11.780 ; 11.780 ; 11.780 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 11.950 ; 11.950 ; 11.950 ; 11.950 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 13.836 ; 13.836 ; 13.836 ; 13.836 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 11.907 ; 11.907 ; 11.907 ; 11.907 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 12.067 ; 12.067 ; 12.067 ; 12.067 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 12.355 ; 12.355 ; 12.355 ; 12.355 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 12.310 ; 12.310 ; 12.310 ; 12.310 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 12.056 ; 12.056 ; 12.056 ; 12.056 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 12.039 ; 12.039 ; 12.039 ; 12.039 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 12.059 ; 12.059 ; 12.059 ; 12.059 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 12.044 ; 12.044 ; 12.044 ; 12.044 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 12.054 ; 12.054 ; 12.054 ; 12.054 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 12.034 ; 12.034 ; 12.034 ; 12.034 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 11.996 ; 11.996 ; 11.996 ; 11.996 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 12.014 ; 12.014 ; 12.014 ; 12.014 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 12.022 ; 12.022 ; 12.022 ; 12.022 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 12.006 ; 12.006 ; 12.006 ; 12.006 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 12.060 ; 12.060 ; 12.060 ; 12.060 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 10.756 ; 10.756 ; 10.756 ; 10.756 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 12.154 ; 12.154 ; 12.154 ; 12.154 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 11.981 ; 11.981 ; 11.981 ; 11.981 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 10.539 ; 10.539 ; 10.539 ; 10.539 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 12.139 ; 12.139 ; 12.139 ; 12.139 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 10.694 ; 10.694 ; 10.694 ; 10.694 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 10.284 ; 10.284 ; 10.284 ; 10.284 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 11.306 ; 11.306 ; 11.306 ; 11.306 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 11.292 ; 11.292 ; 11.292 ; 11.292 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 11.293 ; 11.293 ; 11.293 ; 11.293 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 11.291 ; 11.291 ; 11.291 ; 11.291 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 11.297 ; 11.297 ; 11.297 ; 11.297 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 11.047 ; 11.047 ; 11.047 ; 11.047 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 11.039 ; 11.039 ; 11.039 ; 11.039 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 10.199 ; 10.199 ; 10.199 ; 10.199 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 10.157 ; 10.157 ; 10.157 ; 10.157 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 9.985  ; 9.985  ; 9.985  ; 9.985  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 9.969  ; 9.969  ; 9.969  ; 9.969  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 9.919  ; 9.919  ; 9.919  ; 9.919  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 9.703  ; 9.703  ; 9.703  ; 9.703  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 9.775  ; 9.775  ; 9.775  ; 9.775  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 10.380 ; 10.380 ; 10.380 ; 10.380 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 10.316 ; 10.316 ; 10.316 ; 10.316 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 10.165 ; 10.165 ; 10.165 ; 10.165 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 10.430 ; 10.430 ; 10.430 ; 10.430 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 10.106 ; 10.106 ; 10.106 ; 10.106 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 10.095 ; 10.095 ; 10.095 ; 10.095 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 10.094 ; 10.094 ; 10.094 ; 10.094 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 9.503  ; 9.503  ; 9.503  ; 9.503  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 9.654  ; 9.654  ; 9.654  ; 9.654  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 9.691  ; 9.691  ; 9.691  ; 9.691  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 9.710  ; 9.710  ; 9.710  ; 9.710  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 9.632  ; 9.632  ; 9.632  ; 9.632  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 9.668  ; 9.668  ; 9.668  ; 9.668  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 9.288  ; 9.288  ; 9.288  ; 9.288  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 11.350 ; 11.350 ; 11.350 ; 11.350 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 12.310 ; 12.310 ; 12.310 ; 12.310 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 11.350 ; 11.350 ; 11.350 ; 11.350 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 11.401 ; 11.401 ; 11.401 ; 11.401 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 11.571 ; 11.571 ; 11.571 ; 11.571 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 13.457 ; 13.457 ; 13.457 ; 13.457 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 11.528 ; 11.528 ; 11.528 ; 11.528 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 11.511 ; 11.511 ; 11.511 ; 11.511 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 11.810 ; 11.810 ; 11.810 ; 11.810 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 11.742 ; 11.742 ; 11.742 ; 11.742 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 11.515 ; 11.515 ; 11.515 ; 11.515 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 11.489 ; 11.489 ; 11.489 ; 11.489 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 11.508 ; 11.508 ; 11.508 ; 11.508 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 11.511 ; 11.511 ; 11.511 ; 11.511 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 11.697 ; 11.697 ; 11.697 ; 11.697 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 11.677 ; 11.677 ; 11.677 ; 11.677 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 11.639 ; 11.639 ; 11.639 ; 11.639 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 11.657 ; 11.657 ; 11.657 ; 11.657 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 11.665 ; 11.665 ; 11.665 ; 11.665 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 11.649 ; 11.649 ; 11.649 ; 11.649 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 11.703 ; 11.703 ; 11.703 ; 11.703 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 10.096 ; 10.096 ; 10.096 ; 10.096 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 11.494 ; 11.494 ; 11.494 ; 11.494 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 11.321 ; 11.321 ; 11.321 ; 11.321 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 9.879  ; 9.879  ; 9.879  ; 9.879  ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 11.479 ; 11.479 ; 11.479 ; 11.479 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 10.034 ; 10.034 ; 10.034 ; 10.034 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 9.624  ; 9.624  ; 9.624  ; 9.624  ;
+-------------------+----------------------+--------+--------+--------+--------+


+--------------------------------------------------------------------------+
; Minimum Progagation Delay                                                ;
+-------------------+----------------------+-------+-------+-------+-------+
; Input Port        ; Output Port          ; RR    ; RF    ; FR    ; FF    ;
+-------------------+----------------------+-------+-------+-------+-------+
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[0] ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[1] ; 4.971 ; 4.971 ; 4.971 ; 4.971 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[2] ; 4.973 ; 4.973 ; 4.973 ; 4.973 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[3] ; 4.976 ; 4.976 ; 4.976 ; 4.976 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[4] ; 4.977 ; 4.977 ; 4.977 ; 4.977 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[5] ; 4.860 ; 4.860 ; 4.860 ; 4.860 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_0[6] ; 4.857 ; 4.857 ; 4.857 ; 4.857 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[0] ; 4.507 ; 4.507 ; 4.507 ; 4.507 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[1] ; 4.481 ; 4.481 ; 4.481 ; 4.481 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[2] ; 4.345 ; 4.345 ; 4.345 ; 4.345 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[3] ; 4.332 ; 4.332 ; 4.332 ; 4.332 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[4] ; 4.324 ; 4.324 ; 4.324 ; 4.324 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[5] ; 4.226 ; 4.226 ; 4.226 ; 4.226 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_1[6] ; 4.271 ; 4.271 ; 4.271 ; 4.271 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[0] ; 3.622 ; 3.622 ; 3.622 ; 3.622 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[1] ; 3.560 ; 3.560 ; 3.560 ; 3.560 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[2] ; 3.556 ; 3.556 ; 3.556 ; 3.556 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[3] ; 3.643 ; 3.643 ; 3.643 ; 3.643 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[4] ; 3.501 ; 3.501 ; 3.501 ; 3.501 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[5] ; 3.493 ; 3.493 ; 3.493 ; 3.493 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_2[6] ; 3.474 ; 3.474 ; 3.474 ; 3.474 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[0] ; 4.495 ; 4.495 ; 4.495 ; 4.495 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[1] ; 4.528 ; 4.528 ; 4.528 ; 4.528 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[2] ; 4.562 ; 4.562 ; 4.562 ; 4.562 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[3] ; 4.562 ; 4.562 ; 4.562 ; 4.562 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[4] ; 4.562 ; 4.562 ; 4.562 ; 4.562 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[5] ; 4.541 ; 4.541 ; 4.541 ; 4.541 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_3[6] ; 4.384 ; 4.384 ; 4.384 ; 4.384 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[0] ; 4.636 ; 4.636 ; 4.636 ; 4.636 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[1] ; 5.153 ; 5.153 ; 5.153 ; 5.153 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[2] ; 4.643 ; 4.643 ; 4.643 ; 4.643 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[3] ; 4.657 ; 4.657 ; 4.657 ; 4.657 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[4] ; 4.737 ; 4.737 ; 4.737 ; 4.737 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[5] ; 5.726 ; 5.726 ; 5.726 ; 5.726 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_4[6] ; 4.712 ; 4.712 ; 4.712 ; 4.712 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[0] ; 5.039 ; 5.039 ; 5.039 ; 5.039 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[1] ; 5.153 ; 5.153 ; 5.153 ; 5.153 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[2] ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[3] ; 5.034 ; 5.034 ; 5.034 ; 5.034 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[4] ; 5.014 ; 5.014 ; 5.014 ; 5.014 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[5] ; 5.024 ; 5.024 ; 5.024 ; 5.024 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_5[6] ; 5.027 ; 5.027 ; 5.027 ; 5.027 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[0] ; 5.009 ; 5.009 ; 5.009 ; 5.009 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[1] ; 5.001 ; 5.001 ; 5.001 ; 5.001 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[2] ; 4.992 ; 4.992 ; 4.992 ; 4.992 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[3] ; 4.987 ; 4.987 ; 4.987 ; 4.987 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[4] ; 4.988 ; 4.988 ; 4.988 ; 4.988 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[5] ; 4.962 ; 4.962 ; 4.962 ; 4.962 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_6[6] ; 4.998 ; 4.998 ; 4.998 ; 4.998 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[0] ; 4.504 ; 4.504 ; 4.504 ; 4.504 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[1] ; 5.072 ; 5.072 ; 5.072 ; 5.072 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[2] ; 5.033 ; 5.033 ; 5.033 ; 5.033 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[3] ; 4.408 ; 4.408 ; 4.408 ; 4.408 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[4] ; 5.048 ; 5.048 ; 5.048 ; 5.048 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[5] ; 4.469 ; 4.469 ; 4.469 ; 4.469 ;
; Sel_Saida_FPGA[0] ; Saida_FPGA_7seg_7[6] ; 4.294 ; 4.294 ; 4.294 ; 4.294 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[0] ; 4.594 ; 4.594 ; 4.594 ; 4.594 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[1] ; 4.569 ; 4.569 ; 4.569 ; 4.569 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[2] ; 4.573 ; 4.573 ; 4.573 ; 4.573 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[3] ; 4.572 ; 4.572 ; 4.572 ; 4.572 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[4] ; 4.576 ; 4.576 ; 4.576 ; 4.576 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[5] ; 4.459 ; 4.459 ; 4.459 ; 4.459 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_0[6] ; 4.454 ; 4.454 ; 4.454 ; 4.454 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[0] ; 4.383 ; 4.383 ; 4.383 ; 4.383 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[1] ; 4.361 ; 4.361 ; 4.361 ; 4.361 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[2] ; 4.224 ; 4.224 ; 4.224 ; 4.224 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[3] ; 4.226 ; 4.226 ; 4.226 ; 4.226 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[4] ; 4.214 ; 4.214 ; 4.214 ; 4.214 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[5] ; 4.103 ; 4.103 ; 4.103 ; 4.103 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_1[6] ; 4.150 ; 4.150 ; 4.150 ; 4.150 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[0] ; 3.722 ; 3.722 ; 3.722 ; 3.722 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[1] ; 3.660 ; 3.660 ; 3.660 ; 3.660 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[2] ; 3.656 ; 3.656 ; 3.656 ; 3.656 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[3] ; 3.743 ; 3.743 ; 3.743 ; 3.743 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[4] ; 3.601 ; 3.601 ; 3.601 ; 3.601 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[5] ; 3.593 ; 3.593 ; 3.593 ; 3.593 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_2[6] ; 3.574 ; 3.574 ; 3.574 ; 3.574 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[0] ; 3.983 ; 3.983 ; 3.983 ; 3.983 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[1] ; 4.012 ; 4.012 ; 4.012 ; 4.012 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[2] ; 4.037 ; 4.037 ; 4.037 ; 4.037 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[3] ; 4.050 ; 4.050 ; 4.050 ; 4.050 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[4] ; 4.037 ; 4.037 ; 4.037 ; 4.037 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[5] ; 4.008 ; 4.008 ; 4.008 ; 4.008 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_3[6] ; 3.868 ; 3.868 ; 3.868 ; 3.868 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[0] ; 4.565 ; 4.565 ; 4.565 ; 4.565 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[1] ; 5.070 ; 5.070 ; 5.070 ; 5.070 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[2] ; 4.573 ; 4.573 ; 4.573 ; 4.573 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[3] ; 4.585 ; 4.585 ; 4.585 ; 4.585 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[4] ; 4.665 ; 4.665 ; 4.665 ; 4.665 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[5] ; 5.649 ; 5.649 ; 5.649 ; 5.649 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_4[6] ; 4.643 ; 4.643 ; 4.643 ; 4.643 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[0] ; 4.664 ; 4.664 ; 4.664 ; 4.664 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[1] ; 4.778 ; 4.778 ; 4.778 ; 4.778 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[2] ; 4.754 ; 4.754 ; 4.754 ; 4.754 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[3] ; 4.659 ; 4.659 ; 4.659 ; 4.659 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[4] ; 4.639 ; 4.639 ; 4.639 ; 4.639 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[5] ; 4.649 ; 4.649 ; 4.649 ; 4.649 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_5[6] ; 4.652 ; 4.652 ; 4.652 ; 4.652 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[0] ; 4.535 ; 4.535 ; 4.535 ; 4.535 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[1] ; 4.527 ; 4.527 ; 4.527 ; 4.527 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[2] ; 4.518 ; 4.518 ; 4.518 ; 4.518 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[3] ; 4.513 ; 4.513 ; 4.513 ; 4.513 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[4] ; 4.514 ; 4.514 ; 4.514 ; 4.514 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[5] ; 4.488 ; 4.488 ; 4.488 ; 4.488 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_6[6] ; 4.524 ; 4.524 ; 4.524 ; 4.524 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[0] ; 4.122 ; 4.122 ; 4.122 ; 4.122 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[1] ; 4.691 ; 4.691 ; 4.691 ; 4.691 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[2] ; 4.651 ; 4.651 ; 4.651 ; 4.651 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[3] ; 4.029 ; 4.029 ; 4.029 ; 4.029 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[4] ; 4.666 ; 4.666 ; 4.666 ; 4.666 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[5] ; 4.087 ; 4.087 ; 4.087 ; 4.087 ;
; Sel_Saida_FPGA[1] ; Saida_FPGA_7seg_7[6] ; 3.915 ; 3.915 ; 3.915 ; 3.915 ;
+-------------------+----------------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 25100    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 25100    ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 112   ; 112  ;
; Unconstrained Output Ports      ; 56    ; 56   ;
; Unconstrained Output Port Paths ; 4228  ; 4228 ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.0 Build 156 04/24/2013 SJ Web Edition
    Info: Processing started: Mon Dec 11 02:11:55 2017
Info: Command: quartus_sta pipeline -c Pipeline
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Pipeline.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.223
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.223     -1573.942 clock 
Info (332146): Worst-case hold slack is 0.011
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.011         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1591.930 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.760
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.760      -582.252 clock 
Info (332146): Worst-case hold slack is 0.004
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.004         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.000     -1591.930 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 441 megabytes
    Info: Processing ended: Mon Dec 11 02:11:58 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


