# RxFIFO_TxFIFO
Implementation of receiving First-In-First-Out buffer and transmitting First-In-First-Out buffer in Verilog and their test benches.
