$date
	Sun Oct 23 04:33:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#321627
b1010 !
1"
#321630
b1010 &
b1010 %
1$
#321631
0"
#321634
b101 &
b101 %
#321638
b10000 &
b10000 %
#321642
b1000 &
b1000 %
#321646
b100 &
b100 %
#321650
b10 &
b10 %
#321654
b1 &
1#
b1 %
#321658
b0 &
b0 %
0#
0$
#1251731
b10000 !
1"
#1251734
b10000 &
b10000 %
1$
#1251735
0"
#1251738
b1000 &
b1000 %
#1251742
b100 &
b100 %
#1251746
b10 &
b10 %
#1251750
b1 &
1#
b1 %
#1251754
b0 &
b0 %
0#
0$
#2249011
b101 !
1"
#2249014
b101 &
b101 %
1$
#2249015
0"
#2249018
b10000 &
b10000 %
#2249022
b1000 &
b1000 %
#2249026
b100 &
b100 %
#2249030
b10 &
b10 %
#2249034
b1 &
b1 %
1#
#2249038
b0 &
0#
b0 %
0$
#4500012
