// Seed: 3584615575
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri id_2,
    output tri1 id_3
);
  assign id_3 = id_2;
  wire id_5;
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri1 id_4,
    output tri id_5,
    output supply1 id_6
    , id_13,
    output tri1 id_7,
    input wand id_8,
    input uwire id_9,
    output wor id_10,
    output tri1 id_11
);
  wire id_14;
  module_0(
      id_8, id_8, id_3, id_7
  );
  always_latch @(id_9 or posedge 1'd0) begin
    if (id_8.id_13 & id_3) assert (id_3);
  end
  wire id_15 = id_15 == 1'b0;
endmodule
