sys = {
    cores = {
        c = {
            cores = 4;
            type = "TaskTiming";
            dcache = "l1d";
            icache = "l1i";
        };
    };

    taskSupport = {
        enable = True;
        taskUnitType = "PimBridge";
    };

    pimBridge = {
        numBanks = 4;
        numRanks = 1;
        numDimms = 1;
        commModules = {
            level0 = {
                numModules = 4;
                enableInterflow = False;
            };
            level1 = {
                numModules = 1;
                enableInterflow = False;
                gatherScheme = {
                    trigger = "Interval";
                    interval = 2;
                    packetSize = 64;
                };
                scatterScheme = {
                    trigger = "AfterGather";
                    packetSize = 64;
                }
            };
            # level2 = {
            #     numModules = 1;
            #     enableInterflow = False;
            #     gatherScheme = {
            #         # trigger = "OnDemand";
            #         # threshold = 8;
            #         trigger = "Interval";
            #         interval = 4;
            #         packetSize = 64;
            #     };
            #     scatterScheme = {
            #         # trigger = "OnDemand";
            #         # threshold = 8;
            #         trigger = "AfterGather";
            #         packetSize = 64;
            #     };
            # };
        }
    };

    lineSize = 64;

    caches = {
        l1d = {
            caches = 4;
            size = 65536;
        };
        l1i = {
            caches = 4;
            size = 32768;
        };
        l2-hub = {
            type = "CCHub";
            banks = 4;
            size = 262144;
            protocol =
            {
                type = "Directory";
                forwarding = False;
            };
            children = "l1d|l1i";
        };
    };

    mem = {
        splitAddrs = False;
        controllers = 4;
        type = "Channel";
        channelType = "DDR";
        channelFreq = 1200;
        burstCount = 8;  # DDR4
        pageSize = 1024;
        pagePolicy = "close";
        deviceIOWidth = 8;
        channelWidth = 64;
        queueDepth = 64;

        bankGroupsPerRank = 4;  # 4 bank groups
        banksPerRank = 16;  # 4 banks per group
        ranksPerChannel = 2;

        timing = {
            tCAS = 17;
            tRCD = 17;
            tRP = 17;
            tRAS = 39;  # 32 ns
            tCCD = 6;  # max(4, 5 ns)
            tCCD_S = 4;
            tRRD = 6;  # max(4, 4.9 ns)
            tRRD_S = 4;  # max(4, 3.3 ns)
            tWTR = 9;  # max(4, 7.5 ns)
            tWTR_S = 3;  # max(2, 2.5 ns)
            tWR = 18;  # 15 ns
            tRTP = 9;  # max(4, 7.5 ns)
            tFAW = 25;  # max(20, 21 ns)
            tRTRS = 2;  # Song and Ipek, MICRO'15
            tRFC = 420;  # tRFC1 = 350 ns for 8 Gb
            tREFI = 9360;  # 7.8 us
            tXP = 8;  # max(4, 6 ns)
        };
        power = {
            # merged VDD = 1.2 V, VPP = 2.5 V
            VDD = 1.2;
            IDD0 = 54.3;  # 48, 3
            IDD2N = 40.3;  # 34, 3 (= IPP3N)
            IDD2P = 31.3;  # 25, 3 (= IPP3N)
            IDD3N = 54.3;  # 48, 3
            IDD3P = 43.3;  # 37, 3 (= IPP3N)
            IDD4R = 141.3;  # 135, 3 (= IPP3N)
            IDD4W = 138.3;  # 132, 3 (= IPP3N)
            IDD5 = 666.9;  # 58, 5 (5R, (5B - 2N) / (5R - 2N) = tREFI / tRFC)
            channelWirePicoJoulePerBit = 5.63;
        };
    };

    interconnects ={
        interconnect = {
            interface0 = {
                parent = "l2-hub";
                addressMap = {
                    type = "NUMA";
                };
                ignoreInvLatency = True;  # ideal coherence
            };

            interface1 = {
                parent = "mem";
                addressMap = {
                    type = "NUMA";
                }
                ignoreInvLatency = True;
            }

            routingAlgorithm = {
                type = "Mesh2DDimensionOrder";
                dimX = 2;
                dimY = 2;
            }
            routers = {
                type = "Timing";
                latency = 10;
                portWidth = 128;
            }
            ccHeaderSize = 0;
        }
    }
    numa = True;
};

sim = {
    gmMBytes = 65536;
}

process0 = {
    command = "/scorpio/home/tianby/PIMBridge/Ninjask/build/apps/linked_list zsim-task 4 512";
    patchRoot = "/scorpio/home/tianby/PIMBridge/zsim/myPatchRoots/patchRoot-4c4n";  # generate this patch first
    startFastForwarded = True;
};

