<HTML>
<HEAD>
<TITLE>Map Resource Usage</TITLE>
<link href="file:////home/anonymous/lscc/radiant/2024.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:////home/anonymous/lscc/radiant/2024.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
</PRE><pre>
#Map Resource Utilization Report file generated by Lattice Radiant Software (64-bit) 2024.1.0.34.2
#Generated on 09/10/24 12:22:29
#DESIGN = cva6_1
#DEVICE = LAV-AT-E70ES1
#PACKAGE = LFG676
#OPERATING = Commercial
#PERFORMANCEGRADE = 1
</pre>
<table id="res_usage_table">
<thead><tr>
<th></th>
<th>LUT4<br>Logic</th>
<th>LUT4<br>Distributed RAM</th>
<th>LUT4<br>Ripple Logic</th>
<th>PFU Registers</th>
<th>IO Registers</th>
<th>IO Buffers</th>
<th>DSP MULT</th>
<th>EBR</th>
</tr></thead>
<tbody>
<tr data-tt-id="cva6" data-tt-parent-id="">
<td>cva6</td><td>11836(68)</td><td>444(0)</td><td>1116(0)</td><td>4606(0)</td><td>1(0)</td><td>1246(1246)</td><td>4(0)</td><td>0.5(0)</td></tr>
<tr data-tt-id="commit_stage_i" data-tt-parent-id="cva6">
<td>commit_stage_i</td><td>174(174)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="controller_i" data-tt-parent-id="cva6">
<td>controller_i</td><td>5(5)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="csr_regfile_i" data-tt-parent-id="cva6">
<td>csr_regfile_i</td><td>1687(1687)</td><td>0(0)</td><td>184(184)</td><td>745(745)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i" data-tt-parent-id="cva6">
<td>ex_stage_i</td><td>3924(197)</td><td>0(0)</td><td>584(0)</td><td>1529(0)</td><td>0(0)</td><td>0(0)</td><td>4(0)</td><td>0.5(0)</td></tr>
<tr data-tt-id="ex_stage_i.alu_i" data-tt-parent-id="ex_stage_i">
<td>alu_i</td><td>522(522)</td><td>0(0)</td><td>100(100)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.branch_unit_i" data-tt-parent-id="ex_stage_i">
<td>branch_unit_i</td><td>161(161)</td><td>0(0)</td><td>78(78)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.csr_buffer_i" data-tt-parent-id="ex_stage_i">
<td>csr_buffer_i</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>13(13)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.i_mult" data-tt-parent-id="ex_stage_i">
<td>i_mult</td><td>708(0)</td><td>0(0)</td><td>174(0)</td><td>218(0)</td><td>0(0)</td><td>0(0)</td><td>4(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.i_mult.i_div" data-tt-parent-id="ex_stage_i.i_mult">
<td>i_div</td><td>666(482)</td><td>0(0)</td><td>126(126)</td><td>144(144)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.i_mult.i_div.i_lzc_a" data-tt-parent-id="ex_stage_i.i_mult.i_div">
<td>i_lzc_a</td><td>98(98)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.i_mult.i_div.i_lzc_b" data-tt-parent-id="ex_stage_i.i_mult.i_div">
<td>i_lzc_b</td><td>86(86)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.i_mult.i_multiplier" data-tt-parent-id="ex_stage_i.i_mult">
<td>i_multiplier</td><td>42(42)</td><td>0(0)</td><td>48(48)</td><td>74(74)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i" data-tt-parent-id="ex_stage_i">
<td>lsu_i</td><td>2332(67)</td><td>0(0)</td><td>232(32)</td><td>1298(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0.5(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu" data-tt-parent-id="ex_stage_i.lsu_i">
<td>gen_mmu.i_cva6_mmu</td><td>1091(128)</td><td>0(0)</td><td>146(0)</td><td>345(69)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_pmp_data" data-tt-parent-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu">
<td>i_pmp_data</td><td>251(6)</td><td>0(0)</td><td>50(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[0].i_pmp_entry" data-tt-parent-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_pmp_data">
<td>gen_pmp.genblk1[0].i_pmp_entry</td><td>245(135)</td><td>0(0)</td><td>50(50)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[0].i_pmp_entry.i_lzc" data-tt-parent-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_pmp_data.gen_pmp.genblk1[0].i_pmp_entry">
<td>i_lzc</td><td>110(110)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_pmp_if" data-tt-parent-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu">
<td>i_pmp_if</td><td>130(2)</td><td>0(0)</td><td>48(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[0].i_pmp_entry" data-tt-parent-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_pmp_if">
<td>gen_pmp.genblk1[0].i_pmp_entry</td><td>128(77)</td><td>0(0)</td><td>48(48)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[0].i_pmp_entry.i_lzc" data-tt-parent-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_pmp_if.gen_pmp.genblk1[0].i_pmp_entry">
<td>i_lzc</td><td>51(51)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_ptw" data-tt-parent-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu">
<td>i_ptw</td><td>142(46)</td><td>0(0)</td><td>48(0)</td><td>103(103)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_ptw.i_pmp_ptw" data-tt-parent-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_ptw">
<td>i_pmp_ptw</td><td>96(32)</td><td>0(0)</td><td>48(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_ptw.i_pmp_ptw.gen_pmp.genblk1[0].i_pmp_entry" data-tt-parent-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_ptw.i_pmp_ptw">
<td>gen_pmp.genblk1[0].i_pmp_entry</td><td>64(64)</td><td>0(0)</td><td>48(48)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb" data-tt-parent-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu">
<td>i_shared_tlb</td><td>440(435)</td><td>0(0)</td><td>0(0)</td><td>173(165)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb.i_lfsr" data-tt-parent-id="ex_stage_i.lsu_i.gen_mmu.i_cva6_mmu.i_shared_tlb">
<td>i_lfsr</td><td>5(5)</td><td>0(0)</td><td>0(0)</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.i_load_unit" data-tt-parent-id="ex_stage_i.lsu_i">
<td>i_load_unit</td><td>146(146)</td><td>0(0)</td><td>0(0)</td><td>34(34)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.i_pipe_reg_load" data-tt-parent-id="ex_stage_i.lsu_i">
<td>i_pipe_reg_load</td><td>22(22)</td><td>0(0)</td><td>0(0)</td><td>72(72)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.i_store_unit" data-tt-parent-id="ex_stage_i.lsu_i">
<td>i_store_unit</td><td>651(100)</td><td>0(0)</td><td>54(0)</td><td>681(43)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0.5(0.5)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.i_store_unit.genblk1.i_amo_buffer" data-tt-parent-id="ex_stage_i.lsu_i.i_store_unit">
<td>genblk1.i_amo_buffer</td><td>7(1)</td><td>0(0)</td><td>0(0)</td><td>72(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.i_store_unit.genblk1.i_amo_buffer.i_amo_fifo" data-tt-parent-id="ex_stage_i.lsu_i.i_store_unit.genblk1.i_amo_buffer">
<td>i_amo_fifo</td><td>6(6)</td><td>0(0)</td><td>0(0)</td><td>72(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.i_store_unit.genblk1.i_amo_buffer.i_amo_fifo.gen_fpga_queue.fifo_ram" data-tt-parent-id="ex_stage_i.lsu_i.i_store_unit.genblk1.i_amo_buffer.i_amo_fifo">
<td>gen_fpga_queue.fifo_ram</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>70(70)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.i_store_unit.store_buffer_i" data-tt-parent-id="ex_stage_i.lsu_i.i_store_unit">
<td>store_buffer_i</td><td>544(544)</td><td>0(0)</td><td>54(54)</td><td>566(566)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="ex_stage_i.lsu_i.lsu_bypass_i" data-tt-parent-id="ex_stage_i.lsu_i">
<td>lsu_bypass_i</td><td>355(355)</td><td>0(0)</td><td>0(0)</td><td>166(166)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem" data-tt-parent-id="cva6">
<td>gen_cache_wt.i_cache_subsystem</td><td>1990(0)</td><td>30(0)</td><td>224(0)</td><td>1027(0)</td><td>1(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter" data-tt-parent-id="gen_cache_wt.i_cache_subsystem">
<td>i_adapter</td><td>450(203)</td><td>18(0)</td><td>0(0)</td><td>528(276)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_axi_shim" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_axi_shim</td><td>46(46)</td><td>0(0)</td><td>0(0)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_b_fifo" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_b_fifo</td><td>30(28)</td><td>6(0)</td><td>0(0)</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_b_fifo.gen_fpga_queue.fifo_ram" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_b_fifo">
<td>gen_fpga_queue.fifo_ram</td><td>2(2)</td><td>6(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_dcache_data_fifo" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_dcache_data_fifo</td><td>51(5)</td><td>0(0)</td><td>0(0)</td><td>158(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_dcache_data_fifo.gen_fpga_queue.fifo_ram" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_dcache_data_fifo">
<td>gen_fpga_queue.fifo_ram</td><td>46(46)</td><td>0(0)</td><td>0(0)</td><td>154(154)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_icache_data_fifo" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_icache_data_fifo</td><td>67(6)</td><td>0(0)</td><td>0(0)</td><td>64(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_icache_data_fifo.gen_fpga_queue.fifo_ram" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_icache_data_fifo">
<td>gen_fpga_queue.fifo_ram</td><td>61(61)</td><td>0(0)</td><td>0(0)</td><td>60(60)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_rd_dcache_id" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_rd_dcache_id</td><td>16(15)</td><td>6(0)</td><td>0(0)</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_rd_dcache_id.gen_fpga_queue.fifo_ram" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_rd_dcache_id">
<td>gen_fpga_queue.fifo_ram</td><td>1(1)</td><td>6(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_rd_icache_id" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_rd_icache_id</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>3(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_rr_arb_tree" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_rr_arb_tree</td><td>14(14)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_wr_dcache_id" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter">
<td>i_wr_dcache_id</td><td>16(15)</td><td>6(0)</td><td>0(0)</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_wr_dcache_id.gen_fpga_queue.fifo_ram" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_adapter.i_wr_dcache_id">
<td>gen_fpga_queue.fifo_ram</td><td>1(1)</td><td>6(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_cva6_icache" data-tt-parent-id="gen_cache_wt.i_cache_subsystem">
<td>i_cva6_icache</td><td>156(156)</td><td>0(0)</td><td>8(8)</td><td>70(70)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache" data-tt-parent-id="gen_cache_wt.i_cache_subsystem">
<td>i_wt_dcache</td><td>1384(0)</td><td>12(0)</td><td>216(0)</td><td>429(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[0].genblk1.i_wt_dcache_ctrl" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache">
<td>gen_rd_ports[0].genblk1.i_wt_dcache_ctrl</td><td>25(25)</td><td>0(0)</td><td>0(0)</td><td>40(40)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.gen_rd_ports[1].genblk1.i_wt_dcache_ctrl" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache">
<td>gen_rd_ports[1].genblk1.i_wt_dcache_ctrl</td><td>33(33)</td><td>0(0)</td><td>0(0)</td><td>44(44)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache">
<td>i_wt_dcache_mem</td><td>314(308)</td><td>0(0)</td><td>32(32)</td><td>14(12)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem.i_rr_arb_tree" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_mem">
<td>i_rr_arb_tree</td><td>6(6)</td><td>0(0)</td><td>0(0)</td><td>2(2)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache">
<td>i_wt_dcache_missunit</td><td>496(440)</td><td>0(0)</td><td>136(120)</td><td>113(65)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit.i_exp_backoff" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_missunit">
<td>i_exp_backoff</td><td>56(56)</td><td>0(0)</td><td>16(16)</td><td>48(48)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache">
<td>i_wt_dcache_wbuffer</td><td>516(369)</td><td>12(6)</td><td>48(48)</td><td>218(199)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_clean_rr" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer">
<td>i_clean_rr</td><td>22(22)</td><td>0(0)</td><td>0(0)</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_dirty_rr" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer">
<td>i_dirty_rr</td><td>62(62)</td><td>0(0)</td><td>0(0)</td><td>4(4)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_rtrn_id_fifo" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer">
<td>i_rtrn_id_fifo</td><td>17(14)</td><td>6(0)</td><td>0(0)</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_rtrn_id_fifo.gen_fpga_queue.fifo_ram" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_rtrn_id_fifo">
<td>gen_fpga_queue.fifo_ram</td><td>3(3)</td><td>6(6)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_tx_id_rr" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer">
<td>i_tx_id_rr</td><td>27(26)</td><td>0(0)</td><td>0(0)</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_tx_id_rr.gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_tx_id_rr">
<td>gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer.i_vld_bdirty" data-tt-parent-id="gen_cache_wt.i_cache_subsystem.i_wt_dcache.i_wt_dcache_wbuffer">
<td>i_vld_bdirty</td><td>19(19)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend" data-tt-parent-id="cva6">
<td>i_frontend</td><td>785(4)</td><td>174(0)</td><td>124(92)</td><td>424(135)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend.bht_gen.i_bht" data-tt-parent-id="i_frontend">
<td>bht_gen.i_bht</td><td>26(9)</td><td>72(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend.bht_gen.i_bht.gen_fpga_bht.gen_bht_ram[0].i_bht_ram" data-tt-parent-id="i_frontend.bht_gen.i_bht">
<td>gen_fpga_bht.gen_bht_ram[0].i_bht_ram</td><td>17(17)</td><td>72(72)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend.btb_gen.i_btb" data-tt-parent-id="i_frontend">
<td>btb_gen.i_btb</td><td>38(38)</td><td>102(0)</td><td>0(0)</td><td>33(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend.btb_gen.i_btb.gen_fpga_btb.gen_btb_ram[0].i_btb_ram" data-tt-parent-id="i_frontend.btb_gen.i_btb">
<td>gen_fpga_btb.gen_btb_ram[0].i_btb_ram</td><td>0(0)</td><td>102(102)</td><td>0(0)</td><td>33(33)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend.gen_instr_scan[0].i_instr_scan" data-tt-parent-id="i_frontend">
<td>gen_instr_scan[0].i_instr_scan</td><td>32(32)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend.i_instr_queue" data-tt-parent-id="i_frontend">
<td>i_instr_queue</td><td>531(448)</td><td>0(0)</td><td>0(0)</td><td>142(33)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend.i_instr_queue.gen_instr_fifo[0].i_fifo_instr_data" data-tt-parent-id="i_frontend.i_instr_queue">
<td>gen_instr_fifo[0].i_fifo_instr_data</td><td>78(77)</td><td>0(0)</td><td>0(0)</td><td>74(5)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend.i_instr_queue.gen_instr_fifo[0].i_fifo_instr_data.gen_fpga_queue.fifo_ram" data-tt-parent-id="i_frontend.i_instr_queue.gen_instr_fifo[0].i_fifo_instr_data">
<td>gen_fpga_queue.fifo_ram</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>69(69)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend.i_instr_queue.i_fifo_address" data-tt-parent-id="i_frontend.i_instr_queue">
<td>i_fifo_address</td><td>5(4)</td><td>0(0)</td><td>0(0)</td><td>35(3)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend.i_instr_queue.i_fifo_address.gen_fpga_queue.fifo_ram" data-tt-parent-id="i_frontend.i_instr_queue.i_fifo_address">
<td>gen_fpga_queue.fifo_ram</td><td>1(1)</td><td>0(0)</td><td>0(0)</td><td>32(32)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend.i_instr_realign" data-tt-parent-id="i_frontend">
<td>i_instr_realign</td><td>86(86)</td><td>0(0)</td><td>0(0)</td><td>48(48)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="i_frontend.ras_gen.i_ras" data-tt-parent-id="i_frontend">
<td>ras_gen.i_ras</td><td>68(68)</td><td>0(0)</td><td>32(32)</td><td>66(66)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="id_stage_i" data-tt-parent-id="cva6">
<td>id_stage_i</td><td>363(0)</td><td>0(0)</td><td>0(0)</td><td>167(167)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="id_stage_i.genblk2[0].decoder_i" data-tt-parent-id="id_stage_i">
<td>genblk2[0].decoder_i</td><td>363(363)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i" data-tt-parent-id="cva6">
<td>issue_stage_i</td><td>2840(5)</td><td>240(0)</td><td>0(0)</td><td>714(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_issue_read_operands" data-tt-parent-id="issue_stage_i">
<td>i_issue_read_operands</td><td>531(464)</td><td>192(0)</td><td>0(0)</td><td>180(180)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_issue_read_operands.gen_fpga_regfile.i_ariane_regfile_fpga" data-tt-parent-id="issue_stage_i.i_issue_read_operands">
<td>gen_fpga_regfile.i_ariane_regfile_fpga</td><td>67(67)</td><td>192(192)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard" data-tt-parent-id="issue_stage_i">
<td>i_scoreboard</td><td>2304(1762)</td><td>48(48)</td><td>0(0)</td><td>534(534)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[10].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[10].i_sel_gpr_clobbers</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[11].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[11].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[12].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[12].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[13].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[13].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[14].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[14].i_sel_gpr_clobbers</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[15].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[15].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[16].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[16].i_sel_gpr_clobbers</td><td>11(11)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[17].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[17].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[18].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[18].i_sel_gpr_clobbers</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[19].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[19].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[1].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[1].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[20].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[20].i_sel_gpr_clobbers</td><td>13(13)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[21].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[21].i_sel_gpr_clobbers</td><td>16(16)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[22].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[22].i_sel_gpr_clobbers</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[23].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[23].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[24].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[24].i_sel_gpr_clobbers</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[25].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[25].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[26].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[26].i_sel_gpr_clobbers</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[27].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[27].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[28].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[28].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[29].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[29].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[2].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[2].i_sel_gpr_clobbers</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[30].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[30].i_sel_gpr_clobbers</td><td>9(9)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[31].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[31].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[3].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[3].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[4].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[4].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[5].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[5].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[6].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[6].i_sel_gpr_clobbers</td><td>10(10)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[7].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[7].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[8].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[8].i_sel_gpr_clobbers</td><td>7(7)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.gen_sel_clobbers[9].i_sel_gpr_clobbers" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>gen_sel_clobbers[9].i_sel_gpr_clobbers</td><td>8(8)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.genblk4[0].i_sel_rs1" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>genblk4[0].i_sel_rs1</td><td>146(146)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
<tr data-tt-id="issue_stage_i.i_scoreboard.genblk4[0].i_sel_rs2" data-tt-parent-id="issue_stage_i.i_scoreboard">
<td>genblk4[0].i_sel_rs2</td><td>119(119)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td><td>0(0)</td></tr>
</tbody>
</table>

<script src="file:////home/anonymous/lscc/radiant/2024.1/data/theme/js/jquery-3.3.1.min.js"> </script>
<link href="file:////home/anonymous/lscc/radiant/2024.1/data/theme/css/treetable/screen.css" rel="stylesheet" type="text/css" media="screen" />
<link href="file:////home/anonymous/lscc/radiant/2024.1/data/theme/css/treetable/jquery.treetable.css" rel="stylesheet" type="text/css" />
<link href="file:////home/anonymous/lscc/radiant/2024.1/data/theme/css/treetable/jquery.treetable.theme.default.css" rel="stylesheet" type="text/css" />
<script src="file:////home/anonymous/lscc/radiant/2024.1/data/theme/js/jquery.treetable.js"> </script>
<script>
$("#res_usage_table").treetable({ expandable: true, initialState : "expanded" });
$("#res_usage_table tbody").on("mousedown", "tr", function(){
$(".selected").not(this).removeClass("selected");
$(this).toggleClass("selected");
})
</script>

<PRE></PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

