Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 12:33:14 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 206 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.184        0.000                      0                33841        0.039        0.000                      0                33841        3.225        0.000                       0                 14896  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.184        0.000                      0                33841        0.039        0.000                      0                33841        3.225        0.000                       0                 14896  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.184ns  (required time - arrival time)
  Source:                 fsm27/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1_0/mem_reg[1][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.797ns  (logic 1.397ns (24.099%)  route 4.400ns (75.901%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm27/clk
    SLICE_X31Y41         FDRE                                         r  fsm27/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm27/out_reg[0]/Q
                         net (fo=18, routed)          0.424     0.556    fsm27/out_reg_n_0_[0]
    SLICE_X34Y44         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     0.734 f  fsm27/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.112     0.846    fsm28/done_reg_1
    SLICE_X33Y44         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     0.885 r  fsm28/tmp_int0_0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.223     1.108    fsm27/done_reg_1
    SLICE_X32Y43         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     1.256 f  fsm27/D_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=63, routed)          0.396     1.652    fsm27/out_reg[1]_2
    SLICE_X30Y52         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.690 r  fsm27/out[31]_i_5__14/O
                         net (fo=72, routed)          0.395     2.085    fsm27/out_reg[0]_3
    SLICE_X27Y68         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.185 r  fsm27/mem[0][0][31]_i_10__8/O
                         net (fo=3, routed)           0.427     2.612    j0/out_reg[0]_1
    SLICE_X31Y58         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.759 r  j0/mem[0][0][31]_i_6__0/O
                         net (fo=80, routed)          0.743     3.502    tmp1_0/out_reg[0]_32
    SLICE_X27Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     3.651 r  tmp1_0/out[14]_i_1__12/O
                         net (fo=4, routed)           0.454     4.105    add9/tmp1_0_read_data[14]
    SLICE_X27Y51         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.252 r  add9/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.261    add9/mem[0][0][15]_i_12_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.409 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.437    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.460 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.488    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.633 r  add9/mem_reg[0][0][31]_i_8/O[5]
                         net (fo=1, routed)           0.424     5.057    fsm/out[29]
    SLICE_X26Y63         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.097 r  fsm/mem[0][0][29]_i_1/O
                         net (fo=16, routed)          0.737     5.834    tmp1_0/D[29]
    SLICE_X31Y73         FDRE                                         r  tmp1_0/mem_reg[1][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.026     7.026    tmp1_0/clk
    SLICE_X31Y73         FDRE                                         r  tmp1_0/mem_reg[1][2][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y73         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    tmp1_0/mem_reg[1][2][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.834    
  -------------------------------------------------------------------
                         slack                                  1.184    

Slack (MET) :             1.220ns  (required time - arrival time)
  Source:                 fsm27/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1_0/mem_reg[0][2][29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 1.397ns (24.249%)  route 4.364ns (75.751%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm27/clk
    SLICE_X31Y41         FDRE                                         r  fsm27/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm27/out_reg[0]/Q
                         net (fo=18, routed)          0.424     0.556    fsm27/out_reg_n_0_[0]
    SLICE_X34Y44         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     0.734 f  fsm27/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.112     0.846    fsm28/done_reg_1
    SLICE_X33Y44         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     0.885 r  fsm28/tmp_int0_0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.223     1.108    fsm27/done_reg_1
    SLICE_X32Y43         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     1.256 f  fsm27/D_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=63, routed)          0.396     1.652    fsm27/out_reg[1]_2
    SLICE_X30Y52         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.690 r  fsm27/out[31]_i_5__14/O
                         net (fo=72, routed)          0.395     2.085    fsm27/out_reg[0]_3
    SLICE_X27Y68         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.185 r  fsm27/mem[0][0][31]_i_10__8/O
                         net (fo=3, routed)           0.427     2.612    j0/out_reg[0]_1
    SLICE_X31Y58         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.759 r  j0/mem[0][0][31]_i_6__0/O
                         net (fo=80, routed)          0.743     3.502    tmp1_0/out_reg[0]_32
    SLICE_X27Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     3.651 r  tmp1_0/out[14]_i_1__12/O
                         net (fo=4, routed)           0.454     4.105    add9/tmp1_0_read_data[14]
    SLICE_X27Y51         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.252 r  add9/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.261    add9/mem[0][0][15]_i_12_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.409 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.437    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.460 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.488    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.633 r  add9/mem_reg[0][0][31]_i_8/O[5]
                         net (fo=1, routed)           0.424     5.057    fsm/out[29]
    SLICE_X26Y63         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     5.097 r  fsm/mem[0][0][29]_i_1/O
                         net (fo=16, routed)          0.701     5.798    tmp1_0/D[29]
    SLICE_X31Y73         FDRE                                         r  tmp1_0/mem_reg[0][2][29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.026     7.026    tmp1_0/clk
    SLICE_X31Y73         FDRE                                         r  tmp1_0/mem_reg[0][2][29]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y73         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    tmp1_0/mem_reg[0][2][29]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.798    
  -------------------------------------------------------------------
                         slack                                  1.220    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 fsm27/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1_0/mem_reg[1][0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.753ns  (logic 1.399ns (24.318%)  route 4.354ns (75.682%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm27/clk
    SLICE_X31Y41         FDRE                                         r  fsm27/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm27/out_reg[0]/Q
                         net (fo=18, routed)          0.424     0.556    fsm27/out_reg_n_0_[0]
    SLICE_X34Y44         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     0.734 f  fsm27/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.112     0.846    fsm28/done_reg_1
    SLICE_X33Y44         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     0.885 r  fsm28/tmp_int0_0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.223     1.108    fsm27/done_reg_1
    SLICE_X32Y43         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     1.256 f  fsm27/D_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=63, routed)          0.396     1.652    fsm27/out_reg[1]_2
    SLICE_X30Y52         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.690 r  fsm27/out[31]_i_5__14/O
                         net (fo=72, routed)          0.395     2.085    fsm27/out_reg[0]_3
    SLICE_X27Y68         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.185 r  fsm27/mem[0][0][31]_i_10__8/O
                         net (fo=3, routed)           0.427     2.612    j0/out_reg[0]_1
    SLICE_X31Y58         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.759 r  j0/mem[0][0][31]_i_6__0/O
                         net (fo=80, routed)          0.743     3.502    tmp1_0/out_reg[0]_32
    SLICE_X27Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     3.651 r  tmp1_0/out[14]_i_1__12/O
                         net (fo=4, routed)           0.454     4.105    add9/tmp1_0_read_data[14]
    SLICE_X27Y51         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.252 r  add9/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.261    add9/mem[0][0][15]_i_12_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.409 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.437    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.583 r  add9/mem_reg[0][0][23]_i_2/O[7]
                         net (fo=1, routed)           0.451     5.034    fsm/out[23]
    SLICE_X28Y66         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     5.098 r  fsm/mem[0][0][23]_i_1/O
                         net (fo=16, routed)          0.692     5.790    tmp1_0/D[23]
    SLICE_X30Y75         FDRE                                         r  tmp1_0/mem_reg[1][0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.024     7.024    tmp1_0/clk
    SLICE_X30Y75         FDRE                                         r  tmp1_0/mem_reg[1][0][23]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X30Y75         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.027     7.016    tmp1_0/mem_reg[1][0][23]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -5.790    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 fsm27/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1_0/mem_reg[2][2][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.755ns  (logic 1.380ns (23.979%)  route 4.375ns (76.021%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm27/clk
    SLICE_X31Y41         FDRE                                         r  fsm27/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm27/out_reg[0]/Q
                         net (fo=18, routed)          0.424     0.556    fsm27/out_reg_n_0_[0]
    SLICE_X34Y44         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     0.734 f  fsm27/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.112     0.846    fsm28/done_reg_1
    SLICE_X33Y44         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     0.885 r  fsm28/tmp_int0_0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.223     1.108    fsm27/done_reg_1
    SLICE_X32Y43         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     1.256 f  fsm27/D_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=63, routed)          0.396     1.652    fsm27/out_reg[1]_2
    SLICE_X30Y52         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.690 r  fsm27/out[31]_i_5__14/O
                         net (fo=72, routed)          0.395     2.085    fsm27/out_reg[0]_3
    SLICE_X27Y68         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.185 r  fsm27/mem[0][0][31]_i_10__8/O
                         net (fo=3, routed)           0.427     2.612    j0/out_reg[0]_1
    SLICE_X31Y58         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.759 r  j0/mem[0][0][31]_i_6__0/O
                         net (fo=80, routed)          0.743     3.502    tmp1_0/out_reg[0]_32
    SLICE_X27Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     3.651 r  tmp1_0/out[14]_i_1__12/O
                         net (fo=4, routed)           0.454     4.105    add9/tmp1_0_read_data[14]
    SLICE_X27Y51         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.252 r  add9/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.261    add9/mem[0][0][15]_i_12_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.409 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.437    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.460 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.488    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.617 r  add9/mem_reg[0][0][31]_i_8/O[6]
                         net (fo=1, routed)           0.490     5.107    fsm/out[30]
    SLICE_X28Y66         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     5.146 r  fsm/mem[0][0][30]_i_1/O
                         net (fo=16, routed)          0.646     5.792    tmp1_0/D[30]
    SLICE_X31Y73         FDRE                                         r  tmp1_0/mem_reg[2][2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.026     7.026    tmp1_0/clk
    SLICE_X31Y73         FDRE                                         r  tmp1_0/mem_reg[2][2][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y73         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027     7.018    tmp1_0/mem_reg[2][2][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.792    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 fsm25/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[0][2][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.709ns  (logic 1.442ns (25.258%)  route 4.267ns (74.742%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.036     0.036    fsm25/clk
    SLICE_X35Y42         FDRE                                         r  fsm25/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm25/out_reg[0]/Q
                         net (fo=19, routed)          0.193     0.325    fsm25/out_reg_n_0_[0]
    SLICE_X35Y43         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     0.493 f  fsm25/out[0]_i_3__6/O
                         net (fo=1, routed)           0.189     0.682    fsm25/out[0]_i_3__6_n_0
    SLICE_X35Y43         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     0.829 r  fsm25/out[0]_i_2__16/O
                         net (fo=8, routed)           0.115     0.944    fsm24/out_reg[0]_21
    SLICE_X34Y43         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     0.982 f  fsm24/out[0]_i_2__15/O
                         net (fo=6, routed)           0.563     1.545    fsm24/out_reg[2]_0
    SLICE_X40Y43         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     1.583 f  fsm24/mem[0][0][31]_i_4__14/O
                         net (fo=178, routed)         0.524     2.107    fsm24/out_reg[0]_4
    SLICE_X37Y45         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     2.285 r  fsm24/mem[0][0][31]_i_13__5/O
                         net (fo=136, routed)         0.831     3.116    D0_0/out_reg[0]_4
    SLICE_X45Y46         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.229 r  D0_0/out[12]_i_4__13/O
                         net (fo=1, routed)           0.224     3.453    D0_0/out[12]_i_4__13_n_0
    SLICE_X43Y46         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     3.627 r  D0_0/out[12]_i_1__14/O
                         net (fo=4, routed)           0.298     3.925    add14/D0_0_read_data[12]
    SLICE_X41Y49         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     4.073 r  add14/mem[0][0][15]_i_14/O
                         net (fo=1, routed)           0.008     4.081    add14/mem[0][0][15]_i_14_n_0
    SLICE_X41Y49         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     4.276 r  add14/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.304    add14/mem_reg[0][0][15]_i_2_n_0
    SLICE_X41Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.327 r  add14/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.355    add14/mem_reg[0][0][23]_i_2_n_0
    SLICE_X41Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.441 r  add14/mem_reg[0][0][31]_i_8/O[2]
                         net (fo=1, routed)           0.537     4.978    cond_stored11/out[26]
    SLICE_X37Y51         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     5.016 r  cond_stored11/mem[0][0][26]_i_1__3/O
                         net (fo=16, routed)          0.729     5.745    D0_0/mem_reg[2][3][31]_0[26]
    SLICE_X39Y53         FDRE                                         r  D0_0/mem_reg[0][2][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.026     7.026    D0_0/clk
    SLICE_X39Y53         FDRE                                         r  D0_0/mem_reg[0][2][26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y53         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[0][2][26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.745    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.276ns  (required time - arrival time)
  Source:                 fsm27/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1_0/mem_reg[0][2][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 1.380ns (24.189%)  route 4.325ns (75.811%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm27/clk
    SLICE_X31Y41         FDRE                                         r  fsm27/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm27/out_reg[0]/Q
                         net (fo=18, routed)          0.424     0.556    fsm27/out_reg_n_0_[0]
    SLICE_X34Y44         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     0.734 f  fsm27/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.112     0.846    fsm28/done_reg_1
    SLICE_X33Y44         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     0.885 r  fsm28/tmp_int0_0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.223     1.108    fsm27/done_reg_1
    SLICE_X32Y43         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     1.256 f  fsm27/D_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=63, routed)          0.396     1.652    fsm27/out_reg[1]_2
    SLICE_X30Y52         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.690 r  fsm27/out[31]_i_5__14/O
                         net (fo=72, routed)          0.395     2.085    fsm27/out_reg[0]_3
    SLICE_X27Y68         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.185 r  fsm27/mem[0][0][31]_i_10__8/O
                         net (fo=3, routed)           0.427     2.612    j0/out_reg[0]_1
    SLICE_X31Y58         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.759 r  j0/mem[0][0][31]_i_6__0/O
                         net (fo=80, routed)          0.743     3.502    tmp1_0/out_reg[0]_32
    SLICE_X27Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     3.651 r  tmp1_0/out[14]_i_1__12/O
                         net (fo=4, routed)           0.454     4.105    add9/tmp1_0_read_data[14]
    SLICE_X27Y51         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.252 r  add9/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.261    add9/mem[0][0][15]_i_12_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.409 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.437    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.460 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.488    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.617 r  add9/mem_reg[0][0][31]_i_8/O[6]
                         net (fo=1, routed)           0.490     5.107    fsm/out[30]
    SLICE_X28Y66         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     5.146 r  fsm/mem[0][0][30]_i_1/O
                         net (fo=16, routed)          0.596     5.742    tmp1_0/D[30]
    SLICE_X31Y73         FDRE                                         r  tmp1_0/mem_reg[0][2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.026     7.026    tmp1_0/clk
    SLICE_X31Y73         FDRE                                         r  tmp1_0/mem_reg[0][2][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y73         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027     7.018    tmp1_0/mem_reg[0][2][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.742    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.279ns  (required time - arrival time)
  Source:                 fsm27/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1_0/mem_reg[3][2][30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.702ns  (logic 1.380ns (24.202%)  route 4.322ns (75.798%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm27/clk
    SLICE_X31Y41         FDRE                                         r  fsm27/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm27/out_reg[0]/Q
                         net (fo=18, routed)          0.424     0.556    fsm27/out_reg_n_0_[0]
    SLICE_X34Y44         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     0.734 f  fsm27/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.112     0.846    fsm28/done_reg_1
    SLICE_X33Y44         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     0.885 r  fsm28/tmp_int0_0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.223     1.108    fsm27/done_reg_1
    SLICE_X32Y43         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     1.256 f  fsm27/D_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=63, routed)          0.396     1.652    fsm27/out_reg[1]_2
    SLICE_X30Y52         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.690 r  fsm27/out[31]_i_5__14/O
                         net (fo=72, routed)          0.395     2.085    fsm27/out_reg[0]_3
    SLICE_X27Y68         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.185 r  fsm27/mem[0][0][31]_i_10__8/O
                         net (fo=3, routed)           0.427     2.612    j0/out_reg[0]_1
    SLICE_X31Y58         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.759 r  j0/mem[0][0][31]_i_6__0/O
                         net (fo=80, routed)          0.743     3.502    tmp1_0/out_reg[0]_32
    SLICE_X27Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     3.651 r  tmp1_0/out[14]_i_1__12/O
                         net (fo=4, routed)           0.454     4.105    add9/tmp1_0_read_data[14]
    SLICE_X27Y51         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.252 r  add9/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.261    add9/mem[0][0][15]_i_12_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.409 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.437    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.460 r  add9/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.488    add9/mem_reg[0][0][23]_i_2_n_0
    SLICE_X27Y53         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     4.617 r  add9/mem_reg[0][0][31]_i_8/O[6]
                         net (fo=1, routed)           0.490     5.107    fsm/out[30]
    SLICE_X28Y66         LUT4 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     5.146 r  fsm/mem[0][0][30]_i_1/O
                         net (fo=16, routed)          0.593     5.739    tmp1_0/D[30]
    SLICE_X31Y73         FDRE                                         r  tmp1_0/mem_reg[3][2][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.026     7.026    tmp1_0/clk
    SLICE_X31Y73         FDRE                                         r  tmp1_0/mem_reg[3][2][30]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X31Y73         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.027     7.018    tmp1_0/mem_reg[3][2][30]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.739    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.289ns  (required time - arrival time)
  Source:                 fsm27/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1_0/mem_reg[1][0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.692ns  (logic 1.398ns (24.561%)  route 4.294ns (75.439%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm27/clk
    SLICE_X31Y41         FDRE                                         r  fsm27/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm27/out_reg[0]/Q
                         net (fo=18, routed)          0.424     0.556    fsm27/out_reg_n_0_[0]
    SLICE_X34Y44         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     0.734 f  fsm27/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.112     0.846    fsm28/done_reg_1
    SLICE_X33Y44         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     0.885 r  fsm28/tmp_int0_0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.223     1.108    fsm27/done_reg_1
    SLICE_X32Y43         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     1.256 f  fsm27/D_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=63, routed)          0.396     1.652    fsm27/out_reg[1]_2
    SLICE_X30Y52         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.690 r  fsm27/out[31]_i_5__14/O
                         net (fo=72, routed)          0.395     2.085    fsm27/out_reg[0]_3
    SLICE_X27Y68         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.185 r  fsm27/mem[0][0][31]_i_10__8/O
                         net (fo=3, routed)           0.427     2.612    j0/out_reg[0]_1
    SLICE_X31Y58         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.759 r  j0/mem[0][0][31]_i_6__0/O
                         net (fo=80, routed)          0.743     3.502    tmp1_0/out_reg[0]_32
    SLICE_X27Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     3.651 r  tmp1_0/out[14]_i_1__12/O
                         net (fo=4, routed)           0.454     4.105    add9/tmp1_0_read_data[14]
    SLICE_X27Y51         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.252 r  add9/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.261    add9/mem[0][0][15]_i_12_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.409 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.437    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     4.582 r  add9/mem_reg[0][0][23]_i_2/O[5]
                         net (fo=1, routed)           0.407     4.989    fsm/out[21]
    SLICE_X27Y64         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.064     5.053 r  fsm/mem[0][0][21]_i_1/O
                         net (fo=16, routed)          0.676     5.729    tmp1_0/D[21]
    SLICE_X29Y74         FDRE                                         r  tmp1_0/mem_reg[1][0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.026     7.026    tmp1_0/clk
    SLICE_X29Y74         FDRE                                         r  tmp1_0/mem_reg[1][0][21]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y74         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027     7.018    tmp1_0/mem_reg[1][0][21]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 fsm27/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            tmp1_0/mem_reg[2][3][23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.399ns (24.600%)  route 4.288ns (75.400%))
  Logic Levels:           11  (CARRY8=2 LUT3=2 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.037     0.037    fsm27/clk
    SLICE_X31Y41         FDRE                                         r  fsm27/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm27/out_reg[0]/Q
                         net (fo=18, routed)          0.424     0.556    fsm27/out_reg_n_0_[0]
    SLICE_X34Y44         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     0.734 f  fsm27/C_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=2, routed)           0.112     0.846    fsm28/done_reg_1
    SLICE_X33Y44         LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.039     0.885 r  fsm28/tmp_int0_0_write_en_INST_0_i_1/O
                         net (fo=11, routed)          0.223     1.108    fsm27/done_reg_1
    SLICE_X32Y43         LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.148     1.256 f  fsm27/D_int0_0_addr0[3]_INST_0_i_1/O
                         net (fo=63, routed)          0.396     1.652    fsm27/out_reg[1]_2
    SLICE_X30Y52         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.038     1.690 r  fsm27/out[31]_i_5__14/O
                         net (fo=72, routed)          0.395     2.085    fsm27/out_reg[0]_3
    SLICE_X27Y68         LUT3 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.100     2.185 r  fsm27/mem[0][0][31]_i_10__8/O
                         net (fo=3, routed)           0.427     2.612    j0/out_reg[0]_1
    SLICE_X31Y58         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.147     2.759 r  j0/mem[0][0][31]_i_6__0/O
                         net (fo=80, routed)          0.743     3.502    tmp1_0/out_reg[0]_32
    SLICE_X27Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     3.651 r  tmp1_0/out[14]_i_1__12/O
                         net (fo=4, routed)           0.454     4.105    add9/tmp1_0_read_data[14]
    SLICE_X27Y51         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.147     4.252 r  add9/mem[0][0][15]_i_12/O
                         net (fo=1, routed)           0.009     4.261    add9/mem[0][0][15]_i_12_n_0
    SLICE_X27Y51         CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.148     4.409 r  add9/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.437    add9/mem_reg[0][0][15]_i_2_n_0
    SLICE_X27Y52         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.583 r  add9/mem_reg[0][0][23]_i_2/O[7]
                         net (fo=1, routed)           0.451     5.034    fsm/out[23]
    SLICE_X28Y66         LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.064     5.098 r  fsm/mem[0][0][23]_i_1/O
                         net (fo=16, routed)          0.626     5.724    tmp1_0/D[23]
    SLICE_X30Y74         FDRE                                         r  tmp1_0/mem_reg[2][3][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.025     7.025    tmp1_0/clk
    SLICE_X30Y74         FDRE                                         r  tmp1_0/mem_reg[2][3][23]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X30Y74         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    tmp1_0/mem_reg[2][3][23]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -5.724    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.295ns  (required time - arrival time)
  Source:                 fsm25/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            D0_0/mem_reg[1][0][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        5.687ns  (logic 1.442ns (25.356%)  route 4.245ns (74.644%))
  Logic Levels:           12  (CARRY8=3 LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.036     0.036    fsm25/clk
    SLICE_X35Y42         FDRE                                         r  fsm25/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  fsm25/out_reg[0]/Q
                         net (fo=19, routed)          0.193     0.325    fsm25/out_reg_n_0_[0]
    SLICE_X35Y43         LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.168     0.493 f  fsm25/out[0]_i_3__6/O
                         net (fo=1, routed)           0.189     0.682    fsm25/out[0]_i_3__6_n_0
    SLICE_X35Y43         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.147     0.829 r  fsm25/out[0]_i_2__16/O
                         net (fo=8, routed)           0.115     0.944    fsm24/out_reg[0]_21
    SLICE_X34Y43         LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.038     0.982 f  fsm24/out[0]_i_2__15/O
                         net (fo=6, routed)           0.563     1.545    fsm24/out_reg[2]_0
    SLICE_X40Y43         LUT3 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.038     1.583 f  fsm24/mem[0][0][31]_i_4__14/O
                         net (fo=178, routed)         0.524     2.107    fsm24/out_reg[0]_4
    SLICE_X37Y45         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.178     2.285 r  fsm24/mem[0][0][31]_i_13__5/O
                         net (fo=136, routed)         0.831     3.116    D0_0/out_reg[0]_4
    SLICE_X45Y46         LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.113     3.229 r  D0_0/out[12]_i_4__13/O
                         net (fo=1, routed)           0.224     3.453    D0_0/out[12]_i_4__13_n_0
    SLICE_X43Y46         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.174     3.627 r  D0_0/out[12]_i_1__14/O
                         net (fo=4, routed)           0.298     3.925    add14/D0_0_read_data[12]
    SLICE_X41Y49         LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     4.073 r  add14/mem[0][0][15]_i_14/O
                         net (fo=1, routed)           0.008     4.081    add14/mem[0][0][15]_i_14_n_0
    SLICE_X41Y49         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     4.276 r  add14/mem_reg[0][0][15]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.304    add14/mem_reg[0][0][15]_i_2_n_0
    SLICE_X41Y50         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     4.327 r  add14/mem_reg[0][0][23]_i_2/CO[7]
                         net (fo=1, routed)           0.028     4.355    add14/mem_reg[0][0][23]_i_2_n_0
    SLICE_X41Y51         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     4.441 r  add14/mem_reg[0][0][31]_i_8/O[2]
                         net (fo=1, routed)           0.537     4.978    cond_stored11/out[26]
    SLICE_X37Y51         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.038     5.016 r  cond_stored11/mem[0][0][26]_i_1__3/O
                         net (fo=16, routed)          0.707     5.723    D0_0/mem_reg[2][3][31]_0[26]
    SLICE_X39Y54         FDRE                                         r  D0_0/mem_reg[1][0][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=15343, unset)        0.026     7.026    D0_0/clk
    SLICE_X39Y54         FDRE                                         r  D0_0/mem_reg[1][0][26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X39Y54         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    D0_0/mem_reg[1][0][26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                  1.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 A_read0_0_1_10/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v1_0_0_10/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.039ns (42.857%)  route 0.052ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.013     0.013    A_read0_0_1_10/clk
    SLICE_X27Y45         FDRE                                         r  A_read0_0_1_10/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y45         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  A_read0_0_1_10/out_reg[3]/Q
                         net (fo=2, routed)           0.052     0.104    v1_0_0_10/Q[3]
    SLICE_X27Y45         FDRE                                         r  v1_0_0_10/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    v1_0_0_10/clk
    SLICE_X27Y45         FDRE                                         r  v1_0_0_10/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y45         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    v1_0_0_10/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.104    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 mult_pipe9/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read9_0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    mult_pipe9/clk
    SLICE_X23Y16         FDRE                                         r  mult_pipe9/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y16         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe9/out_reg[3]/Q
                         net (fo=1, routed)           0.056     0.107    bin_read9_0/Q[3]
    SLICE_X23Y15         FDRE                                         r  bin_read9_0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    bin_read9_0/clk
    SLICE_X23Y15         FDRE                                         r  bin_read9_0/out_reg[3]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y15         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    bin_read9_0/out_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.107    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 fsm5/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            fsm5/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    fsm5/clk
    SLICE_X26Y38         FDRE                                         r  fsm5/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y38         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  fsm5/out_reg[0]/Q
                         net (fo=8, routed)           0.025     0.076    fsm5/out_reg_n_0_[0]
    SLICE_X26Y38         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  fsm5/out[0]_i_1__17/O
                         net (fo=1, routed)           0.015     0.106    fsm5/fsm5_in[0]
    SLICE_X26Y38         FDRE                                         r  fsm5/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    fsm5/clk
    SLICE_X26Y38         FDRE                                         r  fsm5/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y38         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    fsm5/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read9_0/out_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_0_0_10/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    bin_read9_0/clk
    SLICE_X25Y18         FDRE                                         r  bin_read9_0/out_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  bin_read9_0/out_reg[21]/Q
                         net (fo=1, routed)           0.057     0.108    v_0_0_10/out_reg[21]_1
    SLICE_X25Y17         FDRE                                         r  v_0_0_10/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    v_0_0_10/clk
    SLICE_X25Y17         FDRE                                         r  v_0_0_10/out_reg[21]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y17         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    v_0_0_10/out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe7/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read7_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    mult_pipe7/clk
    SLICE_X18Y37         FDRE                                         r  mult_pipe7/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y37         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe7/out_reg[9]/Q
                         net (fo=1, routed)           0.058     0.109    bin_read7_0/Q[9]
    SLICE_X18Y37         FDRE                                         r  bin_read7_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.019     0.019    bin_read7_0/clk
    SLICE_X18Y37         FDRE                                         r  bin_read7_0/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y37         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read7_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe9/out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read9_0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    mult_pipe9/clk
    SLICE_X23Y17         FDRE                                         r  mult_pipe9/out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y17         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe9/out_reg[9]/Q
                         net (fo=1, routed)           0.057     0.109    bin_read9_0/Q[9]
    SLICE_X23Y16         FDRE                                         r  bin_read9_0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.019     0.019    bin_read9_0/clk
    SLICE_X23Y16         FDRE                                         r  bin_read9_0/out_reg[9]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y16         FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read9_0/out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 bin_read15_0/out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_1_10/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    bin_read15_0/clk
    SLICE_X27Y35         FDRE                                         r  bin_read15_0/out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y35         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  bin_read15_0/out_reg[6]/Q
                         net (fo=1, routed)           0.057     0.109    v_1_1_10/out_reg[6]_1
    SLICE_X26Y35         FDRE                                         r  v_1_1_10/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.019     0.019    v_1_1_10/clk
    SLICE_X26Y35         FDRE                                         r  v_1_1_10/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X26Y35         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     0.066    v_1_1_10/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 C_int_read0_0/out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            C0_0/mem_reg[1][3][26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.039ns (40.206%)  route 0.058ns (59.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    C_int_read0_0/clk
    SLICE_X23Y45         FDRE                                         r  C_int_read0_0/out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  C_int_read0_0/out_reg[26]/Q
                         net (fo=20, routed)          0.058     0.109    C0_0/mem_reg[0][0][31]_0[26]
    SLICE_X23Y46         FDRE                                         r  C0_0/mem_reg[1][3][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.018     0.018    C0_0/clk
    SLICE_X23Y46         FDRE                                         r  C0_0/mem_reg[1][3][26]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y46         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     0.065    C0_0/mem_reg[1][3][26]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 bin_read3_0/out_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            v_1_0_00/out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.040ns (41.237%)  route 0.057ns (58.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.013     0.013    bin_read3_0/clk
    SLICE_X20Y41         FDRE                                         r  bin_read3_0/out_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y41         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     0.053 r  bin_read3_0/out_reg[16]/Q
                         net (fo=1, routed)           0.057     0.110    v_1_0_00/out_reg[16]_1
    SLICE_X21Y41         FDRE                                         r  v_1_0_00/out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.019     0.019    v_1_0_00/clk
    SLICE_X21Y41         FDRE                                         r  v_1_0_00/out_reg[16]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y41         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    v_1_0_00/out_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mult_pipe9/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            bin_read9_0/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.040ns (40.816%)  route 0.058ns (59.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.012     0.012    mult_pipe9/clk
    SLICE_X23Y18         FDRE                                         r  mult_pipe9/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y18         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe9/out_reg[11]/Q
                         net (fo=1, routed)           0.058     0.110    bin_read9_0/Q[11]
    SLICE_X23Y17         FDRE                                         r  bin_read9_0/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=15343, unset)        0.019     0.019    bin_read9_0/clk
    SLICE_X23Y17         FDRE                                         r  bin_read9_0/out_reg[11]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y17         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    bin_read9_0/out_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y5   mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y10  mult_pipe11/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y26  mult_pipe13/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y14  mult_pipe15/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y13  mult_pipe17/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y15  mult_pipe19/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y12  mult_pipe20/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X3Y28  mult_pipe22/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X0Y22  mult_pipe24/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y20  mult_pipe26/out_tmp_reg/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y29   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y29   A0_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y13   A0_0/mem_reg[0][0][0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y13   A0_0/mem_reg[0][0][10]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y9    A0_0/mem_reg[0][0][11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y9    A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y9    A0_0/mem_reg[0][0][12]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X31Y18   A0_0/mem_reg[0][0][13]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y16   A0_0/mem_reg[0][0][14]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X36Y16   A0_0/mem_reg[0][0][15]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y29   A0_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y29   A0_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y13   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y13   A0_0/mem_reg[0][0][0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y13   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X37Y13   A0_0/mem_reg[0][0][10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y9    A0_0/mem_reg[0][0][11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X40Y9    A0_0/mem_reg[0][0][11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y9    A0_0/mem_reg[0][0][12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X32Y9    A0_0/mem_reg[0][0][12]/C



