<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>CSIRX_InfoIrqs_s Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CSIRX_InfoIrqs_s Struct Reference<div class="ingroups"><a class="el" href="group___c_s_l___i_p___m_o_d_u_l_e.html">IP</a> &raquo; <a class="el" href="group___c_s_l___c_s_i_r_x.html">CSIRX CSL-FL</a> &raquo; <a class="el" href="group___c_s_i_r_x.html">DataStructure Dynamic Data Structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;csirx_structs_if.h&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a400eb387222772884f68a76739d8a650"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___info_irqs__s.html#a400eb387222772884f68a76739d8a650">abortIrq</a> [CSIRX_MAX_NUM_OF_STREAMS]</td></tr>
<tr class="separator:a400eb387222772884f68a76739d8a650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab25c010c87d44633d96e63ff24b8661d"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___info_irqs__s.html#ab25c010c87d44633d96e63ff24b8661d">stopIrq</a> [CSIRX_MAX_NUM_OF_STREAMS]</td></tr>
<tr class="separator:ab25c010c87d44633d96e63ff24b8661d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1cb30bd26d37b7628c38f931e729b40"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___info_irqs__s.html#ae1cb30bd26d37b7628c38f931e729b40">spGenericRcvdIrq</a></td></tr>
<tr class="separator:ae1cb30bd26d37b7628c38f931e729b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56ee2de66c4feaa83a5e22f7585e50df"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___info_irqs__s.html#a56ee2de66c4feaa83a5e22f7585e50df">deskewEntryIrq</a></td></tr>
<tr class="separator:a56ee2de66c4feaa83a5e22f7585e50df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae166e2d6bdd6e4eb41016dbfa61c3e19"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___info_irqs__s.html#ae166e2d6bdd6e4eb41016dbfa61c3e19">eccSparesNonzeroIrq</a></td></tr>
<tr class="separator:ae166e2d6bdd6e4eb41016dbfa61c3e19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bc7eb86bf8a0f573d52fc81db7a0542"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___info_irqs__s.html#a8bc7eb86bf8a0f573d52fc81db7a0542">wakeupIrq</a></td></tr>
<tr class="separator:a8bc7eb86bf8a0f573d52fc81db7a0542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8adc0bdf827c04c1039bcbded7b5f606"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___info_irqs__s.html#a8adc0bdf827c04c1039bcbded7b5f606">sleepIrq</a></td></tr>
<tr class="separator:a8adc0bdf827c04c1039bcbded7b5f606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0b73d42b4b7ebe02fc03a4bbdcccca5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___info_irqs__s.html#af0b73d42b4b7ebe02fc03a4bbdcccca5">lpRcvdIrq</a></td></tr>
<tr class="separator:af0b73d42b4b7ebe02fc03a4bbdcccca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a783f67d521a55c2758a369bba66cbe32"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_c_s_i_r_x___info_irqs__s.html#a783f67d521a55c2758a369bba66cbe32">spRcvdIrq</a></td></tr>
<tr class="separator:a783f67d521a55c2758a369bba66cbe32"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Information type Interrupt status (non-error conditions) </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a400eb387222772884f68a76739d8a650"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_InfoIrqs_s::abortIrq[CSIRX_MAX_NUM_OF_STREAMS]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stream Abort process complete. Apply a Soft reset before re-enabling the stream. </p>

</div>
</div>
<a class="anchor" id="a56ee2de66c4feaa83a5e22f7585e50df"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_InfoIrqs_s::deskewEntryIrq</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Either clock or any datalane has entered deskew </p>

</div>
</div>
<a class="anchor" id="ae166e2d6bdd6e4eb41016dbfa61c3e19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_InfoIrqs_s::eccSparesNonzeroIrq</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bits 7:6 of the ECC byte are non-zero. Indicates non compliance with the MIPI specification although the core will continue to operate as normal. </p>

</div>
</div>
<a class="anchor" id="af0b73d42b4b7ebe02fc03a4bbdcccca5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_InfoIrqs_s::lpRcvdIrq</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Long Packet received by the protocol module </p>

</div>
</div>
<a class="anchor" id="a8adc0bdf827c04c1039bcbded7b5f606"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_InfoIrqs_s::sleepIrq</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Sleep interrupt. </p>

</div>
</div>
<a class="anchor" id="ae1cb30bd26d37b7628c38f931e729b40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_InfoIrqs_s::spGenericRcvdIrq</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>A generic short packet has been received. </p>

</div>
</div>
<a class="anchor" id="a783f67d521a55c2758a369bba66cbe32"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_InfoIrqs_s::spRcvdIrq</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Short Packet received by the protocol module </p>

</div>
</div>
<a class="anchor" id="ab25c010c87d44633d96e63ff24b8661d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_InfoIrqs_s::stopIrq[CSIRX_MAX_NUM_OF_STREAMS]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stream Stop process complete. Apply a Soft reset before re-enabling the stream. </p>

</div>
</div>
<a class="anchor" id="a8bc7eb86bf8a0f573d52fc81db7a0542"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t CSIRX_InfoIrqs_s::wakeupIrq</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Wake-up interrupt. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>csirx_structs_if.h</li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
