Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 11 15:22:52 2019
| Host         : DESKTOP-6ILET8A running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_level_wrapper_methodology_drc_routed.rpt -pb top_level_wrapper_methodology_drc_routed.pb -rpx top_level_wrapper_methodology_drc_routed.rpx
| Design       : top_level_wrapper
| Device       : xczu29dr-ffvf1760-2-e
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 10
+-----------+----------+----------------------------------+------------+
| Rule      | Severity | Description                      | Violations |
+-----------+----------+----------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert     | 6          |
| TIMING-9  | Warning  | Unknown CDC Logic                | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer | 1          |
| TIMING-18 | Warning  | Missing input or output delay    | 2          |
+-----------+----------+----------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_UART.execute_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_0/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_1/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_2/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/sr_locking/m_axis_tdata[0]_INST_0, with 2 or more inputs, drives asynchronous preset/clear pin(s) top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/mloop_axis_tvalid_reg/CLR, top_level_i/rfsoc_data_pipeline_3/inst/axis_tready_slice_0/inst/s_axis_tready_reg/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ext_trigger_0_0 relative to clock(s) RFDAC0_CLK
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on resetn relative to clock(s) RFDAC0_CLK
Related violations: <none>


