# Reading pref.tcl
# do lab05_run_msim_gate_verilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work gate_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {lab05.vo}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:08:50 on Mar 28,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+." lab05.vo 
# -- Compiling module lab05
# 
# Top level modules:
# 	lab05
# End time: 12:08:51 on Mar 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:13 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 12:09:13 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/alu_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:13 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/alu_control.v 
# -- Compiling module alu_control
# 
# Top level modules:
# 	alu_control
# End time: 12:09:13 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/control_unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:13 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/control_unit.v 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 12:09:13 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/factorial.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:13 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/factorial.v 
# -- Compiling module factorial
# 
# Top level modules:
# 	factorial
# End time: 12:09:14 on Mar 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/factorial_bb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:14 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/factorial_bb.v 
# -- Compiling module factorial
# 
# Top level modules:
# 	factorial
# End time: 12:09:14 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/imm_gen.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:14 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/imm_gen.v 
# -- Compiling module imm_gen
# 
# Top level modules:
# 	imm_gen
# End time: 12:09:14 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:14 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05.v 
# -- Compiling module lab05
# 
# Top level modules:
# 	lab05
# End time: 12:09:14 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05_alt.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:14 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab05_alt.v 
# -- Compiling module lab05_alt
# 
# Top level modules:
# 	lab05_alt
# End time: 12:09:15 on Mar 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab5_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:15 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab5_ram.v 
# -- Compiling module lab5_ram
# 
# Top level modules:
# 	lab5_ram
# End time: 12:09:15 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab5_ram_bb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:15 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/lab5_ram_bb.v 
# -- Compiling module lab5_ram
# 
# Top level modules:
# 	lab5_ram
# End time: 12:09:15 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/load_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:15 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/load_rom.v 
# -- Compiling module load_rom
# 
# Top level modules:
# 	load_rom
# End time: 12:09:16 on Mar 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/load_rom_bb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:16 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/load_rom_bb.v 
# -- Compiling module load_rom
# 
# Top level modules:
# 	load_rom
# End time: 12:09:16 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/load_rom_inst.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:16 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/load_rom_inst.v 
# ** Error: (vlog-13069) C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/load_rom_inst.v(1): near "load_rom_inst": syntax error, unexpected IDENTIFIER.
# ** Error: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/load_rom_inst.v(1): (vlog-13205) Syntax error found in the scope following 'load_rom'. Is there a missing '::'?
# End time: 12:09:16 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_lab5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:16 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_lab5.v 
# -- Compiling module pll_lab5
# 
# Top level modules:
# 	pll_lab5
# End time: 12:09:16 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_slow.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:17 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_slow.v 
# -- Compiling module pll_slow
# 
# Top level modules:
# 	pll_slow
# End time: 12:09:17 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_superslow.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:17 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/pll_superslow.v 
# -- Compiling module pll_superslow
# 
# Top level modules:
# 	pll_superslow
# End time: 12:09:17 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/prog2_line.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:17 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/prog2_line.v 
# -- Compiling module prog2_line
# 
# Top level modules:
# 	prog2_line
# End time: 12:09:17 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/prog2_line_bb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:17 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/prog2_line_bb.v 
# -- Compiling module prog2_line
# 
# Top level modules:
# 	prog2_line
# End time: 12:09:18 on Mar 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:18 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_file.v 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 12:09:18 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:18 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_rom.v 
# -- Compiling module reg_rom
# 
# Top level modules:
# 	reg_rom
# End time: 12:09:18 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_branch.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:18 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_branch.v 
# -- Compiling module rom_branch
# 
# Top level modules:
# 	rom_branch
# End time: 12:09:19 on Mar 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_branch_bb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:19 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_branch_bb.v 
# -- Compiling module rom_branch
# 
# Top level modules:
# 	rom_branch
# End time: 12:09:19 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_jal.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:19 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_jal.v 
# -- Compiling module rom_jal
# 
# Top level modules:
# 	rom_jal
# End time: 12:09:19 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_jal_bb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:19 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_jal_bb.v 
# -- Compiling module rom_jal
# 
# Top level modules:
# 	rom_jal
# End time: 12:09:19 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_lab5.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:20 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_lab5.v 
# -- Compiling module rom_lab5
# 
# Top level modules:
# 	rom_lab5
# End time: 12:09:20 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_lab5_bb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:20 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_lab5_bb.v 
# -- Compiling module rom_lab5
# 
# Top level modules:
# 	rom_lab5
# End time: 12:09:20 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_prog2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:20 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_prog2.v 
# -- Compiling module rom_prog2
# 
# Top level modules:
# 	rom_prog2
# End time: 12:09:20 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_prog2_bb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:20 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/rom_prog2_bb.v 
# -- Compiling module rom_prog2
# 
# Top level modules:
# 	rom_prog2
# End time: 12:09:21 on Mar 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/alu_control_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:22 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/alu_control_tb.v 
# -- Compiling module alu_control_tb
# 
# Top level modules:
# 	alu_control_tb
# End time: 12:09:22 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/ALU_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:22 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/ALU_tb.v 
# -- Compiling module alu_tb
# 
# Top level modules:
# 	alu_tb
# End time: 12:09:23 on Mar 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:23 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/control_unit_tb.v 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 12:09:23 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/imm_gen_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:23 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/imm_gen_test.v 
# -- Compiling module imm_gen_test
# 
# Top level modules:
# 	imm_gen_test
# End time: 12:09:23 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:23 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v 
# -- Compiling module jal_tb
# 
# Top level modules:
# 	jal_tb
# End time: 12:09:24 on Mar 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:24 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 12:09:24 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:24 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v 
# -- Compiling module lab05_prog2_test
# 
# Top level modules:
# 	lab05_prog2_test
# End time: 12:09:24 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:24 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab5_tb.v 
# -- Compiling module lab5_tb
# 
# Top level modules:
# 	lab5_tb
# End time: 12:09:24 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/reg_file_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:24 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/reg_file_test.v 
# -- Compiling module reg_file_test
# 
# Top level modules:
# 	reg_file_test
# End time: 12:09:25 on Mar 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/reg_rom_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:09:25 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/reg_rom_tb.v 
# -- Compiling module reg_rom_tb
# 
# Top level modules:
# 	reg_rom_tb
# End time: 12:09:25 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.lab05_prog2_test
# vsim work.lab05_prog2_test 
# Start time: 12:09:32 on Mar 28,2021
# Loading work.lab05_prog2_test
# Loading work.lab05_for_test
# Loading work.control_unit
# Loading work.reg_file
# Loading work.ALU
# Loading work.alu_control
# Loading work.imm_gen
# Loading work.reg_rom
add wave -position insertpoint  \
sim:/lab05_prog2_test/CLOCK_50 \
sim:/lab05_prog2_test/instr \
sim:/lab05_prog2_test/PC \
sim:/lab05_prog2_test/PC_next \
sim:/lab05_prog2_test/PC_plus \
sim:/lab05_prog2_test/PC4 \
sim:/lab05_prog2_test/run \
sim:/lab05_prog2_test/Y \
sim:/lab05_prog2_test/A \
sim:/lab05_prog2_test/B \
sim:/lab05_prog2_test/rd1 \
sim:/lab05_prog2_test/rd2 \
sim:/lab05_prog2_test/ram_addr \
sim:/lab05_prog2_test/write_addr \
sim:/lab05_prog2_test/jump \
sim:/lab05_prog2_test/ALUSrc \
sim:/lab05_prog2_test/wd \
sim:/lab05_prog2_test/aluop
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mcich  Hostname: MCHENSURFACE  ProcessID: 26036
#           Attempting to use alternate WLF file "./wlftch9vxc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftch9vxc
run -all
#                    0 PC=000 PC_next=004 PC_plus=004 PC4=xxx Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                  100 PC=000 PC_next=004 PC_plus=004 PC4=xxx Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                  200 PC=004 PC_next=008 PC_plus=008 PC4=004 Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                  300 PC=008 PC_next=00c PC_plus=00c PC4=008 Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                  400 PC=00c PC_next=010 PC_plus=010 PC4=00c Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                  500 PC=010 PC_next=014 PC_plus=014 PC4=010 Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                  600 PC=014 PC_next=018 PC_plus=018 PC4=014 Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                  700 PC=018 PC_next=01c PC_plus=01c PC4=018 Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                  800 PC=01c PC_next=020 PC_plus=020 PC4=01c Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                  900 PC=020 PC_next=024 PC_plus=024 PC4=020 Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                 1000 PC=024 PC_next=028 PC_plus=028 PC4=024 Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                 1100 PC=028 PC_next=02c PC_plus=02c PC4=028 Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
# ** Note: $stop    : C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v(73)
#    Time: 1100 ns  Iteration: 0  Instance: /lab05_prog2_test
# Break in Module lab05_prog2_test at C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v line 73
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:41 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 12:10:41 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:10:47 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v 
# -- Compiling module lab05_prog2_test
# 
# Top level modules:
# 	lab05_prog2_test
# End time: 12:10:47 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.lab05_prog2_test
# End time: 12:10:52 on Mar 28,2021, Elapsed time: 0:01:20
# Errors: 0, Warnings: 2
# vsim work.lab05_prog2_test 
# Start time: 12:10:52 on Mar 28,2021
# Loading work.lab05_prog2_test
# Loading work.lab05_for_test
# Loading work.control_unit
# Loading work.reg_file
# Loading work.ALU
# Loading work.alu_control
# Loading work.imm_gen
# Loading work.reg_rom
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (1) for port 'addr'. The port definition is at: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_rom.v(3).
#    Time: 0 ns  Iteration: 0  Instance: /lab05_prog2_test/TEST/rom7 File: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v Line: 163
add wave -position insertpoint  \
sim:/lab05_prog2_test/CLOCK_50 \
sim:/lab05_prog2_test/instr \
sim:/lab05_prog2_test/PC \
sim:/lab05_prog2_test/PC_next \
sim:/lab05_prog2_test/PC_plus \
sim:/lab05_prog2_test/PC4 \
sim:/lab05_prog2_test/run \
sim:/lab05_prog2_test/Y \
sim:/lab05_prog2_test/A \
sim:/lab05_prog2_test/B \
sim:/lab05_prog2_test/rd1 \
sim:/lab05_prog2_test/rd2 \
sim:/lab05_prog2_test/ram_addr \
sim:/lab05_prog2_test/write_addr \
sim:/lab05_prog2_test/jump \
sim:/lab05_prog2_test/ALUSrc \
sim:/lab05_prog2_test/wd \
sim:/lab05_prog2_test/aluop
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mcich  Hostname: MCHENSURFACE  ProcessID: 26036
#           Attempting to use alternate WLF file "./wlftqwzs0c".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqwzs0c
run -all
#                    0 PC=000 PC_next=xxx PC_plus=004 PC4=xxx Y=xxxxxxxx instr=xxxxxxxx run=x ram_addr=xx write_addr=xx jump=x wd=xxxxxxxx ALUSrc=x A=xxxxxxxx B=xxxxxxxx aluop=x rd1=xxxxxxxx rd2=xxxxxxxx
#                  100 PC=000 PC_next=xxx PC_plus=004 PC4=xxx Y=xxxxxxxx instr=xxxxxxxx run=x ram_addr=xx write_addr=xx jump=x wd=xxxxxxxx ALUSrc=x A=xxxxxxxx B=xxxxxxxx aluop=x rd1=xxxxxxxx rd2=xxxxxxxx
#                  200 PC=000 PC_next=xxx PC_plus=004 PC4=004 Y=xxxxxxxx instr=xxxxxxxx run=x ram_addr=xx write_addr=xx jump=x wd=xxxxxxxx ALUSrc=x A=xxxxxxxx B=xxxxxxxx aluop=x rd1=xxxxxxxx rd2=xxxxxxxx
#                  300 PC=000 PC_next=xxx PC_plus=004 PC4=004 Y=xxxxxxxx instr=xxxxxxxx run=x ram_addr=xx write_addr=xx jump=x wd=xxxxxxxx ALUSrc=x A=xxxxxxxx B=xxxxxxxx aluop=x rd1=xxxxxxxx rd2=xxxxxxxx
#                  400 PC=000 PC_next=xxx PC_plus=004 PC4=004 Y=xxxxxxxx instr=xxxxxxxx run=x ram_addr=xx write_addr=xx jump=x wd=xxxxxxxx ALUSrc=x A=xxxxxxxx B=xxxxxxxx aluop=x rd1=xxxxxxxx rd2=xxxxxxxx
#                  500 PC=000 PC_next=xxx PC_plus=004 PC4=004 Y=xxxxxxxx instr=xxxxxxxx run=x ram_addr=xx write_addr=xx jump=x wd=xxxxxxxx ALUSrc=x A=xxxxxxxx B=xxxxxxxx aluop=x rd1=xxxxxxxx rd2=xxxxxxxx
#                  600 PC=000 PC_next=xxx PC_plus=004 PC4=004 Y=xxxxxxxx instr=xxxxxxxx run=x ram_addr=xx write_addr=xx jump=x wd=xxxxxxxx ALUSrc=x A=xxxxxxxx B=xxxxxxxx aluop=x rd1=xxxxxxxx rd2=xxxxxxxx
#                  700 PC=000 PC_next=xxx PC_plus=004 PC4=004 Y=xxxxxxxx instr=xxxxxxxx run=x ram_addr=xx write_addr=xx jump=x wd=xxxxxxxx ALUSrc=x A=xxxxxxxx B=xxxxxxxx aluop=x rd1=xxxxxxxx rd2=xxxxxxxx
#                  800 PC=000 PC_next=xxx PC_plus=004 PC4=004 Y=xxxxxxxx instr=xxxxxxxx run=x ram_addr=xx write_addr=xx jump=x wd=xxxxxxxx ALUSrc=x A=xxxxxxxx B=xxxxxxxx aluop=x rd1=xxxxxxxx rd2=xxxxxxxx
#                  900 PC=000 PC_next=xxx PC_plus=004 PC4=004 Y=xxxxxxxx instr=xxxxxxxx run=x ram_addr=xx write_addr=xx jump=x wd=xxxxxxxx ALUSrc=x A=xxxxxxxx B=xxxxxxxx aluop=x rd1=xxxxxxxx rd2=xxxxxxxx
#                 1000 PC=000 PC_next=xxx PC_plus=004 PC4=004 Y=xxxxxxxx instr=xxxxxxxx run=x ram_addr=xx write_addr=xx jump=x wd=xxxxxxxx ALUSrc=x A=xxxxxxxx B=xxxxxxxx aluop=x rd1=xxxxxxxx rd2=xxxxxxxx
#                 1100 PC=000 PC_next=xxx PC_plus=004 PC4=004 Y=xxxxxxxx instr=xxxxxxxx run=x ram_addr=xx write_addr=xx jump=x wd=xxxxxxxx ALUSrc=x A=xxxxxxxx B=xxxxxxxx aluop=x rd1=xxxxxxxx rd2=xxxxxxxx
# ** Note: $stop    : C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v(73)
#    Time: 1100 ns  Iteration: 0  Instance: /lab05_prog2_test
# Break in Module lab05_prog2_test at C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v line 73
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:12:36 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 12:12:37 on Mar 28,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:12:42 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v 
# -- Compiling module lab05_prog2_test
# 
# Top level modules:
# 	lab05_prog2_test
# End time: 12:12:42 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.lab05_prog2_test
# End time: 12:12:48 on Mar 28,2021, Elapsed time: 0:01:56
# Errors: 0, Warnings: 3
# vsim work.lab05_prog2_test 
# Start time: 12:12:48 on Mar 28,2021
# Loading work.lab05_prog2_test
# Loading work.lab05_for_test
# Loading work.control_unit
# Loading work.reg_file
# Loading work.ALU
# Loading work.alu_control
# Loading work.imm_gen
# Loading work.reg_rom
add wave -position insertpoint  \
sim:/lab05_prog2_test/CLOCK_50 \
sim:/lab05_prog2_test/instr \
sim:/lab05_prog2_test/PC \
sim:/lab05_prog2_test/PC_next \
sim:/lab05_prog2_test/PC_plus \
sim:/lab05_prog2_test/PC4 \
sim:/lab05_prog2_test/run \
sim:/lab05_prog2_test/Y \
sim:/lab05_prog2_test/A \
sim:/lab05_prog2_test/B \
sim:/lab05_prog2_test/rd1 \
sim:/lab05_prog2_test/rd2 \
sim:/lab05_prog2_test/ram_addr \
sim:/lab05_prog2_test/write_addr \
sim:/lab05_prog2_test/jump \
sim:/lab05_prog2_test/ALUSrc \
sim:/lab05_prog2_test/wd \
sim:/lab05_prog2_test/aluop
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mcich  Hostname: MCHENSURFACE  ProcessID: 26036
#           Attempting to use alternate WLF file "./wlftn149r3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftn149r3
run -all
#                    0 PC=000 PC_next=004 PC_plus=004 PC4=xxx Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                  100 PC=000 PC_next=004 PC_plus=004 PC4=xxx Y=00000008 instr=00800293 run=1 ram_addr=08 write_addr=05 jump=0 wd=00000008 ALUSrc=1 A=00000000 B=00000008 aluop=3 rd1=00000000 rd2=00000000
#                  200 PC=004 PC_next=008 PC_plus=008 PC4=004 Y=0000000f instr=00f00313 run=1 ram_addr=0f write_addr=06 jump=0 wd=0000000f ALUSrc=1 A=00000000 B=0000000f aluop=3 rd1=00000000 rd2=00000000
#                  300 PC=008 PC_next=00c PC_plus=00c PC4=008 Y=00000008 instr=0062a023 run=1 ram_addr=08 write_addr=00 jump=0 wd=00000008 ALUSrc=1 A=00000008 B=00000000 aluop=0 rd1=00000008 rd2=0000000f
#                  400 PC=00c PC_next=010 PC_plus=010 PC4=00c Y=00000017 instr=005303b3 run=1 ram_addr=17 write_addr=07 jump=0 wd=00000017 ALUSrc=0 A=0000000f B=00000008 aluop=2 rd1=0000000f rd2=00000008
#                  500 PC=010 PC_next=014 PC_plus=014 PC4=010 Y=00000007 instr=40530e33 run=1 ram_addr=07 write_addr=1c jump=0 wd=00000007 ALUSrc=0 A=0000000f B=00000008 aluop=2 rd1=0000000f rd2=00000008
#                  600 PC=014 PC_next=018 PC_plus=018 PC4=014 Y=000000a1 instr=03c384b3 run=1 ram_addr=a1 write_addr=09 jump=0 wd=000000a1 ALUSrc=0 A=00000017 B=00000007 aluop=2 rd1=00000017 rd2=00000007
#                  700 PC=018 PC_next=01c PC_plus=01c PC4=018 Y=0000000c instr=00428293 run=1 ram_addr=0c write_addr=05 jump=0 wd=0000000c ALUSrc=1 A=00000008 B=00000004 aluop=3 rd1=00000008 rd2=00000000
#                  800 PC=01c PC_next=020 PC_plus=020 PC4=01c Y=00000008 instr=ffc2a903 run=1 ram_addr=08 write_addr=12 jump=0 wd=zzzzzzzz ALUSrc=1 A=0000000c B=fffffffc aluop=0 rd1=0000000c rd2=00000007
#                  900 PC=020 PC_next=024 PC_plus=024 PC4=020 Y=xxxxxxxx instr=41248933 run=1 ram_addr=xx write_addr=12 jump=0 wd=xxxxxxxx ALUSrc=0 A=000000a1 B=zzzzzzzz aluop=2 rd1=000000a1 rd2=zzzzzzzz
#                 1000 PC=024 PC_next=028 PC_plus=028 PC4=024 Y=xxxxxxxX instr=00291913 run=1 ram_addr=xX write_addr=12 jump=0 wd=xxxxxxxX ALUSrc=1 A=xxxxxxxx B=00000002 aluop=3 rd1=xxxxxxxx rd2=000000ff
#                 1100 PC=028 PC_next=02c PC_plus=02c PC4=028 Y=0000000c instr=0122a023 run=1 ram_addr=0c write_addr=00 jump=0 wd=0000000c ALUSrc=1 A=0000000c B=00000000 aluop=0 rd1=0000000c rd2=xxxxxxxX
# ** Note: $stop    : C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v(73)
#    Time: 1100 ns  Iteration: 0  Instance: /lab05_prog2_test
# Break in Module lab05_prog2_test at C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_prog2_test.v line 73
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:14:51 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/reg_rom.v 
# -- Compiling module reg_rom
# 
# Top level modules:
# 	reg_rom
# End time: 12:14:51 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:03 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 12:15:03 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:15:03 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v 
# -- Compiling module jal_tb
# 
# Top level modules:
# 	jal_tb
# End time: 12:15:03 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.jal_tb
# End time: 12:15:08 on Mar 28,2021, Elapsed time: 0:02:20
# Errors: 0, Warnings: 2
# vsim work.jal_tb 
# Start time: 12:15:08 on Mar 28,2021
# Loading work.jal_tb
# Loading work.lab05_for_test
# Loading work.control_unit
# Loading work.reg_file
# Loading work.ALU
# Loading work.alu_control
# Loading work.imm_gen
# Loading work.reg_rom
add wave -position insertpoint  \
sim:/jal_tb/CLOCK_50 \
sim:/jal_tb/instr \
sim:/jal_tb/PC \
sim:/jal_tb/PC_next \
sim:/jal_tb/PC_plus \
sim:/jal_tb/PC4 \
sim:/jal_tb/run \
sim:/jal_tb/Y \
sim:/jal_tb/A \
sim:/jal_tb/B \
sim:/jal_tb/rd1 \
sim:/jal_tb/rd2 \
sim:/jal_tb/ram_addr \
sim:/jal_tb/write_addr \
sim:/jal_tb/jump \
sim:/jal_tb/ALUSrc \
sim:/jal_tb/wd \
sim:/jal_tb/aluop
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mcich  Hostname: MCHENSURFACE  ProcessID: 26036
#           Attempting to use alternate WLF file "./wlft4tew02".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4tew02
run -all
#                    0 PC=000 PC_next=004 PC_plus=004 PC4=xxx Y=00000005 instr=00500293 run=1 ram_addr=05 write_addr=05 jump=0 wd=00000005 ALUSrc=1 A=00000000 B=00000005 aluop=3 rd1=00000000 rd2=00000000
#                  100 PC=000 PC_next=004 PC_plus=004 PC4=xxx Y=00000005 instr=00500293 run=1 ram_addr=05 write_addr=05 jump=0 wd=00000005 ALUSrc=1 A=00000000 B=00000005 aluop=3 rd1=00000000 rd2=00000000
#                  200 PC=004 PC_next=008 PC_plus=008 PC4=004 Y=00000005 instr=00500293 run=1 ram_addr=05 write_addr=05 jump=0 wd=00000005 ALUSrc=1 A=00000000 B=00000005 aluop=3 rd1=00000000 rd2=00000005
#                  300 PC=008 PC_next=014 PC_plus=00c PC4=008 Y=00000000 instr=00c000ef run=1 ram_addr=00 write_addr=01 jump=1 wd=0000000c ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                  400 PC=014 PC_next=018 PC_plus=018 PC4=00c Y=0000000c instr=00102623 run=1 ram_addr=0c write_addr=0c jump=0 wd=0000000c ALUSrc=1 A=00000000 B=0000000c aluop=0 rd1=00000000 rd2=0000000c
#                  500 PC=018 PC_next=01c PC_plus=01c PC4=018 Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                  600 PC=018 PC_next=01c PC_plus=01c PC4=01c Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                  700 PC=018 PC_next=01c PC_plus=01c PC4=01c Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                  800 PC=018 PC_next=01c PC_plus=01c PC4=01c Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                  900 PC=018 PC_next=01c PC_plus=01c PC4=01c Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                 1000 PC=018 PC_next=01c PC_plus=01c PC4=01c Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                 1100 PC=018 PC_next=01c PC_plus=01c PC4=01c Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
# ** Note: $stop    : C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v(74)
#    Time: 1100 ns  Iteration: 0  Instance: /jal_tb
# Break in Module jal_tb at C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v line 74
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:18:32 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# 
# Top level modules:
# 	lab05_for_test
# End time: 12:18:32 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:18:36 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v 
# -- Compiling module jal_tb
# 
# Top level modules:
# 	jal_tb
# End time: 12:18:36 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.jal_tb
# End time: 12:18:42 on Mar 28,2021, Elapsed time: 0:03:34
# Errors: 0, Warnings: 2
# vsim work.jal_tb 
# Start time: 12:18:42 on Mar 28,2021
# Loading work.jal_tb
# Loading work.lab05_for_test
# Loading work.control_unit
# Loading work.reg_file
# Loading work.ALU
# Loading work.alu_control
# Loading work.imm_gen
# Loading work.reg_rom
add wave -position insertpoint  \
sim:/jal_tb/CLOCK_50 \
sim:/jal_tb/instr \
sim:/jal_tb/PC \
sim:/jal_tb/PC_next \
sim:/jal_tb/PC_plus \
sim:/jal_tb/PC4 \
sim:/jal_tb/run \
sim:/jal_tb/Y \
sim:/jal_tb/A \
sim:/jal_tb/B \
sim:/jal_tb/rd1 \
sim:/jal_tb/rd2 \
sim:/jal_tb/ram_addr \
sim:/jal_tb/write_addr \
sim:/jal_tb/jump \
sim:/jal_tb/ALUSrc \
sim:/jal_tb/wd \
sim:/jal_tb/aluop
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mcich  Hostname: MCHENSURFACE  ProcessID: 26036
#           Attempting to use alternate WLF file "./wlftags57m".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftags57m
run -all
#                    0 PC=000 PC_next=004 PC_plus=004 PC4=xxx Y=00000005 instr=00500293 run=1 ram_addr=05 write_addr=05 jump=0 wd=00000005 ALUSrc=1 A=00000000 B=00000005 aluop=3 rd1=00000000 rd2=00000000
#                  100 PC=000 PC_next=004 PC_plus=004 PC4=xxx Y=00000005 instr=00500293 run=1 ram_addr=05 write_addr=05 jump=0 wd=00000005 ALUSrc=1 A=00000000 B=00000005 aluop=3 rd1=00000000 rd2=00000000
#                  200 PC=004 PC_next=010 PC_plus=008 PC4=004 Y=00000000 instr=00c000ef run=1 ram_addr=00 write_addr=01 jump=1 wd=00000008 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                  300 PC=010 PC_next=014 PC_plus=014 PC4=008 Y=00000004 instr=00402203 run=1 ram_addr=04 write_addr=04 jump=0 wd=zzzzzzzz ALUSrc=1 A=00000000 B=00000004 aluop=0 rd1=00000000 rd2=00000000
#                  400 PC=014 PC_next=008 PC_plus=018 PC4=014 Y=00000008 instr=00008067 run=1 ram_addr=08 write_addr=00 jump=1 wd=00000018 ALUSrc=1 A=00000008 B=00000000 aluop=0 rd1=00000008 rd2=00000000
#                  500 PC=008 PC_next=00c PC_plus=00c PC4=018 Y=00000000 instr=00102023 run=1 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=1 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000008
#                  600 PC=00c PC_next=010 PC_plus=010 PC4=00c Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                  700 PC=00c PC_next=010 PC_plus=010 PC4=010 Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                  800 PC=00c PC_next=010 PC_plus=010 PC4=010 Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                  900 PC=00c PC_next=010 PC_plus=010 PC4=010 Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                 1000 PC=00c PC_next=010 PC_plus=010 PC4=010 Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
#                 1100 PC=00c PC_next=010 PC_plus=010 PC4=010 Y=00000000 instr=0000007f run=0 ram_addr=00 write_addr=00 jump=0 wd=00000000 ALUSrc=0 A=00000000 B=00000000 aluop=0 rd1=00000000 rd2=00000000
# ** Note: $stop    : C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v(74)
#    Time: 1100 ns  Iteration: 0  Instance: /jal_tb
# Break in Module jal_tb at C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v line 74
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:23:04 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/jal_tb.v 
# -- Compiling module jal_tb
# 
# Top level modules:
# 	jal_tb
# End time: 12:23:04 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:23:04 on Mar 28,2021
# vlog -reportprogress 300 -work work C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v 
# -- Compiling module lab05_for_test
# ** Error: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v(161): (vlog-2110) Illegal reference to net "rom_addr".
# ** Error: C:/Users/gohar/OneDrive/Documents/ENGN 1640-DESKTOP-LGI5C03/sultan_and_michael_lab5/proj1/testbenches/lab05_for_test.v(161): Initializer must be a constant value or constant expression.
# End time: 12:23:04 on Mar 28,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# End time: 13:11:03 on Mar 28,2021, Elapsed time: 0:52:21
# Errors: 0, Warnings: 2
