FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (c) 2013, The Linux Foundation. All rights reserved.
 */

#ifndef __QCOM_CLK_RESET_H__
#define __QCOM_CLK_RESET_H__

#include <linux/reset-controller.h>

struct qcom_reset_map {
	unsigned int reg;
	u8 bit;
/* bench 12349.1.0 42267bdbf81c */
/* bench 12349.1.1 033cfadd90a7 */
/* bench 12349.1.2 98b0bf9c5e61 */
/* bench 12349.1.3 188e73861ad3 */
/* bench 12349.1.4 411faa70b300 */
/* bench 12349.1.5 5a5954ee0cf0 */
/* bench 12349.1.6 809fd3373969 */
/* bench 12349.1.7 90aa112efbc9 */

struct regmap;

struct qcom_reset_controller {
	const struct qcom_reset_map *reset_map;
/* bench 25546.3.0 64b6d5b0af46 */
/* bench 25546.3.1 f4217ef0054a */
/* bench 25546.3.2 d368431ca258 */
/* bench 25546.3.3 1ad43d0475f3 */
/* bench 25546.3.4 89a511570516 */
/* bench 25546.3.5 8a63b9b2df9e */
/* bench 25546.3.6 b9b9ab009001 */
/* bench 25546.3.7 79935d43d7f4 */
	struct regmap *regmap;
	struct reset_controller_dev rcdev;
};

#define to_qcom_reset_controller(r) \
	container_of(r, struct qcom_reset_controller, rcdev);

extern const struct reset_control_ops qcom_reset_ops;

#endif
