Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Dec 27 17:10:37 2017
| Host         : DESKTOP-EUIKP9S running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_1'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of blk_mem_gen_1 (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality.

2. Customization warnings
-------------------------

The normal upgrade process failed due to validation failures in the given configuration . Attempting partial upgrade.
This process will attempt to set as many user parameters as possible.Please check the parameters whose values were not applied

Unable to set the value 'true' on parameter 'Load Init File' due to the following failure - 
Validation failed for parameter 'Coe File(Coe_File)' with value 'no_coe_file_loaded' for IP 'blk_mem_gen_1'. No COE file loaded
.Restoring to an old valid value of 'false'

An attempt to modify the value of disabled parameter 'Coe_File' from 'no_coe_file_loaded' to '../../test_dmem32.coe' has been ignored for IP 'blk_mem_gen_1'


3. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 -user_name blk_mem_gen_1
set_property -dict "\
  CONFIG.AXI_ID_Width 4 \
  CONFIG.AXI_Slave_Type Memory_Slave \
  CONFIG.AXI_Type AXI4_Full \
  CONFIG.Additional_Inputs_for_Power_Estimation false \
  CONFIG.Algorithm Minimum_Area \
  CONFIG.Assume_Synchronous_Clk false \
  CONFIG.Byte_Size 9 \
  CONFIG.CTRL_ECC_ALGO NONE \
  CONFIG.Coe_File ../../test_dmem32.coe \
  CONFIG.Collision_Warnings ALL \
  CONFIG.Component_Name blk_mem_gen_1 \
  CONFIG.Disable_Collision_Warnings false \
  CONFIG.Disable_Out_of_Range_Warnings false \
  CONFIG.ECC false \
  CONFIG.EN_DEEPSLEEP_PIN false \
  CONFIG.EN_ECC_PIPE false \
  CONFIG.EN_SAFETY_CKT false \
  CONFIG.EN_SHUTDOWN_PIN false \
  CONFIG.EN_SLEEP_PIN false \
  CONFIG.Enable_32bit_Address false \
  CONFIG.Enable_A Use_ENA_Pin \
  CONFIG.Enable_B Always_Enabled \
  CONFIG.Error_Injection_Type Single_Bit_Error_Injection \
  CONFIG.Fill_Remaining_Memory_Locations false \
  CONFIG.Interface_Type Native \
  CONFIG.Load_Init_File true \
  CONFIG.MEM_FILE no_mem_loaded \
  CONFIG.Memory_Type Single_Port_ROM \
  CONFIG.Operating_Mode_A WRITE_FIRST \
  CONFIG.Operating_Mode_B WRITE_FIRST \
  CONFIG.Output_Reset_Value_A 0 \
  CONFIG.Output_Reset_Value_B 0 \
  CONFIG.PRIM_type_to_Implement BRAM \
  CONFIG.Pipeline_Stages 0 \
  CONFIG.Port_A_Clock 100 \
  CONFIG.Port_A_Enable_Rate 100 \
  CONFIG.Port_A_Write_Rate 0 \
  CONFIG.Port_B_Clock 0 \
  CONFIG.Port_B_Enable_Rate 0 \
  CONFIG.Port_B_Write_Rate 0 \
  CONFIG.Primitive 8kx2 \
  CONFIG.RD_ADDR_CHNG_A false \
  CONFIG.RD_ADDR_CHNG_B false \
  CONFIG.Read_Width_A 32 \
  CONFIG.Read_Width_B 32 \
  CONFIG.Register_PortA_Output_of_Memory_Core false \
  CONFIG.Register_PortA_Output_of_Memory_Primitives false \
  CONFIG.Register_PortB_Output_of_Memory_Core false \
  CONFIG.Register_PortB_Output_of_Memory_Primitives false \
  CONFIG.Remaining_Memory_Locations 0 \
  CONFIG.Reset_Memory_Latch_A false \
  CONFIG.Reset_Memory_Latch_B false \
  CONFIG.Reset_Priority_A CE \
  CONFIG.Reset_Priority_B CE \
  CONFIG.Reset_Type SYNC \
  CONFIG.Use_AXI_ID false \
  CONFIG.Use_Byte_Write_Enable false \
  CONFIG.Use_Error_Injection_Pins false \
  CONFIG.Use_REGCEA_Pin false \
  CONFIG.Use_REGCEB_Pin false \
  CONFIG.Use_RSTA_Pin false \
  CONFIG.Use_RSTB_Pin false \
  CONFIG.Write_Depth_A 16384 \
  CONFIG.Write_Width_A 32 \
  CONFIG.Write_Width_B 32 \
  CONFIG.ecctype No_ECC \
  CONFIG.register_porta_input_of_softecc false \
  CONFIG.register_portb_output_of_softecc false \
  CONFIG.softecc false \
  CONFIG.use_bram_block Stand_Alone " [get_ips blk_mem_gen_1]







Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Dec 24 15:50:55 2017
| Host         : DESKTOP-EUIKP9S running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'dist_mem_gen_0'

1. Summary
----------

SUCCESS in the upgrade of dist_mem_gen_0 (xilinx.com:ip:dist_mem_gen:8.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Dec 24 15:50:11 2017
| Host         : DESKTOP-EUIKP9S running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7a100tfgg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'blk_mem_gen_0'

1. Summary
----------

SUCCESS in the upgrade of blk_mem_gen_0 (xilinx.com:ip:blk_mem_gen:8.3) from (Rev. 1) to (Rev. 3)

