

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Thu Nov 16 20:12:27 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.380 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max  |   Type  |
    +---------+---------+-----------+----------+------+-------+---------+
    |     4704|    35280| 47.040 us | 0.353 ms |  4704|  35280|   none  |
    +---------+---------+-----------+----------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     4703|    35279|  6 ~ 45  |          -|          -|   784|    no    |
        | + KernelShiftWidth               |        2|        2|         1|          1|          1|     2|    yes   |
        | + ReuseLoop                      |       38|       38|         4|          1|          1|    36|    yes   |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    792|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       0|    145|    -|
|Memory           |        0|      -|     142|     73|    -|
|Multiplexer      |        -|      -|       -|    362|    -|
|Register         |        0|      -|     850|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     992|   1404|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |      2|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-------------------------+---------+-------+---+-----+-----+
    |          Instance          |          Module         | BRAM_18K| DSP48E| FF| LUT | URAM|
    +----------------------------+-------------------------+---------+-------+---+-----+-----+
    |myproject_mux_42_16_1_1_U1  |myproject_mux_42_16_1_1  |        0|      0|  0|  145|    0|
    +----------------------------+-------------------------+---------+-------+---+-----+-----+
    |Total                       |                         |        0|      0|  0|  145|    0|
    +----------------------------+-------------------------+---------+-------+---+-----+-----+

    * DSP48E: 
    +-------------------------------------+----------------------------------+-----------+
    |               Instance              |              Module              | Expression|
    +-------------------------------------+----------------------------------+-----------+
    |myproject_mul_mul_12s_16s_26_1_1_U2  |myproject_mul_mul_12s_16s_26_1_1  |  i0 * i1  |
    +-------------------------------------+----------------------------------+-----------+

    * Memory: 
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |            Memory            |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |line_buffer_Array_V_0_0_U     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb  |        0|  64|  32|    0|    28|   16|     1|          448|
    |line_buffer_Array_V_1142_0_U  |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb  |        0|  64|  32|    0|    28|   16|     1|          448|
    |outidx2_U                     |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_outidx2       |        0|   2|   2|    0|    36|    2|     1|           72|
    |w2_V_U                        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_w2_V          |        0|  12|   7|    0|    36|   12|     1|          432|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                         |                                                                                  |        0| 142|  73|    0|   128|   46|     4|         1400|
    +------------------------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+---+----+------------+------------+
    |acc_0_V_fu_887_p2          |     +    |      0|  0|  23|          16|          16|
    |add_ln321_fu_947_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln323_fu_958_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln326_fu_901_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln328_fu_912_p2        |     +    |      0|  0|  39|          32|           1|
    |add_ln79_fu_479_p2         |     +    |      0|  0|  14|          10|           1|
    |i_iw_fu_491_p2             |     +    |      0|  0|  10|           2|           1|
    |in_index_fu_839_p2         |     +    |      0|  0|  39|          32|           1|
    |w_index_fu_657_p2          |     +    |      0|  0|  15|           1|           6|
    |and_ln289_3_fu_639_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_4_fu_645_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln289_fu_633_p2        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9            |    and   |      0|  0|   2|           1|           1|
    |ap_condition_254           |    and   |      0|  0|   2|           1|           1|
    |ap_condition_370           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op152  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln129_fu_663_p2       |   icmp   |      0|  0|  11|           6|           6|
    |icmp_ln148_fu_845_p2       |   icmp   |      0|  0|  18|          32|           4|
    |icmp_ln194_fu_485_p2       |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln19_1_fu_691_p2      |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln19_2_fu_697_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln19_3_fu_703_p2      |   icmp   |      0|  0|   9|           4|           2|
    |icmp_ln19_4_fu_709_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_5_fu_715_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_6_fu_721_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_7_fu_727_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln19_fu_685_p2        |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln289_4_fu_587_p2     |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln289_5_fu_607_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_6_fu_627_p2     |   icmp   |      0|  0|  18|          31|           1|
    |icmp_ln289_fu_577_p2       |   icmp   |      0|  0|  18|          32|           2|
    |icmp_ln313_fu_896_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln317_fu_942_p2       |   icmp   |      0|  0|  18|          32|           5|
    |icmp_ln79_fu_983_p2        |   icmp   |      0|  0|  13|          10|           9|
    |ap_block_state1            |    or    |      0|  0|   2|           1|           1|
    |or_ln19_1_fu_755_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_2_fu_769_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_3_fu_783_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_4_fu_797_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_5_fu_811_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_6_fu_825_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln19_fu_741_p2          |    or    |      0|  0|   2|           1|           1|
    |select_ln148_fu_851_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln19_1_fu_747_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_2_fu_761_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_3_fu_775_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_4_fu_789_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_5_fu_803_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_6_fu_817_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_7_fu_831_p3    |  select  |      0|  0|  16|           1|          16|
    |select_ln19_fu_733_p3      |  select  |      0|  0|  16|           1|          16|
    |select_ln203_12_fu_520_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_13_fu_539_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln203_fu_501_p3     |  select  |      0|  0|  16|           1|          16|
    |select_ln323_fu_963_p3     |  select  |      0|  0|  32|           1|           2|
    |select_ln328_fu_917_p3     |  select  |      0|  0|  32|           1|           2|
    |ap_enable_pp1              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------+----------+-------+---+----+------------+------------+
    |Total                      |          |      0|  0| 792|         491|         283|
    +---------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                      |  38|          7|    1|          7|
    |ap_done                                        |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter3                        |   9|          2|    1|          2|
    |ap_phi_mux_in_index_0_i_i_i_i53_phi_fu_298_p4  |   9|          2|   32|         64|
    |ap_phi_mux_storemerge_i_i_phi_fu_428_p4        |  15|          3|   32|         96|
    |ap_phi_mux_tmp_data_0_V_2_phi_fu_411_p8        |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_1_V_phi_fu_392_p8          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_2_V_phi_fu_373_p8          |  15|          3|   16|         48|
    |ap_phi_mux_tmp_data_3_V_phi_fu_354_p8          |  15|          3|   16|         48|
    |ap_phi_mux_w_index52_phi_fu_287_p4             |   9|          2|    6|         12|
    |data_V_data_V_TDATA_blk_n                      |   9|          2|    1|          2|
    |i_iw_0_i_i_i_i_reg_272                         |   9|          2|    2|          4|
    |in_index_0_i_i_i_i53_reg_294                   |   9|          2|   32|         64|
    |indvar_flatten54_reg_260                       |   9|          2|   10|         20|
    |pX_3                                           |   9|          2|   32|         64|
    |pY_3                                           |   9|          2|   32|         64|
    |real_start                                     |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n                           |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n                           |   9|          2|    1|          2|
    |sX_3                                           |   9|          2|   32|         64|
    |tmp_data_0_V_2_reg_406                         |  15|          3|   16|         48|
    |tmp_data_0_V_751_reg_305                       |   9|          2|   16|         32|
    |tmp_data_1_V_749_reg_316                       |   9|          2|   16|         32|
    |tmp_data_1_V_reg_387                           |  15|          3|   16|         48|
    |tmp_data_2_V_747_reg_327                       |   9|          2|   16|         32|
    |tmp_data_2_V_reg_368                           |  15|          3|   16|         48|
    |tmp_data_3_V_745_reg_338                       |   9|          2|   16|         32|
    |tmp_data_3_V_reg_349                           |  15|          3|   16|         48|
    |w_index52_reg_283                              |   9|          2|    6|         12|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          | 362|         76|  417|        999|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |DataOut_V_8_reg_1001              |  16|   0|   16|          0|
    |DataOut_V_reg_1006                |  16|   0|   16|          0|
    |add_ln79_reg_1026                 |  10|   0|   10|          0|
    |and_ln289_4_reg_1074              |   1|   0|    1|          0|
    |ap_CS_fsm                         |   6|   0|    6|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3           |   1|   0|    1|          0|
    |i_iw_0_i_i_i_i_reg_272            |   2|   0|    2|          0|
    |icmp_ln129_reg_1093               |   1|   0|    1|          0|
    |icmp_ln289_4_reg_1057             |   1|   0|    1|          0|
    |icmp_ln289_reg_1047               |   1|   0|    1|          0|
    |in_index_0_i_i_i_i53_reg_294      |  32|   0|   32|          0|
    |indvar_flatten54_reg_260          |  10|   0|   10|          0|
    |kernel_data_V_0                   |  16|   0|   16|          0|
    |kernel_data_V_1143                |  16|   0|   16|          0|
    |kernel_data_V_2144                |  16|   0|   16|          0|
    |kernel_data_V_2144_load_reg_1011  |  16|   0|   16|          0|
    |kernel_data_V_3145                |  16|   0|   16|          0|
    |kernel_data_V_4                   |  16|   0|   16|          0|
    |kernel_data_V_5                   |  16|   0|   16|          0|
    |kernel_data_V_5_load_reg_1016     |  16|   0|   16|          0|
    |kernel_data_V_6                   |  16|   0|   16|          0|
    |kernel_data_V_7                   |  16|   0|   16|          0|
    |kernel_data_V_8                   |  16|   0|   16|          0|
    |kernel_data_V_8_load_reg_1021     |  16|   0|   16|          0|
    |out_index_reg_1097                |   2|   0|    2|          0|
    |out_index_reg_1097_pp1_iter2_reg  |   2|   0|    2|          0|
    |pX_3                              |  32|   0|   32|          0|
    |pX_3_load_reg_1068                |  32|   0|   32|          0|
    |pY_3                              |  32|   0|   32|          0|
    |pY_3_load_reg_1062                |  32|   0|   32|          0|
    |sX_3                              |  32|   0|   32|          0|
    |sX_3_load_reg_1042                |  32|   0|   32|          0|
    |sY_3                              |  32|   0|   32|          0|
    |sY_3_load_reg_1052                |  32|   0|   32|          0|
    |select_ln148_reg_1112             |  32|   0|   32|          0|
    |select_ln19_7_reg_1102            |  16|   0|   16|          0|
    |start_once_reg                    |   1|   0|    1|          0|
    |tmp_data_0_V_2_reg_406            |  16|   0|   16|          0|
    |tmp_data_0_V_751_reg_305          |  16|   0|   16|          0|
    |tmp_data_0_V_reg_996              |  16|   0|   16|          0|
    |tmp_data_1_V_749_reg_316          |  16|   0|   16|          0|
    |tmp_data_1_V_reg_387              |  16|   0|   16|          0|
    |tmp_data_2_V_747_reg_327          |  16|   0|   16|          0|
    |tmp_data_2_V_reg_368              |  16|   0|   16|          0|
    |tmp_data_3_V_745_reg_338          |  16|   0|   16|          0|
    |tmp_data_3_V_reg_349              |  16|   0|   16|          0|
    |trunc_ln6_reg_1117                |  16|   0|   16|          0|
    |w2_V_load_reg_1107                |  12|   0|   12|          0|
    |w_index52_reg_283                 |   6|   0|    6|          0|
    |w_index_reg_1088                  |   6|   0|    6|          0|
    |icmp_ln129_reg_1093               |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 850|  32|  787|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_start               |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_full_n           |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_done                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_idle                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|ap_ready               | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_out              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|start_write            | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> | return value |
|data_V_data_V_TDATA    |  in |   16|    axis    |                             data_V_data_V                             |    pointer   |
|data_V_data_V_TVALID   |  in |    1|    axis    |                             data_V_data_V                             |    pointer   |
|data_V_data_V_TREADY   | out |    1|    axis    |                             data_V_data_V                             |    pointer   |
|res_V_data_0_V_din     | out |   16|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write   | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din     | out |   16|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write   | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din     | out |   16|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write   | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din     | out |   16|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n  |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write   | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
+-----------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 4, States = { 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 3 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 5 
9 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str185, i32 0, i32 0, [1 x i8]* @p_str186, [1 x i8]* @p_str187, [1 x i8]* @p_str188, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str189, [1 x i8]* @p_str190)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str178, i32 0, i32 0, [1 x i8]* @p_str179, [1 x i8]* @p_str180, [1 x i8]* @p_str181, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str182, [1 x i8]* @p_str183)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str171, i32 0, i32 0, [1 x i8]* @p_str172, [1 x i8]* @p_str173, [1 x i8]* @p_str174, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str175, [1 x i8]* @p_str176)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str164, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str166, [1 x i8]* @p_str167, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str168, [1 x i8]* @p_str169)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %ReadInputWidth_begin"   --->   Operation 15 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten54 = phi i10 [ 0, %codeRepl ], [ %add_ln79, %ReadInputWidth_end ]" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 16 'phi' 'indvar_flatten54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 17 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 18 'speclooptripcount' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str30) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:81->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 19 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str30)" [firmware/nnet_utils/nnet_conv2d_stream.h:81->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 20 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_0_V = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_V_data_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 21 'read' 'tmp_data_0_V' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str34) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:241->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 22 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.62ns)   --->   "%DataOut_V_8 = call i16 @"_ssdm_op_MemShiftRead.[28 x i16]P"(i16* getelementptr inbounds ([28 x i16]* @line_buffer_Array_V_0_0, i64 0, i64 27), i16 %tmp_data_0_V, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 23 'memshiftread' 'DataOut_V_8' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 28> <ShiftMem>
ST_2 : Operation 24 [1/1] (1.62ns)   --->   "%DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[28 x i16]P"(i16* getelementptr inbounds ([28 x i16]* @line_buffer_Array_V_1142_0, i64 0, i64 27), i16 %DataOut_V_8, i1 true)" [firmware/nnet_utils/nnet_conv_stream.h:246->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 24 'memshiftread' 'DataOut_V' <Predicate = true> <Delay = 1.62> <Core = "ShiftReg">   --->   Core 33 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 28> <ShiftMem>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_2144_load = load i16* @kernel_data_V_2144, align 2" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 25 'load' 'kernel_data_V_2144_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%kernel_data_V_5_load = load i16* @kernel_data_V_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 26 'load' 'kernel_data_V_5_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_8_load = load i16* @kernel_data_V_8, align 2" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 27 'load' 'kernel_data_V_8_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%add_ln79 = add i10 %indvar_flatten54, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 28 'add' 'add_ln79' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv_stream.h:194->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.56>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i_iw_0_i_i_i_i = phi i2 [ 0, %ReadInputWidth_begin ], [ %i_iw, %KernelShiftWidth_end ]"   --->   Operation 30 'phi' 'i_iw_0_i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.95ns)   --->   "%icmp_ln194 = icmp eq i2 %i_iw_0_i_i_i_i, -2" [firmware/nnet_utils/nnet_conv_stream.h:194->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 31 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.56ns)   --->   "%i_iw = add i2 %i_iw_0_i_i_i_i, 1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 33 'add' 'i_iw' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln194, label %.critedge4.i.i.i.i.0, label %KernelShiftWidth_begin" [firmware/nnet_utils/nnet_conv_stream.h:194->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str36) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:194->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str36)" [firmware/nnet_utils/nnet_conv_stream.h:194->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 36 'specregionbegin' 'tmp_13' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_conv_stream.h:195->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 37 'specpipeline' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln201 = trunc i2 %i_iw_0_i_i_i_i to i1" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 38 'trunc' 'trunc_ln201' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_1143_load = load i16* @kernel_data_V_1143, align 2" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 39 'load' 'kernel_data_V_1143_load' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.80ns)   --->   "%select_ln203 = select i1 %trunc_ln201, i16 %kernel_data_V_2144_load, i16 %kernel_data_V_1143_load" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 40 'select' 'select_ln203' <Predicate = (!icmp_ln194)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %trunc_ln201, label %branch37, label %branch36" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 41 'br' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "store i16 %select_ln203, i16* @kernel_data_V_0, align 2" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 42 'store' <Predicate = (!icmp_ln194 & !trunc_ln201)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %.critedge.i.i.i.i.082" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 43 'br' <Predicate = (!icmp_ln194 & !trunc_ln201)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "store i16 %select_ln203, i16* @kernel_data_V_1143, align 2" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 44 'store' <Predicate = (!icmp_ln194 & trunc_ln201)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %.critedge.i.i.i.i.082" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 45 'br' <Predicate = (!icmp_ln194 & trunc_ln201)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_data_V_4_load = load i16* @kernel_data_V_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 46 'load' 'kernel_data_V_4_load' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.80ns)   --->   "%select_ln203_12 = select i1 %trunc_ln201, i16 %kernel_data_V_5_load, i16 %kernel_data_V_4_load" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 47 'select' 'select_ln203_12' <Predicate = (!icmp_ln194)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %trunc_ln201, label %branch22, label %branch21" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 48 'br' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "store i16 %select_ln203_12, i16* @kernel_data_V_3145, align 2" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 49 'store' <Predicate = (!icmp_ln194 & !trunc_ln201)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.critedge.i.i.i.i.053" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 50 'br' <Predicate = (!icmp_ln194 & !trunc_ln201)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "store i16 %select_ln203_12, i16* @kernel_data_V_4, align 2" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 51 'store' <Predicate = (!icmp_ln194 & trunc_ln201)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.critedge.i.i.i.i.053" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 52 'br' <Predicate = (!icmp_ln194 & trunc_ln201)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_data_V_7_load = load i16* @kernel_data_V_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 53 'load' 'kernel_data_V_7_load' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.80ns)   --->   "%select_ln203_13 = select i1 %trunc_ln201, i16 %kernel_data_V_8_load, i16 %kernel_data_V_7_load" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 54 'select' 'select_ln203_13' <Predicate = (!icmp_ln194)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %trunc_ln201, label %branch7, label %branch6" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 55 'br' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "store i16 %select_ln203_13, i16* @kernel_data_V_6, align 2" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 56 'store' <Predicate = (!icmp_ln194 & !trunc_ln201)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br label %KernelShiftWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 57 'br' <Predicate = (!icmp_ln194 & !trunc_ln201)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "store i16 %select_ln203_13, i16* @kernel_data_V_7, align 2" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 58 'store' <Predicate = (!icmp_ln194 & trunc_ln201)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "br label %KernelShiftWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:201->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 59 'br' <Predicate = (!icmp_ln194 & trunc_ln201)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%empty_76 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str36, i32 %tmp_13)" [firmware/nnet_utils/nnet_conv_stream.h:205->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 60 'specregionend' 'empty_76' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv_stream.h:194->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 61 'br' <Predicate = (!icmp_ln194)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.42>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "store i16 %DataOut_V, i16* @kernel_data_V_2144, align 4" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 62 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "store i16 %DataOut_V_8, i16* @kernel_data_V_5, align 2" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "store i16 %tmp_data_0_V, i16* @kernel_data_V_8, align 16" [firmware/nnet_utils/nnet_conv_stream.h:214->firmware/nnet_utils/nnet_conv_stream.h:252->firmware/nnet_utils/nnet_conv_stream.h:286->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 64 'store' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%sX_3_load = load i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 65 'load' 'sX_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (2.47ns)   --->   "%icmp_ln289 = icmp eq i32 %sX_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 66 'icmp' 'icmp_ln289' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sY_3_load = load i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 67 'load' 'sY_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (2.47ns)   --->   "%icmp_ln289_4 = icmp eq i32 %sY_3_load, 2" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 68 'icmp' 'icmp_ln289_4' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%pY_3_load = load i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 69 'load' 'pY_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%tmp = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pY_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 70 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.47ns)   --->   "%icmp_ln289_5 = icmp sgt i31 %tmp, 0" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 71 'icmp' 'icmp_ln289_5' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%pX_3_load = load i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 72 'load' 'pX_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_11 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %pX_3_load, i32 1, i32 31)" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 73 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (2.47ns)   --->   "%icmp_ln289_6 = icmp sgt i31 %tmp_11, 0" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 74 'icmp' 'icmp_ln289_6' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_4)   --->   "%and_ln289 = and i1 %icmp_ln289, %icmp_ln289_4" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 75 'and' 'and_ln289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node and_ln289_4)   --->   "%and_ln289_3 = and i1 %icmp_ln289_5, %icmp_ln289_6" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 76 'and' 'and_ln289_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln289_4 = and i1 %and_ln289_3, %and_ln289" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 77 'and' 'and_ln289_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "br i1 %and_ln289_4, label %hls_label_1_begin, label %._crit_edge22.i.i" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 78 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_14 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str45)" [firmware/nnet_utils/nnet_conv_stream.h:289->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 79 'specregionbegin' 'tmp_14' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.76ns)   --->   "br label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 80 'br' <Predicate = (and_ln289_4)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%w_index52 = phi i6 [ 0, %hls_label_1_begin ], [ %w_index, %ReuseLoop_end ]"   --->   Operation 81 'phi' 'w_index52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i6 %w_index52 to i64" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 82 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%outidx2_addr = getelementptr [36 x i2]* @outidx2, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 83 'getelementptr' 'outidx2_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [2/2] (3.25ns)   --->   "%out_index = load i2* %outidx2_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 84 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 36> <ROM>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%w2_V_addr = getelementptr [36 x i12]* @w2_V, i64 0, i64 %zext_ln133" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 85 'getelementptr' 'w2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [2/2] (3.25ns)   --->   "%w2_V_load = load i12* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 86 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 36> <ROM>
ST_5 : Operation 87 [1/1] (1.82ns)   --->   "%w_index = add i6 1, %w_index52" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 87 'add' 'w_index' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (1.42ns)   --->   "%icmp_ln129 = icmp eq i6 %w_index52, -29" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 88 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %hls_label_1_end, label %ReuseLoop_begin" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.72>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%in_index_0_i_i_i_i53 = phi i32 [ 0, %hls_label_1_begin ], [ %select_ln148, %ReuseLoop_end ]" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 90 'phi' 'in_index_0_i_i_i_i53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/2] (3.25ns)   --->   "%out_index = load i2* %outidx2_addr, align 1" [firmware/nnet_utils/nnet_dense_resource.h:133->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 91 'load' 'out_index' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 36> <ROM>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i32 %in_index_0_i_i_i_i53 to i4" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 92 'trunc' 'trunc_ln139' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%kernel_data_V_8_load_1 = load i16* @kernel_data_V_8, align 2" [aesl_mux_load.9i16P.i4:17->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 93 'load' 'kernel_data_V_8_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%kernel_data_V_0_load = load i16* @kernel_data_V_0, align 2" [aesl_mux_load.9i16P.i4:1->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 94 'load' 'kernel_data_V_0_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%kernel_data_V_1143_load_1 = load i16* @kernel_data_V_1143, align 2" [aesl_mux_load.9i16P.i4:3->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 95 'load' 'kernel_data_V_1143_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%kernel_data_V_2144_load_1 = load i16* @kernel_data_V_2144, align 2" [aesl_mux_load.9i16P.i4:5->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 96 'load' 'kernel_data_V_2144_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%kernel_data_V_3145_load = load i16* @kernel_data_V_3145, align 2" [aesl_mux_load.9i16P.i4:7->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 97 'load' 'kernel_data_V_3145_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%kernel_data_V_4_load_1 = load i16* @kernel_data_V_4, align 2" [aesl_mux_load.9i16P.i4:9->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 98 'load' 'kernel_data_V_4_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%kernel_data_V_5_load_1 = load i16* @kernel_data_V_5, align 2" [aesl_mux_load.9i16P.i4:11->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 99 'load' 'kernel_data_V_5_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%kernel_data_V_6_load = load i16* @kernel_data_V_6, align 2" [aesl_mux_load.9i16P.i4:13->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 100 'load' 'kernel_data_V_6_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%kernel_data_V_7_load_1 = load i16* @kernel_data_V_7, align 2" [aesl_mux_load.9i16P.i4:15->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 101 'load' 'kernel_data_V_7_load_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %trunc_ln139, 0" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 102 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (1.30ns)   --->   "%icmp_ln19_1 = icmp eq i4 %trunc_ln139, 1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 103 'icmp' 'icmp_ln19_1' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (1.30ns)   --->   "%icmp_ln19_2 = icmp eq i4 %trunc_ln139, 2" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 104 'icmp' 'icmp_ln19_2' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (1.30ns)   --->   "%icmp_ln19_3 = icmp eq i4 %trunc_ln139, 3" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 105 'icmp' 'icmp_ln19_3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (1.30ns)   --->   "%icmp_ln19_4 = icmp eq i4 %trunc_ln139, 4" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 106 'icmp' 'icmp_ln19_4' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (1.30ns)   --->   "%icmp_ln19_5 = icmp eq i4 %trunc_ln139, 5" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 107 'icmp' 'icmp_ln19_5' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (1.30ns)   --->   "%icmp_ln19_6 = icmp eq i4 %trunc_ln139, 6" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 108 'icmp' 'icmp_ln19_6' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.30ns)   --->   "%icmp_ln19_7 = icmp eq i4 %trunc_ln139, 7" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 109 'icmp' 'icmp_ln19_7' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_4)   --->   "%select_ln19 = select i1 %icmp_ln19_7, i16 %kernel_data_V_7_load_1, i16 %kernel_data_V_6_load" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 110 'select' 'select_ln19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 111 [1/1] (0.97ns)   --->   "%or_ln19 = or i1 %icmp_ln19_7, %icmp_ln19_6" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 111 'or' 'or_ln19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_1 = select i1 %icmp_ln19_5, i16 %kernel_data_V_5_load_1, i16 %kernel_data_V_4_load_1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 112 'select' 'select_ln19_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node or_ln19_4)   --->   "%or_ln19_1 = or i1 %icmp_ln19_5, %icmp_ln19_4" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 113 'or' 'or_ln19_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_5)   --->   "%select_ln19_2 = select i1 %icmp_ln19_3, i16 %kernel_data_V_3145_load, i16 %kernel_data_V_2144_load_1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 114 'select' 'select_ln19_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.97ns)   --->   "%or_ln19_2 = or i1 %icmp_ln19_3, %icmp_ln19_2" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 115 'or' 'or_ln19_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 116 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_3 = select i1 %icmp_ln19_1, i16 %kernel_data_V_1143_load_1, i16 %kernel_data_V_0_load" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 116 'select' 'select_ln19_3' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_7)   --->   "%or_ln19_3 = or i1 %icmp_ln19_1, %icmp_ln19" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 117 'or' 'or_ln19_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 118 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_4 = select i1 %or_ln19, i16 %select_ln19, i16 %select_ln19_1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 118 'select' 'select_ln19_4' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln19_4 = or i1 %or_ln19, %or_ln19_1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 119 'or' 'or_ln19_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 120 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_5 = select i1 %or_ln19_2, i16 %select_ln19_2, i16 %select_ln19_3" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 120 'select' 'select_ln19_5' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_7)   --->   "%or_ln19_5 = or i1 %or_ln19_2, %or_ln19_3" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 121 'or' 'or_ln19_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln19_6 = select i1 %or_ln19_4, i16 %select_ln19_4, i16 %select_ln19_5" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 122 'select' 'select_ln19_6' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_7)   --->   "%or_ln19_6 = or i1 %or_ln19_4, %or_ln19_5" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 123 'or' 'or_ln19_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln19_7 = select i1 %or_ln19_6, i16 %select_ln19_6, i16 %kernel_data_V_8_load_1" [aesl_mux_load.9i16P.i4:19->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 124 'select' 'select_ln19_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 125 [1/2] (3.25ns)   --->   "%w2_V_load = load i12* %w2_V_addr, align 2" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 125 'load' 'w2_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 36> <ROM>
ST_6 : Operation 126 [1/1] (2.55ns)   --->   "%in_index = add nsw i32 %in_index_0_i_i_i_i53, 1" [firmware/nnet_utils/nnet_dense_resource.h:147->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 126 'add' 'in_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/1] (2.47ns)   --->   "%icmp_ln148 = icmp sgt i32 %in_index, 8" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 127 'icmp' 'icmp_ln148' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/1] (0.69ns)   --->   "%select_ln148 = select i1 %icmp_ln148, i32 0, i32 %in_index" [firmware/nnet_utils/nnet_dense_resource.h:148->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 128 'select' 'select_ln148' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.38>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %select_ln19_7 to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 129 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i12 %w2_V_load to i26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 130 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i26 %sext_ln1118, %sext_ln1116" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 131 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 2.05> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %r_V, i32 10, i32 25)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 132 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 5.80>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_data_0_V_751 = phi i16 [ 2, %hls_label_1_begin ], [ %tmp_data_0_V_2, %ReuseLoop_end ]"   --->   Operation 133 'phi' 'tmp_data_0_V_751' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_data_1_V_749 = phi i16 [ -430, %hls_label_1_begin ], [ %tmp_data_1_V, %ReuseLoop_end ]"   --->   Operation 134 'phi' 'tmp_data_1_V_749' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_data_2_V_747 = phi i16 [ -15, %hls_label_1_begin ], [ %tmp_data_2_V, %ReuseLoop_end ]"   --->   Operation 135 'phi' 'tmp_data_2_V_747' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_data_3_V_745 = phi i16 [ -153, %hls_label_1_begin ], [ %tmp_data_3_V, %ReuseLoop_end ]"   --->   Operation 136 'phi' 'tmp_data_3_V_745' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str26) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 137 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str26)" [firmware/nnet_utils/nnet_dense_resource.h:129->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 138 'specregionbegin' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind" [firmware/nnet_utils/nnet_dense_resource.h:130->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 139 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 140 [1/1] (1.95ns)   --->   "%tmp_16 = call i16 @_ssdm_op_Mux.ap_auto.4i16.i2(i16 %tmp_data_0_V_751, i16 %tmp_data_1_V_749, i16 %tmp_data_2_V_747, i16 %tmp_data_3_V_745, i2 %out_index)" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 140 'mux' 'tmp_16' <Predicate = true> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (2.07ns)   --->   "%acc_0_V = add i16 %tmp_16, %trunc_ln6" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 141 'add' 'acc_0_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (1.76ns)   --->   "switch i2 %out_index, label %branch57 [
    i2 0, label %ReuseLoop_end
    i2 1, label %branch55
    i2 -2, label %branch56
  ]" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 142 'switch' <Predicate = true> <Delay = 1.76>
ST_8 : Operation 143 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 143 'br' <Predicate = (out_index == 2)> <Delay = 1.76>
ST_8 : Operation 144 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 144 'br' <Predicate = (out_index == 1)> <Delay = 1.76>
ST_8 : Operation 145 [1/1] (1.76ns)   --->   "br label %ReuseLoop_end" [firmware/nnet_utils/nnet_dense_resource.h:139->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 145 'br' <Predicate = (out_index == 3)> <Delay = 1.76>
ST_8 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_data_3_V = phi i16 [ %acc_0_V, %branch57 ], [ %tmp_data_3_V_745, %branch56 ], [ %tmp_data_3_V_745, %branch55 ], [ %tmp_data_3_V_745, %ReuseLoop_begin ]"   --->   Operation 146 'phi' 'tmp_data_3_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_data_2_V = phi i16 [ %tmp_data_2_V_747, %branch57 ], [ %acc_0_V, %branch56 ], [ %tmp_data_2_V_747, %branch55 ], [ %tmp_data_2_V_747, %ReuseLoop_begin ]"   --->   Operation 147 'phi' 'tmp_data_2_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_data_1_V = phi i16 [ %tmp_data_1_V_749, %branch57 ], [ %tmp_data_1_V_749, %branch56 ], [ %acc_0_V, %branch55 ], [ %tmp_data_1_V_749, %ReuseLoop_begin ]"   --->   Operation 148 'phi' 'tmp_data_1_V' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_data_0_V_2 = phi i16 [ %tmp_data_0_V_751, %branch57 ], [ %tmp_data_0_V_751, %branch56 ], [ %tmp_data_0_V_751, %branch55 ], [ %acc_0_V, %ReuseLoop_begin ]"   --->   Operation 149 'phi' 'tmp_data_0_V_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%empty_77 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str26, i32 %tmp_15)" [firmware/nnet_utils/nnet_dense_resource.h:152->firmware/nnet_utils/nnet_dense_resource.h:255->firmware/nnet_utils/nnet_conv_stream.h:297->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 150 'specregionend' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 36, i64 36, i64 36)"   --->   Operation 151 'speclooptripcount' 'empty_78' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 5.01>
ST_9 : Operation 152 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P(i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16 %tmp_data_0_V_2, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V)" [firmware/nnet_utils/nnet_conv_stream.h:309->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 152 'write' <Predicate = (and_ln289_4)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 4> <FIFO>
ST_9 : Operation 153 [1/1] (0.00ns)   --->   "%empty_79 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str45, i32 %tmp_14)" [firmware/nnet_utils/nnet_conv_stream.h:310->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 153 'specregionend' 'empty_79' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "br label %._crit_edge22.i.i" [firmware/nnet_utils/nnet_conv_stream.h:310->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 154 'br' <Predicate = (and_ln289_4)> <Delay = 0.00>
ST_9 : Operation 155 [1/1] (2.47ns)   --->   "%icmp_ln313 = icmp eq i32 %pX_3_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:313->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 155 'icmp' 'icmp_ln313' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 156 [1/1] (0.00ns)   --->   "br i1 %icmp_ln313, label %1, label %5" [firmware/nnet_utils/nnet_conv_stream.h:313->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 156 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 157 [1/1] (2.55ns)   --->   "%add_ln326 = add nsw i32 %pX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:326->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 157 'add' 'add_ln326' <Predicate = (!icmp_ln313)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 158 [1/1] (1.76ns)   --->   "store i32 %add_ln326, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:326->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 158 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_9 : Operation 159 [1/1] (2.55ns)   --->   "%add_ln328 = add i32 %sX_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 159 'add' 'add_ln328' <Predicate = (!icmp_ln313 & !icmp_ln289)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 160 [1/1] (0.69ns)   --->   "%select_ln328 = select i1 %icmp_ln289, i32 2, i32 %add_ln328" [firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 160 'select' 'select_ln328' <Predicate = (!icmp_ln313)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 161 [1/1] (1.76ns)   --->   "store i32 %select_ln328, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:328->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 161 'store' <Predicate = (!icmp_ln313)> <Delay = 1.76>
ST_9 : Operation 162 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end"   --->   Operation 162 'br' <Predicate = (!icmp_ln313)> <Delay = 0.00>
ST_9 : Operation 163 [1/1] (1.76ns)   --->   "store i32 0, i32* @pX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:315->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 163 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_9 : Operation 164 [1/1] (1.76ns)   --->   "store i32 0, i32* @sX_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:316->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 164 'store' <Predicate = (icmp_ln313)> <Delay = 1.76>
ST_9 : Operation 165 [1/1] (2.47ns)   --->   "%icmp_ln317 = icmp eq i32 %pY_3_load, 27" [firmware/nnet_utils/nnet_conv_stream.h:317->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 165 'icmp' 'icmp_ln317' <Predicate = (icmp_ln313)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 166 [1/1] (0.00ns)   --->   "br i1 %icmp_ln317, label %2, label %3" [firmware/nnet_utils/nnet_conv_stream.h:317->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 166 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_9 : Operation 167 [1/1] (2.55ns)   --->   "%add_ln321 = add nsw i32 %pY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:321->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 167 'add' 'add_ln321' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 168 [1/1] (1.76ns)   --->   "store i32 %add_ln321, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:321->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 168 'store' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_9 : Operation 169 [1/1] (2.55ns)   --->   "%add_ln323 = add i32 %sY_3_load, 1" [firmware/nnet_utils/nnet_conv_stream.h:323->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 169 'add' 'add_ln323' <Predicate = (icmp_ln313 & !icmp_ln317 & !icmp_ln289_4)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 170 [1/1] (0.69ns)   --->   "%select_ln323 = select i1 %icmp_ln289_4, i32 2, i32 %add_ln323" [firmware/nnet_utils/nnet_conv_stream.h:323->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 170 'select' 'select_ln323' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (1.76ns)   --->   "br label %4"   --->   Operation 171 'br' <Predicate = (icmp_ln313 & !icmp_ln317)> <Delay = 1.76>
ST_9 : Operation 172 [1/1] (1.76ns)   --->   "store i32 0, i32* @pY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:318->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 172 'store' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>
ST_9 : Operation 173 [1/1] (1.76ns)   --->   "br label %4" [firmware/nnet_utils/nnet_conv_stream.h:320->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 173 'br' <Predicate = (icmp_ln313 & icmp_ln317)> <Delay = 1.76>
ST_9 : Operation 174 [1/1] (0.00ns)   --->   "%storemerge_i_i = phi i32 [ %select_ln323, %3 ], [ 0, %2 ]" [firmware/nnet_utils/nnet_conv_stream.h:323->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 174 'phi' 'storemerge_i_i' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_9 : Operation 175 [1/1] (0.00ns)   --->   "store i32 %storemerge_i_i, i32* @sY_3, align 4" [firmware/nnet_utils/nnet_conv_stream.h:319->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 175 'store' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_9 : Operation 176 [1/1] (0.00ns)   --->   "br label %ReadInputWidth_end" [firmware/nnet_utils/nnet_conv_stream.h:325->firmware/nnet_utils/nnet_conv2d_stream.h:87->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 176 'br' <Predicate = (icmp_ln313)> <Delay = 0.00>
ST_9 : Operation 177 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str30, i32 %tmp_s)" [firmware/nnet_utils/nnet_conv2d_stream.h:91->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 177 'specregionend' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 178 [1/1] (1.77ns)   --->   "%icmp_ln79 = icmp eq i10 %indvar_flatten54, -241" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 178 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "br i1 %icmp_ln79, label %"conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 1u>, array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config2>.exit", label %ReadInputWidth_begin" [firmware/nnet_utils/nnet_conv2d_stream.h:79->firmware/nnet_utils/nnet_conv2d_stream.h:103]   --->   Operation 179 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:109]   --->   Operation 180 'ret' <Predicate = (icmp_ln79)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_1143]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_2144]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_3145]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_1142_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0         (specinterface    ) [ 0000000000]
specinterface_ln0         (specinterface    ) [ 0000000000]
specinterface_ln0         (specinterface    ) [ 0000000000]
specinterface_ln0         (specinterface    ) [ 0000000000]
specinterface_ln0         (specinterface    ) [ 0000000000]
br_ln0                    (br               ) [ 0111111111]
indvar_flatten54          (phi              ) [ 0011111111]
specloopname_ln0          (specloopname     ) [ 0000000000]
empty_81                  (speclooptripcount) [ 0000000000]
specloopname_ln81         (specloopname     ) [ 0000000000]
tmp_s                     (specregionbegin  ) [ 0001111111]
tmp_data_0_V              (read             ) [ 0001100000]
specloopname_ln241        (specloopname     ) [ 0000000000]
DataOut_V_8               (memshiftread     ) [ 0001100000]
DataOut_V                 (memshiftread     ) [ 0001100000]
kernel_data_V_2144_load   (load             ) [ 0001000000]
kernel_data_V_5_load      (load             ) [ 0001000000]
kernel_data_V_8_load      (load             ) [ 0001000000]
add_ln79                  (add              ) [ 0111111111]
br_ln194                  (br               ) [ 0011111111]
i_iw_0_i_i_i_i            (phi              ) [ 0001000000]
icmp_ln194                (icmp             ) [ 0011111111]
empty                     (speclooptripcount) [ 0000000000]
i_iw                      (add              ) [ 0011111111]
br_ln194                  (br               ) [ 0000000000]
specloopname_ln194        (specloopname     ) [ 0000000000]
tmp_13                    (specregionbegin  ) [ 0000000000]
specpipeline_ln195        (specpipeline     ) [ 0000000000]
trunc_ln201               (trunc            ) [ 0011111111]
kernel_data_V_1143_load   (load             ) [ 0000000000]
select_ln203              (select           ) [ 0000000000]
br_ln201                  (br               ) [ 0000000000]
store_ln201               (store            ) [ 0000000000]
br_ln201                  (br               ) [ 0000000000]
store_ln201               (store            ) [ 0000000000]
br_ln201                  (br               ) [ 0000000000]
kernel_data_V_4_load      (load             ) [ 0000000000]
select_ln203_12           (select           ) [ 0000000000]
br_ln201                  (br               ) [ 0000000000]
store_ln201               (store            ) [ 0000000000]
br_ln201                  (br               ) [ 0000000000]
store_ln201               (store            ) [ 0000000000]
br_ln201                  (br               ) [ 0000000000]
kernel_data_V_7_load      (load             ) [ 0000000000]
select_ln203_13           (select           ) [ 0000000000]
br_ln201                  (br               ) [ 0000000000]
store_ln201               (store            ) [ 0000000000]
br_ln201                  (br               ) [ 0000000000]
store_ln201               (store            ) [ 0000000000]
br_ln201                  (br               ) [ 0000000000]
empty_76                  (specregionend    ) [ 0000000000]
br_ln194                  (br               ) [ 0011111111]
store_ln214               (store            ) [ 0000000000]
store_ln214               (store            ) [ 0000000000]
store_ln214               (store            ) [ 0000000000]
sX_3_load                 (load             ) [ 0000011111]
icmp_ln289                (icmp             ) [ 0000011111]
sY_3_load                 (load             ) [ 0000011111]
icmp_ln289_4              (icmp             ) [ 0000011111]
pY_3_load                 (load             ) [ 0000011111]
tmp                       (partselect       ) [ 0000000000]
icmp_ln289_5              (icmp             ) [ 0000000000]
pX_3_load                 (load             ) [ 0000011111]
tmp_11                    (partselect       ) [ 0000000000]
icmp_ln289_6              (icmp             ) [ 0000000000]
and_ln289                 (and              ) [ 0000000000]
and_ln289_3               (and              ) [ 0000000000]
and_ln289_4               (and              ) [ 0011111111]
br_ln289                  (br               ) [ 0000000000]
tmp_14                    (specregionbegin  ) [ 0000011111]
br_ln129                  (br               ) [ 0011111111]
w_index52                 (phi              ) [ 0000011110]
zext_ln133                (zext             ) [ 0000000000]
outidx2_addr              (getelementptr    ) [ 0000011000]
w2_V_addr                 (getelementptr    ) [ 0000011000]
w_index                   (add              ) [ 0011111111]
icmp_ln129                (icmp             ) [ 0011111111]
br_ln129                  (br               ) [ 0011111111]
in_index_0_i_i_i_i53      (phi              ) [ 0000011000]
out_index                 (load             ) [ 0000010110]
trunc_ln139               (trunc            ) [ 0000000000]
kernel_data_V_8_load_1    (load             ) [ 0000000000]
kernel_data_V_0_load      (load             ) [ 0000000000]
kernel_data_V_1143_load_1 (load             ) [ 0000000000]
kernel_data_V_2144_load_1 (load             ) [ 0000000000]
kernel_data_V_3145_load   (load             ) [ 0000000000]
kernel_data_V_4_load_1    (load             ) [ 0000000000]
kernel_data_V_5_load_1    (load             ) [ 0000000000]
kernel_data_V_6_load      (load             ) [ 0000000000]
kernel_data_V_7_load_1    (load             ) [ 0000000000]
icmp_ln19                 (icmp             ) [ 0000000000]
icmp_ln19_1               (icmp             ) [ 0000000000]
icmp_ln19_2               (icmp             ) [ 0000000000]
icmp_ln19_3               (icmp             ) [ 0000000000]
icmp_ln19_4               (icmp             ) [ 0000000000]
icmp_ln19_5               (icmp             ) [ 0000000000]
icmp_ln19_6               (icmp             ) [ 0000000000]
icmp_ln19_7               (icmp             ) [ 0000000000]
select_ln19               (select           ) [ 0000000000]
or_ln19                   (or               ) [ 0000000000]
select_ln19_1             (select           ) [ 0000000000]
or_ln19_1                 (or               ) [ 0000000000]
select_ln19_2             (select           ) [ 0000000000]
or_ln19_2                 (or               ) [ 0000000000]
select_ln19_3             (select           ) [ 0000000000]
or_ln19_3                 (or               ) [ 0000000000]
select_ln19_4             (select           ) [ 0000000000]
or_ln19_4                 (or               ) [ 0000000000]
select_ln19_5             (select           ) [ 0000000000]
or_ln19_5                 (or               ) [ 0000000000]
select_ln19_6             (select           ) [ 0000000000]
or_ln19_6                 (or               ) [ 0000000000]
select_ln19_7             (select           ) [ 0000010100]
w2_V_load                 (load             ) [ 0000010100]
in_index                  (add              ) [ 0000000000]
icmp_ln148                (icmp             ) [ 0000000000]
select_ln148              (select           ) [ 0011111111]
sext_ln1116               (sext             ) [ 0000000000]
sext_ln1118               (sext             ) [ 0000000000]
r_V                       (mul              ) [ 0000000000]
trunc_ln6                 (partselect       ) [ 0000010010]
tmp_data_0_V_751          (phi              ) [ 0000011110]
tmp_data_1_V_749          (phi              ) [ 0000011110]
tmp_data_2_V_747          (phi              ) [ 0000011110]
tmp_data_3_V_745          (phi              ) [ 0000011110]
specloopname_ln129        (specloopname     ) [ 0000000000]
tmp_15                    (specregionbegin  ) [ 0000000000]
specpipeline_ln130        (specpipeline     ) [ 0000000000]
tmp_16                    (mux              ) [ 0000000000]
acc_0_V                   (add              ) [ 0000000000]
switch_ln139              (switch           ) [ 0000000000]
br_ln139                  (br               ) [ 0000000000]
br_ln139                  (br               ) [ 0000000000]
br_ln139                  (br               ) [ 0000000000]
tmp_data_3_V              (phi              ) [ 0011111111]
tmp_data_2_V              (phi              ) [ 0011111111]
tmp_data_1_V              (phi              ) [ 0011111111]
tmp_data_0_V_2            (phi              ) [ 0011111111]
empty_77                  (specregionend    ) [ 0000000000]
empty_78                  (speclooptripcount) [ 0000000000]
write_ln309               (write            ) [ 0000000000]
empty_79                  (specregionend    ) [ 0000000000]
br_ln310                  (br               ) [ 0000000000]
icmp_ln313                (icmp             ) [ 0011111111]
br_ln313                  (br               ) [ 0000000000]
add_ln326                 (add              ) [ 0000000000]
store_ln326               (store            ) [ 0000000000]
add_ln328                 (add              ) [ 0000000000]
select_ln328              (select           ) [ 0000000000]
store_ln328               (store            ) [ 0000000000]
br_ln0                    (br               ) [ 0000000000]
store_ln315               (store            ) [ 0000000000]
store_ln316               (store            ) [ 0000000000]
icmp_ln317                (icmp             ) [ 0011111111]
br_ln317                  (br               ) [ 0000000000]
add_ln321                 (add              ) [ 0000000000]
store_ln321               (store            ) [ 0000000000]
add_ln323                 (add              ) [ 0000000000]
select_ln323              (select           ) [ 0000000000]
br_ln0                    (br               ) [ 0000000000]
store_ln318               (store            ) [ 0000000000]
br_ln320                  (br               ) [ 0000000000]
storemerge_i_i            (phi              ) [ 0000000000]
store_ln319               (store            ) [ 0000000000]
br_ln325                  (br               ) [ 0000000000]
empty_80                  (specregionend    ) [ 0000000000]
icmp_ln79                 (icmp             ) [ 0011111111]
br_ln79                   (br               ) [ 0111111111]
ret_ln109                 (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_1143">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_1143"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_2144">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_2144"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_8">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sX_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sY_3">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="pY_3">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="pX_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="outidx2">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_0">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_3145">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_3145"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_6">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="w2_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="line_buffer_Array_V_0_0">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="line_buffer_Array_V_1142_0">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_1142_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str185"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str186"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str187"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str188"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str189"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str190"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str178"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str179"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str180"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str181"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str182"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str183"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str171"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str172"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str173"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str174"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str175"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str176"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str164"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str165"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str166"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str167"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str168"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str169"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str30"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str34"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[28 x i16]P"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str45"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="4"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str26"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i16.i2"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_data_0_V_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="write_ln309_write_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="0" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="0" index="2" bw="16" slack="0"/>
<pin id="222" dir="0" index="3" bw="16" slack="0"/>
<pin id="223" dir="0" index="4" bw="16" slack="0"/>
<pin id="224" dir="0" index="5" bw="16" slack="1"/>
<pin id="225" dir="0" index="6" bw="16" slack="1"/>
<pin id="226" dir="0" index="7" bw="16" slack="1"/>
<pin id="227" dir="0" index="8" bw="16" slack="1"/>
<pin id="228" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln309/9 "/>
</bind>
</comp>

<comp id="234" class="1004" name="outidx2_addr_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="6" slack="0"/>
<pin id="238" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outidx2_addr/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="6" slack="0"/>
<pin id="243" dir="0" index="1" bw="2" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_index/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="w2_V_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="12" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="6" slack="0"/>
<pin id="251" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w2_V_addr/5 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_access_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="6" slack="0"/>
<pin id="256" dir="0" index="1" bw="12" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="258" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w2_V_load/5 "/>
</bind>
</comp>

<comp id="260" class="1005" name="indvar_flatten54_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="1"/>
<pin id="262" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten54 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="indvar_flatten54_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="10" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten54/2 "/>
</bind>
</comp>

<comp id="272" class="1005" name="i_iw_0_i_i_i_i_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="1"/>
<pin id="274" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_iw_0_i_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_iw_0_i_i_i_i_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="1" slack="1"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="2" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_iw_0_i_i_i_i/3 "/>
</bind>
</comp>

<comp id="283" class="1005" name="w_index52_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="1"/>
<pin id="285" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_index52 (phireg) "/>
</bind>
</comp>

<comp id="287" class="1004" name="w_index52_phi_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="2" bw="6" slack="0"/>
<pin id="291" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_index52/5 "/>
</bind>
</comp>

<comp id="294" class="1005" name="in_index_0_i_i_i_i53_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="2"/>
<pin id="296" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="in_index_0_i_i_i_i53 (phireg) "/>
</bind>
</comp>

<comp id="298" class="1004" name="in_index_0_i_i_i_i53_phi_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="2"/>
<pin id="300" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="32" slack="0"/>
<pin id="302" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_index_0_i_i_i_i53/6 "/>
</bind>
</comp>

<comp id="305" class="1005" name="tmp_data_0_V_751_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="4"/>
<pin id="307" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_751 (phireg) "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_data_0_V_751_phi_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="3" slack="4"/>
<pin id="311" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="312" dir="0" index="2" bw="16" slack="0"/>
<pin id="313" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="314" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_0_V_751/8 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_data_1_V_749_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="4"/>
<pin id="318" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_1_V_749 (phireg) "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_data_1_V_749_phi_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="10" slack="4"/>
<pin id="322" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="16" slack="0"/>
<pin id="324" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="325" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_1_V_749/8 "/>
</bind>
</comp>

<comp id="327" class="1005" name="tmp_data_2_V_747_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="4"/>
<pin id="329" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_2_V_747 (phireg) "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_data_2_V_747_phi_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="4"/>
<pin id="333" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="16" slack="0"/>
<pin id="335" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="336" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_2_V_747/8 "/>
</bind>
</comp>

<comp id="338" class="1005" name="tmp_data_3_V_745_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="4"/>
<pin id="340" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="tmp_data_3_V_745 (phireg) "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_data_3_V_745_phi_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="9" slack="4"/>
<pin id="344" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="16" slack="0"/>
<pin id="346" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_3_V_745/8 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_data_3_V_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_3_V (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_data_3_V_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="16" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="16" slack="0"/>
<pin id="360" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="6" bw="16" slack="0"/>
<pin id="362" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_3_V/8 "/>
</bind>
</comp>

<comp id="368" class="1005" name="tmp_data_2_V_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_2_V (phireg) "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_data_2_V_phi_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="376" dir="0" index="2" bw="16" slack="0"/>
<pin id="377" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="4" bw="16" slack="0"/>
<pin id="379" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="380" dir="0" index="6" bw="16" slack="0"/>
<pin id="381" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_2_V/8 "/>
</bind>
</comp>

<comp id="387" class="1005" name="tmp_data_1_V_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_1_V (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp_data_1_V_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="16" slack="0"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="0" index="4" bw="16" slack="0"/>
<pin id="398" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="6" bw="16" slack="0"/>
<pin id="400" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_1_V/8 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_data_0_V_2_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_data_0_V_2 (phireg) "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_data_0_V_2_phi_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="16" slack="0"/>
<pin id="413" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="414" dir="0" index="2" bw="16" slack="0"/>
<pin id="415" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="4" bw="16" slack="0"/>
<pin id="417" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="6" bw="16" slack="0"/>
<pin id="419" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_data_0_V_2/8 "/>
</bind>
</comp>

<comp id="425" class="1005" name="storemerge_i_i_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="427" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="storemerge_i_i (phireg) "/>
</bind>
</comp>

<comp id="428" class="1004" name="storemerge_i_i_phi_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="0"/>
<pin id="430" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="431" dir="0" index="2" bw="1" slack="0"/>
<pin id="432" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge_i_i/9 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_load_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_2144_load/2 kernel_data_V_2144_load_1/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_5_load/2 kernel_data_V_5_load_1/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="0"/>
<pin id="445" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_8_load/2 kernel_data_V_8_load_1/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="grp_load_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="16" slack="0"/>
<pin id="449" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_1143_load/3 kernel_data_V_1143_load_1/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="grp_load_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="0"/>
<pin id="453" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_4_load/3 kernel_data_V_4_load_1/6 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_load_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="16" slack="0"/>
<pin id="457" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_load/3 kernel_data_V_7_load_1/6 "/>
</bind>
</comp>

<comp id="459" class="1004" name="DataOut_V_8_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="16" slack="0"/>
<pin id="462" dir="0" index="2" bw="16" slack="0"/>
<pin id="463" dir="0" index="3" bw="1" slack="0"/>
<pin id="464" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V_8/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="DataOut_V_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="16" slack="0"/>
<pin id="472" dir="0" index="2" bw="16" slack="0"/>
<pin id="473" dir="0" index="3" bw="1" slack="0"/>
<pin id="474" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="DataOut_V/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln79_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln194_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="2" slack="0"/>
<pin id="487" dir="0" index="1" bw="2" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="i_iw_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="2" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_iw/3 "/>
</bind>
</comp>

<comp id="497" class="1004" name="trunc_ln201_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="0"/>
<pin id="499" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln201/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="select_ln203_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="16" slack="1"/>
<pin id="504" dir="0" index="2" bw="16" slack="0"/>
<pin id="505" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="store_ln201_store_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="0"/>
<pin id="510" dir="0" index="1" bw="16" slack="0"/>
<pin id="511" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="store_ln201_store_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="0" index="1" bw="16" slack="0"/>
<pin id="517" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="select_ln203_12_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="16" slack="1"/>
<pin id="523" dir="0" index="2" bw="16" slack="0"/>
<pin id="524" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_12/3 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln201_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="16" slack="0"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/3 "/>
</bind>
</comp>

<comp id="533" class="1004" name="store_ln201_store_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="16" slack="0"/>
<pin id="535" dir="0" index="1" bw="16" slack="0"/>
<pin id="536" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="select_ln203_13_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="1" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="1"/>
<pin id="542" dir="0" index="2" bw="16" slack="0"/>
<pin id="543" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln203_13/3 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln201_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="0"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln201_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/3 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln214_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="2"/>
<pin id="560" dir="0" index="1" bw="16" slack="0"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln214_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="16" slack="2"/>
<pin id="565" dir="0" index="1" bw="16" slack="0"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln214_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="16" slack="2"/>
<pin id="570" dir="0" index="1" bw="16" slack="0"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/4 "/>
</bind>
</comp>

<comp id="573" class="1004" name="sX_3_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sX_3_load/4 "/>
</bind>
</comp>

<comp id="577" class="1004" name="icmp_ln289_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289/4 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sY_3_load_load_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sY_3_load/4 "/>
</bind>
</comp>

<comp id="587" class="1004" name="icmp_ln289_4_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="0" index="1" bw="32" slack="0"/>
<pin id="590" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_4/4 "/>
</bind>
</comp>

<comp id="593" class="1004" name="pY_3_load_load_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pY_3_load/4 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="31" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="0" index="2" bw="1" slack="0"/>
<pin id="601" dir="0" index="3" bw="6" slack="0"/>
<pin id="602" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="607" class="1004" name="icmp_ln289_5_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="31" slack="0"/>
<pin id="609" dir="0" index="1" bw="31" slack="0"/>
<pin id="610" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_5/4 "/>
</bind>
</comp>

<comp id="613" class="1004" name="pX_3_load_load_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pX_3_load/4 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_11_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="31" slack="0"/>
<pin id="619" dir="0" index="1" bw="32" slack="0"/>
<pin id="620" dir="0" index="2" bw="1" slack="0"/>
<pin id="621" dir="0" index="3" bw="6" slack="0"/>
<pin id="622" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="627" class="1004" name="icmp_ln289_6_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="31" slack="0"/>
<pin id="629" dir="0" index="1" bw="31" slack="0"/>
<pin id="630" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln289_6/4 "/>
</bind>
</comp>

<comp id="633" class="1004" name="and_ln289_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="0"/>
<pin id="635" dir="0" index="1" bw="1" slack="0"/>
<pin id="636" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289/4 "/>
</bind>
</comp>

<comp id="639" class="1004" name="and_ln289_3_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="1" slack="0"/>
<pin id="641" dir="0" index="1" bw="1" slack="0"/>
<pin id="642" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_3/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="and_ln289_4_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="0"/>
<pin id="647" dir="0" index="1" bw="1" slack="0"/>
<pin id="648" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln289_4/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="zext_ln133_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="6" slack="0"/>
<pin id="653" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="w_index_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="6" slack="0"/>
<pin id="660" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="icmp_ln129_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="0"/>
<pin id="665" dir="0" index="1" bw="6" slack="0"/>
<pin id="666" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="trunc_ln139_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="kernel_data_V_0_load_load_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="0"/>
<pin id="675" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_0_load/6 "/>
</bind>
</comp>

<comp id="677" class="1004" name="kernel_data_V_3145_load_load_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="0"/>
<pin id="679" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_3145_load/6 "/>
</bind>
</comp>

<comp id="681" class="1004" name="kernel_data_V_6_load_load_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_6_load/6 "/>
</bind>
</comp>

<comp id="685" class="1004" name="icmp_ln19_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="4" slack="0"/>
<pin id="687" dir="0" index="1" bw="4" slack="0"/>
<pin id="688" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/6 "/>
</bind>
</comp>

<comp id="691" class="1004" name="icmp_ln19_1_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="4" slack="0"/>
<pin id="693" dir="0" index="1" bw="4" slack="0"/>
<pin id="694" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_1/6 "/>
</bind>
</comp>

<comp id="697" class="1004" name="icmp_ln19_2_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="4" slack="0"/>
<pin id="699" dir="0" index="1" bw="4" slack="0"/>
<pin id="700" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_2/6 "/>
</bind>
</comp>

<comp id="703" class="1004" name="icmp_ln19_3_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="4" slack="0"/>
<pin id="705" dir="0" index="1" bw="4" slack="0"/>
<pin id="706" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_3/6 "/>
</bind>
</comp>

<comp id="709" class="1004" name="icmp_ln19_4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="0" index="1" bw="4" slack="0"/>
<pin id="712" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_4/6 "/>
</bind>
</comp>

<comp id="715" class="1004" name="icmp_ln19_5_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="4" slack="0"/>
<pin id="717" dir="0" index="1" bw="4" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_5/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="icmp_ln19_6_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="0"/>
<pin id="723" dir="0" index="1" bw="4" slack="0"/>
<pin id="724" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_6/6 "/>
</bind>
</comp>

<comp id="727" class="1004" name="icmp_ln19_7_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="4" slack="0"/>
<pin id="729" dir="0" index="1" bw="4" slack="0"/>
<pin id="730" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19_7/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="select_ln19_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="16" slack="0"/>
<pin id="736" dir="0" index="2" bw="16" slack="0"/>
<pin id="737" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="or_ln19_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln19_1_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="16" slack="0"/>
<pin id="750" dir="0" index="2" bw="16" slack="0"/>
<pin id="751" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/6 "/>
</bind>
</comp>

<comp id="755" class="1004" name="or_ln19_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/6 "/>
</bind>
</comp>

<comp id="761" class="1004" name="select_ln19_2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="16" slack="0"/>
<pin id="764" dir="0" index="2" bw="16" slack="0"/>
<pin id="765" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_2/6 "/>
</bind>
</comp>

<comp id="769" class="1004" name="or_ln19_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_2/6 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln19_3_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="16" slack="0"/>
<pin id="778" dir="0" index="2" bw="16" slack="0"/>
<pin id="779" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_3/6 "/>
</bind>
</comp>

<comp id="783" class="1004" name="or_ln19_3_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="1" slack="0"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_3/6 "/>
</bind>
</comp>

<comp id="789" class="1004" name="select_ln19_4_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="1" slack="0"/>
<pin id="791" dir="0" index="1" bw="16" slack="0"/>
<pin id="792" dir="0" index="2" bw="16" slack="0"/>
<pin id="793" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_4/6 "/>
</bind>
</comp>

<comp id="797" class="1004" name="or_ln19_4_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="0"/>
<pin id="799" dir="0" index="1" bw="1" slack="0"/>
<pin id="800" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_4/6 "/>
</bind>
</comp>

<comp id="803" class="1004" name="select_ln19_5_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="0" index="1" bw="16" slack="0"/>
<pin id="806" dir="0" index="2" bw="16" slack="0"/>
<pin id="807" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_5/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="or_ln19_5_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="1" slack="0"/>
<pin id="813" dir="0" index="1" bw="1" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_5/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="select_ln19_6_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="1" slack="0"/>
<pin id="819" dir="0" index="1" bw="16" slack="0"/>
<pin id="820" dir="0" index="2" bw="16" slack="0"/>
<pin id="821" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_6/6 "/>
</bind>
</comp>

<comp id="825" class="1004" name="or_ln19_6_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="0"/>
<pin id="827" dir="0" index="1" bw="1" slack="0"/>
<pin id="828" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_6/6 "/>
</bind>
</comp>

<comp id="831" class="1004" name="select_ln19_7_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="16" slack="0"/>
<pin id="834" dir="0" index="2" bw="16" slack="0"/>
<pin id="835" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_7/6 "/>
</bind>
</comp>

<comp id="839" class="1004" name="in_index_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_index/6 "/>
</bind>
</comp>

<comp id="845" class="1004" name="icmp_ln148_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln148/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="select_ln148_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="0"/>
<pin id="854" dir="0" index="2" bw="32" slack="0"/>
<pin id="855" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln148/6 "/>
</bind>
</comp>

<comp id="859" class="1004" name="sext_ln1116_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="16" slack="1"/>
<pin id="861" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/7 "/>
</bind>
</comp>

<comp id="862" class="1004" name="sext_ln1118_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="12" slack="1"/>
<pin id="864" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/7 "/>
</bind>
</comp>

<comp id="865" class="1004" name="trunc_ln6_fu_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="16" slack="0"/>
<pin id="867" dir="0" index="1" bw="26" slack="0"/>
<pin id="868" dir="0" index="2" bw="5" slack="0"/>
<pin id="869" dir="0" index="3" bw="6" slack="0"/>
<pin id="870" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/7 "/>
</bind>
</comp>

<comp id="874" class="1004" name="tmp_16_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="0"/>
<pin id="876" dir="0" index="1" bw="16" slack="0"/>
<pin id="877" dir="0" index="2" bw="16" slack="0"/>
<pin id="878" dir="0" index="3" bw="16" slack="0"/>
<pin id="879" dir="0" index="4" bw="16" slack="0"/>
<pin id="880" dir="0" index="5" bw="2" slack="2"/>
<pin id="881" dir="1" index="6" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_16/8 "/>
</bind>
</comp>

<comp id="887" class="1004" name="acc_0_V_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="16" slack="0"/>
<pin id="889" dir="0" index="1" bw="16" slack="1"/>
<pin id="890" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="acc_0_V/8 "/>
</bind>
</comp>

<comp id="896" class="1004" name="icmp_ln313_fu_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="32" slack="5"/>
<pin id="898" dir="0" index="1" bw="32" slack="0"/>
<pin id="899" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln313/9 "/>
</bind>
</comp>

<comp id="901" class="1004" name="add_ln326_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="5"/>
<pin id="903" dir="0" index="1" bw="1" slack="0"/>
<pin id="904" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln326/9 "/>
</bind>
</comp>

<comp id="906" class="1004" name="store_ln326_store_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="32" slack="0"/>
<pin id="908" dir="0" index="1" bw="32" slack="0"/>
<pin id="909" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/9 "/>
</bind>
</comp>

<comp id="912" class="1004" name="add_ln328_fu_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="32" slack="5"/>
<pin id="914" dir="0" index="1" bw="1" slack="0"/>
<pin id="915" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln328/9 "/>
</bind>
</comp>

<comp id="917" class="1004" name="select_ln328_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="5"/>
<pin id="919" dir="0" index="1" bw="32" slack="0"/>
<pin id="920" dir="0" index="2" bw="32" slack="0"/>
<pin id="921" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln328/9 "/>
</bind>
</comp>

<comp id="924" class="1004" name="store_ln328_store_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="0" index="1" bw="32" slack="0"/>
<pin id="927" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln328/9 "/>
</bind>
</comp>

<comp id="930" class="1004" name="store_ln315_store_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="0"/>
<pin id="932" dir="0" index="1" bw="32" slack="0"/>
<pin id="933" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/9 "/>
</bind>
</comp>

<comp id="936" class="1004" name="store_ln316_store_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="1" slack="0"/>
<pin id="938" dir="0" index="1" bw="32" slack="0"/>
<pin id="939" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln316/9 "/>
</bind>
</comp>

<comp id="942" class="1004" name="icmp_ln317_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="5"/>
<pin id="944" dir="0" index="1" bw="32" slack="0"/>
<pin id="945" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln317/9 "/>
</bind>
</comp>

<comp id="947" class="1004" name="add_ln321_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="5"/>
<pin id="949" dir="0" index="1" bw="1" slack="0"/>
<pin id="950" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln321/9 "/>
</bind>
</comp>

<comp id="952" class="1004" name="store_ln321_store_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="32" slack="0"/>
<pin id="954" dir="0" index="1" bw="32" slack="0"/>
<pin id="955" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/9 "/>
</bind>
</comp>

<comp id="958" class="1004" name="add_ln323_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="32" slack="5"/>
<pin id="960" dir="0" index="1" bw="1" slack="0"/>
<pin id="961" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln323/9 "/>
</bind>
</comp>

<comp id="963" class="1004" name="select_ln323_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="1" slack="5"/>
<pin id="965" dir="0" index="1" bw="32" slack="0"/>
<pin id="966" dir="0" index="2" bw="32" slack="0"/>
<pin id="967" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln323/9 "/>
</bind>
</comp>

<comp id="971" class="1004" name="store_ln318_store_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="1" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln318/9 "/>
</bind>
</comp>

<comp id="977" class="1004" name="store_ln319_store_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="0" index="1" bw="32" slack="0"/>
<pin id="980" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/9 "/>
</bind>
</comp>

<comp id="983" class="1004" name="icmp_ln79_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="10" slack="7"/>
<pin id="985" dir="0" index="1" bw="10" slack="0"/>
<pin id="986" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/9 "/>
</bind>
</comp>

<comp id="989" class="1007" name="r_V_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="12" slack="0"/>
<pin id="991" dir="0" index="1" bw="16" slack="0"/>
<pin id="992" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="996" class="1005" name="tmp_data_0_V_reg_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="16" slack="2"/>
<pin id="998" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="1001" class="1005" name="DataOut_V_8_reg_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="2"/>
<pin id="1003" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="DataOut_V_8 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="DataOut_V_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="2"/>
<pin id="1008" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="DataOut_V "/>
</bind>
</comp>

<comp id="1011" class="1005" name="kernel_data_V_2144_load_reg_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="16" slack="1"/>
<pin id="1013" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_2144_load "/>
</bind>
</comp>

<comp id="1016" class="1005" name="kernel_data_V_5_load_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="16" slack="1"/>
<pin id="1018" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_5_load "/>
</bind>
</comp>

<comp id="1021" class="1005" name="kernel_data_V_8_load_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="16" slack="1"/>
<pin id="1023" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="kernel_data_V_8_load "/>
</bind>
</comp>

<comp id="1026" class="1005" name="add_ln79_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="10" slack="0"/>
<pin id="1028" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="i_iw_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="2" slack="0"/>
<pin id="1036" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_iw "/>
</bind>
</comp>

<comp id="1042" class="1005" name="sX_3_load_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="5"/>
<pin id="1044" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sX_3_load "/>
</bind>
</comp>

<comp id="1047" class="1005" name="icmp_ln289_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="1" slack="5"/>
<pin id="1049" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln289 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="sY_3_load_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="5"/>
<pin id="1054" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="sY_3_load "/>
</bind>
</comp>

<comp id="1057" class="1005" name="icmp_ln289_4_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="1" slack="5"/>
<pin id="1059" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln289_4 "/>
</bind>
</comp>

<comp id="1062" class="1005" name="pY_3_load_reg_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="5"/>
<pin id="1064" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="pY_3_load "/>
</bind>
</comp>

<comp id="1068" class="1005" name="pX_3_load_reg_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="32" slack="5"/>
<pin id="1070" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="pX_3_load "/>
</bind>
</comp>

<comp id="1074" class="1005" name="and_ln289_4_reg_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="1" slack="1"/>
<pin id="1076" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln289_4 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="outidx2_addr_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="6" slack="1"/>
<pin id="1080" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outidx2_addr "/>
</bind>
</comp>

<comp id="1083" class="1005" name="w2_V_addr_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="6" slack="1"/>
<pin id="1085" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_addr "/>
</bind>
</comp>

<comp id="1088" class="1005" name="w_index_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="6" slack="0"/>
<pin id="1090" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="1093" class="1005" name="icmp_ln129_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="1" slack="1"/>
<pin id="1095" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln129 "/>
</bind>
</comp>

<comp id="1097" class="1005" name="out_index_reg_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="2" slack="2"/>
<pin id="1099" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="out_index "/>
</bind>
</comp>

<comp id="1102" class="1005" name="select_ln19_7_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="16" slack="1"/>
<pin id="1104" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19_7 "/>
</bind>
</comp>

<comp id="1107" class="1005" name="w2_V_load_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="12" slack="1"/>
<pin id="1109" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="w2_V_load "/>
</bind>
</comp>

<comp id="1112" class="1005" name="select_ln148_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="0"/>
<pin id="1114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="select_ln148 "/>
</bind>
</comp>

<comp id="1117" class="1005" name="trunc_ln6_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="16" slack="1"/>
<pin id="1119" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="216"><net_src comp="124" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="229"><net_src comp="206" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="230"><net_src comp="2" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="231"><net_src comp="4" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="232"><net_src comp="6" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="233"><net_src comp="8" pin="0"/><net_sink comp="218" pin=4"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="162" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="246"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="38" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="162" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="247" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="110" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="270"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="138" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="282"><net_src comp="272" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="286"><net_src comp="160" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="293"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="297"><net_src comp="48" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="192" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="315"><net_src comp="305" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="319"><net_src comp="194" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="326"><net_src comp="316" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="196" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="337"><net_src comp="327" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="341"><net_src comp="198" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="349" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="218" pin=8"/></net>

<net id="364"><net_src comp="342" pin="4"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="342" pin="4"/><net_sink comp="354" pin=4"/></net>

<net id="366"><net_src comp="342" pin="4"/><net_sink comp="354" pin=6"/></net>

<net id="367"><net_src comp="354" pin="8"/><net_sink comp="349" pin=0"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="218" pin=7"/></net>

<net id="383"><net_src comp="331" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="384"><net_src comp="331" pin="4"/><net_sink comp="373" pin=4"/></net>

<net id="385"><net_src comp="331" pin="4"/><net_sink comp="373" pin=6"/></net>

<net id="386"><net_src comp="373" pin="8"/><net_sink comp="368" pin=0"/></net>

<net id="390"><net_src comp="387" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="218" pin=6"/></net>

<net id="402"><net_src comp="320" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="403"><net_src comp="320" pin="4"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="320" pin="4"/><net_sink comp="392" pin=6"/></net>

<net id="405"><net_src comp="392" pin="8"/><net_sink comp="387" pin=0"/></net>

<net id="409"><net_src comp="406" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="218" pin=5"/></net>

<net id="421"><net_src comp="309" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="309" pin="4"/><net_sink comp="411" pin=2"/></net>

<net id="423"><net_src comp="309" pin="4"/><net_sink comp="411" pin=4"/></net>

<net id="424"><net_src comp="411" pin="8"/><net_sink comp="406" pin=0"/></net>

<net id="434"><net_src comp="48" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="438"><net_src comp="16" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="442"><net_src comp="18" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="20" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="10" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="454"><net_src comp="12" pin="0"/><net_sink comp="451" pin=0"/></net>

<net id="458"><net_src comp="14" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="465"><net_src comp="128" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="130" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="212" pin="2"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="132" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="475"><net_src comp="128" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="134" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="477"><net_src comp="459" pin="4"/><net_sink comp="469" pin=2"/></net>

<net id="478"><net_src comp="132" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="483"><net_src comp="264" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="136" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="276" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="140" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="276" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="144" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="500"><net_src comp="276" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="447" pin="1"/><net_sink comp="501" pin=2"/></net>

<net id="512"><net_src comp="501" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="32" pin="0"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="501" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="10" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="525"><net_src comp="497" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="526"><net_src comp="451" pin="1"/><net_sink comp="520" pin=2"/></net>

<net id="531"><net_src comp="520" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="34" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="520" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="12" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="544"><net_src comp="497" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="455" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="550"><net_src comp="539" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="36" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="539" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="14" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="16" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="567"><net_src comp="18" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="572"><net_src comp="20" pin="0"/><net_sink comp="568" pin=1"/></net>

<net id="576"><net_src comp="22" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="581"><net_src comp="573" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="58" pin="0"/><net_sink comp="577" pin=1"/></net>

<net id="586"><net_src comp="24" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="591"><net_src comp="583" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="58" pin="0"/><net_sink comp="587" pin=1"/></net>

<net id="596"><net_src comp="26" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="603"><net_src comp="152" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="593" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="104" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="154" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="611"><net_src comp="597" pin="4"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="156" pin="0"/><net_sink comp="607" pin=1"/></net>

<net id="616"><net_src comp="28" pin="0"/><net_sink comp="613" pin=0"/></net>

<net id="623"><net_src comp="152" pin="0"/><net_sink comp="617" pin=0"/></net>

<net id="624"><net_src comp="613" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="625"><net_src comp="104" pin="0"/><net_sink comp="617" pin=2"/></net>

<net id="626"><net_src comp="154" pin="0"/><net_sink comp="617" pin=3"/></net>

<net id="631"><net_src comp="617" pin="4"/><net_sink comp="627" pin=0"/></net>

<net id="632"><net_src comp="156" pin="0"/><net_sink comp="627" pin=1"/></net>

<net id="637"><net_src comp="577" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="638"><net_src comp="587" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="643"><net_src comp="607" pin="2"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="627" pin="2"/><net_sink comp="639" pin=1"/></net>

<net id="649"><net_src comp="639" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="633" pin="2"/><net_sink comp="645" pin=1"/></net>

<net id="654"><net_src comp="287" pin="4"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="656"><net_src comp="651" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="661"><net_src comp="164" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="287" pin="4"/><net_sink comp="657" pin=1"/></net>

<net id="667"><net_src comp="287" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="166" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="672"><net_src comp="298" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="32" pin="0"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="34" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="684"><net_src comp="36" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="689"><net_src comp="669" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="690"><net_src comp="168" pin="0"/><net_sink comp="685" pin=1"/></net>

<net id="695"><net_src comp="669" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="696"><net_src comp="170" pin="0"/><net_sink comp="691" pin=1"/></net>

<net id="701"><net_src comp="669" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="702"><net_src comp="172" pin="0"/><net_sink comp="697" pin=1"/></net>

<net id="707"><net_src comp="669" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="708"><net_src comp="174" pin="0"/><net_sink comp="703" pin=1"/></net>

<net id="713"><net_src comp="669" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="176" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="669" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="178" pin="0"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="669" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="180" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="669" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="182" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="727" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="455" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="681" pin="1"/><net_sink comp="733" pin=2"/></net>

<net id="745"><net_src comp="727" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="721" pin="2"/><net_sink comp="741" pin=1"/></net>

<net id="752"><net_src comp="715" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="439" pin="1"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="451" pin="1"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="715" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="709" pin="2"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="703" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="677" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="435" pin="1"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="703" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="697" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="691" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="447" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="673" pin="1"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="691" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="685" pin="2"/><net_sink comp="783" pin=1"/></net>

<net id="794"><net_src comp="741" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="795"><net_src comp="733" pin="3"/><net_sink comp="789" pin=1"/></net>

<net id="796"><net_src comp="747" pin="3"/><net_sink comp="789" pin=2"/></net>

<net id="801"><net_src comp="741" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="802"><net_src comp="755" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="808"><net_src comp="769" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="761" pin="3"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="775" pin="3"/><net_sink comp="803" pin=2"/></net>

<net id="815"><net_src comp="769" pin="2"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="783" pin="2"/><net_sink comp="811" pin=1"/></net>

<net id="822"><net_src comp="797" pin="2"/><net_sink comp="817" pin=0"/></net>

<net id="823"><net_src comp="789" pin="3"/><net_sink comp="817" pin=1"/></net>

<net id="824"><net_src comp="803" pin="3"/><net_sink comp="817" pin=2"/></net>

<net id="829"><net_src comp="797" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="830"><net_src comp="811" pin="2"/><net_sink comp="825" pin=1"/></net>

<net id="836"><net_src comp="825" pin="2"/><net_sink comp="831" pin=0"/></net>

<net id="837"><net_src comp="817" pin="3"/><net_sink comp="831" pin=1"/></net>

<net id="838"><net_src comp="443" pin="1"/><net_sink comp="831" pin=2"/></net>

<net id="843"><net_src comp="298" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="104" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="839" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="184" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="856"><net_src comp="845" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="857"><net_src comp="48" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="858"><net_src comp="839" pin="2"/><net_sink comp="851" pin=2"/></net>

<net id="871"><net_src comp="186" pin="0"/><net_sink comp="865" pin=0"/></net>

<net id="872"><net_src comp="188" pin="0"/><net_sink comp="865" pin=2"/></net>

<net id="873"><net_src comp="190" pin="0"/><net_sink comp="865" pin=3"/></net>

<net id="882"><net_src comp="202" pin="0"/><net_sink comp="874" pin=0"/></net>

<net id="883"><net_src comp="309" pin="4"/><net_sink comp="874" pin=1"/></net>

<net id="884"><net_src comp="320" pin="4"/><net_sink comp="874" pin=2"/></net>

<net id="885"><net_src comp="331" pin="4"/><net_sink comp="874" pin=3"/></net>

<net id="886"><net_src comp="342" pin="4"/><net_sink comp="874" pin=4"/></net>

<net id="891"><net_src comp="874" pin="6"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="887" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="893"><net_src comp="887" pin="2"/><net_sink comp="373" pin=2"/></net>

<net id="894"><net_src comp="887" pin="2"/><net_sink comp="392" pin=4"/></net>

<net id="895"><net_src comp="887" pin="2"/><net_sink comp="411" pin=6"/></net>

<net id="900"><net_src comp="208" pin="0"/><net_sink comp="896" pin=1"/></net>

<net id="905"><net_src comp="104" pin="0"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="901" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="911"><net_src comp="28" pin="0"/><net_sink comp="906" pin=1"/></net>

<net id="916"><net_src comp="104" pin="0"/><net_sink comp="912" pin=1"/></net>

<net id="922"><net_src comp="58" pin="0"/><net_sink comp="917" pin=1"/></net>

<net id="923"><net_src comp="912" pin="2"/><net_sink comp="917" pin=2"/></net>

<net id="928"><net_src comp="917" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="22" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="934"><net_src comp="48" pin="0"/><net_sink comp="930" pin=0"/></net>

<net id="935"><net_src comp="28" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="940"><net_src comp="48" pin="0"/><net_sink comp="936" pin=0"/></net>

<net id="941"><net_src comp="22" pin="0"/><net_sink comp="936" pin=1"/></net>

<net id="946"><net_src comp="208" pin="0"/><net_sink comp="942" pin=1"/></net>

<net id="951"><net_src comp="104" pin="0"/><net_sink comp="947" pin=1"/></net>

<net id="956"><net_src comp="947" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="26" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="104" pin="0"/><net_sink comp="958" pin=1"/></net>

<net id="968"><net_src comp="58" pin="0"/><net_sink comp="963" pin=1"/></net>

<net id="969"><net_src comp="958" pin="2"/><net_sink comp="963" pin=2"/></net>

<net id="970"><net_src comp="963" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="975"><net_src comp="48" pin="0"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="26" pin="0"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="428" pin="4"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="24" pin="0"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="260" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="210" pin="0"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="862" pin="1"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="859" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="995"><net_src comp="989" pin="2"/><net_sink comp="865" pin=1"/></net>

<net id="999"><net_src comp="212" pin="2"/><net_sink comp="996" pin=0"/></net>

<net id="1000"><net_src comp="996" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1004"><net_src comp="459" pin="4"/><net_sink comp="1001" pin=0"/></net>

<net id="1005"><net_src comp="1001" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="1009"><net_src comp="469" pin="4"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="1014"><net_src comp="435" pin="1"/><net_sink comp="1011" pin=0"/></net>

<net id="1015"><net_src comp="1011" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="1019"><net_src comp="439" pin="1"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="1024"><net_src comp="443" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="539" pin=1"/></net>

<net id="1029"><net_src comp="479" pin="2"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1037"><net_src comp="491" pin="2"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="1045"><net_src comp="573" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="912" pin=0"/></net>

<net id="1050"><net_src comp="577" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="1055"><net_src comp="583" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="1060"><net_src comp="587" pin="2"/><net_sink comp="1057" pin=0"/></net>

<net id="1061"><net_src comp="1057" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1065"><net_src comp="593" pin="1"/><net_sink comp="1062" pin=0"/></net>

<net id="1066"><net_src comp="1062" pin="1"/><net_sink comp="942" pin=0"/></net>

<net id="1067"><net_src comp="1062" pin="1"/><net_sink comp="947" pin=0"/></net>

<net id="1071"><net_src comp="613" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1072"><net_src comp="1068" pin="1"/><net_sink comp="896" pin=0"/></net>

<net id="1073"><net_src comp="1068" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1077"><net_src comp="645" pin="2"/><net_sink comp="1074" pin=0"/></net>

<net id="1081"><net_src comp="234" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1086"><net_src comp="247" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="1091"><net_src comp="657" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1096"><net_src comp="663" pin="2"/><net_sink comp="1093" pin=0"/></net>

<net id="1100"><net_src comp="241" pin="3"/><net_sink comp="1097" pin=0"/></net>

<net id="1101"><net_src comp="1097" pin="1"/><net_sink comp="874" pin=5"/></net>

<net id="1105"><net_src comp="831" pin="3"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1110"><net_src comp="254" pin="3"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1115"><net_src comp="851" pin="3"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="1120"><net_src comp="865" pin="4"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="887" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_V_data_V | {}
	Port: res_V_data_0_V | {9 }
	Port: res_V_data_1_V | {9 }
	Port: res_V_data_2_V | {9 }
	Port: res_V_data_3_V | {9 }
	Port: kernel_data_V_1143 | {3 }
	Port: kernel_data_V_4 | {3 }
	Port: kernel_data_V_7 | {3 }
	Port: kernel_data_V_2144 | {4 }
	Port: kernel_data_V_5 | {4 }
	Port: kernel_data_V_8 | {4 }
	Port: sX_3 | {9 }
	Port: sY_3 | {9 }
	Port: pY_3 | {9 }
	Port: pX_3 | {9 }
	Port: outidx2 | {}
	Port: kernel_data_V_0 | {3 }
	Port: kernel_data_V_3145 | {3 }
	Port: kernel_data_V_6 | {3 }
	Port: w2_V | {}
	Port: line_buffer_Array_V_0_0 | {2 }
	Port: line_buffer_Array_V_1142_0 | {2 }
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : data_V_data_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_1143 | {3 6 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_4 | {3 6 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_7 | {3 6 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_2144 | {2 6 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_5 | {2 6 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_8 | {2 6 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : sX_3 | {4 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : sY_3 | {4 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : pY_3 | {4 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : pX_3 | {4 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : outidx2 | {5 6 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_0 | {6 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_3145 | {6 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6 | {6 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : w2_V | {5 6 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_V_0_0 | {2 }
	Port: conv_2d_cl<array<ap_fixed,1u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_V_1142_0 | {2 }
  - Chain level:
	State 1
	State 2
		DataOut_V : 1
		add_ln79 : 1
	State 3
		icmp_ln194 : 1
		i_iw : 1
		br_ln194 : 2
		trunc_ln201 : 1
		select_ln203 : 2
		br_ln201 : 2
		store_ln201 : 3
		store_ln201 : 3
		select_ln203_12 : 2
		br_ln201 : 2
		store_ln201 : 3
		store_ln201 : 3
		select_ln203_13 : 2
		br_ln201 : 2
		store_ln201 : 3
		store_ln201 : 3
		empty_76 : 1
	State 4
		icmp_ln289 : 1
		icmp_ln289_4 : 1
		tmp : 1
		icmp_ln289_5 : 2
		tmp_11 : 1
		icmp_ln289_6 : 2
		and_ln289 : 2
		and_ln289_3 : 3
		and_ln289_4 : 3
		br_ln289 : 3
	State 5
		zext_ln133 : 1
		outidx2_addr : 2
		out_index : 3
		w2_V_addr : 2
		w2_V_load : 3
		w_index : 1
		icmp_ln129 : 1
		br_ln129 : 2
	State 6
		trunc_ln139 : 1
		icmp_ln19 : 2
		icmp_ln19_1 : 2
		icmp_ln19_2 : 2
		icmp_ln19_3 : 2
		icmp_ln19_4 : 2
		icmp_ln19_5 : 2
		icmp_ln19_6 : 2
		icmp_ln19_7 : 2
		select_ln19 : 3
		or_ln19 : 3
		select_ln19_1 : 3
		or_ln19_1 : 3
		select_ln19_2 : 3
		or_ln19_2 : 3
		select_ln19_3 : 3
		or_ln19_3 : 3
		select_ln19_4 : 3
		or_ln19_4 : 3
		select_ln19_5 : 3
		or_ln19_5 : 3
		select_ln19_6 : 3
		or_ln19_6 : 3
		select_ln19_7 : 3
		in_index : 1
		icmp_ln148 : 2
		select_ln148 : 3
	State 7
		r_V : 1
		trunc_ln6 : 2
	State 8
		tmp_16 : 1
		acc_0_V : 2
		tmp_data_3_V : 3
		tmp_data_2_V : 3
		tmp_data_1_V : 3
		tmp_data_0_V_2 : 3
		empty_77 : 1
	State 9
		br_ln313 : 1
		store_ln326 : 1
		select_ln328 : 1
		store_ln328 : 2
		br_ln317 : 1
		store_ln321 : 1
		select_ln323 : 1
		storemerge_i_i : 2
		store_ln319 : 3
		br_ln79 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|
| Operation|      Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|
|          |    select_ln203_fu_501   |    0    |    0    |    16   |
|          |  select_ln203_12_fu_520  |    0    |    0    |    16   |
|          |  select_ln203_13_fu_539  |    0    |    0    |    16   |
|          |    select_ln19_fu_733    |    0    |    0    |    16   |
|          |   select_ln19_1_fu_747   |    0    |    0    |    16   |
|          |   select_ln19_2_fu_761   |    0    |    0    |    16   |
|  select  |   select_ln19_3_fu_775   |    0    |    0    |    16   |
|          |   select_ln19_4_fu_789   |    0    |    0    |    16   |
|          |   select_ln19_5_fu_803   |    0    |    0    |    16   |
|          |   select_ln19_6_fu_817   |    0    |    0    |    16   |
|          |   select_ln19_7_fu_831   |    0    |    0    |    16   |
|          |    select_ln148_fu_851   |    0    |    0    |    32   |
|          |    select_ln328_fu_917   |    0    |    0    |    32   |
|          |    select_ln323_fu_963   |    0    |    0    |    32   |
|----------|--------------------------|---------|---------|---------|
|          |      add_ln79_fu_479     |    0    |    0    |    14   |
|          |        i_iw_fu_491       |    0    |    0    |    10   |
|          |      w_index_fu_657      |    0    |    0    |    15   |
|          |      in_index_fu_839     |    0    |    0    |    39   |
|    add   |      acc_0_V_fu_887      |    0    |    0    |    23   |
|          |     add_ln326_fu_901     |    0    |    0    |    39   |
|          |     add_ln328_fu_912     |    0    |    0    |    39   |
|          |     add_ln321_fu_947     |    0    |    0    |    39   |
|          |     add_ln323_fu_958     |    0    |    0    |    39   |
|----------|--------------------------|---------|---------|---------|
|          |     icmp_ln194_fu_485    |    0    |    0    |    8    |
|          |     icmp_ln289_fu_577    |    0    |    0    |    18   |
|          |    icmp_ln289_4_fu_587   |    0    |    0    |    18   |
|          |    icmp_ln289_5_fu_607   |    0    |    0    |    18   |
|          |    icmp_ln289_6_fu_627   |    0    |    0    |    18   |
|          |     icmp_ln129_fu_663    |    0    |    0    |    11   |
|          |     icmp_ln19_fu_685     |    0    |    0    |    9    |
|          |    icmp_ln19_1_fu_691    |    0    |    0    |    9    |
|   icmp   |    icmp_ln19_2_fu_697    |    0    |    0    |    9    |
|          |    icmp_ln19_3_fu_703    |    0    |    0    |    9    |
|          |    icmp_ln19_4_fu_709    |    0    |    0    |    9    |
|          |    icmp_ln19_5_fu_715    |    0    |    0    |    9    |
|          |    icmp_ln19_6_fu_721    |    0    |    0    |    9    |
|          |    icmp_ln19_7_fu_727    |    0    |    0    |    9    |
|          |     icmp_ln148_fu_845    |    0    |    0    |    18   |
|          |     icmp_ln313_fu_896    |    0    |    0    |    18   |
|          |     icmp_ln317_fu_942    |    0    |    0    |    18   |
|          |     icmp_ln79_fu_983     |    0    |    0    |    13   |
|----------|--------------------------|---------|---------|---------|
|    mux   |       tmp_16_fu_874      |    0    |    0    |   145   |
|----------|--------------------------|---------|---------|---------|
|          |      or_ln19_fu_741      |    0    |    0    |    2    |
|          |     or_ln19_1_fu_755     |    0    |    0    |    2    |
|          |     or_ln19_2_fu_769     |    0    |    0    |    2    |
|    or    |     or_ln19_3_fu_783     |    0    |    0    |    2    |
|          |     or_ln19_4_fu_797     |    0    |    0    |    2    |
|          |     or_ln19_5_fu_811     |    0    |    0    |    2    |
|          |     or_ln19_6_fu_825     |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|          |     and_ln289_fu_633     |    0    |    0    |    2    |
|    and   |    and_ln289_3_fu_639    |    0    |    0    |    2    |
|          |    and_ln289_4_fu_645    |    0    |    0    |    2    |
|----------|--------------------------|---------|---------|---------|
|    mul   |        r_V_fu_989        |    1    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   read   | tmp_data_0_V_read_fu_212 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   write  | write_ln309_write_fu_218 |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|memshiftread|    DataOut_V_8_fu_459    |    0    |    0    |    0    |
|          |     DataOut_V_fu_469     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   trunc  |    trunc_ln201_fu_497    |    0    |    0    |    0    |
|          |    trunc_ln139_fu_669    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|          |        tmp_fu_597        |    0    |    0    |    0    |
|partselect|       tmp_11_fu_617      |    0    |    0    |    0    |
|          |     trunc_ln6_fu_865     |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   zext   |     zext_ln133_fu_651    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   sext   |    sext_ln1116_fu_859    |    0    |    0    |    0    |
|          |    sext_ln1118_fu_862    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|
|   Total  |                          |    1    |    0    |   924   |
|----------|--------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      DataOut_V_8_reg_1001      |   16   |
|       DataOut_V_reg_1006       |   16   |
|        add_ln79_reg_1026       |   10   |
|      and_ln289_4_reg_1074      |    1   |
|     i_iw_0_i_i_i_i_reg_272     |    2   |
|          i_iw_reg_1034         |    2   |
|       icmp_ln129_reg_1093      |    1   |
|      icmp_ln289_4_reg_1057     |    1   |
|       icmp_ln289_reg_1047      |    1   |
|  in_index_0_i_i_i_i53_reg_294  |   32   |
|    indvar_flatten54_reg_260    |   10   |
|kernel_data_V_2144_load_reg_1011|   16   |
|  kernel_data_V_5_load_reg_1016 |   16   |
|  kernel_data_V_8_load_reg_1021 |   16   |
|       out_index_reg_1097       |    2   |
|      outidx2_addr_reg_1078     |    6   |
|       pX_3_load_reg_1068       |   32   |
|       pY_3_load_reg_1062       |   32   |
|       sX_3_load_reg_1042       |   32   |
|       sY_3_load_reg_1052       |   32   |
|      select_ln148_reg_1112     |   32   |
|     select_ln19_7_reg_1102     |   16   |
|     storemerge_i_i_reg_425     |   32   |
|     tmp_data_0_V_2_reg_406     |   16   |
|    tmp_data_0_V_751_reg_305    |   16   |
|      tmp_data_0_V_reg_996      |   16   |
|    tmp_data_1_V_749_reg_316    |   16   |
|      tmp_data_1_V_reg_387      |   16   |
|    tmp_data_2_V_747_reg_327    |   16   |
|      tmp_data_2_V_reg_368      |   16   |
|    tmp_data_3_V_745_reg_338    |   16   |
|      tmp_data_3_V_reg_349      |   16   |
|       trunc_ln6_reg_1117       |   16   |
|       w2_V_addr_reg_1083       |    6   |
|       w2_V_load_reg_1107       |   12   |
|        w_index52_reg_283       |    6   |
|        w_index_reg_1088        |    6   |
+--------------------------------+--------+
|              Total             |   546  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_241    |  p0  |   2  |   6  |   12   ||    9    |
|     grp_access_fu_254    |  p0  |   2  |   6  |   12   ||    9    |
| indvar_flatten54_reg_260 |  p0  |   2  |  10  |   20   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   44   ||  5.307  ||    27   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   924  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   546  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    5   |   546  |   951  |
+-----------+--------+--------+--------+--------+
