module tb;
reg [3:0] a_input,b_input;
reg c_input
wire [4:0] s_sumop;
wire carryout;

  four_bit_addsub obj(a_input,b_input,c_input,carryout, s_sumop);
  intial 
   begin
    a_input=3'b111; b_input=3'b010; c_input=1'b0;
    #10;
    a_input=3'b100; b_input=3'b011; c_input=1'b1;
    #10;
    a_input=3'b000; b_input=3'b010; c_input=1'b0;
    #10;
    a_input=3'b100; b_input=3'b001; c_input=1'b1;
  end

endmodule
    
    