INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/defines.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/clint.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clint
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/csr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_alu_datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_alu_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_commit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_commit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_dispatch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_dispatch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_muldiv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exu_muldiv
WARNING: [VRFC 10-3380] identifier 'div_ready' is used before its declaration [C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/exu_muldiv.v:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_rx
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:60]
WARNING: [VRFC 10-3380] identifier 'req' is used before its declaration [C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v:68]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_handshake_tx
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:71]
WARNING: [VRFC 10-3380] identifier 'ack' is used before its declaration [C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v:79]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/gen_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ticks_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/gen_dff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_pipe_dff
INFO: [VRFC 10-311] analyzing module gen_rst_0_dff
INFO: [VRFC 10-311] analyzing module gen_rst_1_dff
INFO: [VRFC 10-311] analyzing module gen_rst_def_dff
INFO: [VRFC 10-311] analyzing module gen_en_dff
INFO: [VRFC 10-311] analyzing module gen_en_dffnr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/gen_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/gpio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/gpr_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gpr_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/idu_exu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module idu_exu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/ifu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/ifu_idu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifu_idu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/debug/jtag_dm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_dm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/debug/jtag_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/debug/jtag_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jtag_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/pipe_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/core/plic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/core/plic_gateway.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plic_gateway
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/sys_bus/rib.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/rst_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rst_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/core/tinyriscv_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_core
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/top/tinyriscv_soc_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/perips/uart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sources_1/imports/rtl/utils/vld_rdy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vld_rdy
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/YiZhi_W/Desktop/tinyriscv/project_1/project_1.srcs/sim_1/imports/tb/tinyriscv_soc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tinyriscv_soc_tb
