-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Wed Jul 28 21:17:24 EDT 2021                        

Solution Settings: stockham_DIT.v14
  Current state: schedule
  Project: stockhamDIT
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt_tb.cpp
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_int.h
        $MGC_HOME/shared/include/math/mgc_ac_math.h
          $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_float.h
          $MGC_HOME/shared/include/ac_complex.h
          $MGC_HOME/shared/include/math/mgc_ac_trig.h
            $MGC_HOME/shared/include/math/mgc_sc_atan_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_atan2_pow2.tab
            $MGC_HOME/shared/include/math/mgc_sc_K_cordic.tab
            $MGC_HOME/shared/include/math/mgc_sc_x2_atan2_pow2.tab
          $MGC_HOME/shared/include/math/mgc_ac_hcordic.h
            $MGC_HOME/shared/include/math/mgc_ac_hcordic.tab
            $MGC_HOME/shared/include/math/mgc_ac_hcordic_inv_ln2.tab
  
  Processes/Blocks in Design
    Process            Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------------ ----------------------- ------- ---------- ------------ -- --------
    /stockham_DIT/core                     102  285712     285716            0  0          
    Design Total:                          102  285712     285716            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 15.000             20.00    0.000000 /stockham_DIT/core       
    
  I/O Data Ranges
    Port                  Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    --------------------- ---- -------- --------- --------- ------- -------- --------
    clk                   IN   Unsigned         1                                     
    rst                   IN   Unsigned         1                                     
    xt:rsc.qa             IN   Unsigned        64                                     
    p:rsc.dat             IN   Unsigned        64                                     
    g:rsc.dat             IN   Unsigned        64                                     
    twiddle:rsc.qb        IN   Unsigned        64                                     
    xt:rsc.adra           OUT  Unsigned        10                                     
    xt:rsc.da             OUT  Unsigned        64                                     
    xt:rsc.wea            OUT  Unsigned         1                                     
    xt:rsc.triosy.lz      OUT  Unsigned         1                                     
    p:rsc.triosy.lz       OUT  Unsigned         1                                     
    g:rsc.triosy.lz       OUT  Unsigned         1                                     
    twiddle:rsc.adrb      OUT  Unsigned        10                                     
    twiddle:rsc.triosy.lz OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /stockham_DIT/core/yt:rsc
      Memory Component: BLOCK_1R1W_RBW               Size:         1024 x 64
      External:         false                        Packing Mode: absolute
      Memory Map:
      Variable              Indices Phys Memory Address        
      --------------------- ------- --------------------------
      /stockham_DIT/core/yt    0:63 000003ff-00000000 (1023-0) 
      
    Resource Name: /stockham_DIT/xt:rsc
      Memory Component: BLOCK_2R1W_RBW_DUAL          Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable         Indices Phys Memory Address        
      ---------------- ------- --------------------------
      /stockham_DIT/xt    0:63 000003ff-00000000 (1023-0) 
      
    Resource Name: /stockham_DIT/p:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /stockham_DIT/p    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /stockham_DIT/g:rsc
      Memory Component: ccs_in                       Size:         1 x 64
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable        Indices Phys Memory Address     
      --------------- ------- -----------------------
      /stockham_DIT/g    0:63 00000000-00000000 (0-0) 
      
    Resource Name: /stockham_DIT/twiddle:rsc
      Memory Component: BLOCK_2R1W_RBW_DUAL          Size:         1024 x 64
      External:         true                         Packing Mode: absolute
      Memory Map:
      Variable              Indices Phys Memory Address        
      --------------------- ------- --------------------------
      /stockham_DIT/twiddle    0:63 000003ff-00000000 (1023-0) 
      
  C++ to Interface Mappings
    C++ Field Interface Range Range Expression Expression Limits 
    --------- --------------- ---------------- -----------------
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process            Loop             Iterations C-Steps Total Cycles   Duration  Unroll Init Comments 
    ------------------ ---------------- ---------- ------- ------------- ---------- ------ ---- --------
    /stockham_DIT/core core:rlp           Infinite       0       285716    4.29 ms                       
    /stockham_DIT/core  main              Infinite       2       285716    4.29 ms                       
    /stockham_DIT/core   OUTER_LOOP              9       2       285714    4.29 ms                       
    /stockham_DIT/core    INNER_LOOP           256     124        31744  476.16 us       2               
    
  Loop Execution Profile
    Process            Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ------------------ ---------------- ------------ -------------------------- ----------------- --------
    /stockham_DIT/core core:rlp                   0                        0.00           285716           
    /stockham_DIT/core  main                      2                        0.00           285716           
    /stockham_DIT/core   OUTER_LOOP              18                        0.01           285714           
    /stockham_DIT/core    INNER_LOOP         285696                       99.99           285696           
    
  End of Report
