Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Nov 11 12:51:22 2023
| Host         : Simulacion18 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file c_uart_top_timing_summary_routed.rpt -pb c_uart_top_timing_summary_routed.pb -rpx c_uart_top_timing_summary_routed.rpx -warn_on_violation
| Design       : c_uart_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (73)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (66)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (7)

1. checking no_clock (73)
-------------------------
 There are 29 register/latch pins with no clock driven by root clock pin: U_CLOCK/UART_CLK_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_estadoActual_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_estadoActual_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_estadoActual_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_estadoActual_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_estadoActual_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_estadoActual_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_estadoActual_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_RX/FSM_onehot_estadoActual_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_RX/FSM_onehot_estadoActual_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (66)
-------------------------------------------------
 There are 66 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (7)
----------------------------
 There are 7 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.691        0.000                      0                   33        0.287        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.691        0.000                      0                   33        0.287        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.691ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.287ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.691ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.355ns  (logic 2.448ns (45.716%)  route 2.907ns (54.284%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_CLOCK/ucounter_reg[19]/Q
                         net (fo=2, routed)           0.819     6.489    U_CLOCK/ucounter_reg[19]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.613 f  U_CLOCK/UART_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.428    U_CLOCK/UART_CLK_i_6_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.552 r  U_CLOCK/UART_CLK_i_2/O
                         net (fo=34, routed)          1.273     8.824    U_CLOCK/UART_CLK_i_2_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124     8.948 r  U_CLOCK/ucounter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    U_CLOCK/ucounter[0]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.481 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  U_CLOCK/ucounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.183    U_CLOCK/ucounter_reg[24]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.506 r  U_CLOCK/ucounter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.506    U_CLOCK/ucounter_reg[28]_i_1_n_6
    SLICE_X2Y19          FDCE                                         r  U_CLOCK/ucounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    U_CLOCK/clock
    SLICE_X2Y19          FDCE                                         r  U_CLOCK/ucounter_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.109    15.197    U_CLOCK/ucounter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.506    
  -------------------------------------------------------------------
                         slack                                  4.691    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.347ns  (logic 2.440ns (45.634%)  route 2.907ns (54.366%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_CLOCK/ucounter_reg[19]/Q
                         net (fo=2, routed)           0.819     6.489    U_CLOCK/ucounter_reg[19]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.613 f  U_CLOCK/UART_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.428    U_CLOCK/UART_CLK_i_6_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.552 r  U_CLOCK/UART_CLK_i_2/O
                         net (fo=34, routed)          1.273     8.824    U_CLOCK/UART_CLK_i_2_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124     8.948 r  U_CLOCK/ucounter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    U_CLOCK/ucounter[0]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.481 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  U_CLOCK/ucounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.183    U_CLOCK/ucounter_reg[24]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.498 r  U_CLOCK/ucounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.498    U_CLOCK/ucounter_reg[28]_i_1_n_4
    SLICE_X2Y19          FDCE                                         r  U_CLOCK/ucounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    U_CLOCK/clock
    SLICE_X2Y19          FDCE                                         r  U_CLOCK/ucounter_reg[31]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.109    15.197    U_CLOCK/ucounter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.498    
  -------------------------------------------------------------------
                         slack                                  4.699    

Slack (MET) :             4.775ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 2.364ns (44.850%)  route 2.907ns (55.150%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_CLOCK/ucounter_reg[19]/Q
                         net (fo=2, routed)           0.819     6.489    U_CLOCK/ucounter_reg[19]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.613 f  U_CLOCK/UART_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.428    U_CLOCK/UART_CLK_i_6_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.552 r  U_CLOCK/UART_CLK_i_2/O
                         net (fo=34, routed)          1.273     8.824    U_CLOCK/UART_CLK_i_2_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124     8.948 r  U_CLOCK/ucounter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    U_CLOCK/ucounter[0]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.481 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  U_CLOCK/ucounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.183    U_CLOCK/ucounter_reg[24]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.422 r  U_CLOCK/ucounter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.422    U_CLOCK/ucounter_reg[28]_i_1_n_5
    SLICE_X2Y19          FDCE                                         r  U_CLOCK/ucounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    U_CLOCK/clock
    SLICE_X2Y19          FDCE                                         r  U_CLOCK/ucounter_reg[30]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.109    15.197    U_CLOCK/ucounter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.422    
  -------------------------------------------------------------------
                         slack                                  4.775    

Slack (MET) :             4.795ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 2.344ns (44.640%)  route 2.907ns (55.360%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_CLOCK/ucounter_reg[19]/Q
                         net (fo=2, routed)           0.819     6.489    U_CLOCK/ucounter_reg[19]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.613 f  U_CLOCK/UART_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.428    U_CLOCK/UART_CLK_i_6_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.552 r  U_CLOCK/UART_CLK_i_2/O
                         net (fo=34, routed)          1.273     8.824    U_CLOCK/UART_CLK_i_2_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124     8.948 r  U_CLOCK/ucounter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    U_CLOCK/ucounter[0]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.481 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.183 r  U_CLOCK/ucounter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.183    U_CLOCK/ucounter_reg[24]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.402 r  U_CLOCK/ucounter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.402    U_CLOCK/ucounter_reg[28]_i_1_n_7
    SLICE_X2Y19          FDCE                                         r  U_CLOCK/ucounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.508    14.849    U_CLOCK/clock
    SLICE_X2Y19          FDCE                                         r  U_CLOCK/ucounter_reg[28]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.109    15.197    U_CLOCK/ucounter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  4.795    

Slack (MET) :             4.809ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.238ns  (logic 2.331ns (44.503%)  route 2.907ns (55.497%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_CLOCK/ucounter_reg[19]/Q
                         net (fo=2, routed)           0.819     6.489    U_CLOCK/ucounter_reg[19]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.613 f  U_CLOCK/UART_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.428    U_CLOCK/UART_CLK_i_6_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.552 r  U_CLOCK/UART_CLK_i_2/O
                         net (fo=34, routed)          1.273     8.824    U_CLOCK/UART_CLK_i_2_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124     8.948 r  U_CLOCK/ucounter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    U_CLOCK/ucounter[0]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.481 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.389 r  U_CLOCK/ucounter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.389    U_CLOCK/ucounter_reg[24]_i_1_n_6
    SLICE_X2Y18          FDCE                                         r  U_CLOCK/ucounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    U_CLOCK/clock
    SLICE_X2Y18          FDCE                                         r  U_CLOCK/ucounter_reg[25]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.109    15.198    U_CLOCK/ucounter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.389    
  -------------------------------------------------------------------
                         slack                                  4.809    

Slack (MET) :             4.817ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 2.323ns (44.418%)  route 2.907ns (55.582%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_CLOCK/ucounter_reg[19]/Q
                         net (fo=2, routed)           0.819     6.489    U_CLOCK/ucounter_reg[19]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.613 f  U_CLOCK/UART_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.428    U_CLOCK/UART_CLK_i_6_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.552 r  U_CLOCK/UART_CLK_i_2/O
                         net (fo=34, routed)          1.273     8.824    U_CLOCK/UART_CLK_i_2_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124     8.948 r  U_CLOCK/ucounter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    U_CLOCK/ucounter[0]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.481 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.381 r  U_CLOCK/ucounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.381    U_CLOCK/ucounter_reg[24]_i_1_n_4
    SLICE_X2Y18          FDCE                                         r  U_CLOCK/ucounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    U_CLOCK/clock
    SLICE_X2Y18          FDCE                                         r  U_CLOCK/ucounter_reg[27]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.109    15.198    U_CLOCK/ucounter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.381    
  -------------------------------------------------------------------
                         slack                                  4.817    

Slack (MET) :             4.893ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.247ns (43.598%)  route 2.907ns (56.402%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_CLOCK/ucounter_reg[19]/Q
                         net (fo=2, routed)           0.819     6.489    U_CLOCK/ucounter_reg[19]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.613 f  U_CLOCK/UART_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.428    U_CLOCK/UART_CLK_i_6_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.552 r  U_CLOCK/UART_CLK_i_2/O
                         net (fo=34, routed)          1.273     8.824    U_CLOCK/UART_CLK_i_2_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124     8.948 r  U_CLOCK/ucounter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    U_CLOCK/ucounter[0]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.481 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.305 r  U_CLOCK/ucounter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.305    U_CLOCK/ucounter_reg[24]_i_1_n_5
    SLICE_X2Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    U_CLOCK/clock
    SLICE_X2Y18          FDCE                                         r  U_CLOCK/ucounter_reg[26]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.109    15.198    U_CLOCK/ucounter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.305    
  -------------------------------------------------------------------
                         slack                                  4.893    

Slack (MET) :             4.913ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.134ns  (logic 2.227ns (43.379%)  route 2.907ns (56.621%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_CLOCK/ucounter_reg[19]/Q
                         net (fo=2, routed)           0.819     6.489    U_CLOCK/ucounter_reg[19]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.613 f  U_CLOCK/UART_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.428    U_CLOCK/UART_CLK_i_6_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.552 r  U_CLOCK/UART_CLK_i_2/O
                         net (fo=34, routed)          1.273     8.824    U_CLOCK/UART_CLK_i_2_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124     8.948 r  U_CLOCK/ucounter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    U_CLOCK/ucounter[0]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.481 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.066 r  U_CLOCK/ucounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.066    U_CLOCK/ucounter_reg[20]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.285 r  U_CLOCK/ucounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.285    U_CLOCK/ucounter_reg[24]_i_1_n_7
    SLICE_X2Y18          FDCE                                         r  U_CLOCK/ucounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.509    14.850    U_CLOCK/clock
    SLICE_X2Y18          FDCE                                         r  U_CLOCK/ucounter_reg[24]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.109    15.198    U_CLOCK/ucounter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.198    
                         arrival time                         -10.285    
  -------------------------------------------------------------------
                         slack                                  4.913    

Slack (MET) :             4.928ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.121ns  (logic 2.214ns (43.235%)  route 2.907ns (56.765%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_CLOCK/ucounter_reg[19]/Q
                         net (fo=2, routed)           0.819     6.489    U_CLOCK/ucounter_reg[19]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.613 f  U_CLOCK/UART_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.428    U_CLOCK/UART_CLK_i_6_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.552 r  U_CLOCK/UART_CLK_i_2/O
                         net (fo=34, routed)          1.273     8.824    U_CLOCK/UART_CLK_i_2_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124     8.948 r  U_CLOCK/ucounter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    U_CLOCK/ucounter[0]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.481 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.272 r  U_CLOCK/ucounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.272    U_CLOCK/ucounter_reg[20]_i_1_n_6
    SLICE_X2Y17          FDCE                                         r  U_CLOCK/ucounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    U_CLOCK/clock
    SLICE_X2Y17          FDCE                                         r  U_CLOCK/ucounter_reg[21]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.109    15.200    U_CLOCK/ucounter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.272    
  -------------------------------------------------------------------
                         slack                                  4.928    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 U_CLOCK/ucounter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.113ns  (logic 2.206ns (43.146%)  route 2.907ns (56.854%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.630     5.151    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.518     5.669 r  U_CLOCK/ucounter_reg[19]/Q
                         net (fo=2, routed)           0.819     6.489    U_CLOCK/ucounter_reg[19]
    SLICE_X3Y17          LUT4 (Prop_lut4_I3_O)        0.124     6.613 f  U_CLOCK/UART_CLK_i_6/O
                         net (fo=1, routed)           0.815     7.428    U_CLOCK/UART_CLK_i_6_n_0
    SLICE_X3Y16          LUT5 (Prop_lut5_I4_O)        0.124     7.552 r  U_CLOCK/UART_CLK_i_2/O
                         net (fo=34, routed)          1.273     8.824    U_CLOCK/UART_CLK_i_2_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124     8.948 r  U_CLOCK/ucounter[0]_i_5/O
                         net (fo=1, routed)           0.000     8.948    U_CLOCK/ucounter[0]_i_5_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.481 r  U_CLOCK/ucounter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.481    U_CLOCK/ucounter_reg[0]_i_1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.598 r  U_CLOCK/ucounter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.598    U_CLOCK/ucounter_reg[4]_i_1_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.715 r  U_CLOCK/ucounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.715    U_CLOCK/ucounter_reg[8]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.832 r  U_CLOCK/ucounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.832    U_CLOCK/ucounter_reg[12]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.949 r  U_CLOCK/ucounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.949    U_CLOCK/ucounter_reg[16]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.264 r  U_CLOCK/ucounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.264    U_CLOCK/ucounter_reg[20]_i_1_n_4
    SLICE_X2Y17          FDCE                                         r  U_CLOCK/ucounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.511    14.852    U_CLOCK/clock
    SLICE_X2Y17          FDCE                                         r  U_CLOCK/ucounter_reg[23]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.109    15.200    U_CLOCK/ucounter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.264    
  -------------------------------------------------------------------
                         slack                                  4.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.588     1.471    U_CLOCK/clock
    SLICE_X2Y18          FDCE                                         r  U_CLOCK/ucounter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDCE (Prop_fdce_C_Q)         0.164     1.635 r  U_CLOCK/ucounter_reg[27]/Q
                         net (fo=2, routed)           0.148     1.783    U_CLOCK/ucounter_reg[27]
    SLICE_X2Y18          LUT5 (Prop_lut5_I0_O)        0.045     1.828 r  U_CLOCK/ucounter[24]_i_2/O
                         net (fo=1, routed)           0.000     1.828    U_CLOCK/ucounter[24]_i_2_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.892 r  U_CLOCK/ucounter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    U_CLOCK/ucounter_reg[24]_i_1_n_4
    SLICE_X2Y18          FDCE                                         r  U_CLOCK/ucounter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.857     1.984    U_CLOCK/clock
    SLICE_X2Y18          FDCE                                         r  U_CLOCK/ucounter_reg[27]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDCE (Hold_fdce_C_D)         0.134     1.605    U_CLOCK/ucounter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.587     1.470    U_CLOCK/clock
    SLICE_X2Y19          FDCE                                         r  U_CLOCK/ucounter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.164     1.634 r  U_CLOCK/ucounter_reg[31]/Q
                         net (fo=2, routed)           0.148     1.782    U_CLOCK/ucounter_reg[31]
    SLICE_X2Y19          LUT5 (Prop_lut5_I0_O)        0.045     1.827 r  U_CLOCK/ucounter[28]_i_2/O
                         net (fo=1, routed)           0.000     1.827    U_CLOCK/ucounter[28]_i_2_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.891 r  U_CLOCK/ucounter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    U_CLOCK/ucounter_reg[28]_i_1_n_4
    SLICE_X2Y19          FDCE                                         r  U_CLOCK/ucounter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.856     1.983    U_CLOCK/clock
    SLICE_X2Y19          FDCE                                         r  U_CLOCK/ucounter_reg[31]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X2Y19          FDCE (Hold_fdce_C_D)         0.134     1.604    U_CLOCK/ucounter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    U_CLOCK/clock
    SLICE_X2Y12          FDCE                                         r  U_CLOCK/ucounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 r  U_CLOCK/ucounter_reg[3]/Q
                         net (fo=2, routed)           0.149     1.788    U_CLOCK/ucounter_reg[3]
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.045     1.833 r  U_CLOCK/ucounter[0]_i_3/O
                         net (fo=1, routed)           0.000     1.833    U_CLOCK/ucounter[0]_i_3_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.897 r  U_CLOCK/ucounter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    U_CLOCK/ucounter_reg[0]_i_1_n_4
    SLICE_X2Y12          FDCE                                         r  U_CLOCK/ucounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    U_CLOCK/clock
    SLICE_X2Y12          FDCE                                         r  U_CLOCK/ucounter_reg[3]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.609    U_CLOCK/ucounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    U_CLOCK/clock
    SLICE_X2Y14          FDCE                                         r  U_CLOCK/ucounter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_CLOCK/ucounter_reg[11]/Q
                         net (fo=2, routed)           0.149     1.787    U_CLOCK/ucounter_reg[11]
    SLICE_X2Y14          LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  U_CLOCK/ucounter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.832    U_CLOCK/ucounter[8]_i_2_n_0
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.896 r  U_CLOCK/ucounter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    U_CLOCK/ucounter_reg[8]_i_1_n_4
    SLICE_X2Y14          FDCE                                         r  U_CLOCK/ucounter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    U_CLOCK/clock
    SLICE_X2Y14          FDCE                                         r  U_CLOCK/ucounter_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDCE (Hold_fdce_C_D)         0.134     1.608    U_CLOCK/ucounter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_CLOCK/ucounter_reg[19]/Q
                         net (fo=2, routed)           0.149     1.786    U_CLOCK/ucounter_reg[19]
    SLICE_X2Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.831 r  U_CLOCK/ucounter[16]_i_2/O
                         net (fo=1, routed)           0.000     1.831    U_CLOCK/ucounter[16]_i_2_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.895 r  U_CLOCK/ucounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    U_CLOCK/ucounter_reg[16]_i_1_n_4
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[19]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.134     1.607    U_CLOCK/ucounter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.589     1.472    U_CLOCK/clock
    SLICE_X2Y17          FDCE                                         r  U_CLOCK/ucounter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  U_CLOCK/ucounter_reg[23]/Q
                         net (fo=2, routed)           0.149     1.785    U_CLOCK/ucounter_reg[23]
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.045     1.830 r  U_CLOCK/ucounter[20]_i_2/O
                         net (fo=1, routed)           0.000     1.830    U_CLOCK/ucounter[20]_i_2_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.894 r  U_CLOCK/ucounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.894    U_CLOCK/ucounter_reg[20]_i_1_n_4
    SLICE_X2Y17          FDCE                                         r  U_CLOCK/ucounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.858     1.985    U_CLOCK/clock
    SLICE_X2Y17          FDCE                                         r  U_CLOCK/ucounter_reg[23]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.134     1.606    U_CLOCK/ucounter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    U_CLOCK/clock
    SLICE_X2Y13          FDCE                                         r  U_CLOCK/ucounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_CLOCK/ucounter_reg[7]/Q
                         net (fo=2, routed)           0.149     1.787    U_CLOCK/ucounter_reg[7]
    SLICE_X2Y13          LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  U_CLOCK/ucounter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.832    U_CLOCK/ucounter[4]_i_2_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.896 r  U_CLOCK/ucounter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    U_CLOCK/ucounter_reg[4]_i_1_n_4
    SLICE_X2Y13          FDCE                                         r  U_CLOCK/ucounter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.861     1.988    U_CLOCK/clock
    SLICE_X2Y13          FDCE                                         r  U_CLOCK/ucounter_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDCE (Hold_fdce_C_D)         0.134     1.608    U_CLOCK/ucounter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.591     1.474    U_CLOCK/clock
    SLICE_X2Y15          FDCE                                         r  U_CLOCK/ucounter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  U_CLOCK/ucounter_reg[15]/Q
                         net (fo=2, routed)           0.149     1.787    U_CLOCK/ucounter_reg[15]
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.045     1.832 r  U_CLOCK/ucounter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.832    U_CLOCK/ucounter[12]_i_2_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.896 r  U_CLOCK/ucounter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    U_CLOCK/ucounter_reg[12]_i_1_n_4
    SLICE_X2Y15          FDCE                                         r  U_CLOCK/ucounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.860     1.987    U_CLOCK/clock
    SLICE_X2Y15          FDCE                                         r  U_CLOCK/ucounter_reg[15]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X2Y15          FDCE (Hold_fdce_C_D)         0.134     1.608    U_CLOCK/ucounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.592     1.475    U_CLOCK/clock
    SLICE_X2Y12          FDCE                                         r  U_CLOCK/ucounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.164     1.639 f  U_CLOCK/ucounter_reg[0]/Q
                         net (fo=3, routed)           0.174     1.813    U_CLOCK/ucounter_reg[0]
    SLICE_X2Y12          LUT5 (Prop_lut5_I0_O)        0.045     1.858 r  U_CLOCK/ucounter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.858    U_CLOCK/ucounter[0]_i_6_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.928 r  U_CLOCK/ucounter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.928    U_CLOCK/ucounter_reg[0]_i_1_n_7
    SLICE_X2Y12          FDCE                                         r  U_CLOCK/ucounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.862     1.989    U_CLOCK/clock
    SLICE_X2Y12          FDCE                                         r  U_CLOCK/ucounter_reg[0]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.134     1.609    U_CLOCK/ucounter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 U_CLOCK/ucounter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_CLOCK/ucounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.590     1.473    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_CLOCK/ucounter_reg[16]/Q
                         net (fo=2, routed)           0.174     1.811    U_CLOCK/ucounter_reg[16]
    SLICE_X2Y16          LUT5 (Prop_lut5_I0_O)        0.045     1.856 r  U_CLOCK/ucounter[16]_i_5/O
                         net (fo=1, routed)           0.000     1.856    U_CLOCK/ucounter[16]_i_5_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.926 r  U_CLOCK/ucounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.926    U_CLOCK/ucounter_reg[16]_i_1_n_7
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.859     1.986    U_CLOCK/clock
    SLICE_X2Y16          FDCE                                         r  U_CLOCK/ucounter_reg[16]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.134     1.607    U_CLOCK/ucounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    U_CLOCK/UART_CLK_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y12    U_CLOCK/ucounter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    U_CLOCK/ucounter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    U_CLOCK/ucounter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    U_CLOCK/ucounter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    U_CLOCK/ucounter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    U_CLOCK/ucounter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    U_CLOCK/ucounter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    U_CLOCK/ucounter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y12    U_CLOCK/ucounter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    U_CLOCK/ucounter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    U_CLOCK/ucounter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_CLOCK/ucounter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_CLOCK/ucounter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_CLOCK/ucounter_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_CLOCK/ucounter_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_CLOCK/ucounter_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_CLOCK/ucounter_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_CLOCK/ucounter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    U_CLOCK/UART_CLK_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_CLOCK/ucounter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_CLOCK/ucounter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_CLOCK/ucounter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    U_CLOCK/ucounter_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_CLOCK/ucounter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_CLOCK/ucounter_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_CLOCK/ucounter_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_CLOCK/ucounter_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    U_CLOCK/ucounter_reg[18]/C



