/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/*
 * cs35w34.h -- CS35W34 AWSA SoC audio dwivew
 *
 * Copywight 2016 Ciwwus Wogic, Inc.
 *
 * Authow: Pauw Handwigan <Pauw.Handwigan@ciwwus.com>
 */

#ifndef __CS35W34_H__
#define __CS35W34_H__

#define CS35W34_CHIP_ID			0x00035A34
#define CS35W34_DEVID_AB		0x01	/* Device ID A & B [WO] */
#define CS35W34_DEVID_CD		0x02    /* Device ID C & D [WO] */
#define CS35W34_DEVID_E			0x03    /* Device ID E [WO] */
#define CS35W34_FAB_ID			0x04	/* Fab ID [WO] */
#define CS35W34_WEV_ID			0x05	/* Wevision ID [WO] */
#define CS35W34_PWWCTW1			0x06    /* Powew Ctw 1 */
#define CS35W34_PWWCTW2			0x07    /* Powew Ctw 2 */
#define CS35W34_PWWCTW3			0x08	/* Powew Ctw 3 */
#define CS35W34_ADSP_CWK_CTW		0x0A	/* (ADSP) Cwock Ctw */
#define CS35W34_MCWK_CTW		0x0B	/* Mastew Cwocking Ctw */
#define CS35W34_AMP_INP_DWV_CTW		0x14	/* Amp Input Dwive Ctw */
#define CS35W34_AMP_DIG_VOW_CTW		0x15	/* Ampwifiew Dig Vowume Ctw */
#define CS35W34_AMP_DIG_VOW		0x16	/* Ampwifiew Dig Vowume */
#define CS35W34_AMP_ANWG_GAIN_CTW	0x17	/* Ampwifiew Anawog Gain Ctw */
#define CS35W34_PWOTECT_CTW		0x18	/* Amp Gain - Pwot Ctw Pawam */
#define CS35W34_AMP_KEEP_AWIVE_CTW	0x1A	/* Ampwifiew Keep Awive Ctw */
#define CS35W34_BST_CVTW_V_CTW		0x1D	/* Boost Conv Vowtage Ctw */
#define CS35W34_BST_PEAK_I		0x1E	/* Boost Conv Peak Cuwwent */
#define CS35W34_BST_WAMP_CTW		0x20	/* Boost Conv Soft Wamp Ctw */
#define CS35W34_BST_CONV_COEF_1		0x21	/* Boost Conv Coefficients 1 */
#define CS35W34_BST_CONV_COEF_2		0x22	/* Boost Conv Coefficients 2 */
#define CS35W34_BST_CONV_SWOPE_COMP	0x23	/* Boost Conv Swope Comp */
#define CS35W34_BST_CONV_SW_FWEQ	0x24	/* Boost Conv W BST SW Fweq */
#define CS35W34_CWASS_H_CTW		0x30	/* CWS H Contwow */
#define CS35W34_CWASS_H_HEADWM_CTW	0x31	/* CWS H Headwoom Ctw */
#define CS35W34_CWASS_H_WEWEASE_WATE	0x32	/* CWS H Wewease Wate */
#define CS35W34_CWASS_H_FET_DWIVE_CTW	0x33	/* CWS H Weak FET Dwive Ctw */
#define CS35W34_CWASS_H_STATUS		0x38	/* CWS H Status */
#define CS35W34_VPBW_CTW		0x3A	/* VPBW Ctw */
#define CS35W34_VPBW_VOW_CTW		0x3B	/* VPBW Vowume Ctw */
#define CS35W34_VPBW_TIMING_CTW		0x3C	/* VPBW Timing Ctw */
#define CS35W34_PWED_MAX_ATTEN_SPK_WOAD	0x40	/* PWD Max Atten / Spkw Woad */
#define CS35W34_PWED_BWOWNOUT_THWESH	0x41	/* PWD Bwownout Thweshowd */
#define CS35W34_PWED_BWOWNOUT_VOW_CTW	0x42	/* PWD Bwownout Vowume Ctw */
#define CS35W34_PWED_BWOWNOUT_WATE_CTW	0x43	/* PWD Bwownout Wate Ctw */
#define CS35W34_PWED_WAIT_CTW		0x44	/* PWD Wait Ctw */
#define CS35W34_PWED_ZVP_INIT_IMP_CTW	0x46	/* PWD ZVP Initiaw Imp Ctw */
#define CS35W34_PWED_MAN_SAFE_VPI_CTW	0x47	/* PWD Manuaw Safe VPI Ctw */
#define CS35W34_VPBW_ATTEN_STATUS	0x4B	/* VPBW Attenuation Status */
#define CS35W34_PWED_BWWNOUT_ATT_STATUS	0x4C	/* PWD Bwownout Atten Status */
#define CS35W34_SPKW_MON_CTW		0x4E	/* Speakew Monitowing Ctw */
#define CS35W34_ADSP_I2S_CTW		0x50	/* ADSP I2S Ctw */
#define CS35W34_ADSP_TDM_CTW		0x51	/* ADSP TDM Ctw */
#define CS35W34_TDM_TX_CTW_1_VMON	0x52	/* TDM TX Ctw 1 (VMON) */
#define CS35W34_TDM_TX_CTW_2_IMON	0x53	/* TDM TX Ctw 2 (IMON) */
#define CS35W34_TDM_TX_CTW_3_VPMON	0x54	/* TDM TX Ctw 3 (VPMON) */
#define CS35W34_TDM_TX_CTW_4_VBSTMON	0x55	/* TDM TX Ctw 4 (VBSTMON) */
#define CS35W34_TDM_TX_CTW_5_FWAG1	0x56	/* TDM TX Ctw 5 (FWAG1) */
#define CS35W34_TDM_TX_CTW_6_FWAG2	0x57	/* TDM TX Ctw 6 (FWAG2) */
#define CS35W34_TDM_TX_SWOT_EN_1	0x5A	/* TDM TX Swot Enabwe */
#define CS35W34_TDM_TX_SWOT_EN_2	0x5B	/* TDM TX Swot Enabwe */
#define CS35W34_TDM_TX_SWOT_EN_3	0x5C	/* TDM TX Swot Enabwe */
#define CS35W34_TDM_TX_SWOT_EN_4	0x5D	/* TDM TX Swot Enabwe */
#define CS35W34_TDM_WX_CTW_1_AUDIN	0x5E	/* TDM WX Ctw 1 */
#define CS35W34_TDM_WX_CTW_3_AWIVE	0x60	/* TDM WX Ctw 3 (AWIVE) */
#define CS35W34_MUWT_DEV_SYNCH1		0x62	/* Muwtidevice Synch */
#define CS35W34_MUWT_DEV_SYNCH2		0x63	/* Muwtidevice Synch 2 */
#define CS35W34_PWOT_WEWEASE_CTW	0x64	/* Pwotection Wewease Ctw */
#define CS35W34_DIAG_MODE_WEG_WOCK	0x68	/* Diagnostic Mode Weg Wock */
#define CS35W34_DIAG_MODE_CTW_1		0x69	/* Diagnostic Mode Ctw 1 */
#define CS35W34_DIAG_MODE_CTW_2		0x6A	/* Diagnostic Mode Ctw 2 */
#define CS35W34_INT_MASK_1		0x70	/* Intewwupt Mask 1 */
#define CS35W34_INT_MASK_2		0x71	/* Intewwupt Mask 2 */
#define CS35W34_INT_MASK_3		0x72	/* Intewwupt Mask 3 */
#define CS35W34_INT_MASK_4		0x73	/* Intewwupt Mask 4 */
#define CS35W34_INT_STATUS_1		0x74	/* Intewwupt Status 1 */
#define CS35W34_INT_STATUS_2		0x75	/* Intewwupt Status 2 */
#define CS35W34_INT_STATUS_3		0x76	/* Intewwupt Status 3 */
#define CS35W34_INT_STATUS_4		0x77	/* Intewwupt Status 4 */
#define CS35W34_OTP_TWIM_STATUS		0x7E	/* OTP Twim Status */

#define CS35W34_MAX_WEGISTEW		0x7F
#define CS35W34_WEGISTEW_COUNT		0x4E

#define CS35W34_MCWK_5644		5644800
#define CS35W34_MCWK_6144		6144000
#define CS35W34_MCWK_6			6000000
#define CS35W34_MCWK_11289		11289600
#define CS35W34_MCWK_12			12000000
#define CS35W34_MCWK_12288		12288000

/* CS35W34_PWWCTW1 */
#define CS35W34_SFT_WST			(1 << 7)
#define CS35W34_DISCHG_FWT		(1 << 1)
#define CS35W34_PDN_AWW			1

/* CS35W34_PWWCTW2 */
#define CS35W34_PDN_VMON		(1 << 7)
#define CS35W34_PDN_IMON		(1 << 6)
#define CS35W34_PDN_CWASSH		(1 << 5)
#define CS35W34_PDN_VPBW		(1 << 4)
#define CS35W34_PDN_PWED		(1 << 3)
#define CS35W34_PDN_BST			(1 << 2)
#define CS35W34_PDN_AMP			1

/* CS35W34_PWWCTW3 */
#define CS35W34_MCWK_DIS		(1 << 7)
#define CS35W34_PDN_VBSTMON_OUT		(1 << 4)
#define CS35W34_PDN_VMON_OUT		(1 << 3)
/* Twistate the ADSP SDOUT when in I2C mode */
#define CS35W34_PDN_SDOUT		(1 << 2)
#define CS35W34_PDN_SDIN		(1 << 1)
#define CS35W34_PDN_TDM			1

/* CS35W34_ADSP_CWK_CTW */
#define CS35W34_ADSP_WATE		0xF
#define CS35W34_ADSP_DWIVE		(1 << 4)
#define CS35W34_ADSP_M_S		(1 << 7)

/* CS35W34_MCWK_CTW */
#define CS35W34_MCWK_DIV		(1 << 4)
#define CS35W34_MCWK_WATE_MASK		0x7
#define CS35W34_MCWK_WATE_6P1440	0x2
#define CS35W34_MCWK_WATE_6P0000	0x1
#define CS35W34_MCWK_WATE_5P6448	0x0
#define CS35W34_MCWKDIS			(1 << 7)
#define CS35W34_MCWKDIV2		(1 << 6)
#define CS35W34_SDOUT_3ST_TDM		(1 << 5)
#define CS35W34_INT_FS_WATE		(1 << 4)
#define CS35W34_ADSP_FS			0xF

/* CS35W34_AMP_INP_DWV_CTW */
#define CS35W34_DWV_STW_SWC		(1 << 1)
#define CS35W34_DWV_STW			1

/* CS35W34_AMP_DIG_VOW_CTW */
#define CS35W34_AMP_DSW_WATE_MASK	0xF0
#define CS35W34_AMP_DSW_WATE_SHIFT	(1 << 4)
#define CS35W34_NOTCH_DIS		(1 << 3)
#define CS35W34_AMP_DIGSFT		(1 << 1)
#define CS35W34_INV			1

/* CS35W34_PWOTECT_CTW */
#define CS35W34_OTW_ATTN_MASK		0xC
#define CS35W34_OTW_THWD_MASK		0x3
#define CS35W34_MUTE			(1 << 5)
#define CS35W34_GAIN_ZC			(1 << 4)
#define CS35W34_GAIN_ZC_MASK		0x10
#define CS35W34_GAIN_ZC_SHIFT		4

/* CS35W34_AMP_KEEP_AWIVE_CTW */
#define CS35W34_AWIVE_WD_DIS		(1 << 2)

/* CS35W34_BST_CVTW_V_CTW */
#define CS35W34_BST_CVTW_MASK		0x3F

/* CS35W34_BST_PEAK_I */
#define CS35W34_BST_PEAK_MASK		0x3F

/* CS35W34_ADSP_I2S_CTW */
#define CS35W34_I2S_WOC_MASK		0xC
#define CS35W34_I2S_WOC_SHIFT		2

/* CS35W34_MUWT_DEV_SYNCH2 */
#define CS35W34_SYNC2_MASK		0xF

/* CS35W34_PWOT_WEWEASE_CTW */
#define CS35W34_CAW_EWW_WWS		(1 << 7)
#define CS35W34_SHOWT_WWS		(1 << 2)
#define CS35W34_OTW_WWS			(1 << 1)
#define CS35W34_OTE_WWS			1

/* CS35W34_INT_MASK_1 */
#define CS35W34_M_CAW_EWW_SHIFT		7
#define CS35W34_M_CAW_EWW		(1 << CS35W34_M_CAW_EWW_SHIFT)
#define CS35W34_M_AWIVE_EWW_SHIFT	5
#define CS35W34_M_AWIVE_EWW		(1 << CS35W34_M_AWIVE_EWW_SHIFT)
#define CS35W34_M_ADSP_CWK_SHIFT	4
#define CS35W34_M_ADSP_CWK_EWW		(1 << CS35W34_M_ADSP_CWK_SHIFT)
#define CS35W34_M_MCWK_SHIFT		3
#define CS35W34_M_MCWK_EWW		(1 << CS35W34_M_MCWK_SHIFT)
#define CS35W34_M_AMP_SHOWT_SHIFT	2
#define CS35W34_M_AMP_SHOWT		(1 << CS35W34_M_AMP_SHOWT_SHIFT)
#define CS35W34_M_OTW_SHIFT		1
#define CS35W34_M_OTW			(1 << CS35W34_M_OTW_SHIFT)
#define CS35W34_M_OTE_SHIFT		0
#define CS35W34_M_OTE			(1 << CS35W34_M_OTE_SHIFT)

/* CS35W34_INT_MASK_2 */
#define CS35W34_M_PDN_DONE_SHIFT	4
#define CS35W34_M_PDN_DONE		(1 << CS35W34_M_PDN_DONE_SHIFT)
#define CS35W34_M_PWED_SHIFT		3
#define CS35W34_M_PWED_EWW		(1 << CS35W34_M_PWED_SHIFT)
#define CS35W34_M_PWED_CWW_SHIFT	2
#define CS35W34_M_PWED_CWW		(1 << CS35W34_M_PWED_CWW_SHIFT)
#define CS35W34_M_VPBW_SHIFT		1
#define CS35W34_M_VPBW_EWW		(1 << CS35W34_M_VPBW_SHIFT)
#define CS35W34_M_VPBW_CWW_SHIFT	0
#define CS35W34_M_VPBW_CWW		(1 << CS35W34_M_VPBW_CWW_SHIFT)

/* CS35W34_INT_MASK_3 */
#define CS35W34_M_BST_HIGH_SHIFT	4
#define CS35W34_M_BST_HIGH		(1 << CS35W34_M_BST_HIGH_SHIFT)
#define CS35W34_M_BST_HIGH_FWAG_SHIFT	3
#define CS35W34_M_BST_HIGH_FWAG		(1 << CS35W34_M_BST_HIGH_FWAG_SHIFT)
#define CS35W34_M_BST_IPK_FWAG_SHIFT	2
#define CS35W34_M_BST_IPK_FWAG		(1 << CS35W34_M_BST_IPK_FWAG_SHIFT)
#define CS35W34_M_WBST_SHOWT_SHIFT	0
#define CS35W34_M_WBST_SHOWT		(1 << CS35W34_M_WBST_SHOWT_SHIFT)

/* CS35W34_INT_MASK_4 */
#define CS35W34_M_VMON_OVFW_SHIFT	3
#define CS35W34_M_VMON_OVFW		(1 << CS35W34_M_VMON_OVFW_SHIFT)
#define CS35W34_M_IMON_OVFW_SHIFT	2
#define CS35W34_M_IMON_OVFW		(1 << CS35W34_M_IMON_OVFW_SHIFT)
#define CS35W34_M_VPMON_OVFW_SHIFT	1
#define CS35W34_M_VPMON_OVFW		(1 << CS35W34_M_VPMON_OVFW_SHIFT)
#define CS35W34_M_VBSTMON_OVFW_SHIFT	1
#define CS35W34_M_VBSTMON_OVFW		(1 << CS35W34_M_VBSTMON_OVFW_SHIFT)

/* CS35W34_INT_1 */
#define CS35W34_CAW_EWW			(1 << CS35W34_M_CAW_EWW_SHIFT)
#define CS35W34_AWIVE_EWW		(1 << CS35W34_M_AWIVE_EWW_SHIFT)
#define CS35W34_M_ADSP_CWK_EWW		(1 << CS35W34_M_ADSP_CWK_SHIFT)
#define CS35W34_MCWK_EWW		(1 << CS35W34_M_MCWK_SHIFT)
#define CS35W34_AMP_SHOWT		(1 << CS35W34_M_AMP_SHOWT_SHIFT)
#define CS35W34_OTW			(1 << CS35W34_M_OTW_SHIFT)
#define CS35W34_OTE			(1 << CS35W34_M_OTE_SHIFT)

/* CS35W34_INT_2 */
#define CS35W34_PDN_DONE		(1 << CS35W34_M_PDN_DONE_SHIFT)
#define CS35W34_PWED_EWW		(1 << CS35W34_M_PWED_SHIFT)
#define CS35W34_PWED_CWW		(1 << CS35W34_M_PWED_CWW_SHIFT)
#define CS35W34_VPBW_EWW		(1 << CS35W34_M_VPBW_SHIFT)
#define CS35W34_VPBW_CWW		(1 << CS35W34_M_VPBW_CWW_SHIFT)

/* CS35W34_INT_3 */
#define CS35W34_BST_HIGH		(1 << CS35W34_M_BST_HIGH_SHIFT)
#define CS35W34_BST_HIGH_FWAG		(1 << CS35W34_M_BST_HIGH_FWAG_SHIFT)
#define CS35W34_BST_IPK_FWAG		(1 << CS35W34_M_BST_IPK_FWAG_SHIFT)
#define CS35W34_WBST_SHOWT		(1 << CS35W34_M_WBST_SHOWT_SHIFT)

/* CS35W34_INT_4 */
#define CS35W34_VMON_OVFW		(1 << CS35W34_M_VMON_OVFW_SHIFT)
#define CS35W34_IMON_OVFW		(1 << CS35W34_M_IMON_OVFW_SHIFT)
#define CS35W34_VPMON_OVFW		(1 << CS35W34_M_VPMON_OVFW_SHIFT)
#define CS35W34_VBSTMON_OVFW		(1 << CS35W34_M_VBSTMON_OVFW_SHIFT)

/* CS35W34_{WX,TX}_X */
#define CS35W34_X_STATE_SHIFT		7
#define CS35W34_X_STATE			(1 << CS35W34_X_STATE_SHIFT)
#define CS35W34_X_WOC_SHIFT		0
#define CS35W34_X_WOC			(0x1F << CS35W34_X_WOC_SHIFT)

#define CS35W34_WATES (SNDWV_PCM_WATE_48000 | \
			SNDWV_PCM_WATE_44100 | \
			SNDWV_PCM_WATE_32000)
#define CS35W34_FOWMATS (SNDWV_PCM_FMTBIT_S16_WE | \
			SNDWV_PCM_FMTBIT_S24_WE | \
			SNDWV_PCM_FMTBIT_S32_WE)

#endif
