
*** Running vivado
    with args -log meisha_ila_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source meisha_ila_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source meisha_ila_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1327.141 ; gain = 306.430 ; free physical = 2000759 ; free virtual = 2022698
INFO: [Synth 8-638] synthesizing module 'meisha_ila_0_0' [/home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_ila_0_0/synth/meisha_ila_0_0.v:84]
INFO: [Synth 8-638] synthesizing module 'CFGLUT5' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-256] done synthesizing module 'CFGLUT5' (8#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:998]
INFO: [Synth 8-638] synthesizing module 'CARRY4' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-256] done synthesizing module 'CARRY4' (9#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:961]
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (19#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43478]
INFO: [Synth 8-638] synthesizing module 'SRL16E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-256] done synthesizing module 'SRL16E' (21#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43328]
INFO: [Synth 8-638] synthesizing module 'SRLC16E' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-256] done synthesizing module 'SRLC16E' (23#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:43417]
INFO: [Synth 8-638] synthesizing module 'FDRE' [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'FDRE' (28#1) [/eda/vivado2016/Vivado/2016.4/scripts/rt/data/unisim_comp.v:3964]
INFO: [Synth 8-256] done synthesizing module 'meisha_ila_0_0' (48#1) [/home/test/vivado_prj/10.11/meisha_ok_2/meisha.srcs/sources_1/bd/meisha/ip/meisha_ila_0_0/synth/meisha_ila_0_0.v:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1636.527 ; gain = 615.816 ; free physical = 2000448 ; free virtual = 2022387
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:58 ; elapsed = 00:00:59 . Memory (MB): peak = 1636.527 ; gain = 615.816 ; free physical = 2000448 ; free virtual = 2022388
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1882.555 ; gain = 0.004 ; free physical = 2000314 ; free virtual = 2022254
Finished Constraint Validation : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000311 ; free virtual = 2022251
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:14 ; elapsed = 00:01:14 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000311 ; free virtual = 2022251
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:15 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000311 ; free virtual = 2022251
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:16 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000303 ; free virtual = 2022243
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:19 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000293 ; free virtual = 2022233
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000277 ; free virtual = 2022217
Finished Timing Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000267 ; free virtual = 2022207
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:27 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000288 ; free virtual = 2022228
Finished IO Insertion : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000288 ; free virtual = 2022228
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000288 ; free virtual = 2022228
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000288 ; free virtual = 2022228
Finished Renaming Generated Ports : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000288 ; free virtual = 2022228
Finished Handling Custom Attributes : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000288 ; free virtual = 2022228
Finished Renaming Generated Nets : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000288 ; free virtual = 2022228

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    30|
|2     |CFGLUT5    |    54|
|3     |LUT1       |    57|
|4     |LUT2       |    40|
|5     |LUT3       |    98|
|6     |LUT4       |    90|
|7     |LUT5       |    94|
|8     |LUT6       |   456|
|9     |MUXF7      |    66|
|10    |MUXF8      |    27|
|11    |RAMB36E1   |    48|
|12    |RAMB36E1_1 |     7|
|13    |RAMB36E1_2 |     7|
|14    |SRL16E     |    37|
|15    |SRLC16E    |     2|
|16    |SRLC32E    |    17|
|17    |FDRE       |  1077|
|18    |FDSE       |     9|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1882.555 ; gain = 861.844 ; free physical = 2000288 ; free virtual = 2022228
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:26 . Memory (MB): peak = 1882.555 ; gain = 720.344 ; free physical = 2000275 ; free virtual = 2022214
