\doxysection{stm32g0xx\+\_\+hal\+\_\+rcc.\+h}
\label{stm32g0xx__hal__rcc_8h_source}\index{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_rcc.h@{Drivers/STM32G0xx\_HAL\_Driver/Inc/stm32g0xx\_hal\_rcc.h}}
\textbf{ Go to the documentation of this file.}
\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ }
\DoxyCodeLine{00018\ \textcolor{comment}{/*\ Define\ to\ prevent\ recursive\ inclusion\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00019\ \textcolor{preprocessor}{\#ifndef\ STM32G0xx\_HAL\_RCC\_H}}
\DoxyCodeLine{00020\ \textcolor{preprocessor}{\#define\ STM32G0xx\_HAL\_RCC\_H}}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{00023\ \textcolor{keyword}{extern}\ \textcolor{stringliteral}{"{}C"{}}\ \{}
\DoxyCodeLine{00024\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{00025\ }
\DoxyCodeLine{00026\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00027\ \textcolor{preprocessor}{\#include\ "{}stm32g0xx\_hal\_def.h"{}}}
\DoxyCodeLine{00028\ \textcolor{preprocessor}{\#include\ "{}stm32g0xx\_ll\_rcc.h"{}}}
\DoxyCodeLine{00029\ }
\DoxyCodeLine{00038\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00042\ \textcolor{comment}{/*\ Defines\ used\ for\ Flags\ */}}
\DoxyCodeLine{00043\ \textcolor{preprocessor}{\#define\ CR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ \ 1U}}
\DoxyCodeLine{00044\ \textcolor{preprocessor}{\#define\ BDCR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ 2U}}
\DoxyCodeLine{00045\ \textcolor{preprocessor}{\#define\ CSR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ \ \ 3U}}
\DoxyCodeLine{00046\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00047\ \textcolor{preprocessor}{\#define\ CRRCR\_REG\_INDEX\ \ \ \ \ \ \ \ \ \ \ 4U}}
\DoxyCodeLine{00048\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00049\ }
\DoxyCodeLine{00050\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_MASK\ \ \ \ \ \ \ \ \ \ \ \ \ 0x1FU}}
\DoxyCodeLine{00051\ }
\DoxyCodeLine{00052\ \textcolor{comment}{/*\ Define\ used\ for\ IS\_RCC\_CLOCKTYPE()\ */}}
\DoxyCodeLine{00053\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CLOCKTYPE\_SYSCLK\ |\ RCC\_CLOCKTYPE\_HCLK\ |\ RCC\_CLOCKTYPE\_PCLK1)\ \ }}
\DoxyCodeLine{00058\ \textcolor{comment}{/*\ Private\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00063\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00064\ \textcolor{preprocessor}{\#define\ IS\_RCC\_OSCILLATORTYPE(\_\_OSCILLATOR\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00065\ \textcolor{preprocessor}{\ \ (((\_\_OSCILLATOR\_\_)\ ==\ RCC\_OSCILLATORTYPE\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00066\ \textcolor{preprocessor}{\ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_HSE)\ ==\ RCC\_OSCILLATORTYPE\_HSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00067\ \textcolor{preprocessor}{\ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_HSI)\ ==\ RCC\_OSCILLATORTYPE\_HSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00068\ \textcolor{preprocessor}{\ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_HSI48)\ ==\ RCC\_OSCILLATORTYPE\_HSI48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00069\ \textcolor{preprocessor}{\ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_LSI)\ ==\ RCC\_OSCILLATORTYPE\_LSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00070\ \textcolor{preprocessor}{\ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_LSE)\ ==\ RCC\_OSCILLATORTYPE\_LSE))}}
\DoxyCodeLine{00071\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00072\ \textcolor{preprocessor}{\#define\ IS\_RCC\_OSCILLATORTYPE(\_\_OSCILLATOR\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{00073\ \textcolor{preprocessor}{\ \ (((\_\_OSCILLATOR\_\_)\ ==\ RCC\_OSCILLATORTYPE\_NONE)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00074\ \textcolor{preprocessor}{\ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_HSE)\ ==\ RCC\_OSCILLATORTYPE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00075\ \textcolor{preprocessor}{\ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_HSI)\ ==\ RCC\_OSCILLATORTYPE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00076\ \textcolor{preprocessor}{\ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_LSI)\ ==\ RCC\_OSCILLATORTYPE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00077\ \textcolor{preprocessor}{\ \ \ (((\_\_OSCILLATOR\_\_)\ \&\ RCC\_OSCILLATORTYPE\_LSE)\ ==\ RCC\_OSCILLATORTYPE\_LSE))}}
\DoxyCodeLine{00078\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00079\ }
\DoxyCodeLine{00080\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSE(\_\_HSE\_\_)\ \ (((\_\_HSE\_\_)\ ==\ RCC\_HSE\_OFF)\ ||\ ((\_\_HSE\_\_)\ ==\ RCC\_HSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00081\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HSE\_\_)\ ==\ RCC\_HSE\_BYPASS))}}
\DoxyCodeLine{00082\ }
\DoxyCodeLine{00083\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE(\_\_LSE\_\_)\ \ (((\_\_LSE\_\_)\ ==\ RCC\_LSE\_OFF)\ ||\ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_ON)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_LSE\_\_)\ ==\ RCC\_LSE\_BYPASS))}}
\DoxyCodeLine{00085\ }
\DoxyCodeLine{00086\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI(\_\_HSI\_\_)\ \ (((\_\_HSI\_\_)\ ==\ RCC\_HSI\_OFF)\ ||\ ((\_\_HSI\_\_)\ ==\ RCC\_HSI\_ON))}}
\DoxyCodeLine{00087\ }
\DoxyCodeLine{00088\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00089\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI48(\_\_HSI48\_\_)\ \ (((\_\_HSI48\_\_)\ ==\ RCC\_HSI48\_OFF)\ ||\ ((\_\_HSI48\_\_)\ ==\ RCC\_HSI48\_ON))}}
\DoxyCodeLine{00090\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00091\ }
\DoxyCodeLine{00092\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSI\_CALIBRATION\_VALUE(\_\_VALUE\_\_)\ ((\_\_VALUE\_\_)\ <=\ (uint32\_t)127U)}}
\DoxyCodeLine{00093\ }
\DoxyCodeLine{00094\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HSIDIV(\_\_DIV\_\_)\ (((\_\_DIV\_\_)\ ==\ RCC\_HSI\_DIV1)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_HSI\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00095\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_HSI\_DIV4)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_HSI\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00096\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_HSI\_DIV16)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_HSI\_DIV32)||\ \(\backslash\)}}
\DoxyCodeLine{00097\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_HSI\_DIV64)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_HSI\_DIV128))}}
\DoxyCodeLine{00098\ }
\DoxyCodeLine{00099\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSI(\_\_LSI\_\_)\ \ (((\_\_LSI\_\_)\ ==\ RCC\_LSI\_OFF)\ ||\ ((\_\_LSI\_\_)\ ==\ RCC\_LSI\_ON))}}
\DoxyCodeLine{00100\ }
\DoxyCodeLine{00101\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLL(\_\_PLL\_\_)\ (((\_\_PLL\_\_)\ ==\ RCC\_PLL\_NONE)\ ||((\_\_PLL\_\_)\ ==\ RCC\_PLL\_OFF)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PLL\_\_)\ ==\ RCC\_PLL\_ON))}}
\DoxyCodeLine{00103\ }
\DoxyCodeLine{00104\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00105\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_HSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00106\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_PLLSOURCE\_HSE))}}
\DoxyCodeLine{00107\ }
\DoxyCodeLine{00108\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLM\_VALUE(\_\_VALUE\_\_)\ (((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV1)\ ||\ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV3)\ ||\ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV4)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00110\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV5)\ ||\ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV6)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV7)\ ||\ ((\_\_VALUE\_\_)\ ==\ RCC\_PLLM\_DIV8))}}
\DoxyCodeLine{00112\ }
\DoxyCodeLine{00113\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLN\_VALUE(\_\_VALUE\_\_)\ ((8U\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ 86U))}}
\DoxyCodeLine{00114\ }
\DoxyCodeLine{00115\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLP\_VALUE(\_\_VALUE\_\_)\ ((RCC\_PLLP\_DIV2\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ RCC\_PLLP\_DIV32))}}
\DoxyCodeLine{00116\ }
\DoxyCodeLine{00117\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLQ\_SUPPORT)}}
\DoxyCodeLine{00118\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLQ\_VALUE(\_\_VALUE\_\_)\ ((RCC\_PLLQ\_DIV2\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ RCC\_PLLQ\_DIV8))}}
\DoxyCodeLine{00119\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLQ\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00120\ }
\DoxyCodeLine{00121\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PLLR\_VALUE(\_\_VALUE\_\_)\ ((RCC\_PLLR\_DIV2\ <=\ (\_\_VALUE\_\_))\ \&\&\ ((\_\_VALUE\_\_)\ <=\ RCC\_PLLR\_DIV8))}}
\DoxyCodeLine{00122\ }
\DoxyCodeLine{00123\ \textcolor{preprocessor}{\#define\ IS\_RCC\_CLOCKTYPE(\_\_CLK\_\_)\ \ ((((\_\_CLK\_\_)\(\backslash\)}}
\DoxyCodeLine{00124\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \&\ RCC\_CLOCKTYPE\_ALL)\ !=\ 0x00UL)\ \&\&\ (((\_\_CLK\_\_)\ \&\ \string~RCC\_CLOCKTYPE\_ALL)\ ==\ 0x00UL))}}
\DoxyCodeLine{00125\ }
\DoxyCodeLine{00126\ \textcolor{preprocessor}{\#define\ IS\_RCC\_SYSCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_HSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_HSE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_LSE)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00129\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_LSI)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_SYSCLKSOURCE\_PLLCLK))}}
\DoxyCodeLine{00131\ }
\DoxyCodeLine{00132\ \textcolor{preprocessor}{\#define\ IS\_RCC\_HCLK(\_\_HCLK\_\_)\ (((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV1)\ \ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00133\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV4)\ \ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00134\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV16)\ \ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV64)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV128)\ ||\ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV256)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_HCLK\_\_)\ ==\ RCC\_SYSCLK\_DIV512))}}
\DoxyCodeLine{00137\ }
\DoxyCodeLine{00138\ \textcolor{preprocessor}{\#define\ IS\_RCC\_PCLK(\_\_PCLK\_\_)\ (((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV1)\ ||\ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV2)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV4)\ ||\ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV8)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_PCLK\_\_)\ ==\ RCC\_HCLK\_DIV16))}}
\DoxyCodeLine{00141\ }
\DoxyCodeLine{00142\ \textcolor{preprocessor}{\#define\ IS\_RCC\_RTCCLKSOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_NONE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00143\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_LSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_RTCCLKSOURCE\_HSE\_DIV32))}}
\DoxyCodeLine{00146\ }
\DoxyCodeLine{00147\ \textcolor{preprocessor}{\#if\ defined(RCC\_MCO2\_SUPPORT)}}
\DoxyCodeLine{00148\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO(\_\_MCOX\_\_)\ (\ ((\_\_MCOX\_\_)\ ==\ RCC\_MCO1)\ ||\ ((\_\_MCOX\_\_)\ ==\ RCC\_MCO2)\ )}}
\DoxyCodeLine{00149\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00150\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO(\_\_MCOX\_\_)\ ((\_\_MCOX\_\_)\ ==\ RCC\_MCO1)}}
\DoxyCodeLine{00151\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_MCO2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00152\ }
\DoxyCodeLine{00153\ \textcolor{preprocessor}{\#if\ defined(STM32G0C1xx)\ ||\ defined(STM32G0B1xx)}}
\DoxyCodeLine{00154\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_NOCLOCK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_SYSCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00156\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSI)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSI48)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSE)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00160\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSI)\ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00161\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00162\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLPCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00163\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLQCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_RTCCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_RTC\_WKUP))}}
\DoxyCodeLine{00166\ \textcolor{preprocessor}{\#elif\ defined(STM32G0B0xx)}}
\DoxyCodeLine{00167\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_NOCLOCK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_SYSCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00170\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00171\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00172\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00173\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLPCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLQCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00176\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_RTCCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_RTC\_WKUP))}}
\DoxyCodeLine{00178\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00179\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO1SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_NOCLOCK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00180\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_SYSCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00181\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00182\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_HSE)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00183\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_PLLCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSI)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO1SOURCE\_LSE))}}
\DoxyCodeLine{00186\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0C1xx\ ||\ STM32G0B1xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00187\ }
\DoxyCodeLine{00188\ \textcolor{preprocessor}{\#if\ defined(STM32G0C1xx)\ ||\ defined(STM32G0B1xx)\ ||\ defined(STM32G0B0xx)}}
\DoxyCodeLine{00189\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCODIV(\_\_DIV\_\_)\ (((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_1)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00190\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_4)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00191\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_16)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_32)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00192\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_64)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_128)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00193\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_256)||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_512)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_1024))}}
\DoxyCodeLine{00195\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00196\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCODIV(\_\_DIV\_\_)\ (((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_1)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_2)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_4)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_8)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_16)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_32)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_64)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCODIV\_128))}}
\DoxyCodeLine{00200\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0C1xx\ ||\ STM32G0B1xx\ ||\ STM32G0B0xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00201\ }
\DoxyCodeLine{00202\ \textcolor{preprocessor}{\#if\ defined(RCC\_MCO2\_SUPPORT)}}
\DoxyCodeLine{00203\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00204\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO2SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_NOCLOCK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00205\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_SYSCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_HSI48)\ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_HSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_HSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00209\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_PLLCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00210\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_LSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_PLLPCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00213\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_PLLQCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_RTCCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_RTC\_WKUP))}}
\DoxyCodeLine{00216\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{00217\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO2SOURCE(\_\_SOURCE\_\_)\ (((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_NOCLOCK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00218\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_SYSCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00219\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_HSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_HSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_PLLCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00222\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_LSI)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_LSE)\ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_PLLPCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_PLLQCLK)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00226\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_RTCCLK)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00227\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_SOURCE\_\_)\ ==\ RCC\_MCO2SOURCE\_RTC\_WKUP))}}
\DoxyCodeLine{00228\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00229\ \textcolor{preprocessor}{\#define\ IS\_RCC\_MCO2DIV(\_\_DIV\_\_)\ (((\_\_DIV\_\_)\ ==\ RCC\_MCO2DIV\_1)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCO2DIV\_2)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCO2DIV\_4)\ \ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCO2DIV\_8)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCO2DIV\_16)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCO2DIV\_32)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00232\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCO2DIV\_64)\ ||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCO2DIV\_128)||\ \(\backslash\)}}
\DoxyCodeLine{00233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCO2DIV\_256)||\ ((\_\_DIV\_\_)\ ==\ RCC\_MCO2DIV\_512)||\ \(\backslash\)}}
\DoxyCodeLine{00234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DIV\_\_)\ ==\ RCC\_MCO2DIV\_1024))}}
\DoxyCodeLine{00235\ }
\DoxyCodeLine{00236\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_MCO2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00237\ }
\DoxyCodeLine{00238\ \textcolor{preprocessor}{\#define\ IS\_RCC\_LSE\_DRIVE(\_\_DRIVE\_\_)\ (((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_LOW)\ \ \ \ \ \ \ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00239\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_MEDIUMLOW)\ \ ||\ \(\backslash\)}}
\DoxyCodeLine{00240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_MEDIUMHIGH)\ ||\ \(\backslash\)}}
\DoxyCodeLine{00241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((\_\_DRIVE\_\_)\ ==\ RCC\_LSEDRIVE\_HIGH))}}
\DoxyCodeLine{00242\ }
\DoxyCodeLine{00247\ \textcolor{comment}{/*\ Exported\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00255\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00256\ \{}
\DoxyCodeLine{00257\ \ \ uint32\_t\ PLLState;\ \ \ }
\DoxyCodeLine{00260\ \ \ uint32\_t\ PLLSource;\ \ }
\DoxyCodeLine{00263\ \ \ uint32\_t\ PLLM;\ \ \ \ \ \ \ }
\DoxyCodeLine{00266\ \ \ uint32\_t\ PLLN;\ \ \ \ \ \ \ }
\DoxyCodeLine{00269\ \ \ uint32\_t\ PLLP;\ \ \ \ \ \ \ }
\DoxyCodeLine{00273\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLQ\_SUPPORT)}}
\DoxyCodeLine{00274\ \ \ uint32\_t\ PLLQ;\ \ \ \ \ \ \ }
\DoxyCodeLine{00277\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLQ\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00278\ }
\DoxyCodeLine{00279\ \ \ uint32\_t\ PLLR;\ \ \ \ \ \ \ }
\DoxyCodeLine{00283\ \}\ RCC\_PLLInitTypeDef;}
\DoxyCodeLine{00284\ }
\DoxyCodeLine{00288\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00289\ \{}
\DoxyCodeLine{00290\ \ \ uint32\_t\ OscillatorType;\ \ \ \ \ \ \ }
\DoxyCodeLine{00293\ \ \ uint32\_t\ HSEState;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00296\ \ \ uint32\_t\ LSEState;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00299\ \ \ uint32\_t\ HSIState;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00302\ \ \ uint32\_t\ HSIDiv;\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00305\ \ \ uint32\_t\ HSICalibrationValue;\ \ }
\DoxyCodeLine{00308\ \ \ uint32\_t\ LSIState;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00311\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00312\ \ \ uint32\_t\ HSI48State;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00315\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00316\ }
\DoxyCodeLine{00317\ \ \ RCC\_PLLInitTypeDef\ PLL;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00319\ \}\ RCC\_OscInitTypeDef;}
\DoxyCodeLine{00320\ }
\DoxyCodeLine{00324\ \textcolor{keyword}{typedef}\ \textcolor{keyword}{struct}}
\DoxyCodeLine{00325\ \{}
\DoxyCodeLine{00326\ \ \ uint32\_t\ ClockType;\ \ \ \ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00329\ \ \ uint32\_t\ SYSCLKSource;\ \ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00332\ \ \ uint32\_t\ AHBCLKDivider;\ \ \ \ \ \ \ \ \ }
\DoxyCodeLine{00335\ \ \ uint32\_t\ APB1CLKDivider;\ \ \ \ \ \ \ \ }
\DoxyCodeLine{00339\ \}\ RCC\_ClkInitTypeDef;}
\DoxyCodeLine{00340\ }
\DoxyCodeLine{00345\ \textcolor{comment}{/*\ Exported\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00353\ \textcolor{preprocessor}{\#define\ RCC\_DBP\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ 2U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }\textcolor{comment}{/*\ 2\ ms\ (minimum\ Tick\ +\ 1)\ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00354\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_TIMEOUT\_VALUE\ \ \ \ \ \ \ \ \ \ LSE\_STARTUP\_TIMEOUT\ \ }\textcolor{comment}{/*\ LSE\ timeout\ in\ ms\ \ \ \ \ \ \ \ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00362\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_NONE\ \ \ \ \ \ \ \ 0x00000000U\ \ \ }}
\DoxyCodeLine{00363\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSE\ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ }}
\DoxyCodeLine{00364\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI\ \ \ \ \ \ \ \ \ 0x00000002U\ \ \ }}
\DoxyCodeLine{00365\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSE\ \ \ \ \ \ \ \ \ 0x00000004U\ \ \ }}
\DoxyCodeLine{00366\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_LSI\ \ \ \ \ \ \ \ \ 0x00000008U\ \ \ }}
\DoxyCodeLine{00367\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00368\ \textcolor{preprocessor}{\#define\ RCC\_OSCILLATORTYPE\_HSI48\ \ \ \ \ \ \ 0x00000020U\ \ \ }}
\DoxyCodeLine{00369\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00370\ }
\DoxyCodeLine{00378\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00379\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00380\ \textcolor{preprocessor}{\#define\ RCC\_HSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CR\_HSEBYP\ |\ RCC\_CR\_HSEON)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00388\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00389\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00390\ \textcolor{preprocessor}{\#define\ RCC\_LSE\_BYPASS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_BDCR\_LSEBYP\ |\ RCC\_BDCR\_LSEON)\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00398\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00399\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSION\ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00401\ \textcolor{preprocessor}{\#define\ RCC\_HSICALIBRATION\_DEFAULT\ \ \ \ \ 64U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00409\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00410\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIDIV\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00411\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIDIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00412\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CR\_HSIDIV\_1|RCC\_CR\_HSIDIV\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00413\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSIDIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00414\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_DIV32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CR\_HSIDIV\_2|RCC\_CR\_HSIDIV\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00415\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CR\_HSIDIV\_2|RCC\_CR\_HSIDIV\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00416\ \textcolor{preprocessor}{\#define\ RCC\_HSI\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CR\_HSIDIV\_2|RCC\_CR\_HSIDIV\_1|RCC\_CR\_HSIDIV\_0)\ \ }}
\DoxyCodeLine{00424\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00425\ \textcolor{preprocessor}{\#define\ RCC\_LSI\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LSION\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00430\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00434\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ }}
\DoxyCodeLine{00435\ \textcolor{preprocessor}{\#define\ RCC\_HSI48\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CR\_HSI48ON\ \ \ \ }}
\DoxyCodeLine{00439\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00440\ }
\DoxyCodeLine{00444\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ }}
\DoxyCodeLine{00445\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_OFF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ }}
\DoxyCodeLine{00446\ \textcolor{preprocessor}{\#define\ RCC\_PLL\_ON\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ }}
\DoxyCodeLine{00454\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00455\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLM\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00456\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLM\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00457\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_1\ |\ RCC\_PLLCFGR\_PLLM\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00458\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLM\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00459\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00460\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00461\ \textcolor{preprocessor}{\#define\ RCC\_PLLM\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLM\_2\ |\ RCC\_PLLCFGR\_PLLM\_1|\ RCC\_PLLCFGR\_PLLM\_0)\ \ }}
\DoxyCodeLine{00469\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00470\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00471\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_1\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00472\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00473\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_2\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00474\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_2\ |\ RCC\_PLLCFGR\_PLLP\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00475\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_2\ |\ RCC\_PLLCFGR\_PLLP\_1\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00476\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV9\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00477\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV10\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00478\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV11\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00479\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV12\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_1\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00480\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV13\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00481\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV14\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_2\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00482\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV15\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_2\ |\ RCC\_PLLCFGR\_PLLP\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00483\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_2\ |\ RCC\_PLLCFGR\_PLLP\_1\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00484\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV17\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00485\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV18\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00486\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV19\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00487\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV20\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_1\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00488\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV21\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00489\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV22\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_2\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00490\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV23\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_2\ |\ RCC\_PLLCFGR\_PLLP\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00491\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV24\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_2\ |\ RCC\_PLLCFGR\_PLLP\_1\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00492\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV25\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_3)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00493\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV26\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00494\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV27\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00495\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV28\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_1\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00496\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV29\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00497\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV30\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_2\ |\ RCC\_PLLCFGR\_PLLP\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00498\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV31\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_2\ |\ RCC\_PLLCFGR\_PLLP\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00499\ \textcolor{preprocessor}{\#define\ RCC\_PLLP\_DIV32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLP\_4\ |\ RCC\_PLLCFGR\_PLLP\_3\ |\ RCC\_PLLCFGR\_PLLP\_2\ |\ RCC\_PLLCFGR\_PLLP\_1\ |\ RCC\_PLLCFGR\_PLLP\_0)\ }}
\DoxyCodeLine{00504\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLQ\_SUPPORT)}}
\DoxyCodeLine{00508\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00509\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00510\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_1\ |\ RCC\_PLLCFGR\_PLLQ\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00511\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQ\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00512\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2\ |\ RCC\_PLLCFGR\_PLLQ\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00513\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2\ |\ RCC\_PLLCFGR\_PLLQ\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00514\ \textcolor{preprocessor}{\#define\ RCC\_PLLQ\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLQ\_2\ |RCC\_PLLCFGR\_PLLQ\_1\ |\ RCC\_PLLCFGR\_PLLQ\_0)\ \ }}
\DoxyCodeLine{00517\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLQ\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00518\ }
\DoxyCodeLine{00522\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLR\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00523\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLR\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00524\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_1\ |\ RCC\_PLLCFGR\_PLLR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00525\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV5\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLR\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00526\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV6\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2\ |\ RCC\_PLLCFGR\_PLLR\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00527\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV7\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2\ |\ RCC\_PLLCFGR\_PLLR\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00528\ \textcolor{preprocessor}{\#define\ RCC\_PLLR\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLR\_2\ |\ RCC\_PLLCFGR\_PLLR\_1\ |\ RCC\_PLLCFGR\_PLLR\_0)\ }}
\DoxyCodeLine{00535\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00536\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSI\ \ }}
\DoxyCodeLine{00537\ \textcolor{preprocessor}{\#define\ RCC\_PLLSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLSRC\_HSE\ \ }}
\DoxyCodeLine{00545\ \textcolor{preprocessor}{\#define\ RCC\_PLLPCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLPEN\ \ \ \ \ \ }}
\DoxyCodeLine{00546\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLQ\_SUPPORT)}}
\DoxyCodeLine{00547\ \textcolor{preprocessor}{\#define\ RCC\_PLLQCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLQEN\ \ \ \ \ \ }}
\DoxyCodeLine{00548\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLQ\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00549\ \textcolor{preprocessor}{\#define\ RCC\_PLLRCLK\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLREN\ \ \ \ \ \ }}
\DoxyCodeLine{00558\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_SYSCLK\ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ }}
\DoxyCodeLine{00559\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_HCLK\ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000002U\ \ }}
\DoxyCodeLine{00560\ \textcolor{preprocessor}{\#define\ RCC\_CLOCKTYPE\_PCLK1\ \ \ \ \ \ \ \ \ \ \ \ 0x00000004U\ \ }}
\DoxyCodeLine{00568\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00569\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00570\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_PLLCLK\ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00571\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_SW\_1\ |\ RCC\_CFGR\_SW\_0)\ \ \ }}
\DoxyCodeLine{00572\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_SW\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00580\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSI\ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00581\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_HSE\ \ \ \ RCC\_CFGR\_SWS\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00582\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_PLLCLK\ RCC\_CFGR\_SWS\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00583\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_LSI\ \ \ \ (RCC\_CFGR\_SWS\_1\ |\ RCC\_CFGR\_SWS\_0)\ }}
\DoxyCodeLine{00584\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLKSOURCE\_STATUS\_LSE\ \ \ \ RCC\_CFGR\_SWS\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00592\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00593\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_HPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00594\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00595\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00596\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_1\ |\ RCC\_CFGR\_HPRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00597\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_2)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00598\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV128\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_2\ |\ RCC\_CFGR\_HPRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00599\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV256\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_2\ |\ RCC\_CFGR\_HPRE\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00600\ \textcolor{preprocessor}{\#define\ RCC\_SYSCLK\_DIV512\ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_HPRE\_3\ |\ RCC\_CFGR\_HPRE\_2\ |\ RCC\_CFGR\_HPRE\_1\ |\ RCC\_CFGR\_HPRE\_0)\ }}
\DoxyCodeLine{00608\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00609\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_PPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00610\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_PPRE\_2\ |\ RCC\_CFGR\_PPRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00611\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_PPRE\_2\ |\ RCC\_CFGR\_PPRE\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00612\ \textcolor{preprocessor}{\#define\ RCC\_HCLK\_DIV16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_PPRE\_2\ |\ RCC\_CFGR\_PPRE\_1\ |\ RCC\_CFGR\_PPRE\_0)\ }}
\DoxyCodeLine{00620\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_NONE\ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00621\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_0\ \ \ \ \ \ }}
\DoxyCodeLine{00622\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_RTCSEL\_1\ \ \ \ \ \ }}
\DoxyCodeLine{00623\ \textcolor{preprocessor}{\#define\ RCC\_RTCCLKSOURCE\_HSE\_DIV32\ \ \ \ \ RCC\_BDCR\_RTCSEL\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00631\ \textcolor{preprocessor}{\#define\ RCC\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U}}
\DoxyCodeLine{00632\ \textcolor{preprocessor}{\#if\ defined(RCC\_MCO2\_SUPPORT)}}
\DoxyCodeLine{00633\ \textcolor{preprocessor}{\#define\ RCC\_MCO2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000001U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00634\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_MCO2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00635\ }
\DoxyCodeLine{00636\ \textcolor{preprocessor}{\#define\ RCC\_MCO\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_MCO1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00644\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_NOCLOCK\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00645\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00646\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00647\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI48\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00648\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00649\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|\ RCC\_CFGR\_MCOSEL\_1)\ }}
\DoxyCodeLine{00650\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00651\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_2)\ \ }}
\DoxyCodeLine{00652\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2)\ \ }}
\DoxyCodeLine{00653\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_0|RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_2)\ }}
\DoxyCodeLine{00654\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCOSEL\_3)}}
\DoxyCodeLine{00655\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_PLLPCLK\ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOSEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00656\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_PLLQCLK\ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_3|RCC\_CFGR\_MCOSEL\_0)\ \ \ }}
\DoxyCodeLine{00657\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_RTCCLK\ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_3|RCC\_CFGR\_MCOSEL\_1)\ \ \ }}
\DoxyCodeLine{00658\ \textcolor{preprocessor}{\#define\ RCC\_MCO1SOURCE\_RTC\_WKUP\ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOSEL\_3|RCC\_CFGR\_MCOSEL\_1|RCC\_CFGR\_MCOSEL\_0)\ }}
\DoxyCodeLine{00659\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCOSEL\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00667\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00668\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00669\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00670\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOPRE\_1\ |\ RCC\_CFGR\_MCOPRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00671\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00672\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOPRE\_2\ |\ RCC\_CFGR\_MCOPRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00673\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOPRE\_2\ |\ RCC\_CFGR\_MCOPRE\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00674\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOPRE\_2\ |\ RCC\_CFGR\_MCOPRE\_1\ |\ RCC\_CFGR\_MCOPRE\_0)\ }}
\DoxyCodeLine{00675\ \textcolor{preprocessor}{\#if\ defined(RCC\_CFGR\_MCOPRE\_3)}}
\DoxyCodeLine{00676\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCOPRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00677\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOPRE\_3\ |\ RCC\_CFGR\_MCOPRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00678\ \textcolor{preprocessor}{\#define\ RCC\_MCODIV\_1024\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCOPRE\_3\ |\ RCC\_CFGR\_MCOPRE\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00679\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_CFGR\_MCOSEL\_3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00684\ \textcolor{preprocessor}{\#if\ defined(RCC\_MCO2\_SUPPORT)}}
\DoxyCodeLine{00688\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_NOCLOCK\ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00689\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_SYSCLK\ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2SEL\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00690\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00691\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_HSI48\ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2SEL\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00692\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00693\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_HSI\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2SEL\_1|\ RCC\_CFGR\_MCO2SEL\_0)\ }}
\DoxyCodeLine{00694\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_HSE\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2SEL\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00695\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_PLLCLK\ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2SEL\_2|RCC\_CFGR\_MCO2SEL\_0)\ \ }}
\DoxyCodeLine{00696\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_LSI\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2SEL\_2|RCC\_CFGR\_MCO2SEL\_1)\ \ }}
\DoxyCodeLine{00697\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_LSE\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2SEL\_2|RCC\_CFGR\_MCO2SEL\_1|RCC\_CFGR\_MCO2SEL\_0)\ }}
\DoxyCodeLine{00698\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_PLLPCLK\ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2SEL\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00699\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_PLLQCLK\ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2SEL\_3|RCC\_CFGR\_MCO2SEL\_0)\ \ }}
\DoxyCodeLine{00700\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_RTCCLK\ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2SEL\_3|RCC\_CFGR\_MCO2SEL\_1)\ \ }}
\DoxyCodeLine{00701\ \textcolor{preprocessor}{\#define\ RCC\_MCO2SOURCE\_RTC\_WKUP\ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2SEL\_3|RCC\_CFGR\_MCO2SEL\_1|RCC\_CFGR\_MCO2SEL\_0)\ }}
\DoxyCodeLine{00709\ \textcolor{preprocessor}{\#define\ RCC\_MCO2DIV\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00710\ \textcolor{preprocessor}{\#define\ RCC\_MCO2DIV\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2PRE\_0\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00711\ \textcolor{preprocessor}{\#define\ RCC\_MCO2DIV\_4\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2PRE\_1\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00712\ \textcolor{preprocessor}{\#define\ RCC\_MCO2DIV\_8\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2PRE\_1\ |\ RCC\_CFGR\_MCO2PRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00713\ \textcolor{preprocessor}{\#define\ RCC\_MCO2DIV\_16\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2PRE\_2\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00714\ \textcolor{preprocessor}{\#define\ RCC\_MCO2DIV\_32\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2PRE\_2\ |\ RCC\_CFGR\_MCO2PRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00715\ \textcolor{preprocessor}{\#define\ RCC\_MCO2DIV\_64\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2PRE\_2\ |\ RCC\_CFGR\_MCO2PRE\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00716\ \textcolor{preprocessor}{\#define\ RCC\_MCO2DIV\_128\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2PRE\_2\ |\ RCC\_CFGR\_MCO2PRE\_1\ |\ RCC\_CFGR\_MCO2PRE\_0)\ }}
\DoxyCodeLine{00717\ \textcolor{preprocessor}{\#define\ RCC\_MCO2DIV\_256\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CFGR\_MCO2PRE\_3\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00718\ \textcolor{preprocessor}{\#define\ RCC\_MCO2DIV\_512\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2PRE\_3\ |\ RCC\_CFGR\_MCO2PRE\_0)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00719\ \textcolor{preprocessor}{\#define\ RCC\_MCO2DIV\_1024\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_CFGR\_MCO2PRE\_3\ |\ RCC\_CFGR\_MCO2PRE\_1)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00723\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_MCO2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00724\ }
\DoxyCodeLine{00728\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00729\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSERDYF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00730\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSIRDYF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00731\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSERDYF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00732\ \textcolor{preprocessor}{\#define\ RCC\_IT\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_PLLRDYF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00733\ \textcolor{preprocessor}{\#define\ RCC\_IT\_CSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_CSSF\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00734\ \textcolor{preprocessor}{\#define\ RCC\_IT\_LSECSS\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_LSECSSF\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00735\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00736\ \textcolor{preprocessor}{\#define\ RCC\_IT\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CIFR\_HSI48RDYF\ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00737\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00751\ \textcolor{comment}{/*\ Flags\ in\ the\ CR\ register\ */}}
\DoxyCodeLine{00752\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_HSIRDY\_Pos)\ \ }}
\DoxyCodeLine{00753\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_HSERDY\_Pos)\ \ }}
\DoxyCodeLine{00754\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PLLRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_PLLRDY\_Pos)\ \ }}
\DoxyCodeLine{00756\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{00757\ \textcolor{comment}{/*\ Flags\ in\ the\ CR\ register\ */}}
\DoxyCodeLine{00758\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_HSI48RDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CR\_HSI48RDY\_Pos)\ }}
\DoxyCodeLine{00759\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00760\ }
\DoxyCodeLine{00761\ \textcolor{comment}{/*\ Flags\ in\ the\ BDCR\ register\ */}}
\DoxyCodeLine{00762\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSERDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BDCR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_BDCR\_LSERDY\_Pos)\ \ }}
\DoxyCodeLine{00763\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSECSSD\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((BDCR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_BDCR\_LSECSSD\_Pos)\ }}
\DoxyCodeLine{00765\ \textcolor{comment}{/*\ Flags\ in\ the\ CSR\ register\ */}}
\DoxyCodeLine{00766\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LSIRDY\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_LSIRDY\_Pos)\ \ \ \ }}
\DoxyCodeLine{00767\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_OBLRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_OBLRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{00768\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PINRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_PINRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{00769\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_PWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_PWRRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{00770\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_SFTRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_SFTRSTF\_Pos)\ \ \ }}
\DoxyCodeLine{00771\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_IWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_IWDGRSTF\_Pos)\ \ }}
\DoxyCodeLine{00772\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_WWDGRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_WWDGRSTF\_Pos)\ \ }}
\DoxyCodeLine{00773\ \textcolor{preprocessor}{\#define\ RCC\_FLAG\_LPWRRST\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CSR\_REG\_INDEX\ <<\ 5U)\ |\ RCC\_CSR\_LPWRRSTF\_Pos)\ \ }}
\DoxyCodeLine{00782\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_LOW\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ 0x00000000U\ \ \ \ \ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00783\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_MEDIUMLOW\ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_0\ \ \ \ \ \ }}
\DoxyCodeLine{00784\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_MEDIUMHIGH\ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\_1\ \ \ \ \ \ }}
\DoxyCodeLine{00785\ \textcolor{preprocessor}{\#define\ RCC\_LSEDRIVE\_HIGH\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_BDCR\_LSEDRV\ \ \ \ \ \ \ \ }}
\DoxyCodeLine{00793\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_OBL\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_OBLRSTF\ \ \ \ }}
\DoxyCodeLine{00794\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_PIN\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PINRSTF\ \ \ \ }}
\DoxyCodeLine{00795\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_PWR\ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_PWRRSTF\ \ \ \ }}
\DoxyCodeLine{00796\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_SW\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_SFTRSTF\ \ \ \ }}
\DoxyCodeLine{00797\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_IWDG\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_IWDGRSTF\ \ \ }}
\DoxyCodeLine{00798\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_WWDG\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_WWDGRSTF\ \ \ }}
\DoxyCodeLine{00799\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_LPWR\ \ \ \ \ \ \ \ \ \ \ \ RCC\_CSR\_LPWRRSTF\ \ \ }}
\DoxyCodeLine{00800\ \textcolor{preprocessor}{\#define\ RCC\_RESET\_FLAG\_ALL\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_RESET\_FLAG\_OBL\ |\ RCC\_RESET\_FLAG\_PIN\ |\ RCC\_RESET\_FLAG\_PWR\ |\ \(\backslash\)}}
\DoxyCodeLine{00801\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_RESET\_FLAG\_SW\ |\ RCC\_RESET\_FLAG\_IWDG\ |\ RCC\_RESET\_FLAG\_WWDG\ |\ \(\backslash\)}}
\DoxyCodeLine{00802\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_RESET\_FLAG\_LPWR)}}
\DoxyCodeLine{00811\ \textcolor{comment}{/*\ Exported\ macros\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{00812\ }
\DoxyCodeLine{00825\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00826\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00827\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA1EN);\ \(\backslash\)}}
\DoxyCodeLine{00828\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00829\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA1EN);\ \(\backslash\)}}
\DoxyCodeLine{00830\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00831\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00832\ }
\DoxyCodeLine{00833\ \textcolor{preprocessor}{\#if\ defined(DMA2)}}
\DoxyCodeLine{00834\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00835\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00836\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA2EN);\ \(\backslash\)}}
\DoxyCodeLine{00837\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00838\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA2EN);\ \(\backslash\)}}
\DoxyCodeLine{00839\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00840\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00841\ }
\DoxyCodeLine{00842\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00843\ }
\DoxyCodeLine{00844\ }
\DoxyCodeLine{00845\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00846\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00847\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_FLASHEN);\ \(\backslash\)}}
\DoxyCodeLine{00848\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00849\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_FLASHEN);\ \(\backslash\)}}
\DoxyCodeLine{00850\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00851\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00852\ }
\DoxyCodeLine{00853\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00854\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00855\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_CRCEN);\ \(\backslash\)}}
\DoxyCodeLine{00856\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00857\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_CRCEN);\ \(\backslash\)}}
\DoxyCodeLine{00858\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00859\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00860\ }
\DoxyCodeLine{00861\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{00862\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00863\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00864\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_RNGEN);\ \(\backslash\)}}
\DoxyCodeLine{00865\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00866\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_RNGEN);\ \(\backslash\)}}
\DoxyCodeLine{00867\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00868\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00869\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00870\ }
\DoxyCodeLine{00871\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{00872\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00873\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00874\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_AESEN);\ \(\backslash\)}}
\DoxyCodeLine{00875\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00876\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_AESEN);\ \(\backslash\)}}
\DoxyCodeLine{00877\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00878\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00879\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00880\ }
\DoxyCodeLine{00881\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA1EN)}}
\DoxyCodeLine{00882\ \textcolor{preprocessor}{\#if\ defined(DMA2)}}
\DoxyCodeLine{00883\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA2EN)}}
\DoxyCodeLine{00884\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00885\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_FLASHEN)}}
\DoxyCodeLine{00886\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_CRCEN)}}
\DoxyCodeLine{00887\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{00888\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_RNGEN)}}
\DoxyCodeLine{00889\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00890\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{00891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_AESEN)}}
\DoxyCodeLine{00892\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00905\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00906\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00907\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOAEN);\ \(\backslash\)}}
\DoxyCodeLine{00908\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00909\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOAEN);\ \(\backslash\)}}
\DoxyCodeLine{00910\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00911\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00912\ }
\DoxyCodeLine{00913\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00914\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00915\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOBEN);\ \(\backslash\)}}
\DoxyCodeLine{00916\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00917\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOBEN);\ \(\backslash\)}}
\DoxyCodeLine{00918\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00919\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00920\ }
\DoxyCodeLine{00921\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00922\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00923\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOCEN);\ \(\backslash\)}}
\DoxyCodeLine{00924\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00925\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOCEN);\ \(\backslash\)}}
\DoxyCodeLine{00926\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00927\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00928\ }
\DoxyCodeLine{00929\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00930\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00931\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIODEN);\ \(\backslash\)}}
\DoxyCodeLine{00932\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00933\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIODEN);\ \(\backslash\)}}
\DoxyCodeLine{00934\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00935\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00936\ }
\DoxyCodeLine{00937\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{00938\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00939\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00940\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOEEN);\ \(\backslash\)}}
\DoxyCodeLine{00941\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00942\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOEEN);\ \(\backslash\)}}
\DoxyCodeLine{00943\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00944\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00945\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00946\ }
\DoxyCodeLine{00947\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00948\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00949\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOFEN);\ \(\backslash\)}}
\DoxyCodeLine{00950\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00951\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOFEN);\ \(\backslash\)}}
\DoxyCodeLine{00952\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00953\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00954\ }
\DoxyCodeLine{00955\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOAEN)}}
\DoxyCodeLine{00956\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOBEN)}}
\DoxyCodeLine{00957\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOCEN)}}
\DoxyCodeLine{00958\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIODEN)}}
\DoxyCodeLine{00959\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{00960\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOEEN)}}
\DoxyCodeLine{00961\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00962\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOFEN)}}
\DoxyCodeLine{00963\ }
\DoxyCodeLine{00975\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{00976\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00977\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00978\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM2EN);\ \(\backslash\)}}
\DoxyCodeLine{00979\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00980\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM2EN);\ \(\backslash\)}}
\DoxyCodeLine{00981\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00982\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00983\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{00984\ }
\DoxyCodeLine{00985\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00986\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00987\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM3EN);\ \(\backslash\)}}
\DoxyCodeLine{00988\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00989\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM3EN);\ \(\backslash\)}}
\DoxyCodeLine{00990\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{00991\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{00992\ }
\DoxyCodeLine{00993\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{00994\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{00995\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{00996\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM4EN);\ \(\backslash\)}}
\DoxyCodeLine{00997\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{00998\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM4EN);\ \(\backslash\)}}
\DoxyCodeLine{00999\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01000\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01001\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01002\ }
\DoxyCodeLine{01003\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01004\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01005\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM6EN);\ \(\backslash\)}}
\DoxyCodeLine{01006\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01007\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM6EN);\ \(\backslash\)}}
\DoxyCodeLine{01008\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01009\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01010\ }
\DoxyCodeLine{01011\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01012\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01013\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM7EN);\ \(\backslash\)}}
\DoxyCodeLine{01014\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01015\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM7EN);\ \(\backslash\)}}
\DoxyCodeLine{01016\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01017\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01018\ }
\DoxyCodeLine{01019\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{01020\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01021\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01022\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_CRSEN);\ \(\backslash\)}}
\DoxyCodeLine{01023\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01024\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_CRSEN);\ \(\backslash\)}}
\DoxyCodeLine{01025\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01026\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01027\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01028\ }
\DoxyCodeLine{01029\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01030\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01031\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_RTCAPBEN);\ \(\backslash\)}}
\DoxyCodeLine{01032\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01033\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_RTCAPBEN);\ \(\backslash\)}}
\DoxyCodeLine{01034\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01035\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01036\ }
\DoxyCodeLine{01037\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01038\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01039\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_WWDGEN);\ \(\backslash\)}}
\DoxyCodeLine{01040\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01041\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_WWDGEN);\ \(\backslash\)}}
\DoxyCodeLine{01042\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01043\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01044\ }
\DoxyCodeLine{01045\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01046\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01047\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_SPI2EN);\ \(\backslash\)}}
\DoxyCodeLine{01048\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01049\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_SPI2EN);\ \(\backslash\)}}
\DoxyCodeLine{01050\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01051\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01052\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{01053\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01054\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01055\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_SPI3EN);\ \(\backslash\)}}
\DoxyCodeLine{01056\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01057\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_SPI3EN);\ \(\backslash\)}}
\DoxyCodeLine{01058\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01060\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01061\ }
\DoxyCodeLine{01062\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01063\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01064\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART2EN);\ \(\backslash\)}}
\DoxyCodeLine{01065\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01066\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART2EN);\ \(\backslash\)}}
\DoxyCodeLine{01067\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01068\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01069\ }
\DoxyCodeLine{01070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01071\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01072\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART3EN);\ \(\backslash\)}}
\DoxyCodeLine{01073\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01074\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART3EN);\ \(\backslash\)}}
\DoxyCodeLine{01075\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01076\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01077\ }
\DoxyCodeLine{01078\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01079\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01080\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART4EN);\ \(\backslash\)}}
\DoxyCodeLine{01081\ \textcolor{preprocessor}{\ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01082\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART4EN);\ \(\backslash\)}}
\DoxyCodeLine{01083\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01084\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01085\ }
\DoxyCodeLine{01086\ \textcolor{preprocessor}{\#if\ defined(USART5)}}
\DoxyCodeLine{01087\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01088\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01089\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART5EN);\ \(\backslash\)}}
\DoxyCodeLine{01090\ \textcolor{preprocessor}{\ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01091\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART5EN);\ \(\backslash\)}}
\DoxyCodeLine{01092\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01093\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01094\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01095\ }
\DoxyCodeLine{01096\ \textcolor{preprocessor}{\#if\ defined(USART6)}}
\DoxyCodeLine{01097\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01098\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01099\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART6EN);\ \(\backslash\)}}
\DoxyCodeLine{01100\ \textcolor{preprocessor}{\ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01101\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART6EN);\ \(\backslash\)}}
\DoxyCodeLine{01102\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01103\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01104\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01105\ }
\DoxyCodeLine{01106\ \textcolor{preprocessor}{\#if\ defined(LPUART1)}}
\DoxyCodeLine{01107\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01108\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01109\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPUART1EN);\ \(\backslash\)}}
\DoxyCodeLine{01110\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01111\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPUART1EN);\ \(\backslash\)}}
\DoxyCodeLine{01112\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01113\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01114\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01115\ }
\DoxyCodeLine{01116\ \textcolor{preprocessor}{\#if\ defined(LPUART2)}}
\DoxyCodeLine{01117\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01118\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01119\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPUART2EN);\ \(\backslash\)}}
\DoxyCodeLine{01120\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01121\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPUART2EN);\ \(\backslash\)}}
\DoxyCodeLine{01122\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01123\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01124\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01125\ }
\DoxyCodeLine{01126\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01127\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01128\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C1EN);\ \(\backslash\)}}
\DoxyCodeLine{01129\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01130\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C1EN);\ \(\backslash\)}}
\DoxyCodeLine{01131\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01132\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01133\ }
\DoxyCodeLine{01134\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01135\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01136\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C2EN);\ \(\backslash\)}}
\DoxyCodeLine{01137\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01138\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C2EN);\ \(\backslash\)}}
\DoxyCodeLine{01139\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01140\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01141\ }
\DoxyCodeLine{01142\ \textcolor{preprocessor}{\#if\ defined(I2C3)}}
\DoxyCodeLine{01143\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01144\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01145\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C3EN);\ \(\backslash\)}}
\DoxyCodeLine{01146\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01147\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C3EN);\ \(\backslash\)}}
\DoxyCodeLine{01148\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01149\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01150\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01151\ }
\DoxyCodeLine{01152\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{01153\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01154\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01155\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_CECEN);\ \(\backslash\)}}
\DoxyCodeLine{01156\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01157\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_CECEN);\ \(\backslash\)}}
\DoxyCodeLine{01158\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01159\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01160\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01161\ }
\DoxyCodeLine{01162\ \textcolor{preprocessor}{\#if\ defined(UCPD1)}}
\DoxyCodeLine{01163\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01164\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01165\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_UCPD1EN);\ \(\backslash\)}}
\DoxyCodeLine{01166\ \textcolor{preprocessor}{\ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01167\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_UCPD1EN);\ \(\backslash\)}}
\DoxyCodeLine{01168\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01169\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01170\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01171\ }
\DoxyCodeLine{01172\ \textcolor{preprocessor}{\#if\ defined(UCPD2)}}
\DoxyCodeLine{01173\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01174\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01175\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_UCPD2EN);\ \(\backslash\)}}
\DoxyCodeLine{01176\ \textcolor{preprocessor}{\ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01177\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_UCPD2EN);\ \(\backslash\)}}
\DoxyCodeLine{01178\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01179\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01180\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01181\ }
\DoxyCodeLine{01182\ \textcolor{preprocessor}{\#if\ defined(STM32G0B0xx)\ ||\ defined(STM32G0B1xx)\ ||\ defined\ (STM32G0C1xx)}}
\DoxyCodeLine{01183\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01184\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01185\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USBEN);\ \(\backslash\)}}
\DoxyCodeLine{01186\ \textcolor{preprocessor}{\ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01187\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USBEN);\ \(\backslash\)}}
\DoxyCodeLine{01188\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01189\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01190\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0B0xx\ ||\ STM32G0B1xx\ ||\ STM32G0C1xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01191\ }
\DoxyCodeLine{01192\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{01193\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01194\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01195\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_FDCANEN);\ \(\backslash\)}}
\DoxyCodeLine{01196\ \textcolor{preprocessor}{\ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01197\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_FDCANEN);\ \(\backslash\)}}
\DoxyCodeLine{01198\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01199\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0)}}
\DoxyCodeLine{01200\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ ||\ FDCAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01201\ }
\DoxyCodeLine{01202\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01203\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01204\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_DBGEN);\ \(\backslash\)}}
\DoxyCodeLine{01205\ \textcolor{preprocessor}{\ \ \ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01206\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_DBGEN);\ \(\backslash\)}}
\DoxyCodeLine{01207\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01208\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01209\ }
\DoxyCodeLine{01210\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01211\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01212\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_PWREN);\ \(\backslash\)}}
\DoxyCodeLine{01213\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01214\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_PWREN);\ \(\backslash\)}}
\DoxyCodeLine{01215\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01216\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01217\ }
\DoxyCodeLine{01218\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{01219\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01220\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01221\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_DAC1EN);\ \(\backslash\)}}
\DoxyCodeLine{01222\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01223\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_DAC1EN);\ \(\backslash\)}}
\DoxyCodeLine{01224\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01225\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01226\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01227\ }
\DoxyCodeLine{01228\ \textcolor{preprocessor}{\#if\ defined(LPTIM2)}}
\DoxyCodeLine{01229\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01230\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01231\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPTIM2EN);\ \(\backslash\)}}
\DoxyCodeLine{01232\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01233\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPTIM2EN);\ \(\backslash\)}}
\DoxyCodeLine{01234\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01235\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01236\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01237\ }
\DoxyCodeLine{01238\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{01239\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01240\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01241\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPTIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01242\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01243\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPTIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01244\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01245\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01246\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01247\ }
\DoxyCodeLine{01260\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01261\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01262\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SYSCFGEN);\ \(\backslash\)}}
\DoxyCodeLine{01263\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01264\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SYSCFGEN);\ \(\backslash\)}}
\DoxyCodeLine{01265\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01266\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01267\ }
\DoxyCodeLine{01268\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01269\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01270\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01271\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01272\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM1EN);\ \(\backslash\)}}
\DoxyCodeLine{01273\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01274\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01275\ }
\DoxyCodeLine{01276\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01277\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01278\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SPI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01279\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01280\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SPI1EN);\ \(\backslash\)}}
\DoxyCodeLine{01281\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01282\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01283\ }
\DoxyCodeLine{01284\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01285\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01286\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_USART1EN);\ \(\backslash\)}}
\DoxyCodeLine{01287\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01288\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_USART1EN);\ \(\backslash\)}}
\DoxyCodeLine{01289\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01290\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01291\ }
\DoxyCodeLine{01292\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01293\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01294\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM14EN);\ \(\backslash\)}}
\DoxyCodeLine{01295\ \textcolor{preprocessor}{\ \ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01296\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM14EN);\ \(\backslash\)}}
\DoxyCodeLine{01297\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01298\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01299\ }
\DoxyCodeLine{01300\ \textcolor{preprocessor}{\#if\ defined(TIM15)}}
\DoxyCodeLine{01301\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01302\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01303\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM15EN);\ \(\backslash\)}}
\DoxyCodeLine{01304\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01305\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM15EN);\ \(\backslash\)}}
\DoxyCodeLine{01306\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01307\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01308\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01309\ }
\DoxyCodeLine{01310\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01311\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01312\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM16EN);\ \(\backslash\)}}
\DoxyCodeLine{01313\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01314\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM16EN);\ \(\backslash\)}}
\DoxyCodeLine{01315\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01316\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01317\ }
\DoxyCodeLine{01318\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01319\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01320\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM17EN);\ \(\backslash\)}}
\DoxyCodeLine{01321\ \textcolor{preprocessor}{\ \ \ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01322\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM17EN);\ \(\backslash\)}}
\DoxyCodeLine{01323\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01324\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01325\ }
\DoxyCodeLine{01326\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_ENABLE()\ \ \ \ \ \ \ \ \ \ \ do\ \{\ \(\backslash\)}}
\DoxyCodeLine{01327\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \_\_IO\ uint32\_t\ tmpreg;\ \(\backslash\)}}
\DoxyCodeLine{01328\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_ADCEN);\ \(\backslash\)}}
\DoxyCodeLine{01329\ \textcolor{preprocessor}{\ }\textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\textcolor{preprocessor}{\ \(\backslash\)}}
\DoxyCodeLine{01330\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_ADCEN);\ \(\backslash\)}}
\DoxyCodeLine{01331\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}}
\DoxyCodeLine{01332\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{01333\ }
\DoxyCodeLine{01334\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{01335\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM2EN)}}
\DoxyCodeLine{01336\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01337\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM3EN)}}
\DoxyCodeLine{01338\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{01339\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM4EN)}}
\DoxyCodeLine{01340\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01341\ \textcolor{preprocessor}{\#if\ defined(TIM6)}}
\DoxyCodeLine{01342\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM6EN)}}
\DoxyCodeLine{01343\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01344\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{01345\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM7EN)}}
\DoxyCodeLine{01346\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01347\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{01348\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_CRSEN);}}
\DoxyCodeLine{01349\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01350\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_RTCAPBEN)}}
\DoxyCodeLine{01351\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_SPI2EN)}}
\DoxyCodeLine{01352\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{01353\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_SPI3EN)}}
\DoxyCodeLine{01354\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01355\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART2EN)}}
\DoxyCodeLine{01356\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{01357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART3EN)}}
\DoxyCodeLine{01358\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01359\ \textcolor{preprocessor}{\#if\ defined(USART4)}}
\DoxyCodeLine{01360\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART4EN)}}
\DoxyCodeLine{01361\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01362\ \textcolor{preprocessor}{\#if\ defined(USART5)}}
\DoxyCodeLine{01363\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART5EN)}}
\DoxyCodeLine{01364\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01365\ \textcolor{preprocessor}{\#if\ defined(USART6)}}
\DoxyCodeLine{01366\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART6EN)}}
\DoxyCodeLine{01367\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01368\ \textcolor{preprocessor}{\#if\ defined(LPUART1)}}
\DoxyCodeLine{01369\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPUART1EN)}}
\DoxyCodeLine{01370\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01371\ \textcolor{preprocessor}{\#if\ defined(LPUART2)}}
\DoxyCodeLine{01372\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPUART2EN)}}
\DoxyCodeLine{01373\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01374\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C1EN)}}
\DoxyCodeLine{01375\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C2EN)}}
\DoxyCodeLine{01376\ \textcolor{preprocessor}{\#if\ defined(I2C3)}}
\DoxyCodeLine{01377\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C3EN)}}
\DoxyCodeLine{01378\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01379\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{01380\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_CECEN)}}
\DoxyCodeLine{01381\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01382\ \textcolor{preprocessor}{\#if\ defined(UCPD1)}}
\DoxyCodeLine{01383\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_UCPD1EN)}}
\DoxyCodeLine{01384\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01385\ \textcolor{preprocessor}{\#if\ defined(UCPD2)}}
\DoxyCodeLine{01386\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_UCPD2EN)}}
\DoxyCodeLine{01387\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01388\ \textcolor{preprocessor}{\#if\ defined(STM32G0B0xx)\ ||\ defined(STM32G0B1xx)\ ||\ defined\ (STM32G0C1xx)}}
\DoxyCodeLine{01389\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USBEN)}}
\DoxyCodeLine{01390\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0B0xx\ ||\ STM32G0B1xx\ ||\ STM32G0C1xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01391\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{01392\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_FDCANEN)}}
\DoxyCodeLine{01393\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ ||\ FDCAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01394\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_DBGEN)}}
\DoxyCodeLine{01395\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_PWREN)}}
\DoxyCodeLine{01396\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{01397\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_DAC1EN)}}
\DoxyCodeLine{01398\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01399\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{01400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPTIM1EN)}}
\DoxyCodeLine{01401\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01402\ \textcolor{preprocessor}{\#if\ defined(LPTIM2)}}
\DoxyCodeLine{01403\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPTIM2EN)}}
\DoxyCodeLine{01404\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01405\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SYSCFGEN)}}
\DoxyCodeLine{01406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM1EN)}}
\DoxyCodeLine{01407\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SPI1EN)}}
\DoxyCodeLine{01408\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_USART1EN)}}
\DoxyCodeLine{01409\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM14EN)}}
\DoxyCodeLine{01410\ \textcolor{preprocessor}{\#if\ defined(TIM15)}}
\DoxyCodeLine{01411\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM15EN)}}
\DoxyCodeLine{01412\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01413\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM16EN)}}
\DoxyCodeLine{01414\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM17EN)}}
\DoxyCodeLine{01415\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_DISABLE()\ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_ADCEN)}}
\DoxyCodeLine{01416\ }
\DoxyCodeLine{01429\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA1EN)\ \ !=\ RESET)}}
\DoxyCodeLine{01430\ \textcolor{preprocessor}{\#if\ defined(DMA2)}}
\DoxyCodeLine{01431\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA2EN)\ \ !=\ RESET)}}
\DoxyCodeLine{01432\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01433\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_FLASHEN)\ !=\ RESET)}}
\DoxyCodeLine{01434\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_CRCEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{01435\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{01436\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_RNGEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{01437\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01438\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{01439\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_AESEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{01440\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01441\ }
\DoxyCodeLine{01442\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA1EN)\ \ ==\ RESET)}}
\DoxyCodeLine{01443\ \textcolor{preprocessor}{\#if\ defined(DMA2)}}
\DoxyCodeLine{01444\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_DMA2EN)\ \ ==\ RESET)}}
\DoxyCodeLine{01445\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01446\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_FLASHEN)\ ==\ RESET)}}
\DoxyCodeLine{01447\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_CRCEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{01448\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{01449\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_RNGEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{01450\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01451\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{01452\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>AHBENR,\ RCC\_AHBENR\_AESEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{01453\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01465\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOAEN)\ !=\ RESET)}}
\DoxyCodeLine{01466\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOBEN)\ !=\ RESET)}}
\DoxyCodeLine{01467\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOCEN)\ !=\ RESET)}}
\DoxyCodeLine{01468\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIODEN)\ !=\ RESET)}}
\DoxyCodeLine{01469\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{01470\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOEEN)\ !=\ RESET)}}
\DoxyCodeLine{01471\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01472\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOFEN)\ !=\ RESET)}}
\DoxyCodeLine{01473\ }
\DoxyCodeLine{01474\ }
\DoxyCodeLine{01475\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOAEN)\ ==\ RESET)}}
\DoxyCodeLine{01476\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOBEN)\ ==\ RESET)}}
\DoxyCodeLine{01477\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOCEN)\ ==\ RESET)}}
\DoxyCodeLine{01478\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIODEN)\ ==\ RESET)}}
\DoxyCodeLine{01479\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{01480\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOEEN)\ ==\ RESET)}}
\DoxyCodeLine{01481\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01482\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>IOPENR,\ RCC\_IOPENR\_GPIOFEN)\ ==\ RESET)}}
\DoxyCodeLine{01483\ }
\DoxyCodeLine{01496\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{01497\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM2EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01498\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM3EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01500\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{01501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM4EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01502\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01503\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM6EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01504\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM7EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01505\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{01506\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_CRSEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{01507\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01508\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_RTCAPBEN)\ !=\ 0U)}}
\DoxyCodeLine{01509\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_WWDGEN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01510\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{01511\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_FDCANEN)\ \ !=\ 0U)}}
\DoxyCodeLine{01512\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ ||\ FDCAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01513\ \textcolor{preprocessor}{\#if\ defined(STM32G0B0xx)\ ||\ defined(STM32G0B1xx)\ ||\ defined\ (STM32G0C1xx)}}
\DoxyCodeLine{01514\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USBEN)\ \ !=\ 0U)}}
\DoxyCodeLine{01515\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0B0xx\ ||\ STM32G0B1xx\ ||\ STM32G0C1xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01516\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_SPI2EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01517\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{01518\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_SPI3EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01519\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01520\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART2EN)\ !=\ 0U)}}
\DoxyCodeLine{01521\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART3EN)\ !=\ 0U)}}
\DoxyCodeLine{01522\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART4EN)\ !=\ 0U)}}
\DoxyCodeLine{01523\ \textcolor{preprocessor}{\#if\ defined(USART5)}}
\DoxyCodeLine{01524\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART5EN)\ !=\ 0U)}}
\DoxyCodeLine{01525\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01526\ \textcolor{preprocessor}{\#if\ defined(USART6)}}
\DoxyCodeLine{01527\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART6EN)\ !=\ 0U)}}
\DoxyCodeLine{01528\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01529\ \textcolor{preprocessor}{\#if\ defined(LPUART1)}}
\DoxyCodeLine{01530\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPUART1EN)!=\ 0U)}}
\DoxyCodeLine{01531\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01532\ \textcolor{preprocessor}{\#if\ defined(LPUART2)}}
\DoxyCodeLine{01533\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART2\_IS\_CLK\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPUART2EN)!=\ 0U)}}
\DoxyCodeLine{01534\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01535\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C1EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01536\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C2EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01537\ \textcolor{preprocessor}{\#if\ defined(I2C3)}}
\DoxyCodeLine{01538\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C3EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01539\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01540\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{01541\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_CECEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{01542\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01543\ \textcolor{preprocessor}{\#if\ defined(UCPD1)}}
\DoxyCodeLine{01544\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_UCPD1EN)\ \ !=\ 0U)}}
\DoxyCodeLine{01545\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01546\ \textcolor{preprocessor}{\#if\ defined(UCPD2)}}
\DoxyCodeLine{01547\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_UCPD2EN)\ \ !=\ 0U)}}
\DoxyCodeLine{01548\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01549\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_DBGEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{01550\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_PWREN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{01551\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{01552\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_DAC1EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01553\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01554\ \textcolor{preprocessor}{\#if\ defined(LPTIM2)}}
\DoxyCodeLine{01555\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPTIM2EN)\ !=\ 0U)}}
\DoxyCodeLine{01556\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01557\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{01558\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPTIM1EN)\ !=\ 0U)}}
\DoxyCodeLine{01559\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01560\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{01561\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM2EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01562\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01563\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM3EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01564\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{01565\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM4EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01566\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01567\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM6EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01568\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_TIM7EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01569\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{01570\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_CRSEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{01571\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01572\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_RTCAPBEN)\ ==\ 0U)}}
\DoxyCodeLine{01573\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_WWDGEN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01574\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{01575\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_FDCANEN)\ \ ==\ 0U)}}
\DoxyCodeLine{01576\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ ||\ FDCAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01577\ \textcolor{preprocessor}{\#if\ defined(STM32G0B0xx)\ ||\ defined(STM32G0B1xx)\ ||\ defined\ (STM32G0C1xx)}}
\DoxyCodeLine{01578\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USBEN)\ \ ==\ 0U)}}
\DoxyCodeLine{01579\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0B0xx\ ||\ STM32G0B1xx\ ||\ STM32G0C1xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01580\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_SPI2EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01581\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{01582\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_SPI3EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01583\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01584\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART2EN)\ ==\ 0U)}}
\DoxyCodeLine{01585\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART3EN)\ ==\ 0U)}}
\DoxyCodeLine{01586\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART4EN)\ ==\ 0U)}}
\DoxyCodeLine{01587\ \textcolor{preprocessor}{\#if\ defined(USART5)}}
\DoxyCodeLine{01588\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART5EN)\ ==\ 0U)}}
\DoxyCodeLine{01589\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01590\ \textcolor{preprocessor}{\#if\ defined(USART6)}}
\DoxyCodeLine{01591\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_USART6EN)\ ==\ 0U)}}
\DoxyCodeLine{01592\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01593\ \textcolor{preprocessor}{\#if\ defined(LPUART1)}}
\DoxyCodeLine{01594\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPUART1EN)==\ 0U)}}
\DoxyCodeLine{01595\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01596\ \textcolor{preprocessor}{\#if\ defined(LPUART2)}}
\DoxyCodeLine{01597\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART2\_IS\_CLK\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPUART2EN)==\ 0U)}}
\DoxyCodeLine{01598\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01599\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C1EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01600\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C2EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01601\ \textcolor{preprocessor}{\#if\ defined(I2C3)}}
\DoxyCodeLine{01602\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_I2C3EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01603\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01604\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{01605\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_CECEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{01606\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01607\ \textcolor{preprocessor}{\#if\ defined(UCPD1)}}
\DoxyCodeLine{01608\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_UCPD1EN)\ \ ==\ 0U)}}
\DoxyCodeLine{01609\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01610\ \textcolor{preprocessor}{\#if\ defined(UCPD2)}}
\DoxyCodeLine{01611\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD2\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_UCPD2EN)\ \ ==\ 0U)}}
\DoxyCodeLine{01612\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01613\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_DBGEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{01614\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_PWREN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{01615\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{01616\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_DAC1EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01617\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01618\ \textcolor{preprocessor}{\#if\ defined(LPTIM2)}}
\DoxyCodeLine{01619\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPTIM2EN)\ ==\ 0U)}}
\DoxyCodeLine{01620\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01621\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{01622\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR1,\ RCC\_APBENR1\_LPTIM1EN)\ ==\ 0U)}}
\DoxyCodeLine{01623\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01624\ }
\DoxyCodeLine{01637\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SYSCFGEN)\ !=\ 0U)}}
\DoxyCodeLine{01638\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM1EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01639\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SPI1EN)\ \ \ !=\ 0U)}}
\DoxyCodeLine{01640\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_USART1EN)\ !=\ 0U)}}
\DoxyCodeLine{01641\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM14EN)\ \ !=\ 0U)}}
\DoxyCodeLine{01642\ \textcolor{preprocessor}{\#if\ defined(TIM15)}}
\DoxyCodeLine{01643\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM15EN)\ \ !=\ 0U)}}
\DoxyCodeLine{01644\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01645\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM16EN)\ \ !=\ 0U)}}
\DoxyCodeLine{01646\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM17EN)\ \ !=\ 0U)}}
\DoxyCodeLine{01647\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_IS\_CLK\_ENABLED()\ \ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_ADCEN)\ \ \ \ !=\ 0U)}}
\DoxyCodeLine{01648\ }
\DoxyCodeLine{01649\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SYSCFGEN)\ ==\ 0U)}}
\DoxyCodeLine{01650\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM1EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01651\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_SPI1EN)\ \ \ ==\ 0U)}}
\DoxyCodeLine{01652\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_USART1EN)\ ==\ 0U)}}
\DoxyCodeLine{01653\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM14EN)\ \ ==\ 0U)}}
\DoxyCodeLine{01654\ \textcolor{preprocessor}{\#if\ defined(TIM15)}}
\DoxyCodeLine{01655\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM15EN)\ \ ==\ 0U)}}
\DoxyCodeLine{01656\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01657\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM16EN)\ \ ==\ 0U)}}
\DoxyCodeLine{01658\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_TIM17EN)\ \ ==\ 0U)}}
\DoxyCodeLine{01659\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_IS\_CLK\_DISABLED()\ \ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBENR2,\ RCC\_APBENR2\_ADCEN)\ \ \ \ ==\ 0U)}}
\DoxyCodeLine{01660\ }
\DoxyCodeLine{01669\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHBRSTR,\ 0xFFFFFFFFU)}}
\DoxyCodeLine{01670\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBRSTR,\ RCC\_AHBRSTR\_DMA1RST)}}
\DoxyCodeLine{01671\ \textcolor{preprocessor}{\#if\ defined(DMA2)}}
\DoxyCodeLine{01672\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBRSTR,\ RCC\_AHBRSTR\_DMA2RST)}}
\DoxyCodeLine{01673\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01674\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBRSTR,\ RCC\_AHBRSTR\_FLASHRST)}}
\DoxyCodeLine{01675\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBRSTR,\ RCC\_AHBRSTR\_CRCRST)}}
\DoxyCodeLine{01676\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{01677\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBRSTR,\ RCC\_AHBRSTR\_RNGRST)}}
\DoxyCodeLine{01678\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01679\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{01680\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBRSTR,\ RCC\_AHBRSTR\_AESRST)}}
\DoxyCodeLine{01681\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01682\ }
\DoxyCodeLine{01683\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AHB\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>AHBRSTR,\ 0x00000000U)}}
\DoxyCodeLine{01684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBRSTR,\ RCC\_AHBRSTR\_DMA1RST)}}
\DoxyCodeLine{01685\ \textcolor{preprocessor}{\#if\ defined(DMA2)}}
\DoxyCodeLine{01686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBRSTR,\ RCC\_AHBRSTR\_DMA2RST)}}
\DoxyCodeLine{01687\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01688\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBRSTR,\ RCC\_AHBRSTR\_FLASHRST)}}
\DoxyCodeLine{01689\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBRSTR,\ RCC\_AHBRSTR\_CRCRST)}}
\DoxyCodeLine{01690\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{01691\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBRSTR,\ RCC\_AHBRSTR\_RNGRST)}}
\DoxyCodeLine{01692\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01693\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{01694\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBRSTR,\ RCC\_AHBRSTR\_AESRST)}}
\DoxyCodeLine{01695\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01704\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IOP\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>IOPRSTR,\ 0xFFFFFFFFU)}}
\DoxyCodeLine{01705\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>IOPRSTR,\ RCC\_IOPRSTR\_GPIOARST)}}
\DoxyCodeLine{01706\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>IOPRSTR,\ RCC\_IOPRSTR\_GPIOBRST)}}
\DoxyCodeLine{01707\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>IOPRSTR,\ RCC\_IOPRSTR\_GPIOCRST)}}
\DoxyCodeLine{01708\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>IOPRSTR,\ RCC\_IOPRSTR\_GPIODRST)}}
\DoxyCodeLine{01709\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{01710\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>IOPRSTR,\ RCC\_IOPRSTR\_GPIOERST)}}
\DoxyCodeLine{01711\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01712\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>IOPRSTR,\ RCC\_IOPRSTR\_GPIOFRST)}}
\DoxyCodeLine{01713\ }
\DoxyCodeLine{01714\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_IOP\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>IOPRSTR,\ 0x00000000U)}}
\DoxyCodeLine{01715\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>IOPRSTR,\ RCC\_IOPRSTR\_GPIOARST)}}
\DoxyCodeLine{01716\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>IOPRSTR,\ RCC\_IOPRSTR\_GPIOBRST)}}
\DoxyCodeLine{01717\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>IOPRSTR,\ RCC\_IOPRSTR\_GPIOCRST)}}
\DoxyCodeLine{01718\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>IOPRSTR,\ RCC\_IOPRSTR\_GPIODRST)}}
\DoxyCodeLine{01719\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{01720\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>IOPRSTR,\ RCC\_IOPRSTR\_GPIOERST)}}
\DoxyCodeLine{01721\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01722\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>IOPRSTR,\ RCC\_IOPRSTR\_GPIOFRST)}}
\DoxyCodeLine{01723\ }
\DoxyCodeLine{01732\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APBRSTR1,\ 0xFFFFFFFFU)}}
\DoxyCodeLine{01733\ }
\DoxyCodeLine{01734\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{01735\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_TIM2RST)}}
\DoxyCodeLine{01736\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01737\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_TIM3RST)}}
\DoxyCodeLine{01738\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{01739\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_TIM4RST)}}
\DoxyCodeLine{01740\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01741\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_TIM6RST)}}
\DoxyCodeLine{01742\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_TIM7RST)}}
\DoxyCodeLine{01743\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{01744\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_CRSRST)}}
\DoxyCodeLine{01745\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01746\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_SPI2RST)}}
\DoxyCodeLine{01747\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{01748\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_SPI3RST)}}
\DoxyCodeLine{01749\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01750\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_USART2RST)}}
\DoxyCodeLine{01751\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_USART3RST)}}
\DoxyCodeLine{01752\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_USART4RST)}}
\DoxyCodeLine{01753\ \textcolor{preprocessor}{\#if\ defined(USART5)}}
\DoxyCodeLine{01754\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_USART5RST)}}
\DoxyCodeLine{01755\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01756\ \textcolor{preprocessor}{\#if\ defined(USART6)}}
\DoxyCodeLine{01757\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_USART6RST)}}
\DoxyCodeLine{01758\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01759\ \textcolor{preprocessor}{\#if\ defined(LPUART1)}}
\DoxyCodeLine{01760\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_FORCE\_RESET()\ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_LPUART1RST)}}
\DoxyCodeLine{01761\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01762\ \textcolor{preprocessor}{\#if\ defined(LPUART2)}}
\DoxyCodeLine{01763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART2\_FORCE\_RESET()\ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_LPUART2RST)}}
\DoxyCodeLine{01764\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01765\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_I2C1RST)}}
\DoxyCodeLine{01766\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_I2C2RST)}}
\DoxyCodeLine{01767\ \textcolor{preprocessor}{\#if\ defined(I2C3)}}
\DoxyCodeLine{01768\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_I2C3RST)}}
\DoxyCodeLine{01769\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01770\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{01771\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_CECRST)}}
\DoxyCodeLine{01772\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01773\ \textcolor{preprocessor}{\#if\ defined(UCPD1)}}
\DoxyCodeLine{01774\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_UCPD1RST)}}
\DoxyCodeLine{01775\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01776\ \textcolor{preprocessor}{\#if\ defined(UCPD2)}}
\DoxyCodeLine{01777\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_UCPD2RST)}}
\DoxyCodeLine{01778\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01779\ \textcolor{preprocessor}{\#if\ defined(STM32G0B0xx)\ ||\ defined(STM32G0B1xx)\ ||\ defined\ (STM32G0C1xx)}}
\DoxyCodeLine{01780\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_USBRST)}}
\DoxyCodeLine{01781\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0B0xx\ ||\ STM32G0B1xx\ ||\ STM32G0C1xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01782\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{01783\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_FDCANRST)}}
\DoxyCodeLine{01784\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ ||\ FDCAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01785\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_DBGRST)}}
\DoxyCodeLine{01786\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_PWRRST)}}
\DoxyCodeLine{01787\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{01788\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_DAC1RST)}}
\DoxyCodeLine{01789\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01790\ \textcolor{preprocessor}{\#if\ defined(LPTIM2)}}
\DoxyCodeLine{01791\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_LPTIM2RST)}}
\DoxyCodeLine{01792\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01793\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{01794\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_LPTIM1RST)}}
\DoxyCodeLine{01795\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01796\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APBRSTR1,\ 0x00000000U)}}
\DoxyCodeLine{01797\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{01798\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_TIM2RST)}}
\DoxyCodeLine{01799\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01800\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_TIM3RST)}}
\DoxyCodeLine{01801\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{01802\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_TIM4RST)}}
\DoxyCodeLine{01803\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01804\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_TIM6RST)}}
\DoxyCodeLine{01805\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_TIM7RST)}}
\DoxyCodeLine{01806\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{01807\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_CRSRST)}}
\DoxyCodeLine{01808\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01809\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_SPI2RST)}}
\DoxyCodeLine{01810\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{01811\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_SPI3RST)}}
\DoxyCodeLine{01812\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01813\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_USART2RST)}}
\DoxyCodeLine{01814\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_USART3RST)}}
\DoxyCodeLine{01815\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_USART4RST)}}
\DoxyCodeLine{01816\ \textcolor{preprocessor}{\#if\ defined(USART5)}}
\DoxyCodeLine{01817\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_USART5RST)}}
\DoxyCodeLine{01818\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01819\ \textcolor{preprocessor}{\#if\ defined(USART6)}}
\DoxyCodeLine{01820\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_USART6RST)}}
\DoxyCodeLine{01821\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01822\ \textcolor{preprocessor}{\#if\ defined(LPUART1)}}
\DoxyCodeLine{01823\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_RELEASE\_RESET()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_LPUART1RST)}}
\DoxyCodeLine{01824\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01825\ \textcolor{preprocessor}{\#if\ defined(LPUART2)}}
\DoxyCodeLine{01826\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART2\_RELEASE\_RESET()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_LPUART2RST)}}
\DoxyCodeLine{01827\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01828\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_I2C1RST)}}
\DoxyCodeLine{01829\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_I2C2RST)}}
\DoxyCodeLine{01830\ \textcolor{preprocessor}{\#if\ defined(I2C3)}}
\DoxyCodeLine{01831\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_I2C3RST)}}
\DoxyCodeLine{01832\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01833\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{01834\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_CECRST)}}
\DoxyCodeLine{01835\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01836\ \textcolor{preprocessor}{\#if\ defined(UCPD1)}}
\DoxyCodeLine{01837\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_UCPD1RST)}}
\DoxyCodeLine{01838\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01839\ \textcolor{preprocessor}{\#if\ defined(UCPD2)}}
\DoxyCodeLine{01840\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_UCPD2RST)}}
\DoxyCodeLine{01841\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01842\ \textcolor{preprocessor}{\#if\ defined(STM32G0B0xx)\ ||\ defined(STM32G0B1xx)\ ||\ defined\ (STM32G0C1xx)}}
\DoxyCodeLine{01843\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_USBRST)}}
\DoxyCodeLine{01844\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0B0xx\ ||\ STM32G0B1xx\ ||\ STM32G0C1xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01845\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{01846\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_FDCANRST)}}
\DoxyCodeLine{01847\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ ||\ FDCAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01848\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_DBGRST)}}
\DoxyCodeLine{01849\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_PWRRST)}}
\DoxyCodeLine{01850\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{01851\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_DAC1RST)}}
\DoxyCodeLine{01852\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01853\ \textcolor{preprocessor}{\#if\ defined(LPTIM2)}}
\DoxyCodeLine{01854\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_LPTIM2RST)}}
\DoxyCodeLine{01855\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01856\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{01857\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR1,\ RCC\_APBRSTR1\_LPTIM1RST)}}
\DoxyCodeLine{01858\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01867\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APBRSTR2,\ 0xFFFFFFFFU)}}
\DoxyCodeLine{01868\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_SYSCFGRST)}}
\DoxyCodeLine{01869\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_TIM1RST)}}
\DoxyCodeLine{01870\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_SPI1RST)}}
\DoxyCodeLine{01871\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_USART1RST)}}
\DoxyCodeLine{01872\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_TIM14RST)}}
\DoxyCodeLine{01873\ \textcolor{preprocessor}{\#if\ defined(TIM15)}}
\DoxyCodeLine{01874\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_TIM15RST)}}
\DoxyCodeLine{01875\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01876\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_TIM16RST)}}
\DoxyCodeLine{01877\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_TIM17RST)}}
\DoxyCodeLine{01878\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_FORCE\_RESET()\ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_ADCRST)}}
\DoxyCodeLine{01879\ }
\DoxyCodeLine{01880\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_APB2\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ WRITE\_REG(RCC-\/>APBRSTR2,\ 0x00U)}}
\DoxyCodeLine{01881\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_SYSCFGRST)}}
\DoxyCodeLine{01882\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_TIM1RST)}}
\DoxyCodeLine{01883\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_SPI1RST)}}
\DoxyCodeLine{01884\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_RELEASE\_RESET()\ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_USART1RST)}}
\DoxyCodeLine{01885\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_TIM14RST)}}
\DoxyCodeLine{01886\ \textcolor{preprocessor}{\#if\ defined(TIM15)}}
\DoxyCodeLine{01887\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_TIM15RST)}}
\DoxyCodeLine{01888\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01889\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_TIM16RST)}}
\DoxyCodeLine{01890\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_RELEASE\_RESET()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_TIM17RST)}}
\DoxyCodeLine{01891\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_RELEASE\_RESET()\ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBRSTR2,\ RCC\_APBRSTR2\_ADCRST)}}
\DoxyCodeLine{01892\ }
\DoxyCodeLine{01906\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_DMA1SMEN)}}
\DoxyCodeLine{01907\ \textcolor{preprocessor}{\#if\ defined(DMA2)}}
\DoxyCodeLine{01908\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_DMA2SMEN)}}
\DoxyCodeLine{01909\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01910\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_FLASHSMEN)}}
\DoxyCodeLine{01911\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_SRAMSMEN)}}
\DoxyCodeLine{01912\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_CRCSMEN)}}
\DoxyCodeLine{01913\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{01914\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_RNGSMEN)}}
\DoxyCodeLine{01915\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01916\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{01917\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_AESSMEN)}}
\DoxyCodeLine{01918\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01919\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_DMA1SMEN)}}
\DoxyCodeLine{01920\ \textcolor{preprocessor}{\#if\ defined(DMA2)}}
\DoxyCodeLine{01921\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_DMA2SMEN)}}
\DoxyCodeLine{01922\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01923\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_FLASHSMEN)}}
\DoxyCodeLine{01924\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_SRAMSMEN)}}
\DoxyCodeLine{01925\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_CRCSMEN)}}
\DoxyCodeLine{01926\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{01927\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_RNGSMEN)}}
\DoxyCodeLine{01928\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01929\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{01930\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_AESSMEN)}}
\DoxyCodeLine{01931\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01932\ }
\DoxyCodeLine{01946\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOASMEN)}}
\DoxyCodeLine{01947\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOBSMEN)}}
\DoxyCodeLine{01948\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOCSMEN)}}
\DoxyCodeLine{01949\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIODSMEN)}}
\DoxyCodeLine{01950\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{01951\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOESMEN)}}
\DoxyCodeLine{01952\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01953\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOFSMEN)}}
\DoxyCodeLine{01954\ }
\DoxyCodeLine{01955\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOASMEN)}}
\DoxyCodeLine{01956\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOBSMEN)}}
\DoxyCodeLine{01957\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOCSMEN)}}
\DoxyCodeLine{01958\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIODSMEN)}}
\DoxyCodeLine{01959\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{01960\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOESMEN)}}
\DoxyCodeLine{01961\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01962\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOFSMEN)}}
\DoxyCodeLine{01975\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{01976\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM2SMEN)}}
\DoxyCodeLine{01977\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01978\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM3SMEN)}}
\DoxyCodeLine{01979\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{01980\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM4SMEN)}}
\DoxyCodeLine{01981\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01982\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM6SMEN)}}
\DoxyCodeLine{01983\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM7SMEN)}}
\DoxyCodeLine{01984\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{01985\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_CRSSMEN)}}
\DoxyCodeLine{01986\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01987\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{01988\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_WWDGSMEN)}}
\DoxyCodeLine{01989\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_SPI2SMEN)}}
\DoxyCodeLine{01990\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{01991\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_SPI3SMEN)}}
\DoxyCodeLine{01992\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01993\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART2SMEN)}}
\DoxyCodeLine{01994\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART3SMEN)}}
\DoxyCodeLine{01995\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART4SMEN)}}
\DoxyCodeLine{01996\ \textcolor{preprocessor}{\#if\ defined(USART5)}}
\DoxyCodeLine{01997\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART5SMEN)}}
\DoxyCodeLine{01998\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{01999\ \textcolor{preprocessor}{\#if\ defined(USART6)}}
\DoxyCodeLine{02000\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART6SMEN)}}
\DoxyCodeLine{02001\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02002\ \textcolor{preprocessor}{\#if\ defined(LPUART1)}}
\DoxyCodeLine{02003\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_ENABLE()\ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPUART1SMEN)}}
\DoxyCodeLine{02004\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02005\ \textcolor{preprocessor}{\#if\ defined(LPUART2)}}
\DoxyCodeLine{02006\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART2\_CLK\_SLEEP\_ENABLE()\ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPUART2SMEN)}}
\DoxyCodeLine{02007\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02008\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_I2C1SMEN)}}
\DoxyCodeLine{02009\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_I2C2SMEN)}}
\DoxyCodeLine{02010\ \textcolor{preprocessor}{\#if\ defined(I2C3)}}
\DoxyCodeLine{02011\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_I2C3SMEN)}}
\DoxyCodeLine{02012\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02013\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{02014\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_CECSMEN)}}
\DoxyCodeLine{02015\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02016\ \textcolor{preprocessor}{\#if\ defined(UCPD1)}}
\DoxyCodeLine{02017\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_UCPD1SMEN)}}
\DoxyCodeLine{02018\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02019\ \textcolor{preprocessor}{\#if\ defined(UCPD2)}}
\DoxyCodeLine{02020\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD2\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_UCPD2SMEN)}}
\DoxyCodeLine{02021\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02022\ \textcolor{preprocessor}{\#if\ defined(STM32G0B0xx)\ ||\ defined(STM32G0B1xx)\ ||\ defined\ (STM32G0C1xx)}}
\DoxyCodeLine{02023\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USBSMEN)}}
\DoxyCodeLine{02024\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0B0xx\ ||\ STM32G0B1xx\ ||\ STM32G0C1xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02025\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{02026\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_FDCANSMEN)}}
\DoxyCodeLine{02027\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ ||\ FDCAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02028\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_DBGSMEN)}}
\DoxyCodeLine{02029\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_PWRSMEN)}}
\DoxyCodeLine{02030\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{02031\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_DAC1SMEN)}}
\DoxyCodeLine{02032\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02033\ \textcolor{preprocessor}{\#if\ defined(LPTIM2)}}
\DoxyCodeLine{02034\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPTIM2SMEN)}}
\DoxyCodeLine{02035\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02036\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{02037\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPTIM1SMEN)}}
\DoxyCodeLine{02038\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02039\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{02040\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM2SMEN)}}
\DoxyCodeLine{02041\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02042\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM3SMEN)}}
\DoxyCodeLine{02043\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{02044\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM4SMEN)}}
\DoxyCodeLine{02045\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02046\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM6SMEN)}}
\DoxyCodeLine{02047\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM7SMEN)}}
\DoxyCodeLine{02048\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{02049\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_CRSSMEN)}}
\DoxyCodeLine{02050\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02051\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_RTCAPBSMEN)}}
\DoxyCodeLine{02052\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_WWDGSMEN)}}
\DoxyCodeLine{02053\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_SPI2SMEN)}}
\DoxyCodeLine{02054\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{02055\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_SPI3SMEN)}}
\DoxyCodeLine{02056\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02057\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART2SMEN)}}
\DoxyCodeLine{02058\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART3SMEN)}}
\DoxyCodeLine{02059\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART4SMEN)}}
\DoxyCodeLine{02060\ \textcolor{preprocessor}{\#if\ defined(USART5)}}
\DoxyCodeLine{02061\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART5SMEN)}}
\DoxyCodeLine{02062\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02063\ \textcolor{preprocessor}{\#if\ defined(USART6)}}
\DoxyCodeLine{02064\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART6SMEN)}}
\DoxyCodeLine{02065\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02066\ \textcolor{preprocessor}{\#if\ defined(LPUART1)}}
\DoxyCodeLine{02067\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_CLK\_SLEEP\_DISABLE()\ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPUART1SMEN)}}
\DoxyCodeLine{02068\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02069\ \textcolor{preprocessor}{\#if\ defined(LPUART2)}}
\DoxyCodeLine{02070\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART2\_CLK\_SLEEP\_DISABLE()\ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPUART2SMEN)}}
\DoxyCodeLine{02071\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02072\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_I2C1SMEN)}}
\DoxyCodeLine{02073\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_I2C2SMEN)}}
\DoxyCodeLine{02074\ \textcolor{preprocessor}{\#if\ defined(I2C3)}}
\DoxyCodeLine{02075\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_I2C3SMEN)}}
\DoxyCodeLine{02076\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02077\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{02078\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_CECSMEN)}}
\DoxyCodeLine{02079\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02080\ \textcolor{preprocessor}{\#if\ defined(UCPD1)}}
\DoxyCodeLine{02081\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_UCPD1SMEN)}}
\DoxyCodeLine{02082\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02083\ \textcolor{preprocessor}{\#if\ defined(UCPD2)}}
\DoxyCodeLine{02084\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD2\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_UCPD2SMEN)}}
\DoxyCodeLine{02085\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02086\ \textcolor{preprocessor}{\#if\ defined(STM32G0B0xx)\ ||\ defined(STM32G0B1xx)\ ||\ defined\ (STM32G0C1xx)}}
\DoxyCodeLine{02087\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USBSMEN)}}
\DoxyCodeLine{02088\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0B0xx\ ||\ STM32G0B1xx\ ||\ STM32G0C1xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02089\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{02090\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_FDCANSMEN)}}
\DoxyCodeLine{02091\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1)\ ||\ FDCAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02092\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_DBGSMEN)}}
\DoxyCodeLine{02093\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_PWRSMEN)}}
\DoxyCodeLine{02094\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{02095\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_DAC1SMEN)}}
\DoxyCodeLine{02096\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02097\ \textcolor{preprocessor}{\#if\ defined(LPTIM2)}}
\DoxyCodeLine{02098\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPTIM2SMEN)}}
\DoxyCodeLine{02099\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02100\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{02101\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPTIM1SMEN)}}
\DoxyCodeLine{02102\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02116\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_SYSCFGSMEN)}}
\DoxyCodeLine{02117\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM1SMEN)}}
\DoxyCodeLine{02118\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_SPI1SMEN)}}
\DoxyCodeLine{02119\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_ENABLE()\ \ \ \ SET\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_USART1SMEN)}}
\DoxyCodeLine{02120\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM14SMEN)}}
\DoxyCodeLine{02121\ \textcolor{preprocessor}{\#if\ defined(TIM15)}}
\DoxyCodeLine{02122\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM15SMEN)}}
\DoxyCodeLine{02123\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02124\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM16SMEN)}}
\DoxyCodeLine{02125\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM17SMEN)}}
\DoxyCodeLine{02126\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_ENABLE()\ \ \ \ \ \ \ SET\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_ADCSMEN)}}
\DoxyCodeLine{02127\ }
\DoxyCodeLine{02128\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_SYSCFGSMEN)}}
\DoxyCodeLine{02129\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM1SMEN)}}
\DoxyCodeLine{02130\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_SPI1SMEN)}}
\DoxyCodeLine{02131\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_CLK\_SLEEP\_DISABLE()\ \ \ CLEAR\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_USART1SMEN)}}
\DoxyCodeLine{02132\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM14SMEN)}}
\DoxyCodeLine{02133\ \textcolor{preprocessor}{\#if\ defined(TIM15)}}
\DoxyCodeLine{02134\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM15SMEN)}}
\DoxyCodeLine{02135\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02136\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM16SMEN)}}
\DoxyCodeLine{02137\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_CLK\_SLEEP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM17SMEN)}}
\DoxyCodeLine{02138\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_CLK\_SLEEP\_DISABLE()\ \ \ \ \ \ CLEAR\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_ADCSMEN)}}
\DoxyCodeLine{02139\ }
\DoxyCodeLine{02153\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_DMA1SMEN)\ !=\ RESET)}}
\DoxyCodeLine{02154\ \textcolor{preprocessor}{\#if\ defined(DMA2)}}
\DoxyCodeLine{02155\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_DMA2SMEN)\ !=\ RESET)}}
\DoxyCodeLine{02156\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02157\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_FLASHSMEN)!=\ RESET)}}
\DoxyCodeLine{02158\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_SRAMSMEN)\ !=\ RESET)}}
\DoxyCodeLine{02159\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_CRCSMEN)\ \ !=\ RESET)}}
\DoxyCodeLine{02160\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{02161\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_RNGSMEN)\ \ !=\ RESET)}}
\DoxyCodeLine{02162\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02163\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{02164\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_AESSMEN)\ \ !=\ RESET)}}
\DoxyCodeLine{02165\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02166\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_DMA1SMEN)\ \ ==\ RESET)}}
\DoxyCodeLine{02167\ \textcolor{preprocessor}{\#if\ defined(DMA2)}}
\DoxyCodeLine{02168\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DMA2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_DMA2SMEN)\ \ ==\ RESET)}}
\DoxyCodeLine{02169\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02170\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_FLASHSMEN)\ ==\ RESET)}}
\DoxyCodeLine{02171\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SRAM\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_SRAMSMEN)\ \ ==\ RESET)}}
\DoxyCodeLine{02172\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_CRCSMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02173\ \textcolor{preprocessor}{\#if\ defined(RNG)}}
\DoxyCodeLine{02174\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_RNGSMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02175\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RNG\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02176\ \textcolor{preprocessor}{\#if\ defined(AES)}}
\DoxyCodeLine{02177\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>AHBSMENR,\ RCC\_AHBSMENR\_AESSMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02178\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ AES\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02179\ }
\DoxyCodeLine{02194\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOASMEN)!=\ RESET)}}
\DoxyCodeLine{02195\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOBSMEN)!=\ RESET)}}
\DoxyCodeLine{02196\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOCSMEN)!=\ RESET)}}
\DoxyCodeLine{02197\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIODSMEN)!=\ RESET)}}
\DoxyCodeLine{02198\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{02199\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOESMEN)!=\ RESET)}}
\DoxyCodeLine{02200\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02201\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOFSMEN)!=\ RESET)}}
\DoxyCodeLine{02202\ }
\DoxyCodeLine{02203\ }
\DoxyCodeLine{02204\ }
\DoxyCodeLine{02205\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOA\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOASMEN)\ ==\ RESET)}}
\DoxyCodeLine{02206\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOB\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOBSMEN)\ ==\ RESET)}}
\DoxyCodeLine{02207\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOC\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOCSMEN)\ ==\ RESET)}}
\DoxyCodeLine{02208\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOD\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIODSMEN)\ ==\ RESET)}}
\DoxyCodeLine{02209\ \textcolor{preprocessor}{\#if\ defined(GPIOE)}}
\DoxyCodeLine{02210\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOE\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOESMEN)\ ==\ RESET)}}
\DoxyCodeLine{02211\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ GPIOE\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02212\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GPIOF\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>IOPSMENR,\ RCC\_IOPSMENR\_GPIOFSMEN)\ ==\ RESET)}}
\DoxyCodeLine{02213\ }
\DoxyCodeLine{02226\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{02227\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM2SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02228\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02229\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM3SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02230\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{02231\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM4SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02232\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02233\ \textcolor{preprocessor}{\#if\ defined(TIM6)}}
\DoxyCodeLine{02234\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM6SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02235\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02236\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{02237\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM7SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02238\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02239\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{02240\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_CRSSMEN)\ \ \ \ !=\ RESET)}}
\DoxyCodeLine{02241\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02242\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_RTCAPBSMEN)\ !=\ RESET)}}
\DoxyCodeLine{02243\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_WWDGSMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02244\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_SPI2SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02245\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{02246\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_SPI3SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02247\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02248\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART2SMEN)\ !=\ RESET)}}
\DoxyCodeLine{02249\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{02250\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART3SMEN)\ !=\ RESET)}}
\DoxyCodeLine{02251\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02252\ \textcolor{preprocessor}{\#if\ defined(USART4)}}
\DoxyCodeLine{02253\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART4SMEN)\ !=\ RESET)}}
\DoxyCodeLine{02254\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02255\ \textcolor{preprocessor}{\#if\ defined(USART5)}}
\DoxyCodeLine{02256\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART5SMEN)\ !=\ RESET)}}
\DoxyCodeLine{02257\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02258\ \textcolor{preprocessor}{\#if\ defined(USART6)}}
\DoxyCodeLine{02259\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART6SMEN)\ !=\ RESET)}}
\DoxyCodeLine{02260\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02261\ \textcolor{preprocessor}{\#if\ defined(LPUART1)}}
\DoxyCodeLine{02262\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPUART1SMEN)!=\ RESET)}}
\DoxyCodeLine{02263\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02264\ \textcolor{preprocessor}{\#if\ defined(LPUART2)}}
\DoxyCodeLine{02265\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPUART2SMEN)!=\ RESET)}}
\DoxyCodeLine{02266\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02267\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_I2C1SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02268\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_I2C2SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02269\ \textcolor{preprocessor}{\#if\ defined(I2C3)}}
\DoxyCodeLine{02270\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_I2C3SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02271\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02272\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{02273\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_CECSMEN)\ \ \ \ !=\ RESET)}}
\DoxyCodeLine{02274\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02275\ \textcolor{preprocessor}{\#if\ defined(UCPD1)}}
\DoxyCodeLine{02276\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_UCPD1SMEN)\ \ !=\ RESET)}}
\DoxyCodeLine{02277\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02278\ \textcolor{preprocessor}{\#if\ defined(UCPD2)}}
\DoxyCodeLine{02279\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_UCPD2SMEN)\ \ !=\ RESET)}}
\DoxyCodeLine{02280\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02281\ \textcolor{preprocessor}{\#if\ defined(STM32G0B0xx)\ ||\ defined(STM32G0B1xx)\ ||\ defined\ (STM32G0C1xx)}}
\DoxyCodeLine{02282\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USBSMEN)\ \ !=\ RESET)}}
\DoxyCodeLine{02283\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0B0xx\ ||\ STM32G0B1xx\ ||\ STM32G0C1xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02284\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{02285\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_FDCANSMEN)\ \ !=\ RESET)}}
\DoxyCodeLine{02286\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ ||\ FDCAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02287\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_DBGSMEN)\ \ \ \ !=\ RESET)}}
\DoxyCodeLine{02288\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_PWRSMEN)\ \ \ \ !=\ RESET)}}
\DoxyCodeLine{02289\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{02290\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_DAC1SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02291\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02292\ \textcolor{preprocessor}{\#if\ defined(LPTIM2)}}
\DoxyCodeLine{02293\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPTIM2SMEN)\ !=\ RESET)}}
\DoxyCodeLine{02294\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02295\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{02296\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPTIM1SMEN)\ !=\ RESET)}}
\DoxyCodeLine{02297\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02298\ \textcolor{preprocessor}{\#if\ defined(TIM2)}}
\DoxyCodeLine{02299\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM2SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02300\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02301\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM3SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02302\ \textcolor{preprocessor}{\#if\ defined(TIM4)}}
\DoxyCodeLine{02303\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM4SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02304\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02305\ \textcolor{preprocessor}{\#if\ defined(TIM6)}}
\DoxyCodeLine{02306\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM6\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM6SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02307\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02308\ \textcolor{preprocessor}{\#if\ defined(TIM7)}}
\DoxyCodeLine{02309\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM7\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_TIM7SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02310\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM7\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02311\ \textcolor{preprocessor}{\#if\ defined(CRS)}}
\DoxyCodeLine{02312\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CRS\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_CRSSMEN)\ \ \ \ ==\ RESET)}}
\DoxyCodeLine{02313\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CRS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02314\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTCAPB\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_RTCAPBSMEN)\ ==\ RESET)}}
\DoxyCodeLine{02315\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_WWDG\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_WWDGSMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02316\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_SPI2SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02317\ \textcolor{preprocessor}{\#if\ defined(SPI3)}}
\DoxyCodeLine{02318\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_SPI3SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02319\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ SPI3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02320\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART2SMEN)\ ==\ RESET)}}
\DoxyCodeLine{02321\ \textcolor{preprocessor}{\#if\ defined(USART3)}}
\DoxyCodeLine{02322\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART3SMEN)\ ==\ RESET)}}
\DoxyCodeLine{02323\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02324\ \textcolor{preprocessor}{\#if\ defined(USART4)}}
\DoxyCodeLine{02325\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART4\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART4SMEN)\ ==\ RESET)}}
\DoxyCodeLine{02326\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART4\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02327\ \textcolor{preprocessor}{\#if\ defined(USART5)}}
\DoxyCodeLine{02328\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART5\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART5SMEN)\ ==\ RESET)}}
\DoxyCodeLine{02329\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART5\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02330\ \textcolor{preprocessor}{\#if\ defined(USART6)}}
\DoxyCodeLine{02331\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART6\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USART6SMEN)\ ==\ RESET)}}
\DoxyCodeLine{02332\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USART6\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02333\ \textcolor{preprocessor}{\#if\ defined(LPUART1)}}
\DoxyCodeLine{02334\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART1\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPUART1SMEN)==\ RESET)}}
\DoxyCodeLine{02335\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02336\ \textcolor{preprocessor}{\#if\ defined(LPUART2)}}
\DoxyCodeLine{02337\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPUART2\_IS\_CLK\_SLEEP\_DISABLED()\ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPUART2SMEN)==\ RESET)}}
\DoxyCodeLine{02338\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPUART2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02339\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_I2C1SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02340\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_I2C2SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02341\ \textcolor{preprocessor}{\#if\ defined(I2C3)}}
\DoxyCodeLine{02342\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_I2C3\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_I2C3SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02343\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ I2C3\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02344\ \textcolor{preprocessor}{\#if\ defined(CEC)}}
\DoxyCodeLine{02345\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CEC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_CECSMEN)\ \ \ \ ==\ RESET)}}
\DoxyCodeLine{02346\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ CEC\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02347\ \textcolor{preprocessor}{\#if\ defined(UCPD1)}}
\DoxyCodeLine{02348\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_UCPD1SMEN)\ \ ==\ RESET)}}
\DoxyCodeLine{02349\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02350\ \textcolor{preprocessor}{\#if\ defined(UCPD2)}}
\DoxyCodeLine{02351\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_UCPD2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_UCPD2SMEN)\ \ ==\ RESET)}}
\DoxyCodeLine{02352\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ UCPD2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02353\ \textcolor{preprocessor}{\#if\ defined(STM32G0B0xx)\ ||\ defined(STM32G0B1xx)\ ||\ defined\ (STM32G0C1xx)}}
\DoxyCodeLine{02354\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USB\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_USBSMEN)\ \ ==\ RESET)}}
\DoxyCodeLine{02355\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0B0xx\ ||\ STM32G0B1xx\ ||\ STM32G0C1xx\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02356\ \textcolor{preprocessor}{\#if\ defined(FDCAN1)\ ||\ defined(FDCAN2)}}
\DoxyCodeLine{02357\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_FDCAN\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_FDCANSMEN)\ \ ==\ RESET)}}
\DoxyCodeLine{02358\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ FDCAN1\ ||\ FDCAN2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02359\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DBGMCU\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_DBGSMEN)\ \ \ \ ==\ RESET)}}
\DoxyCodeLine{02360\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PWR\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_PWRSMEN)\ \ \ \ ==\ RESET)}}
\DoxyCodeLine{02361\ \textcolor{preprocessor}{\#if\ defined(DAC1)}}
\DoxyCodeLine{02362\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DAC1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_DAC1SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02363\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DAC1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02364\ \textcolor{preprocessor}{\#if\ defined(LPTIM2)}}
\DoxyCodeLine{02365\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM2\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPTIM2SMEN)\ ==\ RESET)}}
\DoxyCodeLine{02366\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM2\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02367\ \textcolor{preprocessor}{\#if\ defined(LPTIM1)}}
\DoxyCodeLine{02368\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LPTIM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR1,\ RCC\_APBSMENR1\_LPTIM1SMEN)\ ==\ RESET)}}
\DoxyCodeLine{02369\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ LPTIM1\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02370\ }
\DoxyCodeLine{02384\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_SYSCFGSMEN)\ !=\ RESET)}}
\DoxyCodeLine{02385\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM1SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02386\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_SPI1SMEN)\ \ \ !=\ RESET)}}
\DoxyCodeLine{02387\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_USART1SMEN)\ !=\ RESET)}}
\DoxyCodeLine{02388\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM14SMEN)\ \ !=\ RESET)}}
\DoxyCodeLine{02389\ \textcolor{preprocessor}{\#if\ defined(TIM15)}}
\DoxyCodeLine{02390\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM15SMEN)\ \ !=\ RESET)}}
\DoxyCodeLine{02391\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02392\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM16SMEN)\ \ !=\ RESET)}}
\DoxyCodeLine{02393\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM17SMEN)\ \ !=\ RESET)}}
\DoxyCodeLine{02394\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_IS\_CLK\_SLEEP\_ENABLED()\ \ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_ADCSMEN)\ \ \ \ !=\ RESET)}}
\DoxyCodeLine{02395\ }
\DoxyCodeLine{02396\ }
\DoxyCodeLine{02397\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_SYSCFGSMEN)\ ==\ RESET)}}
\DoxyCodeLine{02398\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM1SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02399\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SPI1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_SPI1SMEN)\ \ \ ==\ RESET)}}
\DoxyCodeLine{02400\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_USART1\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_USART1SMEN)\ ==\ RESET)}}
\DoxyCodeLine{02401\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM14\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM14SMEN)\ \ ==\ RESET)}}
\DoxyCodeLine{02402\ \textcolor{preprocessor}{\#if\ defined(TIM15)}}
\DoxyCodeLine{02403\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM15\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM15SMEN)\ \ ==\ RESET)}}
\DoxyCodeLine{02404\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ TIM15\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02405\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM16\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM16SMEN)\ \ ==\ RESET)}}
\DoxyCodeLine{02406\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_TIM17\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_TIM17SMEN)\ \ ==\ RESET)}}
\DoxyCodeLine{02407\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ADC\_IS\_CLK\_SLEEP\_DISABLED()\ \ \ \ \ \ (READ\_BIT(RCC-\/>APBSMENR2\ ,\ RCC\_APBSMENR2\_ADCSMEN)\ \ \ \ ==\ RESET)}}
\DoxyCodeLine{02408\ }
\DoxyCodeLine{02409\ }
\DoxyCodeLine{02424\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_FORCE()\ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{02425\ }
\DoxyCodeLine{02426\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_BACKUPRESET\_RELEASE()\ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_BDRST)}}
\DoxyCodeLine{02427\ }
\DoxyCodeLine{02444\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{02445\ }
\DoxyCodeLine{02446\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCEN)}}
\DoxyCodeLine{02447\ }
\DoxyCodeLine{02468\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_ENABLE()\ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION)}}
\DoxyCodeLine{02469\ }
\DoxyCodeLine{02477\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSION)}}
\DoxyCodeLine{02478\ }
\DoxyCodeLine{02487\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_CALIBRATIONVALUE\_ADJUST(\_\_HSICALIBRATIONVALUE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02488\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>ICSCR,\ RCC\_ICSCR\_HSITRIM,\ (uint32\_t)(\_\_HSICALIBRATIONVALUE\_\_)\ <<\ RCC\_ICSCR\_HSITRIM\_Pos)}}
\DoxyCodeLine{02489\ }
\DoxyCodeLine{02499\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSISTOP\_ENABLE()\ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{02500\ }
\DoxyCodeLine{02501\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSISTOP\_DISABLE()\ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSIKERON)}}
\DoxyCodeLine{02502\ }
\DoxyCodeLine{02515\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI\_CONFIG(\_\_HSIDIV\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02516\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>CR,\ RCC\_CR\_HSIDIV,\ (\_\_HSIDIV\_\_))}}
\DoxyCodeLine{02517\ }
\DoxyCodeLine{02527\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION)}}
\DoxyCodeLine{02528\ }
\DoxyCodeLine{02529\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSI\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CSR,\ RCC\_CSR\_LSION)}}
\DoxyCodeLine{02530\ }
\DoxyCodeLine{02554\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSE\_CONFIG(\_\_STATE\_\_)\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02555\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_STATE\_\_)\ ==\ RCC\_HSE\_ON)\ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02556\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02557\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02558\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02559\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_HSE\_BYPASS)\ \(\backslash\)}}
\DoxyCodeLine{02560\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02561\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02562\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02563\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02564\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02565\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02566\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEON);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02567\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSEBYP);\ \ \ \(\backslash\)}}
\DoxyCodeLine{02568\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02569\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02570\ }
\DoxyCodeLine{02591\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSE\_CONFIG(\_\_STATE\_\_)\ \ do\ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02592\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_ON)\ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02593\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02594\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02595\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02596\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ if((\_\_STATE\_\_)\ ==\ RCC\_LSE\_BYPASS)\ \ \ \(\backslash\)}}
\DoxyCodeLine{02597\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02598\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \ \ \(\backslash\)}}
\DoxyCodeLine{02599\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02600\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02601\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ else\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02602\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02603\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEON);\ \ \(\backslash\)}}
\DoxyCodeLine{02604\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_LSEBYP);\ \(\backslash\)}}
\DoxyCodeLine{02605\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02606\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ while(0U)}}
\DoxyCodeLine{02607\ }
\DoxyCodeLine{02608\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{02616\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI48\_ENABLE()\ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_HSI48ON)}}
\DoxyCodeLine{02617\ }
\DoxyCodeLine{02618\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_HSI48\_DISABLE()\ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_HSI48ON)}}
\DoxyCodeLine{02619\ }
\DoxyCodeLine{02620\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02621\ }
\DoxyCodeLine{02654\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_RTC\_CONFIG(\_\_RTC\_CLKSOURCE\_\_)\ \ \(\backslash\)}}
\DoxyCodeLine{02655\ \textcolor{preprocessor}{\ \ MODIFY\_REG(\ RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL,\ (\_\_RTC\_CLKSOURCE\_\_))}}
\DoxyCodeLine{02656\ }
\DoxyCodeLine{02657\ }
\DoxyCodeLine{02665\ \textcolor{preprocessor}{\#define\ \ \_\_HAL\_RCC\_GET\_RTC\_SOURCE()\ ((uint32\_t)(READ\_BIT(RCC-\/>BDCR,\ RCC\_BDCR\_RTCSEL)))}}
\DoxyCodeLine{02666\ }
\DoxyCodeLine{02684\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_ENABLE()\ \ \ \ \ \ \ \ \ SET\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLON)}}
\DoxyCodeLine{02685\ }
\DoxyCodeLine{02686\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_DISABLE()\ \ \ \ \ \ \ \ CLEAR\_BIT(RCC-\/>CR,\ RCC\_CR\_PLLON)}}
\DoxyCodeLine{02687\ }
\DoxyCodeLine{02698\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_PLLSOURCE\_CONFIG(\_\_PLLSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02699\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLSRC,\ (\_\_PLLSOURCE\_\_))}}
\DoxyCodeLine{02700\ }
\DoxyCodeLine{02711\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_PLLM\_CONFIG(\_\_PLLM\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02712\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ RCC\_PLLCFGR\_PLLM,\ (\_\_PLLM\_\_))}}
\DoxyCodeLine{02713\ }
\DoxyCodeLine{02751\ \textcolor{preprocessor}{\#if\ defined(RCC\_PLLQ\_SUPPORT)}}
\DoxyCodeLine{02752\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_PLLSOURCE\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_,\ \_\_PLLQ\_\_,\_\_PLLR\_\_\ )\ \(\backslash\)}}
\DoxyCodeLine{02753\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02754\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02755\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\ \ \ |\ RCC\_PLLCFGR\_PLLQ\ |\ RCC\_PLLCFGR\_PLLR),\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02756\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)\ (\_\_PLLSOURCE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02757\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (\_\_PLLM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02758\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ ((\_\_PLLN\_\_)\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02759\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (\_\_PLLP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02760\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (\_\_PLLQ\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02761\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (\_\_PLLR\_\_)))}}
\DoxyCodeLine{02762\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{02763\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLL\_CONFIG(\_\_PLLSOURCE\_\_,\ \_\_PLLM\_\_,\ \_\_PLLN\_\_,\ \_\_PLLP\_\_,\ \_\_PLLR\_\_\ )\ \(\backslash\)}}
\DoxyCodeLine{02764\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>PLLCFGR,\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02765\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ (RCC\_PLLCFGR\_PLLSRC\ |\ RCC\_PLLCFGR\_PLLM\ |\ RCC\_PLLCFGR\_PLLN\ |\ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02766\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ RCC\_PLLCFGR\_PLLP\ |\ RCC\_PLLCFGR\_PLLR),\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02767\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ ((uint32\_t)\ (\_\_PLLSOURCE\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02768\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (\_\_PLLM\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02769\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ ((\_\_PLLN\_\_)\ <<\ RCC\_PLLCFGR\_PLLN\_Pos)\ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02770\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (\_\_PLLP\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ |\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{02771\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ \ \ \ \ \ \ (uint32\_t)\ (\_\_PLLR\_\_)))}}
\DoxyCodeLine{02772\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_PLLQ\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02780\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLL\_OSCSOURCE()\ ((uint32\_t)(RCC-\/>PLLCFGR\ \&\ RCC\_PLLCFGR\_PLLSRC))}}
\DoxyCodeLine{02781\ }
\DoxyCodeLine{02798\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLCLKOUT\_ENABLE(\_\_PLLCLOCKOUT\_\_)\ \ \ SET\_BIT(RCC-\/>PLLCFGR,\ (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{02799\ }
\DoxyCodeLine{02816\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_PLLCLKOUT\_DISABLE(\_\_PLLCLOCKOUT\_\_)\ \ CLEAR\_BIT(RCC-\/>PLLCFGR,\ (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{02817\ }
\DoxyCodeLine{02831\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_PLLCLKOUT\_CONFIG(\_\_PLLCLOCKOUT\_\_)\ \ READ\_BIT(RCC-\/>PLLCFGR,\ (\_\_PLLCLOCKOUT\_\_))}}
\DoxyCodeLine{02832\ }
\DoxyCodeLine{02844\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_SYSCLK\_CONFIG(\_\_SYSCLKSOURCE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02845\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>CFGR,\ RCC\_CFGR\_SW,\ (\_\_SYSCLKSOURCE\_\_))}}
\DoxyCodeLine{02846\ }
\DoxyCodeLine{02856\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_SYSCLK\_SOURCE()\ \ \ \ \ \ \ \ \ (RCC-\/>CFGR\ \&\ RCC\_CFGR\_SWS)}}
\DoxyCodeLine{02857\ }
\DoxyCodeLine{02872\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_LSEDRIVE\_CONFIG(\_\_LSEDRIVE\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02873\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>BDCR,\ RCC\_BDCR\_LSEDRV,\ (uint32\_t)(\_\_LSEDRIVE\_\_))}}
\DoxyCodeLine{02874\ }
\DoxyCodeLine{02908\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO1\_CONFIG(\_\_MCOCLKSOURCE\_\_,\ \_\_MCODIV\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02909\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>CFGR,\ (RCC\_CFGR\_MCOSEL\ |\ RCC\_CFGR\_MCOPRE),\ ((\_\_MCOCLKSOURCE\_\_)\ |\ (\_\_MCODIV\_\_)))}}
\DoxyCodeLine{02910\ }
\DoxyCodeLine{02911\ \textcolor{preprocessor}{\#if\ defined(RCC\_MCO2\_SUPPORT)}}
\DoxyCodeLine{02943\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_MCO2\_CONFIG(\_\_MCOCLKSOURCE\_\_,\ \_\_MCODIV\_\_)\ \(\backslash\)}}
\DoxyCodeLine{02944\ \textcolor{preprocessor}{\ \ MODIFY\_REG(RCC-\/>CFGR,\ (RCC\_CFGR\_MCO2SEL\ |\ RCC\_CFGR\_MCO2PRE),\ ((\_\_MCOCLKSOURCE\_\_)\ |\ (\_\_MCODIV\_\_)))}}
\DoxyCodeLine{02945\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_MCO2\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{02946\ }
\DoxyCodeLine{02969\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_ENABLE\_IT(\_\_INTERRUPT\_\_)\ SET\_BIT(RCC-\/>CIER,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{02970\ }
\DoxyCodeLine{02984\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_DISABLE\_IT(\_\_INTERRUPT\_\_)\ CLEAR\_BIT(RCC-\/>CIER,\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{02985\ }
\DoxyCodeLine{03001\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_IT(\_\_INTERRUPT\_\_)\ (RCC-\/>CICR\ =\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{03002\ }
\DoxyCodeLine{03018\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_IT(\_\_INTERRUPT\_\_)\ ((RCC-\/>CIFR\ \&\ (\_\_INTERRUPT\_\_))\ ==\ (\_\_INTERRUPT\_\_))}}
\DoxyCodeLine{03019\ }
\DoxyCodeLine{03025\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_CLEAR\_RESET\_FLAGS()\ (RCC-\/>CSR\ |=\ RCC\_CSR\_RMVF)}}
\DoxyCodeLine{03026\ }
\DoxyCodeLine{03048\ \textcolor{preprocessor}{\#if\ defined(RCC\_HSI48\_SUPPORT)}}
\DoxyCodeLine{03049\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03050\ \textcolor{preprocessor}{\ \ (((((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ CR\_REG\_INDEX)\ ?\ RCC-\/>CR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03051\ \textcolor{preprocessor}{\ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ CRRCR\_REG\_INDEX)\ ?\ RCC-\/>CRRCR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03052\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ BDCR\_REG\_INDEX)\ ?\ RCC-\/>BDCR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03053\ \textcolor{preprocessor}{\ \ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ CSR\_REG\_INDEX)\ ?\ RCC-\/>CSR\ :\ RCC-\/>CIFR))))\ \&\ \ \(\backslash\)}}
\DoxyCodeLine{03054\ \textcolor{preprocessor}{\ \ \ \ \ (1U\ <<\ ((\_\_FLAG\_\_)\ \&\ RCC\_FLAG\_MASK)))\ !=\ RESET)\ ?\ 1U\ :\ 0U)}}
\DoxyCodeLine{03055\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{03056\ \textcolor{preprocessor}{\#define\ \_\_HAL\_RCC\_GET\_FLAG(\_\_FLAG\_\_)\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03057\ \textcolor{preprocessor}{\ \ (((((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ CR\_REG\_INDEX)\ ?\ RCC-\/>CR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03058\ \textcolor{preprocessor}{\ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ BDCR\_REG\_INDEX)\ ?\ RCC-\/>BDCR\ :\ \ \ \ \ \ \ \ \ \ \ \ \ \ \(\backslash\)}}
\DoxyCodeLine{03059\ \textcolor{preprocessor}{\ \ \ \ \ \ \ ((((\_\_FLAG\_\_)\ >>\ 5U)\ ==\ CSR\_REG\_INDEX)\ ?\ RCC-\/>CSR\ :\ RCC-\/>CIFR)))\ \&\ \(\backslash\)}}
\DoxyCodeLine{03060\ \textcolor{preprocessor}{\ \ \ \ \ (1U\ <<\ ((\_\_FLAG\_\_)\ \&\ RCC\_FLAG\_MASK)))\ !=\ RESET)\ ?\ 1U\ :\ 0U)}}
\DoxyCodeLine{03061\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ RCC\_HSI48\_SUPPORT\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03062\ }
\DoxyCodeLine{03071\ \textcolor{comment}{/*\ Include\ RCC\ HAL\ Extended\ module\ */}}
\DoxyCodeLine{03072\ \textcolor{preprocessor}{\#include\ "{}stm32g0xx\_hal\_rcc\_ex.h"{}}}
\DoxyCodeLine{03073\ }
\DoxyCodeLine{03074\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{03084\ \textcolor{comment}{/*\ Initialization\ and\ de-\/initialization\ functions\ \ ******************************/}}
\DoxyCodeLine{03085\ HAL\_StatusTypeDef\ HAL\_RCC\_DeInit(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03086\ HAL\_StatusTypeDef\ HAL\_RCC\_OscConfig(RCC\_OscInitTypeDef\ *RCC\_OscInitStruct);}
\DoxyCodeLine{03087\ HAL\_StatusTypeDef\ HAL\_RCC\_ClockConfig(RCC\_ClkInitTypeDef\ *RCC\_ClkInitStruct,\ uint32\_t\ FLatency);}
\DoxyCodeLine{03088\ }
\DoxyCodeLine{03097\ \textcolor{comment}{/*\ Peripheral\ Control\ functions\ \ ************************************************/}}
\DoxyCodeLine{03098\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_MCOConfig(uint32\_t\ RCC\_MCOx,\ uint32\_t\ RCC\_MCOSource,\ uint32\_t\ RCC\_MCODiv);}
\DoxyCodeLine{03099\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_EnableCSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03100\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_EnableLSECSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03101\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_DisableLSECSS(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03102\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetSysClockFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03103\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetHCLKFreq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03104\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetPCLK1Freq(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03105\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetOscConfig(RCC\_OscInitTypeDef\ *RCC\_OscInitStruct);}
\DoxyCodeLine{03106\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetClockConfig(RCC\_ClkInitTypeDef\ *RCC\_ClkInitStruct,\ uint32\_t\ *pFLatency);}
\DoxyCodeLine{03107\ uint32\_t\ \ \ \ \ \ \ \ \ \ HAL\_RCC\_GetResetSource(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03108\ \textcolor{comment}{/*\ LSE\ \&\ HSE\ CSS\ NMI\ IRQ\ handler\ */}}
\DoxyCodeLine{03109\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_NMI\_IRQHandler(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03110\ \textcolor{comment}{/*\ User\ Callbacks\ in\ non\ blocking\ mode\ (IT\ mode)\ */}}
\DoxyCodeLine{03111\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_CSSCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03112\ \textcolor{keywordtype}{void}\ \ \ \ \ \ \ \ \ \ \ \ \ \ HAL\_RCC\_LSECSSCallback(\textcolor{keywordtype}{void});}
\DoxyCodeLine{03113\ }
\DoxyCodeLine{03130\ \textcolor{preprocessor}{\#ifdef\ \_\_cplusplus}}
\DoxyCodeLine{03131\ \}}
\DoxyCodeLine{03132\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{03133\ }
\DoxyCodeLine{03134\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ STM32G0xx\_HAL\_RCC\_H\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{03135\ }

\end{DoxyCode}
