
001_FrameAnalyzerV1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a2c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000012c  08003bbc  08003bbc  00004bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003ce8  08003ce8  00005360  2**0
                  CONTENTS
  4 .ARM          00000008  08003ce8  08003ce8  00004ce8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003cf0  08003cf0  00005360  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cf0  08003cf0  00004cf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003cf4  08003cf4  00004cf4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000360  20000000  08003cf8  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00005360  2**0
                  CONTENTS
 10 .bss          0000a4f0  20000360  20000360  00005360  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  2000a850  2000a850  00005360  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00005360  2**0
                  CONTENTS, READONLY
 13 .debug_info   00007f97  00000000  00000000  00005390  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00001eb8  00000000  00000000  0000d327  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000818  00000000  00000000  0000f1e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000005f2  00000000  00000000  0000f9f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00020f1a  00000000  00000000  0000ffea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000af65  00000000  00000000  00030f04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c342f  00000000  00000000  0003be69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ff298  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002374  00000000  00000000  000ff2dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  00101650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000360 	.word	0x20000360
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003ba4 	.word	0x08003ba4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000364 	.word	0x20000364
 80001cc:	08003ba4 	.word	0x08003ba4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000566:	2300      	movs	r3, #0
 8000568:	607b      	str	r3, [r7, #4]
 800056a:	4b0c      	ldr	r3, [pc, #48]	@ (800059c <MX_DMA_Init+0x3c>)
 800056c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056e:	4a0b      	ldr	r2, [pc, #44]	@ (800059c <MX_DMA_Init+0x3c>)
 8000570:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000574:	6313      	str	r3, [r2, #48]	@ 0x30
 8000576:	4b09      	ldr	r3, [pc, #36]	@ (800059c <MX_DMA_Init+0x3c>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800057a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800057e:	607b      	str	r3, [r7, #4]
 8000580:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8000582:	2200      	movs	r2, #0
 8000584:	2100      	movs	r1, #0
 8000586:	203b      	movs	r0, #59	@ 0x3b
 8000588:	f001 f8c1 	bl	800170e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800058c:	203b      	movs	r0, #59	@ 0x3b
 800058e:	f001 f8da 	bl	8001746 <HAL_NVIC_EnableIRQ>

}
 8000592:	bf00      	nop
 8000594:	3708      	adds	r7, #8
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	40023800 	.word	0x40023800

080005a0 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b088      	sub	sp, #32
 80005a4:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005a6:	f107 030c 	add.w	r3, r7, #12
 80005aa:	2200      	movs	r2, #0
 80005ac:	601a      	str	r2, [r3, #0]
 80005ae:	605a      	str	r2, [r3, #4]
 80005b0:	609a      	str	r2, [r3, #8]
 80005b2:	60da      	str	r2, [r3, #12]
 80005b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005b6:	2300      	movs	r3, #0
 80005b8:	60bb      	str	r3, [r7, #8]
 80005ba:	4b3a      	ldr	r3, [pc, #232]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005be:	4a39      	ldr	r2, [pc, #228]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005c0:	f043 0304 	orr.w	r3, r3, #4
 80005c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005c6:	4b37      	ldr	r3, [pc, #220]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ca:	f003 0304 	and.w	r3, r3, #4
 80005ce:	60bb      	str	r3, [r7, #8]
 80005d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005d2:	2300      	movs	r3, #0
 80005d4:	607b      	str	r3, [r7, #4]
 80005d6:	4b33      	ldr	r3, [pc, #204]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005da:	4a32      	ldr	r2, [pc, #200]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005dc:	f043 0301 	orr.w	r3, r3, #1
 80005e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80005e2:	4b30      	ldr	r3, [pc, #192]	@ (80006a4 <MX_GPIO_Init+0x104>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005e6:	f003 0301 	and.w	r3, r3, #1
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 80005ee:	2200      	movs	r2, #0
 80005f0:	2108      	movs	r1, #8
 80005f2:	482d      	ldr	r0, [pc, #180]	@ (80006a8 <MX_GPIO_Init+0x108>)
 80005f4:	f001 fde6 	bl	80021c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 80005f8:	2200      	movs	r2, #0
 80005fa:	2102      	movs	r1, #2
 80005fc:	482b      	ldr	r0, [pc, #172]	@ (80006ac <MX_GPIO_Init+0x10c>)
 80005fe:	f001 fde1 	bl	80021c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_SS_GPIO_Port, LCD_SS_Pin, GPIO_PIN_SET);
 8000602:	2201      	movs	r2, #1
 8000604:	2108      	movs	r1, #8
 8000606:	4829      	ldr	r0, [pc, #164]	@ (80006ac <MX_GPIO_Init+0x10c>)
 8000608:	f001 fddc 	bl	80021c4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin;
 800060c:	2308      	movs	r3, #8
 800060e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000610:	2301      	movs	r3, #1
 8000612:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000614:	2300      	movs	r3, #0
 8000616:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000618:	2300      	movs	r3, #0
 800061a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LCD_RST_GPIO_Port, &GPIO_InitStruct);
 800061c:	f107 030c 	add.w	r3, r7, #12
 8000620:	4619      	mov	r1, r3
 8000622:	4821      	ldr	r0, [pc, #132]	@ (80006a8 <MX_GPIO_Init+0x108>)
 8000624:	f001 fc1a 	bl	8001e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = LCD_DC_Pin|LCD_SS_Pin;
 8000628:	230a      	movs	r3, #10
 800062a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800062c:	2301      	movs	r3, #1
 800062e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000630:	2300      	movs	r3, #0
 8000632:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000634:	2300      	movs	r3, #0
 8000636:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000638:	f107 030c 	add.w	r3, r7, #12
 800063c:	4619      	mov	r1, r3
 800063e:	481b      	ldr	r0, [pc, #108]	@ (80006ac <MX_GPIO_Init+0x10c>)
 8000640:	f001 fc0c 	bl	8001e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ANALYZER_SCL_IT_RISING_Pin|ANALYZER_SDA_IT_RISING_Pin;
 8000644:	f44f 6390 	mov.w	r3, #1152	@ 0x480
 8000648:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800064a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800064e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000650:	2300      	movs	r3, #0
 8000652:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000654:	f107 030c 	add.w	r3, r7, #12
 8000658:	4619      	mov	r1, r3
 800065a:	4813      	ldr	r0, [pc, #76]	@ (80006a8 <MX_GPIO_Init+0x108>)
 800065c:	f001 fbfe 	bl	8001e5c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ANALYZER_SCL_IT_FALLING_Pin|ANALYZER_SDA_IT_FALLING_Pin;
 8000660:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8000664:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000666:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800066a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800066c:	2300      	movs	r3, #0
 800066e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	4619      	mov	r1, r3
 8000676:	480c      	ldr	r0, [pc, #48]	@ (80006a8 <MX_GPIO_Init+0x108>)
 8000678:	f001 fbf0 	bl	8001e5c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800067c:	2200      	movs	r2, #0
 800067e:	2100      	movs	r1, #0
 8000680:	2017      	movs	r0, #23
 8000682:	f001 f844 	bl	800170e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000686:	2017      	movs	r0, #23
 8000688:	f001 f85d 	bl	8001746 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800068c:	2200      	movs	r2, #0
 800068e:	2100      	movs	r1, #0
 8000690:	2028      	movs	r0, #40	@ 0x28
 8000692:	f001 f83c 	bl	800170e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000696:	2028      	movs	r0, #40	@ 0x28
 8000698:	f001 f855 	bl	8001746 <HAL_NVIC_EnableIRQ>

}
 800069c:	bf00      	nop
 800069e:	3720      	adds	r7, #32
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}
 80006a4:	40023800 	.word	0x40023800
 80006a8:	40020800 	.word	0x40020800
 80006ac:	40020000 	.word	0x40020000

080006b0 <i2c_convert_i2c_byte>:
static i2c_conversion_state conversion = CONVERSION_NOT_READY;

volatile int i2c_last_scl_bit_value = 1;

static void i2c_convert_i2c_byte()
{
 80006b0:	b480      	push	{r7}
 80006b2:	b083      	sub	sp, #12
 80006b4:	af00      	add	r7, sp, #0
	volatile int i2c_ready_byte = 0;
 80006b6:	2300      	movs	r3, #0
 80006b8:	603b      	str	r3, [r7, #0]

	for(int i = 0; i < 8; i++)
 80006ba:	2300      	movs	r3, #0
 80006bc:	607b      	str	r3, [r7, #4]
 80006be:	e00d      	b.n	80006dc <i2c_convert_i2c_byte+0x2c>
	{
		i2c_ready_byte += i2c_bits[7 - i] << i;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	f1c3 0307 	rsb	r3, r3, #7
 80006c6:	4a11      	ldr	r2, [pc, #68]	@ (800070c <i2c_convert_i2c_byte+0x5c>)
 80006c8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	409a      	lsls	r2, r3
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	4413      	add	r3, r2
 80006d4:	603b      	str	r3, [r7, #0]
	for(int i = 0; i < 8; i++)
 80006d6:	687b      	ldr	r3, [r7, #4]
 80006d8:	3301      	adds	r3, #1
 80006da:	607b      	str	r3, [r7, #4]
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	2b07      	cmp	r3, #7
 80006e0:	ddee      	ble.n	80006c0 <i2c_convert_i2c_byte+0x10>
	}

	i2c_bytes[i2c_bytes_counter] = i2c_ready_byte;
 80006e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000710 <i2c_convert_i2c_byte+0x60>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	683a      	ldr	r2, [r7, #0]
 80006e8:	490a      	ldr	r1, [pc, #40]	@ (8000714 <i2c_convert_i2c_byte+0x64>)
 80006ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	i2c_bytes_counter++;
 80006ee:	4b08      	ldr	r3, [pc, #32]	@ (8000710 <i2c_convert_i2c_byte+0x60>)
 80006f0:	681b      	ldr	r3, [r3, #0]
 80006f2:	3301      	adds	r3, #1
 80006f4:	4a06      	ldr	r2, [pc, #24]	@ (8000710 <i2c_convert_i2c_byte+0x60>)
 80006f6:	6013      	str	r3, [r2, #0]
	conversion = CONVERSION_READY;
 80006f8:	4b07      	ldr	r3, [pc, #28]	@ (8000718 <i2c_convert_i2c_byte+0x68>)
 80006fa:	2201      	movs	r2, #1
 80006fc:	701a      	strb	r2, [r3, #0]
}
 80006fe:	bf00      	nop
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	bf00      	nop
 800070c:	2000037c 	.word	0x2000037c
 8000710:	20000610 	.word	0x20000610
 8000714:	20000480 	.word	0x20000480
 8000718:	2000061c 	.word	0x2000061c

0800071c <i2c_read_data>:

i2c_analyze_state i2c_read_data()
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
	i2c_last_scl_bit_value = 1;
 8000720:	4b18      	ldr	r3, [pc, #96]	@ (8000784 <i2c_read_data+0x68>)
 8000722:	2201      	movs	r2, #1
 8000724:	601a      	str	r2, [r3, #0]
	i2c_bits[i2c_bits_counter] = HAL_GPIO_ReadPin(ANALYZER_SDA_IT_RISING_GPIO_Port, ANALYZER_SDA_IT_RISING_Pin);
 8000726:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800072a:	4817      	ldr	r0, [pc, #92]	@ (8000788 <i2c_read_data+0x6c>)
 800072c:	f001 fd32 	bl	8002194 <HAL_GPIO_ReadPin>
 8000730:	4603      	mov	r3, r0
 8000732:	461a      	mov	r2, r3
 8000734:	4b15      	ldr	r3, [pc, #84]	@ (800078c <i2c_read_data+0x70>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	4611      	mov	r1, r2
 800073a:	4a15      	ldr	r2, [pc, #84]	@ (8000790 <i2c_read_data+0x74>)
 800073c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]


	if ( ( ( i2c_bits_counter + OFFSET ) % ACK_BIT ) != 0 )
 8000740:	4b12      	ldr	r3, [pc, #72]	@ (800078c <i2c_read_data+0x70>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	1c59      	adds	r1, r3, #1
 8000746:	4b13      	ldr	r3, [pc, #76]	@ (8000794 <i2c_read_data+0x78>)
 8000748:	fb83 2301 	smull	r2, r3, r3, r1
 800074c:	105a      	asrs	r2, r3, #1
 800074e:	17cb      	asrs	r3, r1, #31
 8000750:	1ad2      	subs	r2, r2, r3
 8000752:	4613      	mov	r3, r2
 8000754:	00db      	lsls	r3, r3, #3
 8000756:	4413      	add	r3, r2
 8000758:	1aca      	subs	r2, r1, r3
 800075a:	2a00      	cmp	r2, #0
 800075c:	d009      	beq.n	8000772 <i2c_read_data+0x56>
	{
		i2c_bits_counter++;
 800075e:	4b0b      	ldr	r3, [pc, #44]	@ (800078c <i2c_read_data+0x70>)
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	3301      	adds	r3, #1
 8000764:	4a09      	ldr	r2, [pc, #36]	@ (800078c <i2c_read_data+0x70>)
 8000766:	6013      	str	r3, [r2, #0]
		conversion = CONVERSION_NOT_READY;
 8000768:	4b0b      	ldr	r3, [pc, #44]	@ (8000798 <i2c_read_data+0x7c>)
 800076a:	2200      	movs	r2, #0
 800076c:	701a      	strb	r2, [r3, #0]
		return I2C_BIT_SAVED;
 800076e:	2300      	movs	r3, #0
 8000770:	e005      	b.n	800077e <i2c_read_data+0x62>
	}
	else
	{
		i2c_convert_i2c_byte();
 8000772:	f7ff ff9d 	bl	80006b0 <i2c_convert_i2c_byte>
		i2c_bits_counter = 0;
 8000776:	4b05      	ldr	r3, [pc, #20]	@ (800078c <i2c_read_data+0x70>)
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
		return I2C_BYTE_SAVED;
 800077c:	2301      	movs	r3, #1
	}
}
 800077e:	4618      	mov	r0, r3
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	20000000 	.word	0x20000000
 8000788:	40020800 	.word	0x40020800
 800078c:	2000047c 	.word	0x2000047c
 8000790:	2000037c 	.word	0x2000037c
 8000794:	38e38e39 	.word	0x38e38e39
 8000798:	2000061c 	.word	0x2000061c

0800079c <i2c_get_ready_i2c_byte>:
		return CONVERSION_NOT_READY;
	}
}

int i2c_get_ready_i2c_byte()
{
 800079c:	b480      	push	{r7}
 800079e:	b083      	sub	sp, #12
 80007a0:	af00      	add	r7, sp, #0
	int temp = i2c_next_byte_counter;
 80007a2:	4b0d      	ldr	r3, [pc, #52]	@ (80007d8 <i2c_get_ready_i2c_byte+0x3c>)
 80007a4:	681b      	ldr	r3, [r3, #0]
 80007a6:	607b      	str	r3, [r7, #4]
	i2c_next_byte_counter++;
 80007a8:	4b0b      	ldr	r3, [pc, #44]	@ (80007d8 <i2c_get_ready_i2c_byte+0x3c>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	3301      	adds	r3, #1
 80007ae:	4a0a      	ldr	r2, [pc, #40]	@ (80007d8 <i2c_get_ready_i2c_byte+0x3c>)
 80007b0:	6013      	str	r3, [r2, #0]
	i2c_conversion_state state = conversion;
 80007b2:	4b0a      	ldr	r3, [pc, #40]	@ (80007dc <i2c_get_ready_i2c_byte+0x40>)
 80007b4:	781b      	ldrb	r3, [r3, #0]
 80007b6:	70fb      	strb	r3, [r7, #3]
	if(state == CONVERSION_READY)
 80007b8:	78fb      	ldrb	r3, [r7, #3]
 80007ba:	2b01      	cmp	r3, #1
 80007bc:	d102      	bne.n	80007c4 <i2c_get_ready_i2c_byte+0x28>
	{
		conversion = CONVERSION_NOT_READY;
 80007be:	4b07      	ldr	r3, [pc, #28]	@ (80007dc <i2c_get_ready_i2c_byte+0x40>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	701a      	strb	r2, [r3, #0]
	}

	return i2c_bytes[temp];
 80007c4:	4a06      	ldr	r2, [pc, #24]	@ (80007e0 <i2c_get_ready_i2c_byte+0x44>)
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80007cc:	4618      	mov	r0, r3
 80007ce:	370c      	adds	r7, #12
 80007d0:	46bd      	mov	sp, r7
 80007d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d6:	4770      	bx	lr
 80007d8:	20000614 	.word	0x20000614
 80007dc:	2000061c 	.word	0x2000061c
 80007e0:	20000480 	.word	0x20000480

080007e4 <i2c_check_for_start>:

i2c_tx_state i2c_check_for_start()
{
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
	i2c_tx_state state;

	if(HAL_GPIO_ReadPin(ANALYZER_SCL_IT_RISING_GPIO_Port, ANALYZER_SCL_IT_RISING_Pin) == GPIO_PIN_SET)
 80007ea:	2180      	movs	r1, #128	@ 0x80
 80007ec:	4809      	ldr	r0, [pc, #36]	@ (8000814 <i2c_check_for_start+0x30>)
 80007ee:	f001 fcd1 	bl	8002194 <HAL_GPIO_ReadPin>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b01      	cmp	r3, #1
 80007f6:	d106      	bne.n	8000806 <i2c_check_for_start+0x22>
	{
		if(i2c_last_scl_bit_value == 1)
 80007f8:	4b07      	ldr	r3, [pc, #28]	@ (8000818 <i2c_check_for_start+0x34>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	2b01      	cmp	r3, #1
 80007fe:	d104      	bne.n	800080a <i2c_check_for_start+0x26>
		{
			state = I2C_START;
 8000800:	2301      	movs	r3, #1
 8000802:	71fb      	strb	r3, [r7, #7]
 8000804:	e001      	b.n	800080a <i2c_check_for_start+0x26>
		}
	}
	else
	{
		state = I2C_NO_TX;
 8000806:	2303      	movs	r3, #3
 8000808:	71fb      	strb	r3, [r7, #7]
	}

	return state;
 800080a:	79fb      	ldrb	r3, [r7, #7]
}
 800080c:	4618      	mov	r0, r3
 800080e:	3708      	adds	r7, #8
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	40020800 	.word	0x40020800
 8000818:	20000000 	.word	0x20000000

0800081c <i2c_check_for_stop>:

i2c_tx_state i2c_check_for_stop()
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
	i2c_tx_state state;

	if(HAL_GPIO_ReadPin(ANALYZER_SCL_IT_RISING_GPIO_Port, ANALYZER_SCL_IT_RISING_Pin) == GPIO_PIN_SET)
 8000822:	2180      	movs	r1, #128	@ 0x80
 8000824:	480b      	ldr	r0, [pc, #44]	@ (8000854 <i2c_check_for_stop+0x38>)
 8000826:	f001 fcb5 	bl	8002194 <HAL_GPIO_ReadPin>
 800082a:	4603      	mov	r3, r0
 800082c:	2b01      	cmp	r3, #1
 800082e:	d10a      	bne.n	8000846 <i2c_check_for_stop+0x2a>
	{
		if(i2c_last_scl_bit_value == 1)
 8000830:	4b09      	ldr	r3, [pc, #36]	@ (8000858 <i2c_check_for_stop+0x3c>)
 8000832:	681b      	ldr	r3, [r3, #0]
 8000834:	2b01      	cmp	r3, #1
 8000836:	d108      	bne.n	800084a <i2c_check_for_stop+0x2e>
		{
			i2c_bytes_count_after_stop = i2c_bytes_counter;
 8000838:	4b08      	ldr	r3, [pc, #32]	@ (800085c <i2c_check_for_stop+0x40>)
 800083a:	681b      	ldr	r3, [r3, #0]
 800083c:	4a08      	ldr	r2, [pc, #32]	@ (8000860 <i2c_check_for_stop+0x44>)
 800083e:	6013      	str	r3, [r2, #0]
			state = I2C_STOP;
 8000840:	2300      	movs	r3, #0
 8000842:	71fb      	strb	r3, [r7, #7]
 8000844:	e001      	b.n	800084a <i2c_check_for_stop+0x2e>
		}
	}
	else
	{
		state = I2C_DATA;
 8000846:	2302      	movs	r3, #2
 8000848:	71fb      	strb	r3, [r7, #7]
	}

	return state;
 800084a:	79fb      	ldrb	r3, [r7, #7]
}
 800084c:	4618      	mov	r0, r3
 800084e:	3708      	adds	r7, #8
 8000850:	46bd      	mov	sp, r7
 8000852:	bd80      	pop	{r7, pc}
 8000854:	40020800 	.word	0x40020800
 8000858:	20000000 	.word	0x20000000
 800085c:	20000610 	.word	0x20000610
 8000860:	20000618 	.word	0x20000618

08000864 <i2c_scl_falling>:

void i2c_scl_falling()
{
 8000864:	b480      	push	{r7}
 8000866:	af00      	add	r7, sp, #0
	i2c_last_scl_bit_value = 1;
 8000868:	4b03      	ldr	r3, [pc, #12]	@ (8000878 <i2c_scl_falling+0x14>)
 800086a:	2201      	movs	r2, #1
 800086c:	601a      	str	r2, [r3, #0]
}
 800086e:	bf00      	nop
 8000870:	46bd      	mov	sp, r7
 8000872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000876:	4770      	bx	lr
 8000878:	20000000 	.word	0x20000000

0800087c <i2c_reset_all>:

void i2c_reset_all()
{
 800087c:	b480      	push	{r7}
 800087e:	b083      	sub	sp, #12
 8000880:	af00      	add	r7, sp, #0
	for(int i = 0; i < 64; i++)
 8000882:	2300      	movs	r3, #0
 8000884:	607b      	str	r3, [r7, #4]
 8000886:	e00c      	b.n	80008a2 <i2c_reset_all+0x26>
	{
		i2c_bits[i] = 0;
 8000888:	4a10      	ldr	r2, [pc, #64]	@ (80008cc <i2c_reset_all+0x50>)
 800088a:	687b      	ldr	r3, [r7, #4]
 800088c:	2100      	movs	r1, #0
 800088e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		i2c_bytes[i] = 0;
 8000892:	4a0f      	ldr	r2, [pc, #60]	@ (80008d0 <i2c_reset_all+0x54>)
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2100      	movs	r1, #0
 8000898:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(int i = 0; i < 64; i++)
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	3301      	adds	r3, #1
 80008a0:	607b      	str	r3, [r7, #4]
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	2b3f      	cmp	r3, #63	@ 0x3f
 80008a6:	ddef      	ble.n	8000888 <i2c_reset_all+0xc>
	}

	i2c_bits_counter = 0;
 80008a8:	4b0a      	ldr	r3, [pc, #40]	@ (80008d4 <i2c_reset_all+0x58>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	601a      	str	r2, [r3, #0]

	i2c_bytes_counter = 0;
 80008ae:	4b0a      	ldr	r3, [pc, #40]	@ (80008d8 <i2c_reset_all+0x5c>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	601a      	str	r2, [r3, #0]
	i2c_next_byte_counter = 0;
 80008b4:	4b09      	ldr	r3, [pc, #36]	@ (80008dc <i2c_reset_all+0x60>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]

	conversion = CONVERSION_NOT_READY;
 80008ba:	4b09      	ldr	r3, [pc, #36]	@ (80008e0 <i2c_reset_all+0x64>)
 80008bc:	2200      	movs	r2, #0
 80008be:	701a      	strb	r2, [r3, #0]
}
 80008c0:	bf00      	nop
 80008c2:	370c      	adds	r7, #12
 80008c4:	46bd      	mov	sp, r7
 80008c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ca:	4770      	bx	lr
 80008cc:	2000037c 	.word	0x2000037c
 80008d0:	20000480 	.word	0x20000480
 80008d4:	2000047c 	.word	0x2000047c
 80008d8:	20000610 	.word	0x20000610
 80008dc:	20000614 	.word	0x20000614
 80008e0:	2000061c 	.word	0x2000061c

080008e4 <i2c_get_bytes_buffor_size>:

int i2c_get_bytes_buffor_size()
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0
	return i2c_bytes_count_after_stop;
 80008e8:	4b03      	ldr	r3, [pc, #12]	@ (80008f8 <i2c_get_bytes_buffor_size+0x14>)
 80008ea:	681b      	ldr	r3, [r3, #0]
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	46bd      	mov	sp, r7
 80008f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f4:	4770      	bx	lr
 80008f6:	bf00      	nop
 80008f8:	20000618 	.word	0x20000618

080008fc <lcd_send_command>:
};

static uint16_t frame_buffer[LCD_WIDTH * LCD_HEIGHT];

static void lcd_send_command(uint8_t cmd)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b082      	sub	sp, #8
 8000900:	af00      	add	r7, sp, #0
 8000902:	4603      	mov	r3, r0
 8000904:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_RESET);
 8000906:	2200      	movs	r2, #0
 8000908:	2102      	movs	r1, #2
 800090a:	480c      	ldr	r0, [pc, #48]	@ (800093c <lcd_send_command+0x40>)
 800090c:	f001 fc5a 	bl	80021c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_SS_GPIO_Port, LCD_SS_Pin, GPIO_PIN_RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	2108      	movs	r1, #8
 8000914:	4809      	ldr	r0, [pc, #36]	@ (800093c <lcd_send_command+0x40>)
 8000916:	f001 fc55 	bl	80021c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 800091a:	1df9      	adds	r1, r7, #7
 800091c:	f04f 33ff 	mov.w	r3, #4294967295
 8000920:	2201      	movs	r2, #1
 8000922:	4807      	ldr	r0, [pc, #28]	@ (8000940 <lcd_send_command+0x44>)
 8000924:	f002 f92d 	bl	8002b82 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_SS_GPIO_Port, LCD_SS_Pin, GPIO_PIN_SET);
 8000928:	2201      	movs	r2, #1
 800092a:	2108      	movs	r1, #8
 800092c:	4803      	ldr	r0, [pc, #12]	@ (800093c <lcd_send_command+0x40>)
 800092e:	f001 fc49 	bl	80021c4 <HAL_GPIO_WritePin>
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40020000 	.word	0x40020000
 8000940:	2000a648 	.word	0x2000a648

08000944 <lcd_send_data>:

static void lcd_send_data(uint8_t data)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
 800094a:	4603      	mov	r3, r0
 800094c:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 800094e:	2201      	movs	r2, #1
 8000950:	2102      	movs	r1, #2
 8000952:	480c      	ldr	r0, [pc, #48]	@ (8000984 <lcd_send_data+0x40>)
 8000954:	f001 fc36 	bl	80021c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_SS_GPIO_Port, LCD_SS_Pin, GPIO_PIN_RESET);
 8000958:	2200      	movs	r2, #0
 800095a:	2108      	movs	r1, #8
 800095c:	4809      	ldr	r0, [pc, #36]	@ (8000984 <lcd_send_data+0x40>)
 800095e:	f001 fc31 	bl	80021c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &data, 1, HAL_MAX_DELAY);
 8000962:	1df9      	adds	r1, r7, #7
 8000964:	f04f 33ff 	mov.w	r3, #4294967295
 8000968:	2201      	movs	r2, #1
 800096a:	4807      	ldr	r0, [pc, #28]	@ (8000988 <lcd_send_data+0x44>)
 800096c:	f002 f909 	bl	8002b82 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LCD_SS_GPIO_Port, LCD_SS_Pin, GPIO_PIN_SET);
 8000970:	2201      	movs	r2, #1
 8000972:	2108      	movs	r1, #8
 8000974:	4803      	ldr	r0, [pc, #12]	@ (8000984 <lcd_send_data+0x40>)
 8000976:	f001 fc25 	bl	80021c4 <HAL_GPIO_WritePin>
}
 800097a:	bf00      	nop
 800097c:	3708      	adds	r7, #8
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	40020000 	.word	0x40020000
 8000988:	2000a648 	.word	0x2000a648

0800098c <lcd_send>:

#define CMD(x)			((x) | 0x100)

static void lcd_send(uint16_t value)
{
 800098c:	b580      	push	{r7, lr}
 800098e:	b082      	sub	sp, #8
 8000990:	af00      	add	r7, sp, #0
 8000992:	4603      	mov	r3, r0
 8000994:	80fb      	strh	r3, [r7, #6]
	if (value & 0x100) {
 8000996:	88fb      	ldrh	r3, [r7, #6]
 8000998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800099c:	2b00      	cmp	r3, #0
 800099e:	d005      	beq.n	80009ac <lcd_send+0x20>
		lcd_send_command(value);
 80009a0:	88fb      	ldrh	r3, [r7, #6]
 80009a2:	b2db      	uxtb	r3, r3
 80009a4:	4618      	mov	r0, r3
 80009a6:	f7ff ffa9 	bl	80008fc <lcd_send_command>
	} else {
		lcd_send_data(value);
	}
}
 80009aa:	e004      	b.n	80009b6 <lcd_send+0x2a>
		lcd_send_data(value);
 80009ac:	88fb      	ldrh	r3, [r7, #6]
 80009ae:	b2db      	uxtb	r3, r3
 80009b0:	4618      	mov	r0, r3
 80009b2:	f7ff ffc7 	bl	8000944 <lcd_send_data>
}
 80009b6:	bf00      	nop
 80009b8:	3708      	adds	r7, #8
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
	...

080009c0 <lcd_init>:
  CMD(ST7735S_COLMOD), 0x05,
  CMD(ST7735S_MADCTL), 0xa0,
};

void lcd_init(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0
  int i;

  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_RESET);
 80009c6:	2200      	movs	r2, #0
 80009c8:	2108      	movs	r1, #8
 80009ca:	4817      	ldr	r0, [pc, #92]	@ (8000a28 <lcd_init+0x68>)
 80009cc:	f001 fbfa 	bl	80021c4 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80009d0:	2064      	movs	r0, #100	@ 0x64
 80009d2:	f000 fd9d 	bl	8001510 <HAL_Delay>
  HAL_GPIO_WritePin(LCD_RST_GPIO_Port, LCD_RST_Pin, GPIO_PIN_SET);
 80009d6:	2201      	movs	r2, #1
 80009d8:	2108      	movs	r1, #8
 80009da:	4813      	ldr	r0, [pc, #76]	@ (8000a28 <lcd_init+0x68>)
 80009dc:	f001 fbf2 	bl	80021c4 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 80009e0:	2064      	movs	r0, #100	@ 0x64
 80009e2:	f000 fd95 	bl	8001510 <HAL_Delay>

  for (i = 0; i < sizeof(init_table) / sizeof(init_table[0]); i++) {
 80009e6:	2300      	movs	r3, #0
 80009e8:	607b      	str	r3, [r7, #4]
 80009ea:	e009      	b.n	8000a00 <lcd_init+0x40>
    lcd_send(init_table[i]);
 80009ec:	4a0f      	ldr	r2, [pc, #60]	@ (8000a2c <lcd_init+0x6c>)
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff ffc9 	bl	800098c <lcd_send>
  for (i = 0; i < sizeof(init_table) / sizeof(init_table[0]); i++) {
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	3301      	adds	r3, #1
 80009fe:	607b      	str	r3, [r7, #4]
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	2b4b      	cmp	r3, #75	@ 0x4b
 8000a04:	d9f2      	bls.n	80009ec <lcd_init+0x2c>
  }

  HAL_Delay(200);
 8000a06:	20c8      	movs	r0, #200	@ 0xc8
 8000a08:	f000 fd82 	bl	8001510 <HAL_Delay>

  lcd_send_command(ST7735S_SLPOUT);
 8000a0c:	2011      	movs	r0, #17
 8000a0e:	f7ff ff75 	bl	80008fc <lcd_send_command>
  HAL_Delay(110);
 8000a12:	206e      	movs	r0, #110	@ 0x6e
 8000a14:	f000 fd7c 	bl	8001510 <HAL_Delay>

  lcd_send_command(ST7735S_DISPON);
 8000a18:	2029      	movs	r0, #41	@ 0x29
 8000a1a:	f7ff ff6f 	bl	80008fc <lcd_send_command>
}
 8000a1e:	bf00      	nop
 8000a20:	3708      	adds	r7, #8
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}
 8000a26:	bf00      	nop
 8000a28:	40020800 	.word	0x40020800
 8000a2c:	08003c04 	.word	0x08003c04

08000a30 <lcd_send_data16>:

static void lcd_send_data16(uint16_t value)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	4603      	mov	r3, r0
 8000a38:	80fb      	strh	r3, [r7, #6]
	lcd_send_data(value >> 8);
 8000a3a:	88fb      	ldrh	r3, [r7, #6]
 8000a3c:	0a1b      	lsrs	r3, r3, #8
 8000a3e:	b29b      	uxth	r3, r3
 8000a40:	b2db      	uxtb	r3, r3
 8000a42:	4618      	mov	r0, r3
 8000a44:	f7ff ff7e 	bl	8000944 <lcd_send_data>
	lcd_send_data(value);
 8000a48:	88fb      	ldrh	r3, [r7, #6]
 8000a4a:	b2db      	uxtb	r3, r3
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	f7ff ff79 	bl	8000944 <lcd_send_data>
}
 8000a52:	bf00      	nop
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}

08000a5a <lcd_set_window>:

static void lcd_set_window(int x, int y, int width, int height)
{
 8000a5a:	b580      	push	{r7, lr}
 8000a5c:	b084      	sub	sp, #16
 8000a5e:	af00      	add	r7, sp, #0
 8000a60:	60f8      	str	r0, [r7, #12]
 8000a62:	60b9      	str	r1, [r7, #8]
 8000a64:	607a      	str	r2, [r7, #4]
 8000a66:	603b      	str	r3, [r7, #0]
	lcd_send_command(ST7735S_CASET);
 8000a68:	202a      	movs	r0, #42	@ 0x2a
 8000a6a:	f7ff ff47 	bl	80008fc <lcd_send_command>
	lcd_send_data16(LCD_OFFSET_X + x);
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	b29b      	uxth	r3, r3
 8000a72:	3301      	adds	r3, #1
 8000a74:	b29b      	uxth	r3, r3
 8000a76:	4618      	mov	r0, r3
 8000a78:	f7ff ffda 	bl	8000a30 <lcd_send_data16>
	lcd_send_data16(LCD_OFFSET_X + x + width - 1);
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	b29a      	uxth	r2, r3
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	b29b      	uxth	r3, r3
 8000a84:	4413      	add	r3, r2
 8000a86:	b29b      	uxth	r3, r3
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f7ff ffd1 	bl	8000a30 <lcd_send_data16>

	lcd_send_command(ST7735S_RASET);
 8000a8e:	202b      	movs	r0, #43	@ 0x2b
 8000a90:	f7ff ff34 	bl	80008fc <lcd_send_command>
	lcd_send_data16(LCD_OFFSET_Y + y);
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	3302      	adds	r3, #2
 8000a9a:	b29b      	uxth	r3, r3
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	f7ff ffc7 	bl	8000a30 <lcd_send_data16>
	lcd_send_data16(LCD_OFFSET_Y + y + height- 1);
 8000aa2:	68bb      	ldr	r3, [r7, #8]
 8000aa4:	b29a      	uxth	r2, r3
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	b29b      	uxth	r3, r3
 8000aaa:	4413      	add	r3, r2
 8000aac:	b29b      	uxth	r3, r3
 8000aae:	3301      	adds	r3, #1
 8000ab0:	b29b      	uxth	r3, r3
 8000ab2:	4618      	mov	r0, r3
 8000ab4:	f7ff ffbc 	bl	8000a30 <lcd_send_data16>
}
 8000ab8:	bf00      	nop
 8000aba:	3710      	adds	r7, #16
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bd80      	pop	{r7, pc}

08000ac0 <lcd_put_pixel>:

void lcd_put_pixel(int x, int y, uint16_t color)
{
 8000ac0:	b480      	push	{r7}
 8000ac2:	b085      	sub	sp, #20
 8000ac4:	af00      	add	r7, sp, #0
 8000ac6:	60f8      	str	r0, [r7, #12]
 8000ac8:	60b9      	str	r1, [r7, #8]
 8000aca:	4613      	mov	r3, r2
 8000acc:	80fb      	strh	r3, [r7, #6]
	frame_buffer[x + y * LCD_WIDTH] = color;
 8000ace:	68ba      	ldr	r2, [r7, #8]
 8000ad0:	4613      	mov	r3, r2
 8000ad2:	009b      	lsls	r3, r3, #2
 8000ad4:	4413      	add	r3, r2
 8000ad6:	015b      	lsls	r3, r3, #5
 8000ad8:	461a      	mov	r2, r3
 8000ada:	68fb      	ldr	r3, [r7, #12]
 8000adc:	4413      	add	r3, r2
 8000ade:	4905      	ldr	r1, [pc, #20]	@ (8000af4 <lcd_put_pixel+0x34>)
 8000ae0:	88fa      	ldrh	r2, [r7, #6]
 8000ae2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 8000ae6:	bf00      	nop
 8000ae8:	3714      	adds	r7, #20
 8000aea:	46bd      	mov	sp, r7
 8000aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af0:	4770      	bx	lr
 8000af2:	bf00      	nop
 8000af4:	20000620 	.word	0x20000620

08000af8 <fill_with>:

void fill_with(uint16_t color){
 8000af8:	b480      	push	{r7}
 8000afa:	b085      	sub	sp, #20
 8000afc:	af00      	add	r7, sp, #0
 8000afe:	4603      	mov	r3, r0
 8000b00:	80fb      	strh	r3, [r7, #6]

	 int i = LCD_WIDTH * LCD_HEIGHT - 1;
 8000b02:	f644 73ff 	movw	r3, #20479	@ 0x4fff
 8000b06:	60fb      	str	r3, [r7, #12]
	 while(i >= 0){
 8000b08:	e007      	b.n	8000b1a <fill_with+0x22>
		frame_buffer[i] = color;
 8000b0a:	4909      	ldr	r1, [pc, #36]	@ (8000b30 <fill_with+0x38>)
 8000b0c:	68fb      	ldr	r3, [r7, #12]
 8000b0e:	88fa      	ldrh	r2, [r7, #6]
 8000b10:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		--i;
 8000b14:	68fb      	ldr	r3, [r7, #12]
 8000b16:	3b01      	subs	r3, #1
 8000b18:	60fb      	str	r3, [r7, #12]
	 while(i >= 0){
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	2b00      	cmp	r3, #0
 8000b1e:	daf4      	bge.n	8000b0a <fill_with+0x12>
	 }
}
 8000b20:	bf00      	nop
 8000b22:	bf00      	nop
 8000b24:	3714      	adds	r7, #20
 8000b26:	46bd      	mov	sp, r7
 8000b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2c:	4770      	bx	lr
 8000b2e:	bf00      	nop
 8000b30:	20000620 	.word	0x20000620

08000b34 <lcd_copy>:

void lcd_copy(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
	lcd_set_window(0, 0, LCD_WIDTH, LCD_HEIGHT);
 8000b38:	2380      	movs	r3, #128	@ 0x80
 8000b3a:	22a0      	movs	r2, #160	@ 0xa0
 8000b3c:	2100      	movs	r1, #0
 8000b3e:	2000      	movs	r0, #0
 8000b40:	f7ff ff8b 	bl	8000a5a <lcd_set_window>
	lcd_send_command(ST7735S_RAMWR);
 8000b44:	202c      	movs	r0, #44	@ 0x2c
 8000b46:	f7ff fed9 	bl	80008fc <lcd_send_command>
	HAL_GPIO_WritePin(LCD_DC_GPIO_Port, LCD_DC_Pin, GPIO_PIN_SET);
 8000b4a:	2201      	movs	r2, #1
 8000b4c:	2102      	movs	r1, #2
 8000b4e:	4808      	ldr	r0, [pc, #32]	@ (8000b70 <lcd_copy+0x3c>)
 8000b50:	f001 fb38 	bl	80021c4 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LCD_SS_GPIO_Port, LCD_SS_Pin, GPIO_PIN_RESET);
 8000b54:	2200      	movs	r2, #0
 8000b56:	2108      	movs	r1, #8
 8000b58:	4805      	ldr	r0, [pc, #20]	@ (8000b70 <lcd_copy+0x3c>)
 8000b5a:	f001 fb33 	bl	80021c4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit_DMA(&hspi1, (uint8_t*)frame_buffer, sizeof(frame_buffer));
 8000b5e:	f44f 4220 	mov.w	r2, #40960	@ 0xa000
 8000b62:	4904      	ldr	r1, [pc, #16]	@ (8000b74 <lcd_copy+0x40>)
 8000b64:	4804      	ldr	r0, [pc, #16]	@ (8000b78 <lcd_copy+0x44>)
 8000b66:	f002 f94f 	bl	8002e08 <HAL_SPI_Transmit_DMA>
}
 8000b6a:	bf00      	nop
 8000b6c:	bd80      	pop	{r7, pc}
 8000b6e:	bf00      	nop
 8000b70:	40020000 	.word	0x40020000
 8000b74:	20000620 	.word	0x20000620
 8000b78:	2000a648 	.word	0x2000a648

08000b7c <LCD_DisplayChar>:
		return true;
	else
		return false;
}

void LCD_DisplayChar(uint16_t Xpoint, uint16_t Ypoint, char Acsii_Char, uint16_t Color) {
 8000b7c:	b590      	push	{r4, r7, lr}
 8000b7e:	b087      	sub	sp, #28
 8000b80:	af00      	add	r7, sp, #0
 8000b82:	4604      	mov	r4, r0
 8000b84:	4608      	mov	r0, r1
 8000b86:	4611      	mov	r1, r2
 8000b88:	461a      	mov	r2, r3
 8000b8a:	4623      	mov	r3, r4
 8000b8c:	80fb      	strh	r3, [r7, #6]
 8000b8e:	4603      	mov	r3, r0
 8000b90:	80bb      	strh	r3, [r7, #4]
 8000b92:	460b      	mov	r3, r1
 8000b94:	70fb      	strb	r3, [r7, #3]
 8000b96:	4613      	mov	r3, r2
 8000b98:	803b      	strh	r3, [r7, #0]
    const uint8_t Font_Width = FONT_WIDTH; // Szerokość czcionki
 8000b9a:	2305      	movs	r3, #5
 8000b9c:	73fb      	strb	r3, [r7, #15]
    const uint8_t Font_Height = FONT_HEIGHT; // Wysokość czcionki
 8000b9e:	2308      	movs	r3, #8
 8000ba0:	73bb      	strb	r3, [r7, #14]

    uint32_t Char_Offset = (Acsii_Char - ' ') * Font_Height * (Font_Width / 8 + (Font_Width % 8 ? 1 : 0));
 8000ba2:	78fb      	ldrb	r3, [r7, #3]
 8000ba4:	3b20      	subs	r3, #32
 8000ba6:	7bba      	ldrb	r2, [r7, #14]
 8000ba8:	fb02 f303 	mul.w	r3, r2, r3
 8000bac:	7bfa      	ldrb	r2, [r7, #15]
 8000bae:	08d2      	lsrs	r2, r2, #3
 8000bb0:	b2d2      	uxtb	r2, r2
 8000bb2:	4611      	mov	r1, r2
 8000bb4:	7bfa      	ldrb	r2, [r7, #15]
 8000bb6:	f002 0207 	and.w	r2, r2, #7
 8000bba:	b2d2      	uxtb	r2, r2
 8000bbc:	2a00      	cmp	r2, #0
 8000bbe:	bf14      	ite	ne
 8000bc0:	2201      	movne	r2, #1
 8000bc2:	2200      	moveq	r2, #0
 8000bc4:	b2d2      	uxtb	r2, r2
 8000bc6:	440a      	add	r2, r1
 8000bc8:	fb02 f303 	mul.w	r3, r2, r3
 8000bcc:	60bb      	str	r3, [r7, #8]
    const unsigned char* ptr = &Font8_Table[Char_Offset];
 8000bce:	68bb      	ldr	r3, [r7, #8]
 8000bd0:	4a22      	ldr	r2, [pc, #136]	@ (8000c5c <LCD_DisplayChar+0xe0>)
 8000bd2:	4413      	add	r3, r2
 8000bd4:	617b      	str	r3, [r7, #20]

    for (uint16_t Page = 0; Page < Font_Height; Page++) {
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	827b      	strh	r3, [r7, #18]
 8000bda:	e035      	b.n	8000c48 <LCD_DisplayChar+0xcc>
        for (uint16_t Column = 0; Column < Font_Width; Column++) {
 8000bdc:	2300      	movs	r3, #0
 8000bde:	823b      	strh	r3, [r7, #16]
 8000be0:	e021      	b.n	8000c26 <LCD_DisplayChar+0xaa>
            if (*ptr & (0x80 >> (Column % 8))) {
 8000be2:	697b      	ldr	r3, [r7, #20]
 8000be4:	781b      	ldrb	r3, [r3, #0]
 8000be6:	4619      	mov	r1, r3
 8000be8:	8a3b      	ldrh	r3, [r7, #16]
 8000bea:	f003 0307 	and.w	r3, r3, #7
 8000bee:	2280      	movs	r2, #128	@ 0x80
 8000bf0:	fa42 f303 	asr.w	r3, r2, r3
 8000bf4:	400b      	ands	r3, r1
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d009      	beq.n	8000c0e <LCD_DisplayChar+0x92>
                lcd_put_pixel(Xpoint + Column, Ypoint + Page, Color);
 8000bfa:	88fa      	ldrh	r2, [r7, #6]
 8000bfc:	8a3b      	ldrh	r3, [r7, #16]
 8000bfe:	18d0      	adds	r0, r2, r3
 8000c00:	88ba      	ldrh	r2, [r7, #4]
 8000c02:	8a7b      	ldrh	r3, [r7, #18]
 8000c04:	4413      	add	r3, r2
 8000c06:	883a      	ldrh	r2, [r7, #0]
 8000c08:	4619      	mov	r1, r3
 8000c0a:	f7ff ff59 	bl	8000ac0 <lcd_put_pixel>
            }

            if (Column % 8 == 7) {
 8000c0e:	8a3b      	ldrh	r3, [r7, #16]
 8000c10:	f003 0307 	and.w	r3, r3, #7
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	2b07      	cmp	r3, #7
 8000c18:	d102      	bne.n	8000c20 <LCD_DisplayChar+0xa4>
                ptr++;
 8000c1a:	697b      	ldr	r3, [r7, #20]
 8000c1c:	3301      	adds	r3, #1
 8000c1e:	617b      	str	r3, [r7, #20]
        for (uint16_t Column = 0; Column < Font_Width; Column++) {
 8000c20:	8a3b      	ldrh	r3, [r7, #16]
 8000c22:	3301      	adds	r3, #1
 8000c24:	823b      	strh	r3, [r7, #16]
 8000c26:	7bfb      	ldrb	r3, [r7, #15]
 8000c28:	b29b      	uxth	r3, r3
 8000c2a:	8a3a      	ldrh	r2, [r7, #16]
 8000c2c:	429a      	cmp	r2, r3
 8000c2e:	d3d8      	bcc.n	8000be2 <LCD_DisplayChar+0x66>
            }
        }

        if (Font_Width % 8 != 0) {
 8000c30:	7bfb      	ldrb	r3, [r7, #15]
 8000c32:	f003 0307 	and.w	r3, r3, #7
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d002      	beq.n	8000c42 <LCD_DisplayChar+0xc6>
            ptr++;
 8000c3c:	697b      	ldr	r3, [r7, #20]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	617b      	str	r3, [r7, #20]
    for (uint16_t Page = 0; Page < Font_Height; Page++) {
 8000c42:	8a7b      	ldrh	r3, [r7, #18]
 8000c44:	3301      	adds	r3, #1
 8000c46:	827b      	strh	r3, [r7, #18]
 8000c48:	7bbb      	ldrb	r3, [r7, #14]
 8000c4a:	b29b      	uxth	r3, r3
 8000c4c:	8a7a      	ldrh	r2, [r7, #18]
 8000c4e:	429a      	cmp	r2, r3
 8000c50:	d3c4      	bcc.n	8000bdc <LCD_DisplayChar+0x60>
        }
    }
}
 8000c52:	bf00      	nop
 8000c54:	bf00      	nop
 8000c56:	371c      	adds	r7, #28
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	bd90      	pop	{r4, r7, pc}
 8000c5c:	20000004 	.word	0x20000004

08000c60 <LCD_DisplayString>:

void LCD_DisplayString(uint16_t Xstart, uint16_t Ystart, char* pString, uint16_t Color) {
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b086      	sub	sp, #24
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	60ba      	str	r2, [r7, #8]
 8000c68:	461a      	mov	r2, r3
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	81fb      	strh	r3, [r7, #14]
 8000c6e:	460b      	mov	r3, r1
 8000c70:	81bb      	strh	r3, [r7, #12]
 8000c72:	4613      	mov	r3, r2
 8000c74:	80fb      	strh	r3, [r7, #6]
    const uint8_t Font_Width = FONT_WIDTH; // Szerokość czcionki
 8000c76:	2305      	movs	r3, #5
 8000c78:	75fb      	strb	r3, [r7, #23]
    const uint8_t Font_Height = FONT_HEIGHT; // Wysokość czcionki
 8000c7a:	2308      	movs	r3, #8
 8000c7c:	75bb      	strb	r3, [r7, #22]

    while (*pString != '\0') {
 8000c7e:	e01f      	b.n	8000cc0 <LCD_DisplayString+0x60>
        if (Xstart + Font_Width > LCD_WIDTH) {
 8000c80:	89fa      	ldrh	r2, [r7, #14]
 8000c82:	7dfb      	ldrb	r3, [r7, #23]
 8000c84:	4413      	add	r3, r2
 8000c86:	2ba0      	cmp	r3, #160	@ 0xa0
 8000c88:	dd06      	ble.n	8000c98 <LCD_DisplayString+0x38>
            Xstart = 0;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	81fb      	strh	r3, [r7, #14]
            Ystart += Font_Height;
 8000c8e:	7dbb      	ldrb	r3, [r7, #22]
 8000c90:	b29a      	uxth	r2, r3
 8000c92:	89bb      	ldrh	r3, [r7, #12]
 8000c94:	4413      	add	r3, r2
 8000c96:	81bb      	strh	r3, [r7, #12]
        }

        if (Ystart + Font_Height > LCD_HEIGHT) {
 8000c98:	89ba      	ldrh	r2, [r7, #12]
 8000c9a:	7dbb      	ldrb	r3, [r7, #22]
 8000c9c:	4413      	add	r3, r2
 8000c9e:	2b80      	cmp	r3, #128	@ 0x80
 8000ca0:	dc13      	bgt.n	8000cca <LCD_DisplayString+0x6a>
            break; // Wyjście z pętli, jeśli przekroczy wysokość ekranu
        }

        LCD_DisplayChar(Xstart, Ystart, *pString, Color);
 8000ca2:	68bb      	ldr	r3, [r7, #8]
 8000ca4:	781a      	ldrb	r2, [r3, #0]
 8000ca6:	88fb      	ldrh	r3, [r7, #6]
 8000ca8:	89b9      	ldrh	r1, [r7, #12]
 8000caa:	89f8      	ldrh	r0, [r7, #14]
 8000cac:	f7ff ff66 	bl	8000b7c <LCD_DisplayChar>
        pString++;
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	3301      	adds	r3, #1
 8000cb4:	60bb      	str	r3, [r7, #8]
        Xstart += Font_Width;
 8000cb6:	7dfb      	ldrb	r3, [r7, #23]
 8000cb8:	b29a      	uxth	r2, r3
 8000cba:	89fb      	ldrh	r3, [r7, #14]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	81fb      	strh	r3, [r7, #14]
    while (*pString != '\0') {
 8000cc0:	68bb      	ldr	r3, [r7, #8]
 8000cc2:	781b      	ldrb	r3, [r3, #0]
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d1db      	bne.n	8000c80 <LCD_DisplayString+0x20>
    }
}
 8000cc8:	e000      	b.n	8000ccc <LCD_DisplayString+0x6c>
            break; // Wyjście z pętli, jeśli przekroczy wysokość ekranu
 8000cca:	bf00      	nop
}
 8000ccc:	bf00      	nop
 8000cce:	3718      	adds	r7, #24
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	bd80      	pop	{r7, pc}

08000cd4 <start_display_whole_frame>:

  int x = 5;
  int y = 5;

  void start_display_whole_frame()
    {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
  	int choosen_color = WHITE;
 8000cda:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000cde:	60fb      	str	r3, [r7, #12]

  	int size = i2c_get_bytes_buffor_size();
 8000ce0:	f7ff fe00 	bl	80008e4 <i2c_get_bytes_buffor_size>
 8000ce4:	6038      	str	r0, [r7, #0]
    	for(int i = 0; i < size; i++)
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	60bb      	str	r3, [r7, #8]
 8000cea:	e055      	b.n	8000d98 <start_display_whole_frame+0xc4>
    	{
    	  switch(i)
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d003      	beq.n	8000cfa <start_display_whole_frame+0x26>
 8000cf2:	68bb      	ldr	r3, [r7, #8]
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d00f      	beq.n	8000d18 <start_display_whole_frame+0x44>
 8000cf8:	e01e      	b.n	8000d38 <start_display_whole_frame+0x64>
    	  {
  		  case 0:
  		  	  new_data = i2c_get_ready_i2c_byte();
 8000cfa:	f7ff fd4f 	bl	800079c <i2c_get_ready_i2c_byte>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	4a3a      	ldr	r2, [pc, #232]	@ (8000dec <start_display_whole_frame+0x118>)
 8000d02:	6013      	str	r3, [r2, #0]
  		  	  sprintf(new_data_char, "0x%02X", new_data);
 8000d04:	4b39      	ldr	r3, [pc, #228]	@ (8000dec <start_display_whole_frame+0x118>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	461a      	mov	r2, r3
 8000d0a:	4939      	ldr	r1, [pc, #228]	@ (8000df0 <start_display_whole_frame+0x11c>)
 8000d0c:	4839      	ldr	r0, [pc, #228]	@ (8000df4 <start_display_whole_frame+0x120>)
 8000d0e:	f002 faa9 	bl	8003264 <siprintf>
  		  	  choosen_color = RED;
 8000d12:	23f8      	movs	r3, #248	@ 0xf8
 8000d14:	60fb      	str	r3, [r7, #12]
  			  break;
 8000d16:	e01f      	b.n	8000d58 <start_display_whole_frame+0x84>

  		  case 1:
  		  	  new_data = i2c_get_ready_i2c_byte();
 8000d18:	f7ff fd40 	bl	800079c <i2c_get_ready_i2c_byte>
 8000d1c:	4603      	mov	r3, r0
 8000d1e:	4a33      	ldr	r2, [pc, #204]	@ (8000dec <start_display_whole_frame+0x118>)
 8000d20:	6013      	str	r3, [r2, #0]
  		  	  sprintf(new_data_char, "0x%02X", new_data);
 8000d22:	4b32      	ldr	r3, [pc, #200]	@ (8000dec <start_display_whole_frame+0x118>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	461a      	mov	r2, r3
 8000d28:	4931      	ldr	r1, [pc, #196]	@ (8000df0 <start_display_whole_frame+0x11c>)
 8000d2a:	4832      	ldr	r0, [pc, #200]	@ (8000df4 <start_display_whole_frame+0x120>)
 8000d2c:	f002 fa9a 	bl	8003264 <siprintf>
  		  	  choosen_color = YELLOW;
 8000d30:	f24e 03ff 	movw	r3, #57599	@ 0xe0ff
 8000d34:	60fb      	str	r3, [r7, #12]
  			  break;
 8000d36:	e00f      	b.n	8000d58 <start_display_whole_frame+0x84>

  		  default:
  		  	  new_data = i2c_get_ready_i2c_byte();
 8000d38:	f7ff fd30 	bl	800079c <i2c_get_ready_i2c_byte>
 8000d3c:	4603      	mov	r3, r0
 8000d3e:	4a2b      	ldr	r2, [pc, #172]	@ (8000dec <start_display_whole_frame+0x118>)
 8000d40:	6013      	str	r3, [r2, #0]
  		  	  sprintf(new_data_char, "0x%02X", new_data);
 8000d42:	4b2a      	ldr	r3, [pc, #168]	@ (8000dec <start_display_whole_frame+0x118>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	461a      	mov	r2, r3
 8000d48:	4929      	ldr	r1, [pc, #164]	@ (8000df0 <start_display_whole_frame+0x11c>)
 8000d4a:	482a      	ldr	r0, [pc, #168]	@ (8000df4 <start_display_whole_frame+0x120>)
 8000d4c:	f002 fa8a 	bl	8003264 <siprintf>
  		  	  choosen_color = WHITE;
 8000d50:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000d54:	60fb      	str	r3, [r7, #12]
  			  break;
 8000d56:	bf00      	nop
    	  }

    	  LCD_DisplayString( x, y, new_data_char, choosen_color);
 8000d58:	4b27      	ldr	r3, [pc, #156]	@ (8000df8 <start_display_whole_frame+0x124>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	b298      	uxth	r0, r3
 8000d5e:	4b27      	ldr	r3, [pc, #156]	@ (8000dfc <start_display_whole_frame+0x128>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	b299      	uxth	r1, r3
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	b29b      	uxth	r3, r3
 8000d68:	4a22      	ldr	r2, [pc, #136]	@ (8000df4 <start_display_whole_frame+0x120>)
 8000d6a:	f7ff ff79 	bl	8000c60 <LCD_DisplayString>


    	  if(x + 25 < LCD_WIDTH)
 8000d6e:	4b22      	ldr	r3, [pc, #136]	@ (8000df8 <start_display_whole_frame+0x124>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	2b86      	cmp	r3, #134	@ 0x86
 8000d74:	dc05      	bgt.n	8000d82 <start_display_whole_frame+0xae>
    	  {
    	      x = x + 22;
 8000d76:	4b20      	ldr	r3, [pc, #128]	@ (8000df8 <start_display_whole_frame+0x124>)
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	3316      	adds	r3, #22
 8000d7c:	4a1e      	ldr	r2, [pc, #120]	@ (8000df8 <start_display_whole_frame+0x124>)
 8000d7e:	6013      	str	r3, [r2, #0]
 8000d80:	e007      	b.n	8000d92 <start_display_whole_frame+0xbe>
    	  }
    	  else
    	  {

    		  x = 5;
 8000d82:	4b1d      	ldr	r3, [pc, #116]	@ (8000df8 <start_display_whole_frame+0x124>)
 8000d84:	2205      	movs	r2, #5
 8000d86:	601a      	str	r2, [r3, #0]
    		  y = y + 15;
 8000d88:	4b1c      	ldr	r3, [pc, #112]	@ (8000dfc <start_display_whole_frame+0x128>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	330f      	adds	r3, #15
 8000d8e:	4a1b      	ldr	r2, [pc, #108]	@ (8000dfc <start_display_whole_frame+0x128>)
 8000d90:	6013      	str	r3, [r2, #0]
    	for(int i = 0; i < size; i++)
 8000d92:	68bb      	ldr	r3, [r7, #8]
 8000d94:	3301      	adds	r3, #1
 8000d96:	60bb      	str	r3, [r7, #8]
 8000d98:	68ba      	ldr	r2, [r7, #8]
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	dba5      	blt.n	8000cec <start_display_whole_frame+0x18>
    	  }
    	}

    	lcd_copy();
 8000da0:	f7ff fec8 	bl	8000b34 <lcd_copy>
    	HAL_Delay(10);
 8000da4:	200a      	movs	r0, #10
 8000da6:	f000 fbb3 	bl	8001510 <HAL_Delay>

    	i2c_reset_all();
 8000daa:	f7ff fd67 	bl	800087c <i2c_reset_all>
    	new_data = 0;
 8000dae:	4b0f      	ldr	r3, [pc, #60]	@ (8000dec <start_display_whole_frame+0x118>)
 8000db0:	2200      	movs	r2, #0
 8000db2:	601a      	str	r2, [r3, #0]
    	for(int i = 0; i < 30; i++)
 8000db4:	2300      	movs	r3, #0
 8000db6:	607b      	str	r3, [r7, #4]
 8000db8:	e007      	b.n	8000dca <start_display_whole_frame+0xf6>
    	{
    		new_data_char[i] = 0;
 8000dba:	4a0e      	ldr	r2, [pc, #56]	@ (8000df4 <start_display_whole_frame+0x120>)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	4413      	add	r3, r2
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	701a      	strb	r2, [r3, #0]
    	for(int i = 0; i < 30; i++)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	3301      	adds	r3, #1
 8000dc8:	607b      	str	r3, [r7, #4]
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2b1d      	cmp	r3, #29
 8000dce:	ddf4      	ble.n	8000dba <start_display_whole_frame+0xe6>
    	}

    	fill_with(BLACK);
 8000dd0:	2000      	movs	r0, #0
 8000dd2:	f7ff fe91 	bl	8000af8 <fill_with>
    	y = 5;
 8000dd6:	4b09      	ldr	r3, [pc, #36]	@ (8000dfc <start_display_whole_frame+0x128>)
 8000dd8:	2205      	movs	r2, #5
 8000dda:	601a      	str	r2, [r3, #0]
    	x = 5;
 8000ddc:	4b06      	ldr	r3, [pc, #24]	@ (8000df8 <start_display_whole_frame+0x124>)
 8000dde:	2205      	movs	r2, #5
 8000de0:	601a      	str	r2, [r3, #0]
    }
 8000de2:	bf00      	nop
 8000de4:	3710      	adds	r7, #16
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	2000a620 	.word	0x2000a620
 8000df0:	08003bbc 	.word	0x08003bbc
 8000df4:	2000a624 	.word	0x2000a624
 8000df8:	200002fc 	.word	0x200002fc
 8000dfc:	20000300 	.word	0x20000300

08000e00 <start_display_data_only>:

  void start_display_data_only()
  {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b084      	sub	sp, #16
 8000e04:	af00      	add	r7, sp, #0
	int choosen_color = WHITE;
 8000e06:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e0a:	60fb      	str	r3, [r7, #12]

	int size = i2c_get_bytes_buffor_size();
 8000e0c:	f7ff fd6a 	bl	80008e4 <i2c_get_bytes_buffor_size>
 8000e10:	6038      	str	r0, [r7, #0]
  	for(int i = 0; i < size; i++)
 8000e12:	2300      	movs	r3, #0
 8000e14:	60bb      	str	r3, [r7, #8]
 8000e16:	e056      	b.n	8000ec6 <start_display_data_only+0xc6>
  	{
  	  switch(i)
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d003      	beq.n	8000e26 <start_display_data_only+0x26>
 8000e1e:	68bb      	ldr	r3, [r7, #8]
 8000e20:	2b01      	cmp	r3, #1
 8000e22:	d00f      	beq.n	8000e44 <start_display_data_only+0x44>
 8000e24:	e01e      	b.n	8000e64 <start_display_data_only+0x64>
  	  {
		  case 0:
		  	  new_data = i2c_get_ready_i2c_byte();
 8000e26:	f7ff fcb9 	bl	800079c <i2c_get_ready_i2c_byte>
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	4a3a      	ldr	r2, [pc, #232]	@ (8000f18 <start_display_data_only+0x118>)
 8000e2e:	6013      	str	r3, [r2, #0]
		  	  sprintf(new_data_char, "Device address: 0x%02X", new_data);
 8000e30:	4b39      	ldr	r3, [pc, #228]	@ (8000f18 <start_display_data_only+0x118>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	461a      	mov	r2, r3
 8000e36:	4939      	ldr	r1, [pc, #228]	@ (8000f1c <start_display_data_only+0x11c>)
 8000e38:	4839      	ldr	r0, [pc, #228]	@ (8000f20 <start_display_data_only+0x120>)
 8000e3a:	f002 fa13 	bl	8003264 <siprintf>
		  	  choosen_color = RED;
 8000e3e:	23f8      	movs	r3, #248	@ 0xf8
 8000e40:	60fb      	str	r3, [r7, #12]
			  break;
 8000e42:	e020      	b.n	8000e86 <start_display_data_only+0x86>

		  case 1:
		  	  new_data = i2c_get_ready_i2c_byte();
 8000e44:	f7ff fcaa 	bl	800079c <i2c_get_ready_i2c_byte>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	4a33      	ldr	r2, [pc, #204]	@ (8000f18 <start_display_data_only+0x118>)
 8000e4c:	6013      	str	r3, [r2, #0]
		  	  sprintf(new_data_char, "Register address: 0x%02X", new_data);
 8000e4e:	4b32      	ldr	r3, [pc, #200]	@ (8000f18 <start_display_data_only+0x118>)
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	461a      	mov	r2, r3
 8000e54:	4933      	ldr	r1, [pc, #204]	@ (8000f24 <start_display_data_only+0x124>)
 8000e56:	4832      	ldr	r0, [pc, #200]	@ (8000f20 <start_display_data_only+0x120>)
 8000e58:	f002 fa04 	bl	8003264 <siprintf>
		  	  choosen_color = YELLOW;
 8000e5c:	f24e 03ff 	movw	r3, #57599	@ 0xe0ff
 8000e60:	60fb      	str	r3, [r7, #12]
			  break;
 8000e62:	e010      	b.n	8000e86 <start_display_data_only+0x86>

		  default:
		  	  new_data = i2c_get_ready_i2c_byte();
 8000e64:	f7ff fc9a 	bl	800079c <i2c_get_ready_i2c_byte>
 8000e68:	4603      	mov	r3, r0
 8000e6a:	4a2b      	ldr	r2, [pc, #172]	@ (8000f18 <start_display_data_only+0x118>)
 8000e6c:	6013      	str	r3, [r2, #0]
		  	  sprintf(new_data_char, "%02d:0x%02X", (i - 1), new_data);
 8000e6e:	68bb      	ldr	r3, [r7, #8]
 8000e70:	1e5a      	subs	r2, r3, #1
 8000e72:	4b29      	ldr	r3, [pc, #164]	@ (8000f18 <start_display_data_only+0x118>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	492c      	ldr	r1, [pc, #176]	@ (8000f28 <start_display_data_only+0x128>)
 8000e78:	4829      	ldr	r0, [pc, #164]	@ (8000f20 <start_display_data_only+0x120>)
 8000e7a:	f002 f9f3 	bl	8003264 <siprintf>
		  	  choosen_color = WHITE;
 8000e7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000e82:	60fb      	str	r3, [r7, #12]
			  break;
 8000e84:	bf00      	nop
  	  }

  	  LCD_DisplayString( x, y, new_data_char, choosen_color);
 8000e86:	4b29      	ldr	r3, [pc, #164]	@ (8000f2c <start_display_data_only+0x12c>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	b298      	uxth	r0, r3
 8000e8c:	4b28      	ldr	r3, [pc, #160]	@ (8000f30 <start_display_data_only+0x130>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	b299      	uxth	r1, r3
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	b29b      	uxth	r3, r3
 8000e96:	4a22      	ldr	r2, [pc, #136]	@ (8000f20 <start_display_data_only+0x120>)
 8000e98:	f7ff fee2 	bl	8000c60 <LCD_DisplayString>


  	  if(y + 15 < LCD_HEIGHT)
 8000e9c:	4b24      	ldr	r3, [pc, #144]	@ (8000f30 <start_display_data_only+0x130>)
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	2b70      	cmp	r3, #112	@ 0x70
 8000ea2:	dc05      	bgt.n	8000eb0 <start_display_data_only+0xb0>
  	  {
  	      y = y + 10;
 8000ea4:	4b22      	ldr	r3, [pc, #136]	@ (8000f30 <start_display_data_only+0x130>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
 8000ea8:	330a      	adds	r3, #10
 8000eaa:	4a21      	ldr	r2, [pc, #132]	@ (8000f30 <start_display_data_only+0x130>)
 8000eac:	6013      	str	r3, [r2, #0]
 8000eae:	e007      	b.n	8000ec0 <start_display_data_only+0xc0>
  	  }
  	  else
  	  {
  		  y = 25;
 8000eb0:	4b1f      	ldr	r3, [pc, #124]	@ (8000f30 <start_display_data_only+0x130>)
 8000eb2:	2219      	movs	r2, #25
 8000eb4:	601a      	str	r2, [r3, #0]
  		  x = x + 40;
 8000eb6:	4b1d      	ldr	r3, [pc, #116]	@ (8000f2c <start_display_data_only+0x12c>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	3328      	adds	r3, #40	@ 0x28
 8000ebc:	4a1b      	ldr	r2, [pc, #108]	@ (8000f2c <start_display_data_only+0x12c>)
 8000ebe:	6013      	str	r3, [r2, #0]
  	for(int i = 0; i < size; i++)
 8000ec0:	68bb      	ldr	r3, [r7, #8]
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	60bb      	str	r3, [r7, #8]
 8000ec6:	68ba      	ldr	r2, [r7, #8]
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	429a      	cmp	r2, r3
 8000ecc:	dba4      	blt.n	8000e18 <start_display_data_only+0x18>
  	  }
  	}
  	lcd_copy();
 8000ece:	f7ff fe31 	bl	8000b34 <lcd_copy>
  	HAL_Delay(10);
 8000ed2:	200a      	movs	r0, #10
 8000ed4:	f000 fb1c 	bl	8001510 <HAL_Delay>

  	i2c_reset_all();
 8000ed8:	f7ff fcd0 	bl	800087c <i2c_reset_all>
  	new_data = 0;
 8000edc:	4b0e      	ldr	r3, [pc, #56]	@ (8000f18 <start_display_data_only+0x118>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
  	for(int i = 0; i < 30; i++)
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	607b      	str	r3, [r7, #4]
 8000ee6:	e007      	b.n	8000ef8 <start_display_data_only+0xf8>
  	{
  		new_data_char[i] = 0;
 8000ee8:	4a0d      	ldr	r2, [pc, #52]	@ (8000f20 <start_display_data_only+0x120>)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	4413      	add	r3, r2
 8000eee:	2200      	movs	r2, #0
 8000ef0:	701a      	strb	r2, [r3, #0]
  	for(int i = 0; i < 30; i++)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	3301      	adds	r3, #1
 8000ef6:	607b      	str	r3, [r7, #4]
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2b1d      	cmp	r3, #29
 8000efc:	ddf4      	ble.n	8000ee8 <start_display_data_only+0xe8>
  	}

  	fill_with(BLACK);
 8000efe:	2000      	movs	r0, #0
 8000f00:	f7ff fdfa 	bl	8000af8 <fill_with>
  	y = 5;
 8000f04:	4b0a      	ldr	r3, [pc, #40]	@ (8000f30 <start_display_data_only+0x130>)
 8000f06:	2205      	movs	r2, #5
 8000f08:	601a      	str	r2, [r3, #0]
  	x = 5;
 8000f0a:	4b08      	ldr	r3, [pc, #32]	@ (8000f2c <start_display_data_only+0x12c>)
 8000f0c:	2205      	movs	r2, #5
 8000f0e:	601a      	str	r2, [r3, #0]
  }
 8000f10:	bf00      	nop
 8000f12:	3710      	adds	r7, #16
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	2000a620 	.word	0x2000a620
 8000f1c:	08003bc4 	.word	0x08003bc4
 8000f20:	2000a624 	.word	0x2000a624
 8000f24:	08003bdc 	.word	0x08003bdc
 8000f28:	08003bf8 	.word	0x08003bf8
 8000f2c:	200002fc 	.word	0x200002fc
 8000f30:	20000300 	.word	0x20000300

08000f34 <HAL_GPIO_EXTI_Callback>:

int start_display_flag = 0;

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000f34:	b580      	push	{r7, lr}
 8000f36:	b082      	sub	sp, #8
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin)
 8000f3e:	88fb      	ldrh	r3, [r7, #6]
 8000f40:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000f44:	d028      	beq.n	8000f98 <HAL_GPIO_EXTI_Callback+0x64>
 8000f46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8000f4a:	dc2c      	bgt.n	8000fa6 <HAL_GPIO_EXTI_Callback+0x72>
 8000f4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f50:	d015      	beq.n	8000f7e <HAL_GPIO_EXTI_Callback+0x4a>
 8000f52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000f56:	dc26      	bgt.n	8000fa6 <HAL_GPIO_EXTI_Callback+0x72>
 8000f58:	2b80      	cmp	r3, #128	@ 0x80
 8000f5a:	d003      	beq.n	8000f64 <HAL_GPIO_EXTI_Callback+0x30>
 8000f5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8000f60:	d006      	beq.n	8000f70 <HAL_GPIO_EXTI_Callback+0x3c>
			i2c_check_for_start();
			__HAL_GPIO_EXTI_CLEAR_IT(ANALYZER_SDA_IT_FALLING_Pin);
		    break;

		default:
		    break;
 8000f62:	e020      	b.n	8000fa6 <HAL_GPIO_EXTI_Callback+0x72>
			i2c_read_data();
 8000f64:	f7ff fbda 	bl	800071c <i2c_read_data>
		    __HAL_GPIO_EXTI_CLEAR_IT(ANALYZER_SCL_IT_RISING_Pin);
 8000f68:	4b11      	ldr	r3, [pc, #68]	@ (8000fb0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000f6a:	2280      	movs	r2, #128	@ 0x80
 8000f6c:	615a      	str	r2, [r3, #20]
		    break;
 8000f6e:	e01b      	b.n	8000fa8 <HAL_GPIO_EXTI_Callback+0x74>
			i2c_scl_falling();
 8000f70:	f7ff fc78 	bl	8000864 <i2c_scl_falling>
			__HAL_GPIO_EXTI_CLEAR_IT(ANALYZER_SCL_IT_FALLING_Pin);
 8000f74:	4b0e      	ldr	r3, [pc, #56]	@ (8000fb0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000f76:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000f7a:	615a      	str	r2, [r3, #20]
		    break;
 8000f7c:	e014      	b.n	8000fa8 <HAL_GPIO_EXTI_Callback+0x74>
			if(i2c_check_for_stop() == I2C_STOP)
 8000f7e:	f7ff fc4d 	bl	800081c <i2c_check_for_stop>
 8000f82:	4603      	mov	r3, r0
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d102      	bne.n	8000f8e <HAL_GPIO_EXTI_Callback+0x5a>
				start_display_flag = 1;
 8000f88:	4b0a      	ldr	r3, [pc, #40]	@ (8000fb4 <HAL_GPIO_EXTI_Callback+0x80>)
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	601a      	str	r2, [r3, #0]
			__HAL_GPIO_EXTI_CLEAR_IT(ANALYZER_SDA_IT_RISING_Pin);
 8000f8e:	4b08      	ldr	r3, [pc, #32]	@ (8000fb0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000f90:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f94:	615a      	str	r2, [r3, #20]
		    break;
 8000f96:	e007      	b.n	8000fa8 <HAL_GPIO_EXTI_Callback+0x74>
			i2c_check_for_start();
 8000f98:	f7ff fc24 	bl	80007e4 <i2c_check_for_start>
			__HAL_GPIO_EXTI_CLEAR_IT(ANALYZER_SDA_IT_FALLING_Pin);
 8000f9c:	4b04      	ldr	r3, [pc, #16]	@ (8000fb0 <HAL_GPIO_EXTI_Callback+0x7c>)
 8000f9e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000fa2:	615a      	str	r2, [r3, #20]
		    break;
 8000fa4:	e000      	b.n	8000fa8 <HAL_GPIO_EXTI_Callback+0x74>
		    break;
 8000fa6:	bf00      	nop
	}
}
 8000fa8:	bf00      	nop
 8000faa:	3708      	adds	r7, #8
 8000fac:	46bd      	mov	sp, r7
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40013c00 	.word	0x40013c00
 8000fb4:	2000a644 	.word	0x2000a644

08000fb8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000fbe:	f000 fa35 	bl	800142c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000fc2:	f000 f829 	bl	8001018 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000fc6:	f7ff faeb 	bl	80005a0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000fca:	f7ff fac9 	bl	8000560 <MX_DMA_Init>
  MX_SPI1_Init();
 8000fce:	f000 f893 	bl	80010f8 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  lcd_init();
 8000fd2:	f7ff fcf5 	bl	80009c0 <lcd_init>
  fill_with(BLACK);
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f7ff fd8e 	bl	8000af8 <fill_with>
  lcd_copy();
 8000fdc:	f7ff fdaa 	bl	8000b34 <lcd_copy>

  display_mode mode = DISPLAY_MODE_WHOLE_FRAME;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	71fb      	strb	r3, [r7, #7]
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  if (start_display_flag == 1)
 8000fe4:	4b0b      	ldr	r3, [pc, #44]	@ (8001014 <main+0x5c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	2b01      	cmp	r3, #1
 8000fea:	d1fb      	bne.n	8000fe4 <main+0x2c>
	  {
		  switch(mode)
 8000fec:	79fb      	ldrb	r3, [r7, #7]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d002      	beq.n	8000ff8 <main+0x40>
 8000ff2:	2b01      	cmp	r3, #1
 8000ff4:	d006      	beq.n	8001004 <main+0x4c>
 8000ff6:	e00b      	b.n	8001010 <main+0x58>
		  {
			  case DISPLAY_MODE_DATA_ONLY:
				  start_display_data_only();
 8000ff8:	f7ff ff02 	bl	8000e00 <start_display_data_only>
				  start_display_flag = 0;
 8000ffc:	4b05      	ldr	r3, [pc, #20]	@ (8001014 <main+0x5c>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
				  break;
 8001002:	e005      	b.n	8001010 <main+0x58>

			  case DISPLAY_MODE_WHOLE_FRAME:
				  start_display_whole_frame();
 8001004:	f7ff fe66 	bl	8000cd4 <start_display_whole_frame>
				  start_display_flag = 0;
 8001008:	4b02      	ldr	r3, [pc, #8]	@ (8001014 <main+0x5c>)
 800100a:	2200      	movs	r2, #0
 800100c:	601a      	str	r2, [r3, #0]
				  break;
 800100e:	bf00      	nop
	  if (start_display_flag == 1)
 8001010:	e7e8      	b.n	8000fe4 <main+0x2c>
 8001012:	bf00      	nop
 8001014:	2000a644 	.word	0x2000a644

08001018 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b094      	sub	sp, #80	@ 0x50
 800101c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800101e:	f107 0320 	add.w	r3, r7, #32
 8001022:	2230      	movs	r2, #48	@ 0x30
 8001024:	2100      	movs	r1, #0
 8001026:	4618      	mov	r0, r3
 8001028:	f002 f93c 	bl	80032a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800102c:	f107 030c 	add.w	r3, r7, #12
 8001030:	2200      	movs	r2, #0
 8001032:	601a      	str	r2, [r3, #0]
 8001034:	605a      	str	r2, [r3, #4]
 8001036:	609a      	str	r2, [r3, #8]
 8001038:	60da      	str	r2, [r3, #12]
 800103a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800103c:	2300      	movs	r3, #0
 800103e:	60bb      	str	r3, [r7, #8]
 8001040:	4b28      	ldr	r3, [pc, #160]	@ (80010e4 <SystemClock_Config+0xcc>)
 8001042:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001044:	4a27      	ldr	r2, [pc, #156]	@ (80010e4 <SystemClock_Config+0xcc>)
 8001046:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800104a:	6413      	str	r3, [r2, #64]	@ 0x40
 800104c:	4b25      	ldr	r3, [pc, #148]	@ (80010e4 <SystemClock_Config+0xcc>)
 800104e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001050:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001054:	60bb      	str	r3, [r7, #8]
 8001056:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001058:	2300      	movs	r3, #0
 800105a:	607b      	str	r3, [r7, #4]
 800105c:	4b22      	ldr	r3, [pc, #136]	@ (80010e8 <SystemClock_Config+0xd0>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a21      	ldr	r2, [pc, #132]	@ (80010e8 <SystemClock_Config+0xd0>)
 8001062:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001066:	6013      	str	r3, [r2, #0]
 8001068:	4b1f      	ldr	r3, [pc, #124]	@ (80010e8 <SystemClock_Config+0xd0>)
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001070:	607b      	str	r3, [r7, #4]
 8001072:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001074:	2302      	movs	r3, #2
 8001076:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001078:	2301      	movs	r3, #1
 800107a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800107c:	2310      	movs	r3, #16
 800107e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001080:	2302      	movs	r3, #2
 8001082:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001084:	2300      	movs	r3, #0
 8001086:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001088:	2308      	movs	r3, #8
 800108a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 800108c:	23a8      	movs	r3, #168	@ 0xa8
 800108e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001090:	2302      	movs	r3, #2
 8001092:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001094:	2304      	movs	r3, #4
 8001096:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001098:	f107 0320 	add.w	r3, r7, #32
 800109c:	4618      	mov	r0, r3
 800109e:	f001 f8c3 	bl	8002228 <HAL_RCC_OscConfig>
 80010a2:	4603      	mov	r3, r0
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d001      	beq.n	80010ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80010a8:	f000 f820 	bl	80010ec <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80010ac:	230f      	movs	r3, #15
 80010ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010b0:	2302      	movs	r3, #2
 80010b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80010b8:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80010bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80010be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80010c2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	2105      	movs	r1, #5
 80010ca:	4618      	mov	r0, r3
 80010cc:	f001 fb24 	bl	8002718 <HAL_RCC_ClockConfig>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80010d6:	f000 f809 	bl	80010ec <Error_Handler>
  }
}
 80010da:	bf00      	nop
 80010dc:	3750      	adds	r7, #80	@ 0x50
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
 80010e2:	bf00      	nop
 80010e4:	40023800 	.word	0x40023800
 80010e8:	40007000 	.word	0x40007000

080010ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80010f0:	b672      	cpsid	i
}
 80010f2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80010f4:	bf00      	nop
 80010f6:	e7fd      	b.n	80010f4 <Error_Handler+0x8>

080010f8 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80010fc:	4b17      	ldr	r3, [pc, #92]	@ (800115c <MX_SPI1_Init+0x64>)
 80010fe:	4a18      	ldr	r2, [pc, #96]	@ (8001160 <MX_SPI1_Init+0x68>)
 8001100:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001102:	4b16      	ldr	r3, [pc, #88]	@ (800115c <MX_SPI1_Init+0x64>)
 8001104:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001108:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800110a:	4b14      	ldr	r3, [pc, #80]	@ (800115c <MX_SPI1_Init+0x64>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001110:	4b12      	ldr	r3, [pc, #72]	@ (800115c <MX_SPI1_Init+0x64>)
 8001112:	2200      	movs	r2, #0
 8001114:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001116:	4b11      	ldr	r3, [pc, #68]	@ (800115c <MX_SPI1_Init+0x64>)
 8001118:	2200      	movs	r2, #0
 800111a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800111c:	4b0f      	ldr	r3, [pc, #60]	@ (800115c <MX_SPI1_Init+0x64>)
 800111e:	2200      	movs	r2, #0
 8001120:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001122:	4b0e      	ldr	r3, [pc, #56]	@ (800115c <MX_SPI1_Init+0x64>)
 8001124:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001128:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800112a:	4b0c      	ldr	r3, [pc, #48]	@ (800115c <MX_SPI1_Init+0x64>)
 800112c:	2200      	movs	r2, #0
 800112e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001130:	4b0a      	ldr	r3, [pc, #40]	@ (800115c <MX_SPI1_Init+0x64>)
 8001132:	2200      	movs	r2, #0
 8001134:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001136:	4b09      	ldr	r3, [pc, #36]	@ (800115c <MX_SPI1_Init+0x64>)
 8001138:	2200      	movs	r2, #0
 800113a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800113c:	4b07      	ldr	r3, [pc, #28]	@ (800115c <MX_SPI1_Init+0x64>)
 800113e:	2200      	movs	r2, #0
 8001140:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001142:	4b06      	ldr	r3, [pc, #24]	@ (800115c <MX_SPI1_Init+0x64>)
 8001144:	220a      	movs	r2, #10
 8001146:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001148:	4804      	ldr	r0, [pc, #16]	@ (800115c <MX_SPI1_Init+0x64>)
 800114a:	f001 fc91 	bl	8002a70 <HAL_SPI_Init>
 800114e:	4603      	mov	r3, r0
 8001150:	2b00      	cmp	r3, #0
 8001152:	d001      	beq.n	8001158 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001154:	f7ff ffca 	bl	80010ec <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001158:	bf00      	nop
 800115a:	bd80      	pop	{r7, pc}
 800115c:	2000a648 	.word	0x2000a648
 8001160:	40013000 	.word	0x40013000

08001164 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001164:	b580      	push	{r7, lr}
 8001166:	b08a      	sub	sp, #40	@ 0x28
 8001168:	af00      	add	r7, sp, #0
 800116a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800116c:	f107 0314 	add.w	r3, r7, #20
 8001170:	2200      	movs	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
 8001174:	605a      	str	r2, [r3, #4]
 8001176:	609a      	str	r2, [r3, #8]
 8001178:	60da      	str	r2, [r3, #12]
 800117a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a30      	ldr	r2, [pc, #192]	@ (8001244 <HAL_SPI_MspInit+0xe0>)
 8001182:	4293      	cmp	r3, r2
 8001184:	d159      	bne.n	800123a <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	613b      	str	r3, [r7, #16]
 800118a:	4b2f      	ldr	r3, [pc, #188]	@ (8001248 <HAL_SPI_MspInit+0xe4>)
 800118c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800118e:	4a2e      	ldr	r2, [pc, #184]	@ (8001248 <HAL_SPI_MspInit+0xe4>)
 8001190:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001194:	6453      	str	r3, [r2, #68]	@ 0x44
 8001196:	4b2c      	ldr	r3, [pc, #176]	@ (8001248 <HAL_SPI_MspInit+0xe4>)
 8001198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800119a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800119e:	613b      	str	r3, [r7, #16]
 80011a0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	4b28      	ldr	r3, [pc, #160]	@ (8001248 <HAL_SPI_MspInit+0xe4>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a27      	ldr	r2, [pc, #156]	@ (8001248 <HAL_SPI_MspInit+0xe4>)
 80011ac:	f043 0301 	orr.w	r3, r3, #1
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b25      	ldr	r3, [pc, #148]	@ (8001248 <HAL_SPI_MspInit+0xe4>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f003 0301 	and.w	r3, r3, #1
 80011ba:	60fb      	str	r3, [r7, #12]
 80011bc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SPI1_SCK_Pin|LCD_SPI1_MOSI_Pin;
 80011be:	23a0      	movs	r3, #160	@ 0xa0
 80011c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c2:	2302      	movs	r3, #2
 80011c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c6:	2300      	movs	r3, #0
 80011c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011ca:	2303      	movs	r3, #3
 80011cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80011ce:	2305      	movs	r3, #5
 80011d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011d2:	f107 0314 	add.w	r3, r7, #20
 80011d6:	4619      	mov	r1, r3
 80011d8:	481c      	ldr	r0, [pc, #112]	@ (800124c <HAL_SPI_MspInit+0xe8>)
 80011da:	f000 fe3f 	bl	8001e5c <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80011de:	4b1c      	ldr	r3, [pc, #112]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 80011e0:	4a1c      	ldr	r2, [pc, #112]	@ (8001254 <HAL_SPI_MspInit+0xf0>)
 80011e2:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80011e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 80011e6:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80011ea:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80011ec:	4b18      	ldr	r3, [pc, #96]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 80011ee:	2240      	movs	r2, #64	@ 0x40
 80011f0:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80011f2:	4b17      	ldr	r3, [pc, #92]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80011f8:	4b15      	ldr	r3, [pc, #84]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 80011fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80011fe:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001200:	4b13      	ldr	r3, [pc, #76]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 8001202:	2200      	movs	r2, #0
 8001204:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001206:	4b12      	ldr	r3, [pc, #72]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 8001208:	2200      	movs	r2, #0
 800120a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800120c:	4b10      	ldr	r3, [pc, #64]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 800120e:	2200      	movs	r2, #0
 8001210:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001212:	4b0f      	ldr	r3, [pc, #60]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 8001214:	2200      	movs	r2, #0
 8001216:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001218:	4b0d      	ldr	r3, [pc, #52]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 800121a:	2200      	movs	r2, #0
 800121c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800121e:	480c      	ldr	r0, [pc, #48]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 8001220:	f000 faac 	bl	800177c <HAL_DMA_Init>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d001      	beq.n	800122e <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 800122a:	f7ff ff5f 	bl	80010ec <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	4a07      	ldr	r2, [pc, #28]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 8001232:	649a      	str	r2, [r3, #72]	@ 0x48
 8001234:	4a06      	ldr	r2, [pc, #24]	@ (8001250 <HAL_SPI_MspInit+0xec>)
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 800123a:	bf00      	nop
 800123c:	3728      	adds	r7, #40	@ 0x28
 800123e:	46bd      	mov	sp, r7
 8001240:	bd80      	pop	{r7, pc}
 8001242:	bf00      	nop
 8001244:	40013000 	.word	0x40013000
 8001248:	40023800 	.word	0x40023800
 800124c:	40020000 	.word	0x40020000
 8001250:	2000a6a0 	.word	0x2000a6a0
 8001254:	40026458 	.word	0x40026458

08001258 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800125e:	2300      	movs	r3, #0
 8001260:	607b      	str	r3, [r7, #4]
 8001262:	4b10      	ldr	r3, [pc, #64]	@ (80012a4 <HAL_MspInit+0x4c>)
 8001264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001266:	4a0f      	ldr	r2, [pc, #60]	@ (80012a4 <HAL_MspInit+0x4c>)
 8001268:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800126c:	6453      	str	r3, [r2, #68]	@ 0x44
 800126e:	4b0d      	ldr	r3, [pc, #52]	@ (80012a4 <HAL_MspInit+0x4c>)
 8001270:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001272:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800127a:	2300      	movs	r3, #0
 800127c:	603b      	str	r3, [r7, #0]
 800127e:	4b09      	ldr	r3, [pc, #36]	@ (80012a4 <HAL_MspInit+0x4c>)
 8001280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001282:	4a08      	ldr	r2, [pc, #32]	@ (80012a4 <HAL_MspInit+0x4c>)
 8001284:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001288:	6413      	str	r3, [r2, #64]	@ 0x40
 800128a:	4b06      	ldr	r3, [pc, #24]	@ (80012a4 <HAL_MspInit+0x4c>)
 800128c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800128e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001292:	603b      	str	r3, [r7, #0]
 8001294:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001296:	bf00      	nop
 8001298:	370c      	adds	r7, #12
 800129a:	46bd      	mov	sp, r7
 800129c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a0:	4770      	bx	lr
 80012a2:	bf00      	nop
 80012a4:	40023800 	.word	0x40023800

080012a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a8:	b480      	push	{r7}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012ac:	bf00      	nop
 80012ae:	e7fd      	b.n	80012ac <NMI_Handler+0x4>

080012b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012b4:	bf00      	nop
 80012b6:	e7fd      	b.n	80012b4 <HardFault_Handler+0x4>

080012b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012bc:	bf00      	nop
 80012be:	e7fd      	b.n	80012bc <MemManage_Handler+0x4>

080012c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012c4:	bf00      	nop
 80012c6:	e7fd      	b.n	80012c4 <BusFault_Handler+0x4>

080012c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012cc:	bf00      	nop
 80012ce:	e7fd      	b.n	80012cc <UsageFault_Handler+0x4>

080012d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012d0:	b480      	push	{r7}
 80012d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d4:	bf00      	nop
 80012d6:	46bd      	mov	sp, r7
 80012d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012dc:	4770      	bx	lr

080012de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012de:	b480      	push	{r7}
 80012e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012e2:	bf00      	nop
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr

080012ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012fa:	b580      	push	{r7, lr}
 80012fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012fe:	f000 f8e7 	bl	80014d0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001302:	bf00      	nop
 8001304:	bd80      	pop	{r7, pc}

08001306 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001306:	b580      	push	{r7, lr}
 8001308:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ANALYZER_SCL_IT_RISING_Pin);
 800130a:	2080      	movs	r0, #128	@ 0x80
 800130c:	f000 ff74 	bl	80021f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ANALYZER_SCL_IT_FALLING_Pin);
 8001310:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001314:	f000 ff70 	bl	80021f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001318:	bf00      	nop
 800131a:	bd80      	pop	{r7, pc}

0800131c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ANALYZER_SDA_IT_RISING_Pin);
 8001320:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001324:	f000 ff68 	bl	80021f8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ANALYZER_SDA_IT_FALLING_Pin);
 8001328:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800132c:	f000 ff64 	bl	80021f8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001330:	bf00      	nop
 8001332:	bd80      	pop	{r7, pc}

08001334 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001338:	4802      	ldr	r0, [pc, #8]	@ (8001344 <DMA2_Stream3_IRQHandler+0x10>)
 800133a:	f000 fb25 	bl	8001988 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	2000a6a0 	.word	0x2000a6a0

08001348 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001350:	4a14      	ldr	r2, [pc, #80]	@ (80013a4 <_sbrk+0x5c>)
 8001352:	4b15      	ldr	r3, [pc, #84]	@ (80013a8 <_sbrk+0x60>)
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001358:	697b      	ldr	r3, [r7, #20]
 800135a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800135c:	4b13      	ldr	r3, [pc, #76]	@ (80013ac <_sbrk+0x64>)
 800135e:	681b      	ldr	r3, [r3, #0]
 8001360:	2b00      	cmp	r3, #0
 8001362:	d102      	bne.n	800136a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001364:	4b11      	ldr	r3, [pc, #68]	@ (80013ac <_sbrk+0x64>)
 8001366:	4a12      	ldr	r2, [pc, #72]	@ (80013b0 <_sbrk+0x68>)
 8001368:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800136a:	4b10      	ldr	r3, [pc, #64]	@ (80013ac <_sbrk+0x64>)
 800136c:	681a      	ldr	r2, [r3, #0]
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	4413      	add	r3, r2
 8001372:	693a      	ldr	r2, [r7, #16]
 8001374:	429a      	cmp	r2, r3
 8001376:	d207      	bcs.n	8001388 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001378:	f001 ff9c 	bl	80032b4 <__errno>
 800137c:	4603      	mov	r3, r0
 800137e:	220c      	movs	r2, #12
 8001380:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001382:	f04f 33ff 	mov.w	r3, #4294967295
 8001386:	e009      	b.n	800139c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001388:	4b08      	ldr	r3, [pc, #32]	@ (80013ac <_sbrk+0x64>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800138e:	4b07      	ldr	r3, [pc, #28]	@ (80013ac <_sbrk+0x64>)
 8001390:	681a      	ldr	r2, [r3, #0]
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4413      	add	r3, r2
 8001396:	4a05      	ldr	r2, [pc, #20]	@ (80013ac <_sbrk+0x64>)
 8001398:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800139a:	68fb      	ldr	r3, [r7, #12]
}
 800139c:	4618      	mov	r0, r3
 800139e:	3718      	adds	r7, #24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	20020000 	.word	0x20020000
 80013a8:	00000400 	.word	0x00000400
 80013ac:	2000a700 	.word	0x2000a700
 80013b0:	2000a850 	.word	0x2000a850

080013b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013b8:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <SystemInit+0x20>)
 80013ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013be:	4a05      	ldr	r2, [pc, #20]	@ (80013d4 <SystemInit+0x20>)
 80013c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	e000ed00 	.word	0xe000ed00

080013d8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80013d8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001410 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80013dc:	f7ff ffea 	bl	80013b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013e0:	480c      	ldr	r0, [pc, #48]	@ (8001414 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013e2:	490d      	ldr	r1, [pc, #52]	@ (8001418 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013e4:	4a0d      	ldr	r2, [pc, #52]	@ (800141c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013e8:	e002      	b.n	80013f0 <LoopCopyDataInit>

080013ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013ee:	3304      	adds	r3, #4

080013f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013f4:	d3f9      	bcc.n	80013ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013f6:	4a0a      	ldr	r2, [pc, #40]	@ (8001420 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013f8:	4c0a      	ldr	r4, [pc, #40]	@ (8001424 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013fc:	e001      	b.n	8001402 <LoopFillZerobss>

080013fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001400:	3204      	adds	r2, #4

08001402 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001402:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001404:	d3fb      	bcc.n	80013fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001406:	f001 ff5b 	bl	80032c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800140a:	f7ff fdd5 	bl	8000fb8 <main>
  bx  lr    
 800140e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001410:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001414:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001418:	20000360 	.word	0x20000360
  ldr r2, =_sidata
 800141c:	08003cf8 	.word	0x08003cf8
  ldr r2, =_sbss
 8001420:	20000360 	.word	0x20000360
  ldr r4, =_ebss
 8001424:	2000a850 	.word	0x2000a850

08001428 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001428:	e7fe      	b.n	8001428 <ADC_IRQHandler>
	...

0800142c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001430:	4b0e      	ldr	r3, [pc, #56]	@ (800146c <HAL_Init+0x40>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	4a0d      	ldr	r2, [pc, #52]	@ (800146c <HAL_Init+0x40>)
 8001436:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800143a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800143c:	4b0b      	ldr	r3, [pc, #44]	@ (800146c <HAL_Init+0x40>)
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	4a0a      	ldr	r2, [pc, #40]	@ (800146c <HAL_Init+0x40>)
 8001442:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001446:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001448:	4b08      	ldr	r3, [pc, #32]	@ (800146c <HAL_Init+0x40>)
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	4a07      	ldr	r2, [pc, #28]	@ (800146c <HAL_Init+0x40>)
 800144e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001452:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001454:	2003      	movs	r0, #3
 8001456:	f000 f94f 	bl	80016f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800145a:	200f      	movs	r0, #15
 800145c:	f000 f808 	bl	8001470 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001460:	f7ff fefa 	bl	8001258 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001464:	2300      	movs	r3, #0
}
 8001466:	4618      	mov	r0, r3
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	40023c00 	.word	0x40023c00

08001470 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001478:	4b12      	ldr	r3, [pc, #72]	@ (80014c4 <HAL_InitTick+0x54>)
 800147a:	681a      	ldr	r2, [r3, #0]
 800147c:	4b12      	ldr	r3, [pc, #72]	@ (80014c8 <HAL_InitTick+0x58>)
 800147e:	781b      	ldrb	r3, [r3, #0]
 8001480:	4619      	mov	r1, r3
 8001482:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001486:	fbb3 f3f1 	udiv	r3, r3, r1
 800148a:	fbb2 f3f3 	udiv	r3, r2, r3
 800148e:	4618      	mov	r0, r3
 8001490:	f000 f967 	bl	8001762 <HAL_SYSTICK_Config>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800149a:	2301      	movs	r3, #1
 800149c:	e00e      	b.n	80014bc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2b0f      	cmp	r3, #15
 80014a2:	d80a      	bhi.n	80014ba <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014a4:	2200      	movs	r2, #0
 80014a6:	6879      	ldr	r1, [r7, #4]
 80014a8:	f04f 30ff 	mov.w	r0, #4294967295
 80014ac:	f000 f92f 	bl	800170e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014b0:	4a06      	ldr	r2, [pc, #24]	@ (80014cc <HAL_InitTick+0x5c>)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014b6:	2300      	movs	r3, #0
 80014b8:	e000      	b.n	80014bc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ba:	2301      	movs	r3, #1
}
 80014bc:	4618      	mov	r0, r3
 80014be:	3708      	adds	r7, #8
 80014c0:	46bd      	mov	sp, r7
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20000304 	.word	0x20000304
 80014c8:	2000030c 	.word	0x2000030c
 80014cc:	20000308 	.word	0x20000308

080014d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014d0:	b480      	push	{r7}
 80014d2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80014d4:	4b06      	ldr	r3, [pc, #24]	@ (80014f0 <HAL_IncTick+0x20>)
 80014d6:	781b      	ldrb	r3, [r3, #0]
 80014d8:	461a      	mov	r2, r3
 80014da:	4b06      	ldr	r3, [pc, #24]	@ (80014f4 <HAL_IncTick+0x24>)
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	4413      	add	r3, r2
 80014e0:	4a04      	ldr	r2, [pc, #16]	@ (80014f4 <HAL_IncTick+0x24>)
 80014e2:	6013      	str	r3, [r2, #0]
}
 80014e4:	bf00      	nop
 80014e6:	46bd      	mov	sp, r7
 80014e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	2000030c 	.word	0x2000030c
 80014f4:	2000a704 	.word	0x2000a704

080014f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014f8:	b480      	push	{r7}
 80014fa:	af00      	add	r7, sp, #0
  return uwTick;
 80014fc:	4b03      	ldr	r3, [pc, #12]	@ (800150c <HAL_GetTick+0x14>)
 80014fe:	681b      	ldr	r3, [r3, #0]
}
 8001500:	4618      	mov	r0, r3
 8001502:	46bd      	mov	sp, r7
 8001504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001508:	4770      	bx	lr
 800150a:	bf00      	nop
 800150c:	2000a704 	.word	0x2000a704

08001510 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	b084      	sub	sp, #16
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001518:	f7ff ffee 	bl	80014f8 <HAL_GetTick>
 800151c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001528:	d005      	beq.n	8001536 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800152a:	4b0a      	ldr	r3, [pc, #40]	@ (8001554 <HAL_Delay+0x44>)
 800152c:	781b      	ldrb	r3, [r3, #0]
 800152e:	461a      	mov	r2, r3
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	4413      	add	r3, r2
 8001534:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001536:	bf00      	nop
 8001538:	f7ff ffde 	bl	80014f8 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	68bb      	ldr	r3, [r7, #8]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	68fa      	ldr	r2, [r7, #12]
 8001544:	429a      	cmp	r2, r3
 8001546:	d8f7      	bhi.n	8001538 <HAL_Delay+0x28>
  {
  }
}
 8001548:	bf00      	nop
 800154a:	bf00      	nop
 800154c:	3710      	adds	r7, #16
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	2000030c 	.word	0x2000030c

08001558 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001558:	b480      	push	{r7}
 800155a:	b085      	sub	sp, #20
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f003 0307 	and.w	r3, r3, #7
 8001566:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001568:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <__NVIC_SetPriorityGrouping+0x44>)
 800156a:	68db      	ldr	r3, [r3, #12]
 800156c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800156e:	68ba      	ldr	r2, [r7, #8]
 8001570:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001574:	4013      	ands	r3, r2
 8001576:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800157c:	68bb      	ldr	r3, [r7, #8]
 800157e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001580:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001584:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001588:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800158a:	4a04      	ldr	r2, [pc, #16]	@ (800159c <__NVIC_SetPriorityGrouping+0x44>)
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	60d3      	str	r3, [r2, #12]
}
 8001590:	bf00      	nop
 8001592:	3714      	adds	r7, #20
 8001594:	46bd      	mov	sp, r7
 8001596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159a:	4770      	bx	lr
 800159c:	e000ed00 	.word	0xe000ed00

080015a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015a0:	b480      	push	{r7}
 80015a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015a4:	4b04      	ldr	r3, [pc, #16]	@ (80015b8 <__NVIC_GetPriorityGrouping+0x18>)
 80015a6:	68db      	ldr	r3, [r3, #12]
 80015a8:	0a1b      	lsrs	r3, r3, #8
 80015aa:	f003 0307 	and.w	r3, r3, #7
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	4603      	mov	r3, r0
 80015c4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80015c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	db0b      	blt.n	80015e6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80015ce:	79fb      	ldrb	r3, [r7, #7]
 80015d0:	f003 021f 	and.w	r2, r3, #31
 80015d4:	4907      	ldr	r1, [pc, #28]	@ (80015f4 <__NVIC_EnableIRQ+0x38>)
 80015d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015da:	095b      	lsrs	r3, r3, #5
 80015dc:	2001      	movs	r0, #1
 80015de:	fa00 f202 	lsl.w	r2, r0, r2
 80015e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80015e6:	bf00      	nop
 80015e8:	370c      	adds	r7, #12
 80015ea:	46bd      	mov	sp, r7
 80015ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f0:	4770      	bx	lr
 80015f2:	bf00      	nop
 80015f4:	e000e100 	.word	0xe000e100

080015f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b083      	sub	sp, #12
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	4603      	mov	r3, r0
 8001600:	6039      	str	r1, [r7, #0]
 8001602:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001608:	2b00      	cmp	r3, #0
 800160a:	db0a      	blt.n	8001622 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	b2da      	uxtb	r2, r3
 8001610:	490c      	ldr	r1, [pc, #48]	@ (8001644 <__NVIC_SetPriority+0x4c>)
 8001612:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001616:	0112      	lsls	r2, r2, #4
 8001618:	b2d2      	uxtb	r2, r2
 800161a:	440b      	add	r3, r1
 800161c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001620:	e00a      	b.n	8001638 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	b2da      	uxtb	r2, r3
 8001626:	4908      	ldr	r1, [pc, #32]	@ (8001648 <__NVIC_SetPriority+0x50>)
 8001628:	79fb      	ldrb	r3, [r7, #7]
 800162a:	f003 030f 	and.w	r3, r3, #15
 800162e:	3b04      	subs	r3, #4
 8001630:	0112      	lsls	r2, r2, #4
 8001632:	b2d2      	uxtb	r2, r2
 8001634:	440b      	add	r3, r1
 8001636:	761a      	strb	r2, [r3, #24]
}
 8001638:	bf00      	nop
 800163a:	370c      	adds	r7, #12
 800163c:	46bd      	mov	sp, r7
 800163e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001642:	4770      	bx	lr
 8001644:	e000e100 	.word	0xe000e100
 8001648:	e000ed00 	.word	0xe000ed00

0800164c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800164c:	b480      	push	{r7}
 800164e:	b089      	sub	sp, #36	@ 0x24
 8001650:	af00      	add	r7, sp, #0
 8001652:	60f8      	str	r0, [r7, #12]
 8001654:	60b9      	str	r1, [r7, #8]
 8001656:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f003 0307 	and.w	r3, r3, #7
 800165e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	f1c3 0307 	rsb	r3, r3, #7
 8001666:	2b04      	cmp	r3, #4
 8001668:	bf28      	it	cs
 800166a:	2304      	movcs	r3, #4
 800166c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800166e:	69fb      	ldr	r3, [r7, #28]
 8001670:	3304      	adds	r3, #4
 8001672:	2b06      	cmp	r3, #6
 8001674:	d902      	bls.n	800167c <NVIC_EncodePriority+0x30>
 8001676:	69fb      	ldr	r3, [r7, #28]
 8001678:	3b03      	subs	r3, #3
 800167a:	e000      	b.n	800167e <NVIC_EncodePriority+0x32>
 800167c:	2300      	movs	r3, #0
 800167e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001680:	f04f 32ff 	mov.w	r2, #4294967295
 8001684:	69bb      	ldr	r3, [r7, #24]
 8001686:	fa02 f303 	lsl.w	r3, r2, r3
 800168a:	43da      	mvns	r2, r3
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	401a      	ands	r2, r3
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001694:	f04f 31ff 	mov.w	r1, #4294967295
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	fa01 f303 	lsl.w	r3, r1, r3
 800169e:	43d9      	mvns	r1, r3
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016a4:	4313      	orrs	r3, r2
         );
}
 80016a6:	4618      	mov	r0, r3
 80016a8:	3724      	adds	r7, #36	@ 0x24
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
	...

080016b4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3b01      	subs	r3, #1
 80016c0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80016c4:	d301      	bcc.n	80016ca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80016c6:	2301      	movs	r3, #1
 80016c8:	e00f      	b.n	80016ea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80016ca:	4a0a      	ldr	r2, [pc, #40]	@ (80016f4 <SysTick_Config+0x40>)
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	3b01      	subs	r3, #1
 80016d0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80016d2:	210f      	movs	r1, #15
 80016d4:	f04f 30ff 	mov.w	r0, #4294967295
 80016d8:	f7ff ff8e 	bl	80015f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80016dc:	4b05      	ldr	r3, [pc, #20]	@ (80016f4 <SysTick_Config+0x40>)
 80016de:	2200      	movs	r2, #0
 80016e0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80016e2:	4b04      	ldr	r3, [pc, #16]	@ (80016f4 <SysTick_Config+0x40>)
 80016e4:	2207      	movs	r2, #7
 80016e6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3708      	adds	r7, #8
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	e000e010 	.word	0xe000e010

080016f8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b082      	sub	sp, #8
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001700:	6878      	ldr	r0, [r7, #4]
 8001702:	f7ff ff29 	bl	8001558 <__NVIC_SetPriorityGrouping>
}
 8001706:	bf00      	nop
 8001708:	3708      	adds	r7, #8
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}

0800170e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800170e:	b580      	push	{r7, lr}
 8001710:	b086      	sub	sp, #24
 8001712:	af00      	add	r7, sp, #0
 8001714:	4603      	mov	r3, r0
 8001716:	60b9      	str	r1, [r7, #8]
 8001718:	607a      	str	r2, [r7, #4]
 800171a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800171c:	2300      	movs	r3, #0
 800171e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001720:	f7ff ff3e 	bl	80015a0 <__NVIC_GetPriorityGrouping>
 8001724:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001726:	687a      	ldr	r2, [r7, #4]
 8001728:	68b9      	ldr	r1, [r7, #8]
 800172a:	6978      	ldr	r0, [r7, #20]
 800172c:	f7ff ff8e 	bl	800164c <NVIC_EncodePriority>
 8001730:	4602      	mov	r2, r0
 8001732:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001736:	4611      	mov	r1, r2
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff ff5d 	bl	80015f8 <__NVIC_SetPriority>
}
 800173e:	bf00      	nop
 8001740:	3718      	adds	r7, #24
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}

08001746 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001746:	b580      	push	{r7, lr}
 8001748:	b082      	sub	sp, #8
 800174a:	af00      	add	r7, sp, #0
 800174c:	4603      	mov	r3, r0
 800174e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001750:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff ff31 	bl	80015bc <__NVIC_EnableIRQ>
}
 800175a:	bf00      	nop
 800175c:	3708      	adds	r7, #8
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001762:	b580      	push	{r7, lr}
 8001764:	b082      	sub	sp, #8
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800176a:	6878      	ldr	r0, [r7, #4]
 800176c:	f7ff ffa2 	bl	80016b4 <SysTick_Config>
 8001770:	4603      	mov	r3, r0
}
 8001772:	4618      	mov	r0, r3
 8001774:	3708      	adds	r7, #8
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
	...

0800177c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b086      	sub	sp, #24
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001788:	f7ff feb6 	bl	80014f8 <HAL_GetTick>
 800178c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d101      	bne.n	8001798 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001794:	2301      	movs	r3, #1
 8001796:	e099      	b.n	80018cc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	2202      	movs	r2, #2
 800179c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	2200      	movs	r2, #0
 80017a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	681a      	ldr	r2, [r3, #0]
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f022 0201 	bic.w	r2, r2, #1
 80017b6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017b8:	e00f      	b.n	80017da <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80017ba:	f7ff fe9d 	bl	80014f8 <HAL_GetTick>
 80017be:	4602      	mov	r2, r0
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	1ad3      	subs	r3, r2, r3
 80017c4:	2b05      	cmp	r3, #5
 80017c6:	d908      	bls.n	80017da <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	2220      	movs	r2, #32
 80017cc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	2203      	movs	r2, #3
 80017d2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80017d6:	2303      	movs	r3, #3
 80017d8:	e078      	b.n	80018cc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f003 0301 	and.w	r3, r3, #1
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d1e8      	bne.n	80017ba <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80017f0:	697a      	ldr	r2, [r7, #20]
 80017f2:	4b38      	ldr	r3, [pc, #224]	@ (80018d4 <HAL_DMA_Init+0x158>)
 80017f4:	4013      	ands	r3, r2
 80017f6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	685a      	ldr	r2, [r3, #4]
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	689b      	ldr	r3, [r3, #8]
 8001800:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001806:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	691b      	ldr	r3, [r3, #16]
 800180c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001812:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	699b      	ldr	r3, [r3, #24]
 8001818:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800181e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6a1b      	ldr	r3, [r3, #32]
 8001824:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001826:	697a      	ldr	r2, [r7, #20]
 8001828:	4313      	orrs	r3, r2
 800182a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001830:	2b04      	cmp	r3, #4
 8001832:	d107      	bne.n	8001844 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800183c:	4313      	orrs	r3, r2
 800183e:	697a      	ldr	r2, [r7, #20]
 8001840:	4313      	orrs	r3, r2
 8001842:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	697a      	ldr	r2, [r7, #20]
 800184a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	695b      	ldr	r3, [r3, #20]
 8001852:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	f023 0307 	bic.w	r3, r3, #7
 800185a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001860:	697a      	ldr	r2, [r7, #20]
 8001862:	4313      	orrs	r3, r2
 8001864:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800186a:	2b04      	cmp	r3, #4
 800186c:	d117      	bne.n	800189e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001872:	697a      	ldr	r2, [r7, #20]
 8001874:	4313      	orrs	r3, r2
 8001876:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800187c:	2b00      	cmp	r3, #0
 800187e:	d00e      	beq.n	800189e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001880:	6878      	ldr	r0, [r7, #4]
 8001882:	f000 fa6f 	bl	8001d64 <DMA_CheckFifoParam>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d008      	beq.n	800189e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2240      	movs	r2, #64	@ 0x40
 8001890:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	2201      	movs	r2, #1
 8001896:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800189a:	2301      	movs	r3, #1
 800189c:	e016      	b.n	80018cc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	697a      	ldr	r2, [r7, #20]
 80018a4:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f000 fa26 	bl	8001cf8 <DMA_CalcBaseAndBitshift>
 80018ac:	4603      	mov	r3, r0
 80018ae:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018b4:	223f      	movs	r2, #63	@ 0x3f
 80018b6:	409a      	lsls	r2, r3
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	2200      	movs	r2, #0
 80018c0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	2201      	movs	r2, #1
 80018c6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80018ca:	2300      	movs	r3, #0
}
 80018cc:	4618      	mov	r0, r3
 80018ce:	3718      	adds	r7, #24
 80018d0:	46bd      	mov	sp, r7
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	f010803f 	.word	0xf010803f

080018d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80018d8:	b580      	push	{r7, lr}
 80018da:	b086      	sub	sp, #24
 80018dc:	af00      	add	r7, sp, #0
 80018de:	60f8      	str	r0, [r7, #12]
 80018e0:	60b9      	str	r1, [r7, #8]
 80018e2:	607a      	str	r2, [r7, #4]
 80018e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80018e6:	2300      	movs	r3, #0
 80018e8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ee:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80018f0:	68fb      	ldr	r3, [r7, #12]
 80018f2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d101      	bne.n	80018fe <HAL_DMA_Start_IT+0x26>
 80018fa:	2302      	movs	r3, #2
 80018fc:	e040      	b.n	8001980 <HAL_DMA_Start_IT+0xa8>
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	2201      	movs	r2, #1
 8001902:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800190c:	b2db      	uxtb	r3, r3
 800190e:	2b01      	cmp	r3, #1
 8001910:	d12f      	bne.n	8001972 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	2202      	movs	r2, #2
 8001916:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	2200      	movs	r2, #0
 800191e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	687a      	ldr	r2, [r7, #4]
 8001924:	68b9      	ldr	r1, [r7, #8]
 8001926:	68f8      	ldr	r0, [r7, #12]
 8001928:	f000 f9b8 	bl	8001c9c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001930:	223f      	movs	r2, #63	@ 0x3f
 8001932:	409a      	lsls	r2, r3
 8001934:	693b      	ldr	r3, [r7, #16]
 8001936:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f042 0216 	orr.w	r2, r2, #22
 8001946:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8001948:	68fb      	ldr	r3, [r7, #12]
 800194a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800194c:	2b00      	cmp	r3, #0
 800194e:	d007      	beq.n	8001960 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	681a      	ldr	r2, [r3, #0]
 8001956:	68fb      	ldr	r3, [r7, #12]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	f042 0208 	orr.w	r2, r2, #8
 800195e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	681a      	ldr	r2, [r3, #0]
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f042 0201 	orr.w	r2, r2, #1
 800196e:	601a      	str	r2, [r3, #0]
 8001970:	e005      	b.n	800197e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2200      	movs	r2, #0
 8001976:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800197a:	2302      	movs	r3, #2
 800197c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800197e:	7dfb      	ldrb	r3, [r7, #23]
}
 8001980:	4618      	mov	r0, r3
 8001982:	3718      	adds	r7, #24
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b086      	sub	sp, #24
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001990:	2300      	movs	r3, #0
 8001992:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001994:	4b8e      	ldr	r3, [pc, #568]	@ (8001bd0 <HAL_DMA_IRQHandler+0x248>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4a8e      	ldr	r2, [pc, #568]	@ (8001bd4 <HAL_DMA_IRQHandler+0x24c>)
 800199a:	fba2 2303 	umull	r2, r3, r2, r3
 800199e:	0a9b      	lsrs	r3, r3, #10
 80019a0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80019a8:	693b      	ldr	r3, [r7, #16]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019b2:	2208      	movs	r2, #8
 80019b4:	409a      	lsls	r2, r3
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	4013      	ands	r3, r2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d01a      	beq.n	80019f4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0304 	and.w	r3, r3, #4
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d013      	beq.n	80019f4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	681a      	ldr	r2, [r3, #0]
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f022 0204 	bic.w	r2, r2, #4
 80019da:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019e0:	2208      	movs	r2, #8
 80019e2:	409a      	lsls	r2, r3
 80019e4:	693b      	ldr	r3, [r7, #16]
 80019e6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80019ec:	f043 0201 	orr.w	r2, r3, #1
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019f8:	2201      	movs	r2, #1
 80019fa:	409a      	lsls	r2, r3
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	4013      	ands	r3, r2
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d012      	beq.n	8001a2a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	695b      	ldr	r3, [r3, #20]
 8001a0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00b      	beq.n	8001a2a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a16:	2201      	movs	r2, #1
 8001a18:	409a      	lsls	r2, r3
 8001a1a:	693b      	ldr	r3, [r7, #16]
 8001a1c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a22:	f043 0202 	orr.w	r2, r3, #2
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a2e:	2204      	movs	r2, #4
 8001a30:	409a      	lsls	r2, r3
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	4013      	ands	r3, r2
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d012      	beq.n	8001a60 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0302 	and.w	r3, r3, #2
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d00b      	beq.n	8001a60 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a4c:	2204      	movs	r2, #4
 8001a4e:	409a      	lsls	r2, r3
 8001a50:	693b      	ldr	r3, [r7, #16]
 8001a52:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001a58:	f043 0204 	orr.w	r2, r3, #4
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a64:	2210      	movs	r2, #16
 8001a66:	409a      	lsls	r2, r3
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	4013      	ands	r3, r2
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d043      	beq.n	8001af8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f003 0308 	and.w	r3, r3, #8
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d03c      	beq.n	8001af8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a82:	2210      	movs	r2, #16
 8001a84:	409a      	lsls	r2, r3
 8001a86:	693b      	ldr	r3, [r7, #16]
 8001a88:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d018      	beq.n	8001aca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d108      	bne.n	8001ab8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	d024      	beq.n	8001af8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	4798      	blx	r3
 8001ab6:	e01f      	b.n	8001af8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d01b      	beq.n	8001af8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ac4:	6878      	ldr	r0, [r7, #4]
 8001ac6:	4798      	blx	r3
 8001ac8:	e016      	b.n	8001af8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d107      	bne.n	8001ae8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	681a      	ldr	r2, [r3, #0]
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f022 0208 	bic.w	r2, r2, #8
 8001ae6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d003      	beq.n	8001af8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001af4:	6878      	ldr	r0, [r7, #4]
 8001af6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001afc:	2220      	movs	r2, #32
 8001afe:	409a      	lsls	r2, r3
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	4013      	ands	r3, r2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	f000 808f 	beq.w	8001c28 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0310 	and.w	r3, r3, #16
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	f000 8087 	beq.w	8001c28 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b1e:	2220      	movs	r2, #32
 8001b20:	409a      	lsls	r2, r3
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001b2c:	b2db      	uxtb	r3, r3
 8001b2e:	2b05      	cmp	r3, #5
 8001b30:	d136      	bne.n	8001ba0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f022 0216 	bic.w	r2, r2, #22
 8001b40:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	695a      	ldr	r2, [r3, #20]
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001b50:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d103      	bne.n	8001b62 <HAL_DMA_IRQHandler+0x1da>
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d007      	beq.n	8001b72 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	681b      	ldr	r3, [r3, #0]
 8001b6c:	f022 0208 	bic.w	r2, r2, #8
 8001b70:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b76:	223f      	movs	r2, #63	@ 0x3f
 8001b78:	409a      	lsls	r2, r3
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2201      	movs	r2, #1
 8001b82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d07e      	beq.n	8001c94 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	4798      	blx	r3
        }
        return;
 8001b9e:	e079      	b.n	8001c94 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d01d      	beq.n	8001bea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d10d      	bne.n	8001bd8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d031      	beq.n	8001c28 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bc8:	6878      	ldr	r0, [r7, #4]
 8001bca:	4798      	blx	r3
 8001bcc:	e02c      	b.n	8001c28 <HAL_DMA_IRQHandler+0x2a0>
 8001bce:	bf00      	nop
 8001bd0:	20000304 	.word	0x20000304
 8001bd4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d023      	beq.n	8001c28 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001be4:	6878      	ldr	r0, [r7, #4]
 8001be6:	4798      	blx	r3
 8001be8:	e01e      	b.n	8001c28 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d10f      	bne.n	8001c18 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f022 0210 	bic.w	r2, r2, #16
 8001c06:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	2200      	movs	r2, #0
 8001c14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d003      	beq.n	8001c28 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001c24:	6878      	ldr	r0, [r7, #4]
 8001c26:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c2c:	2b00      	cmp	r3, #0
 8001c2e:	d032      	beq.n	8001c96 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001c34:	f003 0301 	and.w	r3, r3, #1
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d022      	beq.n	8001c82 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	2205      	movs	r2, #5
 8001c40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	681a      	ldr	r2, [r3, #0]
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	f022 0201 	bic.w	r2, r2, #1
 8001c52:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001c54:	68bb      	ldr	r3, [r7, #8]
 8001c56:	3301      	adds	r3, #1
 8001c58:	60bb      	str	r3, [r7, #8]
 8001c5a:	697a      	ldr	r2, [r7, #20]
 8001c5c:	429a      	cmp	r2, r3
 8001c5e:	d307      	bcc.n	8001c70 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	f003 0301 	and.w	r3, r3, #1
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d1f2      	bne.n	8001c54 <HAL_DMA_IRQHandler+0x2cc>
 8001c6e:	e000      	b.n	8001c72 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001c70:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	2201      	movs	r2, #1
 8001c76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d005      	beq.n	8001c96 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001c8e:	6878      	ldr	r0, [r7, #4]
 8001c90:	4798      	blx	r3
 8001c92:	e000      	b.n	8001c96 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001c94:	bf00      	nop
    }
  }
}
 8001c96:	3718      	adds	r7, #24
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bd80      	pop	{r7, pc}

08001c9c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c9c:	b480      	push	{r7}
 8001c9e:	b085      	sub	sp, #20
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	60f8      	str	r0, [r7, #12]
 8001ca4:	60b9      	str	r1, [r7, #8]
 8001ca6:	607a      	str	r2, [r7, #4]
 8001ca8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	681a      	ldr	r2, [r3, #0]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001cb8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	683a      	ldr	r2, [r7, #0]
 8001cc0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	689b      	ldr	r3, [r3, #8]
 8001cc6:	2b40      	cmp	r3, #64	@ 0x40
 8001cc8:	d108      	bne.n	8001cdc <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	687a      	ldr	r2, [r7, #4]
 8001cd0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	68ba      	ldr	r2, [r7, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001cda:	e007      	b.n	8001cec <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	68ba      	ldr	r2, [r7, #8]
 8001ce2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	687a      	ldr	r2, [r7, #4]
 8001cea:	60da      	str	r2, [r3, #12]
}
 8001cec:	bf00      	nop
 8001cee:	3714      	adds	r7, #20
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf6:	4770      	bx	lr

08001cf8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	b2db      	uxtb	r3, r3
 8001d06:	3b10      	subs	r3, #16
 8001d08:	4a14      	ldr	r2, [pc, #80]	@ (8001d5c <DMA_CalcBaseAndBitshift+0x64>)
 8001d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8001d0e:	091b      	lsrs	r3, r3, #4
 8001d10:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001d12:	4a13      	ldr	r2, [pc, #76]	@ (8001d60 <DMA_CalcBaseAndBitshift+0x68>)
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	4413      	add	r3, r2
 8001d18:	781b      	ldrb	r3, [r3, #0]
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001d20:	68fb      	ldr	r3, [r7, #12]
 8001d22:	2b03      	cmp	r3, #3
 8001d24:	d909      	bls.n	8001d3a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001d2e:	f023 0303 	bic.w	r3, r3, #3
 8001d32:	1d1a      	adds	r2, r3, #4
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	659a      	str	r2, [r3, #88]	@ 0x58
 8001d38:	e007      	b.n	8001d4a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001d42:	f023 0303 	bic.w	r3, r3, #3
 8001d46:	687a      	ldr	r2, [r7, #4]
 8001d48:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3714      	adds	r7, #20
 8001d52:	46bd      	mov	sp, r7
 8001d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d58:	4770      	bx	lr
 8001d5a:	bf00      	nop
 8001d5c:	aaaaaaab 	.word	0xaaaaaaab
 8001d60:	08003cac 	.word	0x08003cac

08001d64 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b085      	sub	sp, #20
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d74:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	699b      	ldr	r3, [r3, #24]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d11f      	bne.n	8001dbe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	2b03      	cmp	r3, #3
 8001d82:	d856      	bhi.n	8001e32 <DMA_CheckFifoParam+0xce>
 8001d84:	a201      	add	r2, pc, #4	@ (adr r2, 8001d8c <DMA_CheckFifoParam+0x28>)
 8001d86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d8a:	bf00      	nop
 8001d8c:	08001d9d 	.word	0x08001d9d
 8001d90:	08001daf 	.word	0x08001daf
 8001d94:	08001d9d 	.word	0x08001d9d
 8001d98:	08001e33 	.word	0x08001e33
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001da0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d046      	beq.n	8001e36 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001da8:	2301      	movs	r3, #1
 8001daa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001dac:	e043      	b.n	8001e36 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001db2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001db6:	d140      	bne.n	8001e3a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001db8:	2301      	movs	r3, #1
 8001dba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001dbc:	e03d      	b.n	8001e3a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	699b      	ldr	r3, [r3, #24]
 8001dc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001dc6:	d121      	bne.n	8001e0c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001dc8:	68bb      	ldr	r3, [r7, #8]
 8001dca:	2b03      	cmp	r3, #3
 8001dcc:	d837      	bhi.n	8001e3e <DMA_CheckFifoParam+0xda>
 8001dce:	a201      	add	r2, pc, #4	@ (adr r2, 8001dd4 <DMA_CheckFifoParam+0x70>)
 8001dd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dd4:	08001de5 	.word	0x08001de5
 8001dd8:	08001deb 	.word	0x08001deb
 8001ddc:	08001de5 	.word	0x08001de5
 8001de0:	08001dfd 	.word	0x08001dfd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	73fb      	strb	r3, [r7, #15]
      break;
 8001de8:	e030      	b.n	8001e4c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001dee:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d025      	beq.n	8001e42 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001df6:	2301      	movs	r3, #1
 8001df8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001dfa:	e022      	b.n	8001e42 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e00:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001e04:	d11f      	bne.n	8001e46 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001e06:	2301      	movs	r3, #1
 8001e08:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001e0a:	e01c      	b.n	8001e46 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	2b02      	cmp	r3, #2
 8001e10:	d903      	bls.n	8001e1a <DMA_CheckFifoParam+0xb6>
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	2b03      	cmp	r3, #3
 8001e16:	d003      	beq.n	8001e20 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001e18:	e018      	b.n	8001e4c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001e1a:	2301      	movs	r3, #1
 8001e1c:	73fb      	strb	r3, [r7, #15]
      break;
 8001e1e:	e015      	b.n	8001e4c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001e24:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d00e      	beq.n	8001e4a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001e2c:	2301      	movs	r3, #1
 8001e2e:	73fb      	strb	r3, [r7, #15]
      break;
 8001e30:	e00b      	b.n	8001e4a <DMA_CheckFifoParam+0xe6>
      break;
 8001e32:	bf00      	nop
 8001e34:	e00a      	b.n	8001e4c <DMA_CheckFifoParam+0xe8>
      break;
 8001e36:	bf00      	nop
 8001e38:	e008      	b.n	8001e4c <DMA_CheckFifoParam+0xe8>
      break;
 8001e3a:	bf00      	nop
 8001e3c:	e006      	b.n	8001e4c <DMA_CheckFifoParam+0xe8>
      break;
 8001e3e:	bf00      	nop
 8001e40:	e004      	b.n	8001e4c <DMA_CheckFifoParam+0xe8>
      break;
 8001e42:	bf00      	nop
 8001e44:	e002      	b.n	8001e4c <DMA_CheckFifoParam+0xe8>
      break;   
 8001e46:	bf00      	nop
 8001e48:	e000      	b.n	8001e4c <DMA_CheckFifoParam+0xe8>
      break;
 8001e4a:	bf00      	nop
    }
  } 
  
  return status; 
 8001e4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e4e:	4618      	mov	r0, r3
 8001e50:	3714      	adds	r7, #20
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop

08001e5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e5c:	b480      	push	{r7}
 8001e5e:	b089      	sub	sp, #36	@ 0x24
 8001e60:	af00      	add	r7, sp, #0
 8001e62:	6078      	str	r0, [r7, #4]
 8001e64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001e66:	2300      	movs	r3, #0
 8001e68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001e72:	2300      	movs	r3, #0
 8001e74:	61fb      	str	r3, [r7, #28]
 8001e76:	e16b      	b.n	8002150 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001e78:	2201      	movs	r2, #1
 8001e7a:	69fb      	ldr	r3, [r7, #28]
 8001e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001e82:	683b      	ldr	r3, [r7, #0]
 8001e84:	681b      	ldr	r3, [r3, #0]
 8001e86:	697a      	ldr	r2, [r7, #20]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	429a      	cmp	r2, r3
 8001e92:	f040 815a 	bne.w	800214a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	f003 0303 	and.w	r3, r3, #3
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d005      	beq.n	8001eae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001eaa:	2b02      	cmp	r3, #2
 8001eac:	d130      	bne.n	8001f10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	005b      	lsls	r3, r3, #1
 8001eb8:	2203      	movs	r2, #3
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	43db      	mvns	r3, r3
 8001ec0:	69ba      	ldr	r2, [r7, #24]
 8001ec2:	4013      	ands	r3, r2
 8001ec4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	68da      	ldr	r2, [r3, #12]
 8001eca:	69fb      	ldr	r3, [r7, #28]
 8001ecc:	005b      	lsls	r3, r3, #1
 8001ece:	fa02 f303 	lsl.w	r3, r2, r3
 8001ed2:	69ba      	ldr	r2, [r7, #24]
 8001ed4:	4313      	orrs	r3, r2
 8001ed6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	69ba      	ldr	r2, [r7, #24]
 8001edc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ee4:	2201      	movs	r2, #1
 8001ee6:	69fb      	ldr	r3, [r7, #28]
 8001ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8001eec:	43db      	mvns	r3, r3
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef4:	683b      	ldr	r3, [r7, #0]
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	091b      	lsrs	r3, r3, #4
 8001efa:	f003 0201 	and.w	r2, r3, #1
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	fa02 f303 	lsl.w	r3, r2, r3
 8001f04:	69ba      	ldr	r2, [r7, #24]
 8001f06:	4313      	orrs	r3, r2
 8001f08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	69ba      	ldr	r2, [r7, #24]
 8001f0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	685b      	ldr	r3, [r3, #4]
 8001f14:	f003 0303 	and.w	r3, r3, #3
 8001f18:	2b03      	cmp	r3, #3
 8001f1a:	d017      	beq.n	8001f4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	68db      	ldr	r3, [r3, #12]
 8001f20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	2203      	movs	r2, #3
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	69ba      	ldr	r2, [r7, #24]
 8001f30:	4013      	ands	r3, r2
 8001f32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	689a      	ldr	r2, [r3, #8]
 8001f38:	69fb      	ldr	r3, [r7, #28]
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f40:	69ba      	ldr	r2, [r7, #24]
 8001f42:	4313      	orrs	r3, r2
 8001f44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	69ba      	ldr	r2, [r7, #24]
 8001f4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	685b      	ldr	r3, [r3, #4]
 8001f50:	f003 0303 	and.w	r3, r3, #3
 8001f54:	2b02      	cmp	r3, #2
 8001f56:	d123      	bne.n	8001fa0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001f58:	69fb      	ldr	r3, [r7, #28]
 8001f5a:	08da      	lsrs	r2, r3, #3
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3208      	adds	r2, #8
 8001f60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001f64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001f66:	69fb      	ldr	r3, [r7, #28]
 8001f68:	f003 0307 	and.w	r3, r3, #7
 8001f6c:	009b      	lsls	r3, r3, #2
 8001f6e:	220f      	movs	r2, #15
 8001f70:	fa02 f303 	lsl.w	r3, r2, r3
 8001f74:	43db      	mvns	r3, r3
 8001f76:	69ba      	ldr	r2, [r7, #24]
 8001f78:	4013      	ands	r3, r2
 8001f7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	691a      	ldr	r2, [r3, #16]
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	f003 0307 	and.w	r3, r3, #7
 8001f86:	009b      	lsls	r3, r3, #2
 8001f88:	fa02 f303 	lsl.w	r3, r2, r3
 8001f8c:	69ba      	ldr	r2, [r7, #24]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001f92:	69fb      	ldr	r3, [r7, #28]
 8001f94:	08da      	lsrs	r2, r3, #3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	3208      	adds	r2, #8
 8001f9a:	69b9      	ldr	r1, [r7, #24]
 8001f9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001fa6:	69fb      	ldr	r3, [r7, #28]
 8001fa8:	005b      	lsls	r3, r3, #1
 8001faa:	2203      	movs	r2, #3
 8001fac:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb0:	43db      	mvns	r3, r3
 8001fb2:	69ba      	ldr	r2, [r7, #24]
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f003 0203 	and.w	r2, r3, #3
 8001fc0:	69fb      	ldr	r3, [r7, #28]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	69ba      	ldr	r2, [r7, #24]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	69ba      	ldr	r2, [r7, #24]
 8001fd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	f000 80b4 	beq.w	800214a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe2:	2300      	movs	r3, #0
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	4b60      	ldr	r3, [pc, #384]	@ (8002168 <HAL_GPIO_Init+0x30c>)
 8001fe8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001fea:	4a5f      	ldr	r2, [pc, #380]	@ (8002168 <HAL_GPIO_Init+0x30c>)
 8001fec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ff0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ff2:	4b5d      	ldr	r3, [pc, #372]	@ (8002168 <HAL_GPIO_Init+0x30c>)
 8001ff4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ff6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ffa:	60fb      	str	r3, [r7, #12]
 8001ffc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ffe:	4a5b      	ldr	r2, [pc, #364]	@ (800216c <HAL_GPIO_Init+0x310>)
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	089b      	lsrs	r3, r3, #2
 8002004:	3302      	adds	r3, #2
 8002006:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800200a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	f003 0303 	and.w	r3, r3, #3
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	220f      	movs	r2, #15
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43db      	mvns	r3, r3
 800201c:	69ba      	ldr	r2, [r7, #24]
 800201e:	4013      	ands	r3, r2
 8002020:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	4a52      	ldr	r2, [pc, #328]	@ (8002170 <HAL_GPIO_Init+0x314>)
 8002026:	4293      	cmp	r3, r2
 8002028:	d02b      	beq.n	8002082 <HAL_GPIO_Init+0x226>
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	4a51      	ldr	r2, [pc, #324]	@ (8002174 <HAL_GPIO_Init+0x318>)
 800202e:	4293      	cmp	r3, r2
 8002030:	d025      	beq.n	800207e <HAL_GPIO_Init+0x222>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	4a50      	ldr	r2, [pc, #320]	@ (8002178 <HAL_GPIO_Init+0x31c>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d01f      	beq.n	800207a <HAL_GPIO_Init+0x21e>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	4a4f      	ldr	r2, [pc, #316]	@ (800217c <HAL_GPIO_Init+0x320>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d019      	beq.n	8002076 <HAL_GPIO_Init+0x21a>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	4a4e      	ldr	r2, [pc, #312]	@ (8002180 <HAL_GPIO_Init+0x324>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d013      	beq.n	8002072 <HAL_GPIO_Init+0x216>
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4a4d      	ldr	r2, [pc, #308]	@ (8002184 <HAL_GPIO_Init+0x328>)
 800204e:	4293      	cmp	r3, r2
 8002050:	d00d      	beq.n	800206e <HAL_GPIO_Init+0x212>
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4a4c      	ldr	r2, [pc, #304]	@ (8002188 <HAL_GPIO_Init+0x32c>)
 8002056:	4293      	cmp	r3, r2
 8002058:	d007      	beq.n	800206a <HAL_GPIO_Init+0x20e>
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	4a4b      	ldr	r2, [pc, #300]	@ (800218c <HAL_GPIO_Init+0x330>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d101      	bne.n	8002066 <HAL_GPIO_Init+0x20a>
 8002062:	2307      	movs	r3, #7
 8002064:	e00e      	b.n	8002084 <HAL_GPIO_Init+0x228>
 8002066:	2308      	movs	r3, #8
 8002068:	e00c      	b.n	8002084 <HAL_GPIO_Init+0x228>
 800206a:	2306      	movs	r3, #6
 800206c:	e00a      	b.n	8002084 <HAL_GPIO_Init+0x228>
 800206e:	2305      	movs	r3, #5
 8002070:	e008      	b.n	8002084 <HAL_GPIO_Init+0x228>
 8002072:	2304      	movs	r3, #4
 8002074:	e006      	b.n	8002084 <HAL_GPIO_Init+0x228>
 8002076:	2303      	movs	r3, #3
 8002078:	e004      	b.n	8002084 <HAL_GPIO_Init+0x228>
 800207a:	2302      	movs	r3, #2
 800207c:	e002      	b.n	8002084 <HAL_GPIO_Init+0x228>
 800207e:	2301      	movs	r3, #1
 8002080:	e000      	b.n	8002084 <HAL_GPIO_Init+0x228>
 8002082:	2300      	movs	r3, #0
 8002084:	69fa      	ldr	r2, [r7, #28]
 8002086:	f002 0203 	and.w	r2, r2, #3
 800208a:	0092      	lsls	r2, r2, #2
 800208c:	4093      	lsls	r3, r2
 800208e:	69ba      	ldr	r2, [r7, #24]
 8002090:	4313      	orrs	r3, r2
 8002092:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002094:	4935      	ldr	r1, [pc, #212]	@ (800216c <HAL_GPIO_Init+0x310>)
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	089b      	lsrs	r3, r3, #2
 800209a:	3302      	adds	r3, #2
 800209c:	69ba      	ldr	r2, [r7, #24]
 800209e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002190 <HAL_GPIO_Init+0x334>)
 80020a4:	689b      	ldr	r3, [r3, #8]
 80020a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020a8:	693b      	ldr	r3, [r7, #16]
 80020aa:	43db      	mvns	r3, r3
 80020ac:	69ba      	ldr	r2, [r7, #24]
 80020ae:	4013      	ands	r3, r2
 80020b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d003      	beq.n	80020c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80020be:	69ba      	ldr	r2, [r7, #24]
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	4313      	orrs	r3, r2
 80020c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80020c6:	4a32      	ldr	r2, [pc, #200]	@ (8002190 <HAL_GPIO_Init+0x334>)
 80020c8:	69bb      	ldr	r3, [r7, #24]
 80020ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80020cc:	4b30      	ldr	r3, [pc, #192]	@ (8002190 <HAL_GPIO_Init+0x334>)
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020d2:	693b      	ldr	r3, [r7, #16]
 80020d4:	43db      	mvns	r3, r3
 80020d6:	69ba      	ldr	r2, [r7, #24]
 80020d8:	4013      	ands	r3, r2
 80020da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80020dc:	683b      	ldr	r3, [r7, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d003      	beq.n	80020f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80020e8:	69ba      	ldr	r2, [r7, #24]
 80020ea:	693b      	ldr	r3, [r7, #16]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80020f0:	4a27      	ldr	r2, [pc, #156]	@ (8002190 <HAL_GPIO_Init+0x334>)
 80020f2:	69bb      	ldr	r3, [r7, #24]
 80020f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80020f6:	4b26      	ldr	r3, [pc, #152]	@ (8002190 <HAL_GPIO_Init+0x334>)
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80020fc:	693b      	ldr	r3, [r7, #16]
 80020fe:	43db      	mvns	r3, r3
 8002100:	69ba      	ldr	r2, [r7, #24]
 8002102:	4013      	ands	r3, r2
 8002104:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800210e:	2b00      	cmp	r3, #0
 8002110:	d003      	beq.n	800211a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002112:	69ba      	ldr	r2, [r7, #24]
 8002114:	693b      	ldr	r3, [r7, #16]
 8002116:	4313      	orrs	r3, r2
 8002118:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800211a:	4a1d      	ldr	r2, [pc, #116]	@ (8002190 <HAL_GPIO_Init+0x334>)
 800211c:	69bb      	ldr	r3, [r7, #24]
 800211e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002120:	4b1b      	ldr	r3, [pc, #108]	@ (8002190 <HAL_GPIO_Init+0x334>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002126:	693b      	ldr	r3, [r7, #16]
 8002128:	43db      	mvns	r3, r3
 800212a:	69ba      	ldr	r2, [r7, #24]
 800212c:	4013      	ands	r3, r2
 800212e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d003      	beq.n	8002144 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800213c:	69ba      	ldr	r2, [r7, #24]
 800213e:	693b      	ldr	r3, [r7, #16]
 8002140:	4313      	orrs	r3, r2
 8002142:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002144:	4a12      	ldr	r2, [pc, #72]	@ (8002190 <HAL_GPIO_Init+0x334>)
 8002146:	69bb      	ldr	r3, [r7, #24]
 8002148:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	3301      	adds	r3, #1
 800214e:	61fb      	str	r3, [r7, #28]
 8002150:	69fb      	ldr	r3, [r7, #28]
 8002152:	2b0f      	cmp	r3, #15
 8002154:	f67f ae90 	bls.w	8001e78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002158:	bf00      	nop
 800215a:	bf00      	nop
 800215c:	3724      	adds	r7, #36	@ 0x24
 800215e:	46bd      	mov	sp, r7
 8002160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002164:	4770      	bx	lr
 8002166:	bf00      	nop
 8002168:	40023800 	.word	0x40023800
 800216c:	40013800 	.word	0x40013800
 8002170:	40020000 	.word	0x40020000
 8002174:	40020400 	.word	0x40020400
 8002178:	40020800 	.word	0x40020800
 800217c:	40020c00 	.word	0x40020c00
 8002180:	40021000 	.word	0x40021000
 8002184:	40021400 	.word	0x40021400
 8002188:	40021800 	.word	0x40021800
 800218c:	40021c00 	.word	0x40021c00
 8002190:	40013c00 	.word	0x40013c00

08002194 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002194:	b480      	push	{r7}
 8002196:	b085      	sub	sp, #20
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
 800219c:	460b      	mov	r3, r1
 800219e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	691a      	ldr	r2, [r3, #16]
 80021a4:	887b      	ldrh	r3, [r7, #2]
 80021a6:	4013      	ands	r3, r2
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d002      	beq.n	80021b2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80021ac:	2301      	movs	r3, #1
 80021ae:	73fb      	strb	r3, [r7, #15]
 80021b0:	e001      	b.n	80021b6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80021b2:	2300      	movs	r3, #0
 80021b4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80021b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b8:	4618      	mov	r0, r3
 80021ba:	3714      	adds	r7, #20
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
 80021cc:	460b      	mov	r3, r1
 80021ce:	807b      	strh	r3, [r7, #2]
 80021d0:	4613      	mov	r3, r2
 80021d2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80021d4:	787b      	ldrb	r3, [r7, #1]
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d003      	beq.n	80021e2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80021da:	887a      	ldrh	r2, [r7, #2]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80021e0:	e003      	b.n	80021ea <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80021e2:	887b      	ldrh	r3, [r7, #2]
 80021e4:	041a      	lsls	r2, r3, #16
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	619a      	str	r2, [r3, #24]
}
 80021ea:	bf00      	nop
 80021ec:	370c      	adds	r7, #12
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
	...

080021f8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b082      	sub	sp, #8
 80021fc:	af00      	add	r7, sp, #0
 80021fe:	4603      	mov	r3, r0
 8002200:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002202:	4b08      	ldr	r3, [pc, #32]	@ (8002224 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002204:	695a      	ldr	r2, [r3, #20]
 8002206:	88fb      	ldrh	r3, [r7, #6]
 8002208:	4013      	ands	r3, r2
 800220a:	2b00      	cmp	r3, #0
 800220c:	d006      	beq.n	800221c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800220e:	4a05      	ldr	r2, [pc, #20]	@ (8002224 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002210:	88fb      	ldrh	r3, [r7, #6]
 8002212:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002214:	88fb      	ldrh	r3, [r7, #6]
 8002216:	4618      	mov	r0, r3
 8002218:	f7fe fe8c 	bl	8000f34 <HAL_GPIO_EXTI_Callback>
  }
}
 800221c:	bf00      	nop
 800221e:	3708      	adds	r7, #8
 8002220:	46bd      	mov	sp, r7
 8002222:	bd80      	pop	{r7, pc}
 8002224:	40013c00 	.word	0x40013c00

08002228 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b086      	sub	sp, #24
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d101      	bne.n	800223a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002236:	2301      	movs	r3, #1
 8002238:	e267      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	2b00      	cmp	r3, #0
 8002244:	d075      	beq.n	8002332 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002246:	4b88      	ldr	r3, [pc, #544]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f003 030c 	and.w	r3, r3, #12
 800224e:	2b04      	cmp	r3, #4
 8002250:	d00c      	beq.n	800226c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002252:	4b85      	ldr	r3, [pc, #532]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 8002254:	689b      	ldr	r3, [r3, #8]
 8002256:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800225a:	2b08      	cmp	r3, #8
 800225c:	d112      	bne.n	8002284 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800225e:	4b82      	ldr	r3, [pc, #520]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 8002260:	685b      	ldr	r3, [r3, #4]
 8002262:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002266:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800226a:	d10b      	bne.n	8002284 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800226c:	4b7e      	ldr	r3, [pc, #504]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002274:	2b00      	cmp	r3, #0
 8002276:	d05b      	beq.n	8002330 <HAL_RCC_OscConfig+0x108>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d157      	bne.n	8002330 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e242      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800228c:	d106      	bne.n	800229c <HAL_RCC_OscConfig+0x74>
 800228e:	4b76      	ldr	r3, [pc, #472]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a75      	ldr	r2, [pc, #468]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 8002294:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002298:	6013      	str	r3, [r2, #0]
 800229a:	e01d      	b.n	80022d8 <HAL_RCC_OscConfig+0xb0>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80022a4:	d10c      	bne.n	80022c0 <HAL_RCC_OscConfig+0x98>
 80022a6:	4b70      	ldr	r3, [pc, #448]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a6f      	ldr	r2, [pc, #444]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80022ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80022b0:	6013      	str	r3, [r2, #0]
 80022b2:	4b6d      	ldr	r3, [pc, #436]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4a6c      	ldr	r2, [pc, #432]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80022b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022bc:	6013      	str	r3, [r2, #0]
 80022be:	e00b      	b.n	80022d8 <HAL_RCC_OscConfig+0xb0>
 80022c0:	4b69      	ldr	r3, [pc, #420]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a68      	ldr	r2, [pc, #416]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80022c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	4b66      	ldr	r3, [pc, #408]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	4a65      	ldr	r2, [pc, #404]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80022d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80022d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d013      	beq.n	8002308 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022e0:	f7ff f90a 	bl	80014f8 <HAL_GetTick>
 80022e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022e6:	e008      	b.n	80022fa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022e8:	f7ff f906 	bl	80014f8 <HAL_GetTick>
 80022ec:	4602      	mov	r2, r0
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	1ad3      	subs	r3, r2, r3
 80022f2:	2b64      	cmp	r3, #100	@ 0x64
 80022f4:	d901      	bls.n	80022fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80022f6:	2303      	movs	r3, #3
 80022f8:	e207      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80022fa:	4b5b      	ldr	r3, [pc, #364]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002302:	2b00      	cmp	r3, #0
 8002304:	d0f0      	beq.n	80022e8 <HAL_RCC_OscConfig+0xc0>
 8002306:	e014      	b.n	8002332 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002308:	f7ff f8f6 	bl	80014f8 <HAL_GetTick>
 800230c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800230e:	e008      	b.n	8002322 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002310:	f7ff f8f2 	bl	80014f8 <HAL_GetTick>
 8002314:	4602      	mov	r2, r0
 8002316:	693b      	ldr	r3, [r7, #16]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b64      	cmp	r3, #100	@ 0x64
 800231c:	d901      	bls.n	8002322 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800231e:	2303      	movs	r3, #3
 8002320:	e1f3      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002322:	4b51      	ldr	r3, [pc, #324]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800232a:	2b00      	cmp	r3, #0
 800232c:	d1f0      	bne.n	8002310 <HAL_RCC_OscConfig+0xe8>
 800232e:	e000      	b.n	8002332 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002330:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0302 	and.w	r3, r3, #2
 800233a:	2b00      	cmp	r3, #0
 800233c:	d063      	beq.n	8002406 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800233e:	4b4a      	ldr	r3, [pc, #296]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 8002340:	689b      	ldr	r3, [r3, #8]
 8002342:	f003 030c 	and.w	r3, r3, #12
 8002346:	2b00      	cmp	r3, #0
 8002348:	d00b      	beq.n	8002362 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800234a:	4b47      	ldr	r3, [pc, #284]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002352:	2b08      	cmp	r3, #8
 8002354:	d11c      	bne.n	8002390 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002356:	4b44      	ldr	r3, [pc, #272]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 8002358:	685b      	ldr	r3, [r3, #4]
 800235a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800235e:	2b00      	cmp	r3, #0
 8002360:	d116      	bne.n	8002390 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002362:	4b41      	ldr	r3, [pc, #260]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f003 0302 	and.w	r3, r3, #2
 800236a:	2b00      	cmp	r3, #0
 800236c:	d005      	beq.n	800237a <HAL_RCC_OscConfig+0x152>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	68db      	ldr	r3, [r3, #12]
 8002372:	2b01      	cmp	r3, #1
 8002374:	d001      	beq.n	800237a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002376:	2301      	movs	r3, #1
 8002378:	e1c7      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800237a:	4b3b      	ldr	r3, [pc, #236]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	691b      	ldr	r3, [r3, #16]
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	4937      	ldr	r1, [pc, #220]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 800238a:	4313      	orrs	r3, r2
 800238c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800238e:	e03a      	b.n	8002406 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d020      	beq.n	80023da <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002398:	4b34      	ldr	r3, [pc, #208]	@ (800246c <HAL_RCC_OscConfig+0x244>)
 800239a:	2201      	movs	r2, #1
 800239c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800239e:	f7ff f8ab 	bl	80014f8 <HAL_GetTick>
 80023a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023a4:	e008      	b.n	80023b8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023a6:	f7ff f8a7 	bl	80014f8 <HAL_GetTick>
 80023aa:	4602      	mov	r2, r0
 80023ac:	693b      	ldr	r3, [r7, #16]
 80023ae:	1ad3      	subs	r3, r2, r3
 80023b0:	2b02      	cmp	r3, #2
 80023b2:	d901      	bls.n	80023b8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80023b4:	2303      	movs	r3, #3
 80023b6:	e1a8      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023b8:	4b2b      	ldr	r3, [pc, #172]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	f003 0302 	and.w	r3, r3, #2
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d0f0      	beq.n	80023a6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023c4:	4b28      	ldr	r3, [pc, #160]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	691b      	ldr	r3, [r3, #16]
 80023d0:	00db      	lsls	r3, r3, #3
 80023d2:	4925      	ldr	r1, [pc, #148]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80023d4:	4313      	orrs	r3, r2
 80023d6:	600b      	str	r3, [r1, #0]
 80023d8:	e015      	b.n	8002406 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80023da:	4b24      	ldr	r3, [pc, #144]	@ (800246c <HAL_RCC_OscConfig+0x244>)
 80023dc:	2200      	movs	r2, #0
 80023de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80023e0:	f7ff f88a 	bl	80014f8 <HAL_GetTick>
 80023e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023e6:	e008      	b.n	80023fa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023e8:	f7ff f886 	bl	80014f8 <HAL_GetTick>
 80023ec:	4602      	mov	r2, r0
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1ad3      	subs	r3, r2, r3
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d901      	bls.n	80023fa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80023f6:	2303      	movs	r3, #3
 80023f8:	e187      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023fa:	4b1b      	ldr	r3, [pc, #108]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0302 	and.w	r3, r3, #2
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f0      	bne.n	80023e8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0308 	and.w	r3, r3, #8
 800240e:	2b00      	cmp	r3, #0
 8002410:	d036      	beq.n	8002480 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	695b      	ldr	r3, [r3, #20]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d016      	beq.n	8002448 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800241a:	4b15      	ldr	r3, [pc, #84]	@ (8002470 <HAL_RCC_OscConfig+0x248>)
 800241c:	2201      	movs	r2, #1
 800241e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002420:	f7ff f86a 	bl	80014f8 <HAL_GetTick>
 8002424:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002426:	e008      	b.n	800243a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002428:	f7ff f866 	bl	80014f8 <HAL_GetTick>
 800242c:	4602      	mov	r2, r0
 800242e:	693b      	ldr	r3, [r7, #16]
 8002430:	1ad3      	subs	r3, r2, r3
 8002432:	2b02      	cmp	r3, #2
 8002434:	d901      	bls.n	800243a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002436:	2303      	movs	r3, #3
 8002438:	e167      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800243a:	4b0b      	ldr	r3, [pc, #44]	@ (8002468 <HAL_RCC_OscConfig+0x240>)
 800243c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800243e:	f003 0302 	and.w	r3, r3, #2
 8002442:	2b00      	cmp	r3, #0
 8002444:	d0f0      	beq.n	8002428 <HAL_RCC_OscConfig+0x200>
 8002446:	e01b      	b.n	8002480 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002448:	4b09      	ldr	r3, [pc, #36]	@ (8002470 <HAL_RCC_OscConfig+0x248>)
 800244a:	2200      	movs	r2, #0
 800244c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800244e:	f7ff f853 	bl	80014f8 <HAL_GetTick>
 8002452:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002454:	e00e      	b.n	8002474 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002456:	f7ff f84f 	bl	80014f8 <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	2b02      	cmp	r3, #2
 8002462:	d907      	bls.n	8002474 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e150      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
 8002468:	40023800 	.word	0x40023800
 800246c:	42470000 	.word	0x42470000
 8002470:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002474:	4b88      	ldr	r3, [pc, #544]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 8002476:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002478:	f003 0302 	and.w	r3, r3, #2
 800247c:	2b00      	cmp	r3, #0
 800247e:	d1ea      	bne.n	8002456 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	f003 0304 	and.w	r3, r3, #4
 8002488:	2b00      	cmp	r3, #0
 800248a:	f000 8097 	beq.w	80025bc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800248e:	2300      	movs	r3, #0
 8002490:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002492:	4b81      	ldr	r3, [pc, #516]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 8002494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002496:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800249a:	2b00      	cmp	r3, #0
 800249c:	d10f      	bne.n	80024be <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800249e:	2300      	movs	r3, #0
 80024a0:	60bb      	str	r3, [r7, #8]
 80024a2:	4b7d      	ldr	r3, [pc, #500]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 80024a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a6:	4a7c      	ldr	r2, [pc, #496]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 80024a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80024ae:	4b7a      	ldr	r3, [pc, #488]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 80024b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024b6:	60bb      	str	r3, [r7, #8]
 80024b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80024ba:	2301      	movs	r3, #1
 80024bc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024be:	4b77      	ldr	r3, [pc, #476]	@ (800269c <HAL_RCC_OscConfig+0x474>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d118      	bne.n	80024fc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024ca:	4b74      	ldr	r3, [pc, #464]	@ (800269c <HAL_RCC_OscConfig+0x474>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a73      	ldr	r2, [pc, #460]	@ (800269c <HAL_RCC_OscConfig+0x474>)
 80024d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80024d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80024d6:	f7ff f80f 	bl	80014f8 <HAL_GetTick>
 80024da:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024dc:	e008      	b.n	80024f0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024de:	f7ff f80b 	bl	80014f8 <HAL_GetTick>
 80024e2:	4602      	mov	r2, r0
 80024e4:	693b      	ldr	r3, [r7, #16]
 80024e6:	1ad3      	subs	r3, r2, r3
 80024e8:	2b02      	cmp	r3, #2
 80024ea:	d901      	bls.n	80024f0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80024ec:	2303      	movs	r3, #3
 80024ee:	e10c      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024f0:	4b6a      	ldr	r3, [pc, #424]	@ (800269c <HAL_RCC_OscConfig+0x474>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d0f0      	beq.n	80024de <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	689b      	ldr	r3, [r3, #8]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d106      	bne.n	8002512 <HAL_RCC_OscConfig+0x2ea>
 8002504:	4b64      	ldr	r3, [pc, #400]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 8002506:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002508:	4a63      	ldr	r2, [pc, #396]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 800250a:	f043 0301 	orr.w	r3, r3, #1
 800250e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002510:	e01c      	b.n	800254c <HAL_RCC_OscConfig+0x324>
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	689b      	ldr	r3, [r3, #8]
 8002516:	2b05      	cmp	r3, #5
 8002518:	d10c      	bne.n	8002534 <HAL_RCC_OscConfig+0x30c>
 800251a:	4b5f      	ldr	r3, [pc, #380]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 800251c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800251e:	4a5e      	ldr	r2, [pc, #376]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 8002520:	f043 0304 	orr.w	r3, r3, #4
 8002524:	6713      	str	r3, [r2, #112]	@ 0x70
 8002526:	4b5c      	ldr	r3, [pc, #368]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 8002528:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800252a:	4a5b      	ldr	r2, [pc, #364]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 800252c:	f043 0301 	orr.w	r3, r3, #1
 8002530:	6713      	str	r3, [r2, #112]	@ 0x70
 8002532:	e00b      	b.n	800254c <HAL_RCC_OscConfig+0x324>
 8002534:	4b58      	ldr	r3, [pc, #352]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 8002536:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002538:	4a57      	ldr	r2, [pc, #348]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 800253a:	f023 0301 	bic.w	r3, r3, #1
 800253e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002540:	4b55      	ldr	r3, [pc, #340]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 8002542:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002544:	4a54      	ldr	r2, [pc, #336]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 8002546:	f023 0304 	bic.w	r3, r3, #4
 800254a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	689b      	ldr	r3, [r3, #8]
 8002550:	2b00      	cmp	r3, #0
 8002552:	d015      	beq.n	8002580 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002554:	f7fe ffd0 	bl	80014f8 <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800255a:	e00a      	b.n	8002572 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800255c:	f7fe ffcc 	bl	80014f8 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	f241 3288 	movw	r2, #5000	@ 0x1388
 800256a:	4293      	cmp	r3, r2
 800256c:	d901      	bls.n	8002572 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800256e:	2303      	movs	r3, #3
 8002570:	e0cb      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002572:	4b49      	ldr	r3, [pc, #292]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 8002574:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b00      	cmp	r3, #0
 800257c:	d0ee      	beq.n	800255c <HAL_RCC_OscConfig+0x334>
 800257e:	e014      	b.n	80025aa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002580:	f7fe ffba 	bl	80014f8 <HAL_GetTick>
 8002584:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002586:	e00a      	b.n	800259e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002588:	f7fe ffb6 	bl	80014f8 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	693b      	ldr	r3, [r7, #16]
 8002590:	1ad3      	subs	r3, r2, r3
 8002592:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002596:	4293      	cmp	r3, r2
 8002598:	d901      	bls.n	800259e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800259a:	2303      	movs	r3, #3
 800259c:	e0b5      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800259e:	4b3e      	ldr	r3, [pc, #248]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 80025a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80025a2:	f003 0302 	and.w	r3, r3, #2
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d1ee      	bne.n	8002588 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80025aa:	7dfb      	ldrb	r3, [r7, #23]
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d105      	bne.n	80025bc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025b0:	4b39      	ldr	r3, [pc, #228]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 80025b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025b4:	4a38      	ldr	r2, [pc, #224]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 80025b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80025ba:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	699b      	ldr	r3, [r3, #24]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	f000 80a1 	beq.w	8002708 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80025c6:	4b34      	ldr	r3, [pc, #208]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 80025c8:	689b      	ldr	r3, [r3, #8]
 80025ca:	f003 030c 	and.w	r3, r3, #12
 80025ce:	2b08      	cmp	r3, #8
 80025d0:	d05c      	beq.n	800268c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	699b      	ldr	r3, [r3, #24]
 80025d6:	2b02      	cmp	r3, #2
 80025d8:	d141      	bne.n	800265e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80025da:	4b31      	ldr	r3, [pc, #196]	@ (80026a0 <HAL_RCC_OscConfig+0x478>)
 80025dc:	2200      	movs	r2, #0
 80025de:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025e0:	f7fe ff8a 	bl	80014f8 <HAL_GetTick>
 80025e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025e6:	e008      	b.n	80025fa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80025e8:	f7fe ff86 	bl	80014f8 <HAL_GetTick>
 80025ec:	4602      	mov	r2, r0
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	1ad3      	subs	r3, r2, r3
 80025f2:	2b02      	cmp	r3, #2
 80025f4:	d901      	bls.n	80025fa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80025f6:	2303      	movs	r3, #3
 80025f8:	e087      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80025fa:	4b27      	ldr	r3, [pc, #156]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002602:	2b00      	cmp	r3, #0
 8002604:	d1f0      	bne.n	80025e8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	69da      	ldr	r2, [r3, #28]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a1b      	ldr	r3, [r3, #32]
 800260e:	431a      	orrs	r2, r3
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002614:	019b      	lsls	r3, r3, #6
 8002616:	431a      	orrs	r2, r3
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800261c:	085b      	lsrs	r3, r3, #1
 800261e:	3b01      	subs	r3, #1
 8002620:	041b      	lsls	r3, r3, #16
 8002622:	431a      	orrs	r2, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002628:	061b      	lsls	r3, r3, #24
 800262a:	491b      	ldr	r1, [pc, #108]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 800262c:	4313      	orrs	r3, r2
 800262e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002630:	4b1b      	ldr	r3, [pc, #108]	@ (80026a0 <HAL_RCC_OscConfig+0x478>)
 8002632:	2201      	movs	r2, #1
 8002634:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002636:	f7fe ff5f 	bl	80014f8 <HAL_GetTick>
 800263a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800263c:	e008      	b.n	8002650 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800263e:	f7fe ff5b 	bl	80014f8 <HAL_GetTick>
 8002642:	4602      	mov	r2, r0
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b02      	cmp	r3, #2
 800264a:	d901      	bls.n	8002650 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	e05c      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002650:	4b11      	ldr	r3, [pc, #68]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002658:	2b00      	cmp	r3, #0
 800265a:	d0f0      	beq.n	800263e <HAL_RCC_OscConfig+0x416>
 800265c:	e054      	b.n	8002708 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800265e:	4b10      	ldr	r3, [pc, #64]	@ (80026a0 <HAL_RCC_OscConfig+0x478>)
 8002660:	2200      	movs	r2, #0
 8002662:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002664:	f7fe ff48 	bl	80014f8 <HAL_GetTick>
 8002668:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800266a:	e008      	b.n	800267e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800266c:	f7fe ff44 	bl	80014f8 <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	2b02      	cmp	r3, #2
 8002678:	d901      	bls.n	800267e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800267a:	2303      	movs	r3, #3
 800267c:	e045      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800267e:	4b06      	ldr	r3, [pc, #24]	@ (8002698 <HAL_RCC_OscConfig+0x470>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002686:	2b00      	cmp	r3, #0
 8002688:	d1f0      	bne.n	800266c <HAL_RCC_OscConfig+0x444>
 800268a:	e03d      	b.n	8002708 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	699b      	ldr	r3, [r3, #24]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d107      	bne.n	80026a4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	e038      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
 8002698:	40023800 	.word	0x40023800
 800269c:	40007000 	.word	0x40007000
 80026a0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80026a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002714 <HAL_RCC_OscConfig+0x4ec>)
 80026a6:	685b      	ldr	r3, [r3, #4]
 80026a8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	699b      	ldr	r3, [r3, #24]
 80026ae:	2b01      	cmp	r3, #1
 80026b0:	d028      	beq.n	8002704 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80026bc:	429a      	cmp	r2, r3
 80026be:	d121      	bne.n	8002704 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80026ca:	429a      	cmp	r2, r3
 80026cc:	d11a      	bne.n	8002704 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026ce:	68fa      	ldr	r2, [r7, #12]
 80026d0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80026d4:	4013      	ands	r3, r2
 80026d6:	687a      	ldr	r2, [r7, #4]
 80026d8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80026da:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80026dc:	4293      	cmp	r3, r2
 80026de:	d111      	bne.n	8002704 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80026e0:	68fb      	ldr	r3, [r7, #12]
 80026e2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026ea:	085b      	lsrs	r3, r3, #1
 80026ec:	3b01      	subs	r3, #1
 80026ee:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d107      	bne.n	8002704 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026fe:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002700:	429a      	cmp	r2, r3
 8002702:	d001      	beq.n	8002708 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002704:	2301      	movs	r3, #1
 8002706:	e000      	b.n	800270a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002708:	2300      	movs	r3, #0
}
 800270a:	4618      	mov	r0, r3
 800270c:	3718      	adds	r7, #24
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	40023800 	.word	0x40023800

08002718 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b084      	sub	sp, #16
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d101      	bne.n	800272c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002728:	2301      	movs	r3, #1
 800272a:	e0cc      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800272c:	4b68      	ldr	r3, [pc, #416]	@ (80028d0 <HAL_RCC_ClockConfig+0x1b8>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	f003 0307 	and.w	r3, r3, #7
 8002734:	683a      	ldr	r2, [r7, #0]
 8002736:	429a      	cmp	r2, r3
 8002738:	d90c      	bls.n	8002754 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800273a:	4b65      	ldr	r3, [pc, #404]	@ (80028d0 <HAL_RCC_ClockConfig+0x1b8>)
 800273c:	683a      	ldr	r2, [r7, #0]
 800273e:	b2d2      	uxtb	r2, r2
 8002740:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002742:	4b63      	ldr	r3, [pc, #396]	@ (80028d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f003 0307 	and.w	r3, r3, #7
 800274a:	683a      	ldr	r2, [r7, #0]
 800274c:	429a      	cmp	r2, r3
 800274e:	d001      	beq.n	8002754 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002750:	2301      	movs	r3, #1
 8002752:	e0b8      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f003 0302 	and.w	r3, r3, #2
 800275c:	2b00      	cmp	r3, #0
 800275e:	d020      	beq.n	80027a2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f003 0304 	and.w	r3, r3, #4
 8002768:	2b00      	cmp	r3, #0
 800276a:	d005      	beq.n	8002778 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800276c:	4b59      	ldr	r3, [pc, #356]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	4a58      	ldr	r2, [pc, #352]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002772:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002776:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f003 0308 	and.w	r3, r3, #8
 8002780:	2b00      	cmp	r3, #0
 8002782:	d005      	beq.n	8002790 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002784:	4b53      	ldr	r3, [pc, #332]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002786:	689b      	ldr	r3, [r3, #8]
 8002788:	4a52      	ldr	r2, [pc, #328]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800278a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800278e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002790:	4b50      	ldr	r3, [pc, #320]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002792:	689b      	ldr	r3, [r3, #8]
 8002794:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	494d      	ldr	r1, [pc, #308]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800279e:	4313      	orrs	r3, r2
 80027a0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f003 0301 	and.w	r3, r3, #1
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d044      	beq.n	8002838 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	685b      	ldr	r3, [r3, #4]
 80027b2:	2b01      	cmp	r3, #1
 80027b4:	d107      	bne.n	80027c6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80027b6:	4b47      	ldr	r3, [pc, #284]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d119      	bne.n	80027f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	e07f      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d003      	beq.n	80027d6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80027d2:	2b03      	cmp	r3, #3
 80027d4:	d107      	bne.n	80027e6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027d6:	4b3f      	ldr	r3, [pc, #252]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d109      	bne.n	80027f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	e06f      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80027e6:	4b3b      	ldr	r3, [pc, #236]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0302 	and.w	r3, r3, #2
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d101      	bne.n	80027f6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e067      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80027f6:	4b37      	ldr	r3, [pc, #220]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	f023 0203 	bic.w	r2, r3, #3
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	685b      	ldr	r3, [r3, #4]
 8002802:	4934      	ldr	r1, [pc, #208]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002804:	4313      	orrs	r3, r2
 8002806:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002808:	f7fe fe76 	bl	80014f8 <HAL_GetTick>
 800280c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800280e:	e00a      	b.n	8002826 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002810:	f7fe fe72 	bl	80014f8 <HAL_GetTick>
 8002814:	4602      	mov	r2, r0
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	1ad3      	subs	r3, r2, r3
 800281a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800281e:	4293      	cmp	r3, r2
 8002820:	d901      	bls.n	8002826 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002822:	2303      	movs	r3, #3
 8002824:	e04f      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002826:	4b2b      	ldr	r3, [pc, #172]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 8002828:	689b      	ldr	r3, [r3, #8]
 800282a:	f003 020c 	and.w	r2, r3, #12
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	429a      	cmp	r2, r3
 8002836:	d1eb      	bne.n	8002810 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002838:	4b25      	ldr	r3, [pc, #148]	@ (80028d0 <HAL_RCC_ClockConfig+0x1b8>)
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	f003 0307 	and.w	r3, r3, #7
 8002840:	683a      	ldr	r2, [r7, #0]
 8002842:	429a      	cmp	r2, r3
 8002844:	d20c      	bcs.n	8002860 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002846:	4b22      	ldr	r3, [pc, #136]	@ (80028d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002848:	683a      	ldr	r2, [r7, #0]
 800284a:	b2d2      	uxtb	r2, r2
 800284c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800284e:	4b20      	ldr	r3, [pc, #128]	@ (80028d0 <HAL_RCC_ClockConfig+0x1b8>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	f003 0307 	and.w	r3, r3, #7
 8002856:	683a      	ldr	r2, [r7, #0]
 8002858:	429a      	cmp	r2, r3
 800285a:	d001      	beq.n	8002860 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800285c:	2301      	movs	r3, #1
 800285e:	e032      	b.n	80028c6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f003 0304 	and.w	r3, r3, #4
 8002868:	2b00      	cmp	r3, #0
 800286a:	d008      	beq.n	800287e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800286c:	4b19      	ldr	r3, [pc, #100]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800286e:	689b      	ldr	r3, [r3, #8]
 8002870:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	4916      	ldr	r1, [pc, #88]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800287a:	4313      	orrs	r3, r2
 800287c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0308 	and.w	r3, r3, #8
 8002886:	2b00      	cmp	r3, #0
 8002888:	d009      	beq.n	800289e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800288a:	4b12      	ldr	r3, [pc, #72]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800288c:	689b      	ldr	r3, [r3, #8]
 800288e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	691b      	ldr	r3, [r3, #16]
 8002896:	00db      	lsls	r3, r3, #3
 8002898:	490e      	ldr	r1, [pc, #56]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 800289a:	4313      	orrs	r3, r2
 800289c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800289e:	f000 f821 	bl	80028e4 <HAL_RCC_GetSysClockFreq>
 80028a2:	4602      	mov	r2, r0
 80028a4:	4b0b      	ldr	r3, [pc, #44]	@ (80028d4 <HAL_RCC_ClockConfig+0x1bc>)
 80028a6:	689b      	ldr	r3, [r3, #8]
 80028a8:	091b      	lsrs	r3, r3, #4
 80028aa:	f003 030f 	and.w	r3, r3, #15
 80028ae:	490a      	ldr	r1, [pc, #40]	@ (80028d8 <HAL_RCC_ClockConfig+0x1c0>)
 80028b0:	5ccb      	ldrb	r3, [r1, r3]
 80028b2:	fa22 f303 	lsr.w	r3, r2, r3
 80028b6:	4a09      	ldr	r2, [pc, #36]	@ (80028dc <HAL_RCC_ClockConfig+0x1c4>)
 80028b8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80028ba:	4b09      	ldr	r3, [pc, #36]	@ (80028e0 <HAL_RCC_ClockConfig+0x1c8>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4618      	mov	r0, r3
 80028c0:	f7fe fdd6 	bl	8001470 <HAL_InitTick>

  return HAL_OK;
 80028c4:	2300      	movs	r3, #0
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	3710      	adds	r7, #16
 80028ca:	46bd      	mov	sp, r7
 80028cc:	bd80      	pop	{r7, pc}
 80028ce:	bf00      	nop
 80028d0:	40023c00 	.word	0x40023c00
 80028d4:	40023800 	.word	0x40023800
 80028d8:	08003c9c 	.word	0x08003c9c
 80028dc:	20000304 	.word	0x20000304
 80028e0:	20000308 	.word	0x20000308

080028e4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80028e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80028e8:	b090      	sub	sp, #64	@ 0x40
 80028ea:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80028ec:	2300      	movs	r3, #0
 80028ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80028f0:	2300      	movs	r3, #0
 80028f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028f4:	2300      	movs	r3, #0
 80028f6:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80028f8:	2300      	movs	r3, #0
 80028fa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80028fc:	4b59      	ldr	r3, [pc, #356]	@ (8002a64 <HAL_RCC_GetSysClockFreq+0x180>)
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f003 030c 	and.w	r3, r3, #12
 8002904:	2b08      	cmp	r3, #8
 8002906:	d00d      	beq.n	8002924 <HAL_RCC_GetSysClockFreq+0x40>
 8002908:	2b08      	cmp	r3, #8
 800290a:	f200 80a1 	bhi.w	8002a50 <HAL_RCC_GetSysClockFreq+0x16c>
 800290e:	2b00      	cmp	r3, #0
 8002910:	d002      	beq.n	8002918 <HAL_RCC_GetSysClockFreq+0x34>
 8002912:	2b04      	cmp	r3, #4
 8002914:	d003      	beq.n	800291e <HAL_RCC_GetSysClockFreq+0x3a>
 8002916:	e09b      	b.n	8002a50 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002918:	4b53      	ldr	r3, [pc, #332]	@ (8002a68 <HAL_RCC_GetSysClockFreq+0x184>)
 800291a:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 800291c:	e09b      	b.n	8002a56 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800291e:	4b53      	ldr	r3, [pc, #332]	@ (8002a6c <HAL_RCC_GetSysClockFreq+0x188>)
 8002920:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002922:	e098      	b.n	8002a56 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002924:	4b4f      	ldr	r3, [pc, #316]	@ (8002a64 <HAL_RCC_GetSysClockFreq+0x180>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800292c:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800292e:	4b4d      	ldr	r3, [pc, #308]	@ (8002a64 <HAL_RCC_GetSysClockFreq+0x180>)
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d028      	beq.n	800298c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800293a:	4b4a      	ldr	r3, [pc, #296]	@ (8002a64 <HAL_RCC_GetSysClockFreq+0x180>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	099b      	lsrs	r3, r3, #6
 8002940:	2200      	movs	r2, #0
 8002942:	623b      	str	r3, [r7, #32]
 8002944:	627a      	str	r2, [r7, #36]	@ 0x24
 8002946:	6a3b      	ldr	r3, [r7, #32]
 8002948:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800294c:	2100      	movs	r1, #0
 800294e:	4b47      	ldr	r3, [pc, #284]	@ (8002a6c <HAL_RCC_GetSysClockFreq+0x188>)
 8002950:	fb03 f201 	mul.w	r2, r3, r1
 8002954:	2300      	movs	r3, #0
 8002956:	fb00 f303 	mul.w	r3, r0, r3
 800295a:	4413      	add	r3, r2
 800295c:	4a43      	ldr	r2, [pc, #268]	@ (8002a6c <HAL_RCC_GetSysClockFreq+0x188>)
 800295e:	fba0 1202 	umull	r1, r2, r0, r2
 8002962:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002964:	460a      	mov	r2, r1
 8002966:	62ba      	str	r2, [r7, #40]	@ 0x28
 8002968:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800296a:	4413      	add	r3, r2
 800296c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800296e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002970:	2200      	movs	r2, #0
 8002972:	61bb      	str	r3, [r7, #24]
 8002974:	61fa      	str	r2, [r7, #28]
 8002976:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800297a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 800297e:	f7fd fc77 	bl	8000270 <__aeabi_uldivmod>
 8002982:	4602      	mov	r2, r0
 8002984:	460b      	mov	r3, r1
 8002986:	4613      	mov	r3, r2
 8002988:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800298a:	e053      	b.n	8002a34 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800298c:	4b35      	ldr	r3, [pc, #212]	@ (8002a64 <HAL_RCC_GetSysClockFreq+0x180>)
 800298e:	685b      	ldr	r3, [r3, #4]
 8002990:	099b      	lsrs	r3, r3, #6
 8002992:	2200      	movs	r2, #0
 8002994:	613b      	str	r3, [r7, #16]
 8002996:	617a      	str	r2, [r7, #20]
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800299e:	f04f 0b00 	mov.w	fp, #0
 80029a2:	4652      	mov	r2, sl
 80029a4:	465b      	mov	r3, fp
 80029a6:	f04f 0000 	mov.w	r0, #0
 80029aa:	f04f 0100 	mov.w	r1, #0
 80029ae:	0159      	lsls	r1, r3, #5
 80029b0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80029b4:	0150      	lsls	r0, r2, #5
 80029b6:	4602      	mov	r2, r0
 80029b8:	460b      	mov	r3, r1
 80029ba:	ebb2 080a 	subs.w	r8, r2, sl
 80029be:	eb63 090b 	sbc.w	r9, r3, fp
 80029c2:	f04f 0200 	mov.w	r2, #0
 80029c6:	f04f 0300 	mov.w	r3, #0
 80029ca:	ea4f 1389 	mov.w	r3, r9, lsl #6
 80029ce:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 80029d2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 80029d6:	ebb2 0408 	subs.w	r4, r2, r8
 80029da:	eb63 0509 	sbc.w	r5, r3, r9
 80029de:	f04f 0200 	mov.w	r2, #0
 80029e2:	f04f 0300 	mov.w	r3, #0
 80029e6:	00eb      	lsls	r3, r5, #3
 80029e8:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80029ec:	00e2      	lsls	r2, r4, #3
 80029ee:	4614      	mov	r4, r2
 80029f0:	461d      	mov	r5, r3
 80029f2:	eb14 030a 	adds.w	r3, r4, sl
 80029f6:	603b      	str	r3, [r7, #0]
 80029f8:	eb45 030b 	adc.w	r3, r5, fp
 80029fc:	607b      	str	r3, [r7, #4]
 80029fe:	f04f 0200 	mov.w	r2, #0
 8002a02:	f04f 0300 	mov.w	r3, #0
 8002a06:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a0a:	4629      	mov	r1, r5
 8002a0c:	028b      	lsls	r3, r1, #10
 8002a0e:	4621      	mov	r1, r4
 8002a10:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a14:	4621      	mov	r1, r4
 8002a16:	028a      	lsls	r2, r1, #10
 8002a18:	4610      	mov	r0, r2
 8002a1a:	4619      	mov	r1, r3
 8002a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002a1e:	2200      	movs	r2, #0
 8002a20:	60bb      	str	r3, [r7, #8]
 8002a22:	60fa      	str	r2, [r7, #12]
 8002a24:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a28:	f7fd fc22 	bl	8000270 <__aeabi_uldivmod>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	460b      	mov	r3, r1
 8002a30:	4613      	mov	r3, r2
 8002a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002a34:	4b0b      	ldr	r3, [pc, #44]	@ (8002a64 <HAL_RCC_GetSysClockFreq+0x180>)
 8002a36:	685b      	ldr	r3, [r3, #4]
 8002a38:	0c1b      	lsrs	r3, r3, #16
 8002a3a:	f003 0303 	and.w	r3, r3, #3
 8002a3e:	3301      	adds	r3, #1
 8002a40:	005b      	lsls	r3, r3, #1
 8002a42:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 8002a44:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002a46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a48:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a4c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a4e:	e002      	b.n	8002a56 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002a50:	4b05      	ldr	r3, [pc, #20]	@ (8002a68 <HAL_RCC_GetSysClockFreq+0x184>)
 8002a52:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8002a54:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3740      	adds	r7, #64	@ 0x40
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002a62:	bf00      	nop
 8002a64:	40023800 	.word	0x40023800
 8002a68:	00f42400 	.word	0x00f42400
 8002a6c:	017d7840 	.word	0x017d7840

08002a70 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b082      	sub	sp, #8
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d101      	bne.n	8002a82 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002a7e:	2301      	movs	r3, #1
 8002a80:	e07b      	b.n	8002b7a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d108      	bne.n	8002a9c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002a92:	d009      	beq.n	8002aa8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	2200      	movs	r2, #0
 8002a98:	61da      	str	r2, [r3, #28]
 8002a9a:	e005      	b.n	8002aa8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002ab4:	b2db      	uxtb	r3, r3
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d106      	bne.n	8002ac8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2200      	movs	r2, #0
 8002abe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7fe fb4e 	bl	8001164 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	2202      	movs	r2, #2
 8002acc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ade:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	685b      	ldr	r3, [r3, #4]
 8002ae4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002af0:	431a      	orrs	r2, r3
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002afa:	431a      	orrs	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	691b      	ldr	r3, [r3, #16]
 8002b00:	f003 0302 	and.w	r3, r3, #2
 8002b04:	431a      	orrs	r2, r3
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	695b      	ldr	r3, [r3, #20]
 8002b0a:	f003 0301 	and.w	r3, r3, #1
 8002b0e:	431a      	orrs	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b18:	431a      	orrs	r2, r3
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	69db      	ldr	r3, [r3, #28]
 8002b1e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002b22:	431a      	orrs	r2, r3
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b2c:	ea42 0103 	orr.w	r1, r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b34:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	430a      	orrs	r2, r1
 8002b3e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	699b      	ldr	r3, [r3, #24]
 8002b44:	0c1b      	lsrs	r3, r3, #16
 8002b46:	f003 0104 	and.w	r1, r3, #4
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4e:	f003 0210 	and.w	r2, r3, #16
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	430a      	orrs	r2, r1
 8002b58:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	69da      	ldr	r2, [r3, #28]
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002b68:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	3708      	adds	r7, #8
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bd80      	pop	{r7, pc}

08002b82 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b82:	b580      	push	{r7, lr}
 8002b84:	b088      	sub	sp, #32
 8002b86:	af00      	add	r7, sp, #0
 8002b88:	60f8      	str	r0, [r7, #12]
 8002b8a:	60b9      	str	r1, [r7, #8]
 8002b8c:	603b      	str	r3, [r7, #0]
 8002b8e:	4613      	mov	r3, r2
 8002b90:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002b92:	2300      	movs	r3, #0
 8002b94:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002b9c:	2b01      	cmp	r3, #1
 8002b9e:	d101      	bne.n	8002ba4 <HAL_SPI_Transmit+0x22>
 8002ba0:	2302      	movs	r3, #2
 8002ba2:	e12d      	b.n	8002e00 <HAL_SPI_Transmit+0x27e>
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002bac:	f7fe fca4 	bl	80014f8 <HAL_GetTick>
 8002bb0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8002bb2:	88fb      	ldrh	r3, [r7, #6]
 8002bb4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002bbc:	b2db      	uxtb	r3, r3
 8002bbe:	2b01      	cmp	r3, #1
 8002bc0:	d002      	beq.n	8002bc8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8002bc2:	2302      	movs	r3, #2
 8002bc4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002bc6:	e116      	b.n	8002df6 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d002      	beq.n	8002bd4 <HAL_SPI_Transmit+0x52>
 8002bce:	88fb      	ldrh	r3, [r7, #6]
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d102      	bne.n	8002bda <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8002bd8:	e10d      	b.n	8002df6 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2203      	movs	r2, #3
 8002bde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2200      	movs	r2, #0
 8002be6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	88fa      	ldrh	r2, [r7, #6]
 8002bf2:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	88fa      	ldrh	r2, [r7, #6]
 8002bf8:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	2200      	movs	r2, #0
 8002c04:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002c20:	d10f      	bne.n	8002c42 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002c30:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c40:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c4c:	2b40      	cmp	r3, #64	@ 0x40
 8002c4e:	d007      	beq.n	8002c60 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681a      	ldr	r2, [r3, #0]
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002c5e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	68db      	ldr	r3, [r3, #12]
 8002c64:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002c68:	d14f      	bne.n	8002d0a <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	685b      	ldr	r3, [r3, #4]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d002      	beq.n	8002c78 <HAL_SPI_Transmit+0xf6>
 8002c72:	8afb      	ldrh	r3, [r7, #22]
 8002c74:	2b01      	cmp	r3, #1
 8002c76:	d142      	bne.n	8002cfe <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c7c:	881a      	ldrh	r2, [r3, #0]
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c88:	1c9a      	adds	r2, r3, #2
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002c92:	b29b      	uxth	r3, r3
 8002c94:	3b01      	subs	r3, #1
 8002c96:	b29a      	uxth	r2, r3
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8002c9c:	e02f      	b.n	8002cfe <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	f003 0302 	and.w	r3, r3, #2
 8002ca8:	2b02      	cmp	r3, #2
 8002caa:	d112      	bne.n	8002cd2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cb0:	881a      	ldrh	r2, [r3, #0]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002cbc:	1c9a      	adds	r2, r3, #2
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	3b01      	subs	r3, #1
 8002cca:	b29a      	uxth	r2, r3
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002cd0:	e015      	b.n	8002cfe <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002cd2:	f7fe fc11 	bl	80014f8 <HAL_GetTick>
 8002cd6:	4602      	mov	r2, r0
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	1ad3      	subs	r3, r2, r3
 8002cdc:	683a      	ldr	r2, [r7, #0]
 8002cde:	429a      	cmp	r2, r3
 8002ce0:	d803      	bhi.n	8002cea <HAL_SPI_Transmit+0x168>
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ce8:	d102      	bne.n	8002cf0 <HAL_SPI_Transmit+0x16e>
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d106      	bne.n	8002cfe <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002cfc:	e07b      	b.n	8002df6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d1ca      	bne.n	8002c9e <HAL_SPI_Transmit+0x11c>
 8002d08:	e050      	b.n	8002dac <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d002      	beq.n	8002d18 <HAL_SPI_Transmit+0x196>
 8002d12:	8afb      	ldrh	r3, [r7, #22]
 8002d14:	2b01      	cmp	r3, #1
 8002d16:	d144      	bne.n	8002da2 <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	330c      	adds	r3, #12
 8002d22:	7812      	ldrb	r2, [r2, #0]
 8002d24:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d2a:	1c5a      	adds	r2, r3, #1
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	3b01      	subs	r3, #1
 8002d38:	b29a      	uxth	r2, r3
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8002d3e:	e030      	b.n	8002da2 <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d113      	bne.n	8002d76 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	330c      	adds	r3, #12
 8002d58:	7812      	ldrb	r2, [r2, #0]
 8002d5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d60:	1c5a      	adds	r2, r3, #1
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	3b01      	subs	r3, #1
 8002d6e:	b29a      	uxth	r2, r3
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002d74:	e015      	b.n	8002da2 <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002d76:	f7fe fbbf 	bl	80014f8 <HAL_GetTick>
 8002d7a:	4602      	mov	r2, r0
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	1ad3      	subs	r3, r2, r3
 8002d80:	683a      	ldr	r2, [r7, #0]
 8002d82:	429a      	cmp	r2, r3
 8002d84:	d803      	bhi.n	8002d8e <HAL_SPI_Transmit+0x20c>
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d8c:	d102      	bne.n	8002d94 <HAL_SPI_Transmit+0x212>
 8002d8e:	683b      	ldr	r3, [r7, #0]
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d106      	bne.n	8002da2 <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	2201      	movs	r2, #1
 8002d9c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8002da0:	e029      	b.n	8002df6 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002da6:	b29b      	uxth	r3, r3
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1c9      	bne.n	8002d40 <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002dac:	69ba      	ldr	r2, [r7, #24]
 8002dae:	6839      	ldr	r1, [r7, #0]
 8002db0:	68f8      	ldr	r0, [r7, #12]
 8002db2:	f000 fa03 	bl	80031bc <SPI_EndRxTxTransaction>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d002      	beq.n	8002dc2 <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	2220      	movs	r2, #32
 8002dc0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d10a      	bne.n	8002de0 <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002dca:	2300      	movs	r3, #0
 8002dcc:	613b      	str	r3, [r7, #16]
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	68db      	ldr	r3, [r3, #12]
 8002dd4:	613b      	str	r3, [r7, #16]
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	689b      	ldr	r3, [r3, #8]
 8002ddc:	613b      	str	r3, [r7, #16]
 8002dde:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d002      	beq.n	8002dee <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8002de8:	2301      	movs	r3, #1
 8002dea:	77fb      	strb	r3, [r7, #31]
 8002dec:	e003      	b.n	8002df6 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	2201      	movs	r2, #1
 8002df2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2200      	movs	r2, #0
 8002dfa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8002dfe:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e00:	4618      	mov	r0, r3
 8002e02:	3720      	adds	r7, #32
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b086      	sub	sp, #24
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	4613      	mov	r3, r2
 8002e14:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8002e16:	2300      	movs	r3, #0
 8002e18:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d101      	bne.n	8002e28 <HAL_SPI_Transmit_DMA+0x20>
 8002e24:	2302      	movs	r3, #2
 8002e26:	e097      	b.n	8002f58 <HAL_SPI_Transmit_DMA+0x150>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	2201      	movs	r2, #1
 8002e2c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	2b01      	cmp	r3, #1
 8002e3a:	d002      	beq.n	8002e42 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8002e3c:	2302      	movs	r3, #2
 8002e3e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002e40:	e085      	b.n	8002f4e <HAL_SPI_Transmit_DMA+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 8002e42:	68bb      	ldr	r3, [r7, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d002      	beq.n	8002e4e <HAL_SPI_Transmit_DMA+0x46>
 8002e48:	88fb      	ldrh	r3, [r7, #6]
 8002e4a:	2b00      	cmp	r3, #0
 8002e4c:	d102      	bne.n	8002e54 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8002e4e:	2301      	movs	r3, #1
 8002e50:	75fb      	strb	r3, [r7, #23]
    goto error;
 8002e52:	e07c      	b.n	8002f4e <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	2203      	movs	r2, #3
 8002e58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	68ba      	ldr	r2, [r7, #8]
 8002e66:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	88fa      	ldrh	r2, [r7, #6]
 8002e6c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	88fa      	ldrh	r2, [r7, #6]
 8002e72:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2200      	movs	r2, #0
 8002e78:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	2200      	movs	r2, #0
 8002e7e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2200      	movs	r2, #0
 8002e84:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002e9a:	d10f      	bne.n	8002ebc <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002eaa:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002eba:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ec0:	4a27      	ldr	r2, [pc, #156]	@ (8002f60 <HAL_SPI_Transmit_DMA+0x158>)
 8002ec2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8002ec4:	68fb      	ldr	r3, [r7, #12]
 8002ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ec8:	4a26      	ldr	r2, [pc, #152]	@ (8002f64 <HAL_SPI_Transmit_DMA+0x15c>)
 8002eca:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed0:	4a25      	ldr	r2, [pc, #148]	@ (8002f68 <HAL_SPI_Transmit_DMA+0x160>)
 8002ed2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed8:	2200      	movs	r2, #0
 8002eda:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	330c      	adds	r3, #12
 8002eec:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002ef2:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8002ef4:	f7fe fcf0 	bl	80018d8 <HAL_DMA_Start_IT>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d008      	beq.n	8002f10 <HAL_SPI_Transmit_DMA+0x108>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f02:	f043 0210 	orr.w	r2, r3, #16
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 8002f0a:	2301      	movs	r3, #1
 8002f0c:	75fb      	strb	r3, [r7, #23]

    goto error;
 8002f0e:	e01e      	b.n	8002f4e <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f1a:	2b40      	cmp	r3, #64	@ 0x40
 8002f1c:	d007      	beq.n	8002f2e <HAL_SPI_Transmit_DMA+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	681a      	ldr	r2, [r3, #0]
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002f2c:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	685a      	ldr	r2, [r3, #4]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f042 0220 	orr.w	r2, r2, #32
 8002f3c:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685a      	ldr	r2, [r3, #4]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f042 0202 	orr.w	r2, r2, #2
 8002f4c:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	2200      	movs	r2, #0
 8002f52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8002f56:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f58:	4618      	mov	r0, r3
 8002f5a:	3718      	adds	r7, #24
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd80      	pop	{r7, pc}
 8002f60:	08003051 	.word	0x08003051
 8002f64:	08002fa9 	.word	0x08002fa9
 8002f68:	0800306d 	.word	0x0800306d

08002f6c <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002f6c:	b480      	push	{r7}
 8002f6e:	b083      	sub	sp, #12
 8002f70:	af00      	add	r7, sp, #0
 8002f72:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8002f74:	bf00      	nop
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b083      	sub	sp, #12
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8002f88:	bf00      	nop
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f92:	4770      	bx	lr

08002f94 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8002f9c:	bf00      	nop
 8002f9e:	370c      	adds	r7, #12
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa6:	4770      	bx	lr

08002fa8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b086      	sub	sp, #24
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002fb4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002fb6:	f7fe fa9f 	bl	80014f8 <HAL_GetTick>
 8002fba:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002fca:	d03b      	beq.n	8003044 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	685a      	ldr	r2, [r3, #4]
 8002fd2:	697b      	ldr	r3, [r7, #20]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f022 0220 	bic.w	r2, r2, #32
 8002fda:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8002fdc:	697b      	ldr	r3, [r7, #20]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	697b      	ldr	r3, [r7, #20]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f022 0202 	bic.w	r2, r2, #2
 8002fea:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8002fec:	693a      	ldr	r2, [r7, #16]
 8002fee:	2164      	movs	r1, #100	@ 0x64
 8002ff0:	6978      	ldr	r0, [r7, #20]
 8002ff2:	f000 f8e3 	bl	80031bc <SPI_EndRxTxTransaction>
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d005      	beq.n	8003008 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003000:	f043 0220 	orr.w	r2, r3, #32
 8003004:	697b      	ldr	r3, [r7, #20]
 8003006:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003008:	697b      	ldr	r3, [r7, #20]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	2b00      	cmp	r3, #0
 800300e:	d10a      	bne.n	8003026 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003010:	2300      	movs	r3, #0
 8003012:	60fb      	str	r3, [r7, #12]
 8003014:	697b      	ldr	r3, [r7, #20]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	68db      	ldr	r3, [r3, #12]
 800301a:	60fb      	str	r3, [r7, #12]
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	689b      	ldr	r3, [r3, #8]
 8003022:	60fb      	str	r3, [r7, #12]
 8003024:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003026:	697b      	ldr	r3, [r7, #20]
 8003028:	2200      	movs	r2, #0
 800302a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003038:	2b00      	cmp	r3, #0
 800303a:	d003      	beq.n	8003044 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800303c:	6978      	ldr	r0, [r7, #20]
 800303e:	f7ff ffa9 	bl	8002f94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003042:	e002      	b.n	800304a <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003044:	6978      	ldr	r0, [r7, #20]
 8003046:	f7ff ff91 	bl	8002f6c <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800304a:	3718      	adds	r7, #24
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b084      	sub	sp, #16
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800305c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800305e:	68f8      	ldr	r0, [r7, #12]
 8003060:	f7ff ff8e 	bl	8002f80 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003064:	bf00      	nop
 8003066:	3710      	adds	r7, #16
 8003068:	46bd      	mov	sp, r7
 800306a:	bd80      	pop	{r7, pc}

0800306c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003078:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f022 0203 	bic.w	r2, r2, #3
 8003088:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800308e:	f043 0210 	orr.w	r2, r3, #16
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2201      	movs	r2, #1
 800309a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800309e:	68f8      	ldr	r0, [r7, #12]
 80030a0:	f7ff ff78 	bl	8002f94 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80030a4:	bf00      	nop
 80030a6:	3710      	adds	r7, #16
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}

080030ac <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	b088      	sub	sp, #32
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	60f8      	str	r0, [r7, #12]
 80030b4:	60b9      	str	r1, [r7, #8]
 80030b6:	603b      	str	r3, [r7, #0]
 80030b8:	4613      	mov	r3, r2
 80030ba:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80030bc:	f7fe fa1c 	bl	80014f8 <HAL_GetTick>
 80030c0:	4602      	mov	r2, r0
 80030c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030c4:	1a9b      	subs	r3, r3, r2
 80030c6:	683a      	ldr	r2, [r7, #0]
 80030c8:	4413      	add	r3, r2
 80030ca:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80030cc:	f7fe fa14 	bl	80014f8 <HAL_GetTick>
 80030d0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80030d2:	4b39      	ldr	r3, [pc, #228]	@ (80031b8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	015b      	lsls	r3, r3, #5
 80030d8:	0d1b      	lsrs	r3, r3, #20
 80030da:	69fa      	ldr	r2, [r7, #28]
 80030dc:	fb02 f303 	mul.w	r3, r2, r3
 80030e0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80030e2:	e054      	b.n	800318e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80030e4:	683b      	ldr	r3, [r7, #0]
 80030e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030ea:	d050      	beq.n	800318e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80030ec:	f7fe fa04 	bl	80014f8 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	69fa      	ldr	r2, [r7, #28]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d902      	bls.n	8003102 <SPI_WaitFlagStateUntilTimeout+0x56>
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d13d      	bne.n	800317e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	685a      	ldr	r2, [r3, #4]
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003110:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800311a:	d111      	bne.n	8003140 <SPI_WaitFlagStateUntilTimeout+0x94>
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003124:	d004      	beq.n	8003130 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800312e:	d107      	bne.n	8003140 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	681a      	ldr	r2, [r3, #0]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800313e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003144:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003148:	d10f      	bne.n	800316a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	681a      	ldr	r2, [r3, #0]
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003158:	601a      	str	r2, [r3, #0]
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003168:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	2201      	movs	r2, #1
 800316e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	2200      	movs	r2, #0
 8003176:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800317a:	2303      	movs	r3, #3
 800317c:	e017      	b.n	80031ae <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800317e:	697b      	ldr	r3, [r7, #20]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d101      	bne.n	8003188 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003184:	2300      	movs	r3, #0
 8003186:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003188:	697b      	ldr	r3, [r7, #20]
 800318a:	3b01      	subs	r3, #1
 800318c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	689a      	ldr	r2, [r3, #8]
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	4013      	ands	r3, r2
 8003198:	68ba      	ldr	r2, [r7, #8]
 800319a:	429a      	cmp	r2, r3
 800319c:	bf0c      	ite	eq
 800319e:	2301      	moveq	r3, #1
 80031a0:	2300      	movne	r3, #0
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	461a      	mov	r2, r3
 80031a6:	79fb      	ldrb	r3, [r7, #7]
 80031a8:	429a      	cmp	r2, r3
 80031aa:	d19b      	bne.n	80030e4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	3720      	adds	r7, #32
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bd80      	pop	{r7, pc}
 80031b6:	bf00      	nop
 80031b8:	20000304 	.word	0x20000304

080031bc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80031bc:	b580      	push	{r7, lr}
 80031be:	b088      	sub	sp, #32
 80031c0:	af02      	add	r7, sp, #8
 80031c2:	60f8      	str	r0, [r7, #12]
 80031c4:	60b9      	str	r1, [r7, #8]
 80031c6:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	9300      	str	r3, [sp, #0]
 80031cc:	68bb      	ldr	r3, [r7, #8]
 80031ce:	2201      	movs	r2, #1
 80031d0:	2102      	movs	r1, #2
 80031d2:	68f8      	ldr	r0, [r7, #12]
 80031d4:	f7ff ff6a 	bl	80030ac <SPI_WaitFlagStateUntilTimeout>
 80031d8:	4603      	mov	r3, r0
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d007      	beq.n	80031ee <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031e2:	f043 0220 	orr.w	r2, r3, #32
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e032      	b.n	8003254 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80031ee:	4b1b      	ldr	r3, [pc, #108]	@ (800325c <SPI_EndRxTxTransaction+0xa0>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a1b      	ldr	r2, [pc, #108]	@ (8003260 <SPI_EndRxTxTransaction+0xa4>)
 80031f4:	fba2 2303 	umull	r2, r3, r2, r3
 80031f8:	0d5b      	lsrs	r3, r3, #21
 80031fa:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80031fe:	fb02 f303 	mul.w	r3, r2, r3
 8003202:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	685b      	ldr	r3, [r3, #4]
 8003208:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800320c:	d112      	bne.n	8003234 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	9300      	str	r3, [sp, #0]
 8003212:	68bb      	ldr	r3, [r7, #8]
 8003214:	2200      	movs	r2, #0
 8003216:	2180      	movs	r1, #128	@ 0x80
 8003218:	68f8      	ldr	r0, [r7, #12]
 800321a:	f7ff ff47 	bl	80030ac <SPI_WaitFlagStateUntilTimeout>
 800321e:	4603      	mov	r3, r0
 8003220:	2b00      	cmp	r3, #0
 8003222:	d016      	beq.n	8003252 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003228:	f043 0220 	orr.w	r2, r3, #32
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8003230:	2303      	movs	r3, #3
 8003232:	e00f      	b.n	8003254 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d00a      	beq.n	8003250 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800323a:	697b      	ldr	r3, [r7, #20]
 800323c:	3b01      	subs	r3, #1
 800323e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	689b      	ldr	r3, [r3, #8]
 8003246:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800324a:	2b80      	cmp	r3, #128	@ 0x80
 800324c:	d0f2      	beq.n	8003234 <SPI_EndRxTxTransaction+0x78>
 800324e:	e000      	b.n	8003252 <SPI_EndRxTxTransaction+0x96>
        break;
 8003250:	bf00      	nop
  }

  return HAL_OK;
 8003252:	2300      	movs	r3, #0
}
 8003254:	4618      	mov	r0, r3
 8003256:	3718      	adds	r7, #24
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	20000304 	.word	0x20000304
 8003260:	165e9f81 	.word	0x165e9f81

08003264 <siprintf>:
 8003264:	b40e      	push	{r1, r2, r3}
 8003266:	b500      	push	{lr}
 8003268:	b09c      	sub	sp, #112	@ 0x70
 800326a:	ab1d      	add	r3, sp, #116	@ 0x74
 800326c:	9002      	str	r0, [sp, #8]
 800326e:	9006      	str	r0, [sp, #24]
 8003270:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8003274:	4809      	ldr	r0, [pc, #36]	@ (800329c <siprintf+0x38>)
 8003276:	9107      	str	r1, [sp, #28]
 8003278:	9104      	str	r1, [sp, #16]
 800327a:	4909      	ldr	r1, [pc, #36]	@ (80032a0 <siprintf+0x3c>)
 800327c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003280:	9105      	str	r1, [sp, #20]
 8003282:	6800      	ldr	r0, [r0, #0]
 8003284:	9301      	str	r3, [sp, #4]
 8003286:	a902      	add	r1, sp, #8
 8003288:	f000 f994 	bl	80035b4 <_svfiprintf_r>
 800328c:	9b02      	ldr	r3, [sp, #8]
 800328e:	2200      	movs	r2, #0
 8003290:	701a      	strb	r2, [r3, #0]
 8003292:	b01c      	add	sp, #112	@ 0x70
 8003294:	f85d eb04 	ldr.w	lr, [sp], #4
 8003298:	b003      	add	sp, #12
 800329a:	4770      	bx	lr
 800329c:	20000310 	.word	0x20000310
 80032a0:	ffff0208 	.word	0xffff0208

080032a4 <memset>:
 80032a4:	4402      	add	r2, r0
 80032a6:	4603      	mov	r3, r0
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d100      	bne.n	80032ae <memset+0xa>
 80032ac:	4770      	bx	lr
 80032ae:	f803 1b01 	strb.w	r1, [r3], #1
 80032b2:	e7f9      	b.n	80032a8 <memset+0x4>

080032b4 <__errno>:
 80032b4:	4b01      	ldr	r3, [pc, #4]	@ (80032bc <__errno+0x8>)
 80032b6:	6818      	ldr	r0, [r3, #0]
 80032b8:	4770      	bx	lr
 80032ba:	bf00      	nop
 80032bc:	20000310 	.word	0x20000310

080032c0 <__libc_init_array>:
 80032c0:	b570      	push	{r4, r5, r6, lr}
 80032c2:	4d0d      	ldr	r5, [pc, #52]	@ (80032f8 <__libc_init_array+0x38>)
 80032c4:	4c0d      	ldr	r4, [pc, #52]	@ (80032fc <__libc_init_array+0x3c>)
 80032c6:	1b64      	subs	r4, r4, r5
 80032c8:	10a4      	asrs	r4, r4, #2
 80032ca:	2600      	movs	r6, #0
 80032cc:	42a6      	cmp	r6, r4
 80032ce:	d109      	bne.n	80032e4 <__libc_init_array+0x24>
 80032d0:	4d0b      	ldr	r5, [pc, #44]	@ (8003300 <__libc_init_array+0x40>)
 80032d2:	4c0c      	ldr	r4, [pc, #48]	@ (8003304 <__libc_init_array+0x44>)
 80032d4:	f000 fc66 	bl	8003ba4 <_init>
 80032d8:	1b64      	subs	r4, r4, r5
 80032da:	10a4      	asrs	r4, r4, #2
 80032dc:	2600      	movs	r6, #0
 80032de:	42a6      	cmp	r6, r4
 80032e0:	d105      	bne.n	80032ee <__libc_init_array+0x2e>
 80032e2:	bd70      	pop	{r4, r5, r6, pc}
 80032e4:	f855 3b04 	ldr.w	r3, [r5], #4
 80032e8:	4798      	blx	r3
 80032ea:	3601      	adds	r6, #1
 80032ec:	e7ee      	b.n	80032cc <__libc_init_array+0xc>
 80032ee:	f855 3b04 	ldr.w	r3, [r5], #4
 80032f2:	4798      	blx	r3
 80032f4:	3601      	adds	r6, #1
 80032f6:	e7f2      	b.n	80032de <__libc_init_array+0x1e>
 80032f8:	08003cf0 	.word	0x08003cf0
 80032fc:	08003cf0 	.word	0x08003cf0
 8003300:	08003cf0 	.word	0x08003cf0
 8003304:	08003cf4 	.word	0x08003cf4

08003308 <__retarget_lock_acquire_recursive>:
 8003308:	4770      	bx	lr

0800330a <__retarget_lock_release_recursive>:
 800330a:	4770      	bx	lr

0800330c <_free_r>:
 800330c:	b538      	push	{r3, r4, r5, lr}
 800330e:	4605      	mov	r5, r0
 8003310:	2900      	cmp	r1, #0
 8003312:	d041      	beq.n	8003398 <_free_r+0x8c>
 8003314:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003318:	1f0c      	subs	r4, r1, #4
 800331a:	2b00      	cmp	r3, #0
 800331c:	bfb8      	it	lt
 800331e:	18e4      	addlt	r4, r4, r3
 8003320:	f000 f8e0 	bl	80034e4 <__malloc_lock>
 8003324:	4a1d      	ldr	r2, [pc, #116]	@ (800339c <_free_r+0x90>)
 8003326:	6813      	ldr	r3, [r2, #0]
 8003328:	b933      	cbnz	r3, 8003338 <_free_r+0x2c>
 800332a:	6063      	str	r3, [r4, #4]
 800332c:	6014      	str	r4, [r2, #0]
 800332e:	4628      	mov	r0, r5
 8003330:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003334:	f000 b8dc 	b.w	80034f0 <__malloc_unlock>
 8003338:	42a3      	cmp	r3, r4
 800333a:	d908      	bls.n	800334e <_free_r+0x42>
 800333c:	6820      	ldr	r0, [r4, #0]
 800333e:	1821      	adds	r1, r4, r0
 8003340:	428b      	cmp	r3, r1
 8003342:	bf01      	itttt	eq
 8003344:	6819      	ldreq	r1, [r3, #0]
 8003346:	685b      	ldreq	r3, [r3, #4]
 8003348:	1809      	addeq	r1, r1, r0
 800334a:	6021      	streq	r1, [r4, #0]
 800334c:	e7ed      	b.n	800332a <_free_r+0x1e>
 800334e:	461a      	mov	r2, r3
 8003350:	685b      	ldr	r3, [r3, #4]
 8003352:	b10b      	cbz	r3, 8003358 <_free_r+0x4c>
 8003354:	42a3      	cmp	r3, r4
 8003356:	d9fa      	bls.n	800334e <_free_r+0x42>
 8003358:	6811      	ldr	r1, [r2, #0]
 800335a:	1850      	adds	r0, r2, r1
 800335c:	42a0      	cmp	r0, r4
 800335e:	d10b      	bne.n	8003378 <_free_r+0x6c>
 8003360:	6820      	ldr	r0, [r4, #0]
 8003362:	4401      	add	r1, r0
 8003364:	1850      	adds	r0, r2, r1
 8003366:	4283      	cmp	r3, r0
 8003368:	6011      	str	r1, [r2, #0]
 800336a:	d1e0      	bne.n	800332e <_free_r+0x22>
 800336c:	6818      	ldr	r0, [r3, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	6053      	str	r3, [r2, #4]
 8003372:	4408      	add	r0, r1
 8003374:	6010      	str	r0, [r2, #0]
 8003376:	e7da      	b.n	800332e <_free_r+0x22>
 8003378:	d902      	bls.n	8003380 <_free_r+0x74>
 800337a:	230c      	movs	r3, #12
 800337c:	602b      	str	r3, [r5, #0]
 800337e:	e7d6      	b.n	800332e <_free_r+0x22>
 8003380:	6820      	ldr	r0, [r4, #0]
 8003382:	1821      	adds	r1, r4, r0
 8003384:	428b      	cmp	r3, r1
 8003386:	bf04      	itt	eq
 8003388:	6819      	ldreq	r1, [r3, #0]
 800338a:	685b      	ldreq	r3, [r3, #4]
 800338c:	6063      	str	r3, [r4, #4]
 800338e:	bf04      	itt	eq
 8003390:	1809      	addeq	r1, r1, r0
 8003392:	6021      	streq	r1, [r4, #0]
 8003394:	6054      	str	r4, [r2, #4]
 8003396:	e7ca      	b.n	800332e <_free_r+0x22>
 8003398:	bd38      	pop	{r3, r4, r5, pc}
 800339a:	bf00      	nop
 800339c:	2000a84c 	.word	0x2000a84c

080033a0 <sbrk_aligned>:
 80033a0:	b570      	push	{r4, r5, r6, lr}
 80033a2:	4e0f      	ldr	r6, [pc, #60]	@ (80033e0 <sbrk_aligned+0x40>)
 80033a4:	460c      	mov	r4, r1
 80033a6:	6831      	ldr	r1, [r6, #0]
 80033a8:	4605      	mov	r5, r0
 80033aa:	b911      	cbnz	r1, 80033b2 <sbrk_aligned+0x12>
 80033ac:	f000 fba6 	bl	8003afc <_sbrk_r>
 80033b0:	6030      	str	r0, [r6, #0]
 80033b2:	4621      	mov	r1, r4
 80033b4:	4628      	mov	r0, r5
 80033b6:	f000 fba1 	bl	8003afc <_sbrk_r>
 80033ba:	1c43      	adds	r3, r0, #1
 80033bc:	d103      	bne.n	80033c6 <sbrk_aligned+0x26>
 80033be:	f04f 34ff 	mov.w	r4, #4294967295
 80033c2:	4620      	mov	r0, r4
 80033c4:	bd70      	pop	{r4, r5, r6, pc}
 80033c6:	1cc4      	adds	r4, r0, #3
 80033c8:	f024 0403 	bic.w	r4, r4, #3
 80033cc:	42a0      	cmp	r0, r4
 80033ce:	d0f8      	beq.n	80033c2 <sbrk_aligned+0x22>
 80033d0:	1a21      	subs	r1, r4, r0
 80033d2:	4628      	mov	r0, r5
 80033d4:	f000 fb92 	bl	8003afc <_sbrk_r>
 80033d8:	3001      	adds	r0, #1
 80033da:	d1f2      	bne.n	80033c2 <sbrk_aligned+0x22>
 80033dc:	e7ef      	b.n	80033be <sbrk_aligned+0x1e>
 80033de:	bf00      	nop
 80033e0:	2000a848 	.word	0x2000a848

080033e4 <_malloc_r>:
 80033e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80033e8:	1ccd      	adds	r5, r1, #3
 80033ea:	f025 0503 	bic.w	r5, r5, #3
 80033ee:	3508      	adds	r5, #8
 80033f0:	2d0c      	cmp	r5, #12
 80033f2:	bf38      	it	cc
 80033f4:	250c      	movcc	r5, #12
 80033f6:	2d00      	cmp	r5, #0
 80033f8:	4606      	mov	r6, r0
 80033fa:	db01      	blt.n	8003400 <_malloc_r+0x1c>
 80033fc:	42a9      	cmp	r1, r5
 80033fe:	d904      	bls.n	800340a <_malloc_r+0x26>
 8003400:	230c      	movs	r3, #12
 8003402:	6033      	str	r3, [r6, #0]
 8003404:	2000      	movs	r0, #0
 8003406:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800340a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80034e0 <_malloc_r+0xfc>
 800340e:	f000 f869 	bl	80034e4 <__malloc_lock>
 8003412:	f8d8 3000 	ldr.w	r3, [r8]
 8003416:	461c      	mov	r4, r3
 8003418:	bb44      	cbnz	r4, 800346c <_malloc_r+0x88>
 800341a:	4629      	mov	r1, r5
 800341c:	4630      	mov	r0, r6
 800341e:	f7ff ffbf 	bl	80033a0 <sbrk_aligned>
 8003422:	1c43      	adds	r3, r0, #1
 8003424:	4604      	mov	r4, r0
 8003426:	d158      	bne.n	80034da <_malloc_r+0xf6>
 8003428:	f8d8 4000 	ldr.w	r4, [r8]
 800342c:	4627      	mov	r7, r4
 800342e:	2f00      	cmp	r7, #0
 8003430:	d143      	bne.n	80034ba <_malloc_r+0xd6>
 8003432:	2c00      	cmp	r4, #0
 8003434:	d04b      	beq.n	80034ce <_malloc_r+0xea>
 8003436:	6823      	ldr	r3, [r4, #0]
 8003438:	4639      	mov	r1, r7
 800343a:	4630      	mov	r0, r6
 800343c:	eb04 0903 	add.w	r9, r4, r3
 8003440:	f000 fb5c 	bl	8003afc <_sbrk_r>
 8003444:	4581      	cmp	r9, r0
 8003446:	d142      	bne.n	80034ce <_malloc_r+0xea>
 8003448:	6821      	ldr	r1, [r4, #0]
 800344a:	1a6d      	subs	r5, r5, r1
 800344c:	4629      	mov	r1, r5
 800344e:	4630      	mov	r0, r6
 8003450:	f7ff ffa6 	bl	80033a0 <sbrk_aligned>
 8003454:	3001      	adds	r0, #1
 8003456:	d03a      	beq.n	80034ce <_malloc_r+0xea>
 8003458:	6823      	ldr	r3, [r4, #0]
 800345a:	442b      	add	r3, r5
 800345c:	6023      	str	r3, [r4, #0]
 800345e:	f8d8 3000 	ldr.w	r3, [r8]
 8003462:	685a      	ldr	r2, [r3, #4]
 8003464:	bb62      	cbnz	r2, 80034c0 <_malloc_r+0xdc>
 8003466:	f8c8 7000 	str.w	r7, [r8]
 800346a:	e00f      	b.n	800348c <_malloc_r+0xa8>
 800346c:	6822      	ldr	r2, [r4, #0]
 800346e:	1b52      	subs	r2, r2, r5
 8003470:	d420      	bmi.n	80034b4 <_malloc_r+0xd0>
 8003472:	2a0b      	cmp	r2, #11
 8003474:	d917      	bls.n	80034a6 <_malloc_r+0xc2>
 8003476:	1961      	adds	r1, r4, r5
 8003478:	42a3      	cmp	r3, r4
 800347a:	6025      	str	r5, [r4, #0]
 800347c:	bf18      	it	ne
 800347e:	6059      	strne	r1, [r3, #4]
 8003480:	6863      	ldr	r3, [r4, #4]
 8003482:	bf08      	it	eq
 8003484:	f8c8 1000 	streq.w	r1, [r8]
 8003488:	5162      	str	r2, [r4, r5]
 800348a:	604b      	str	r3, [r1, #4]
 800348c:	4630      	mov	r0, r6
 800348e:	f000 f82f 	bl	80034f0 <__malloc_unlock>
 8003492:	f104 000b 	add.w	r0, r4, #11
 8003496:	1d23      	adds	r3, r4, #4
 8003498:	f020 0007 	bic.w	r0, r0, #7
 800349c:	1ac2      	subs	r2, r0, r3
 800349e:	bf1c      	itt	ne
 80034a0:	1a1b      	subne	r3, r3, r0
 80034a2:	50a3      	strne	r3, [r4, r2]
 80034a4:	e7af      	b.n	8003406 <_malloc_r+0x22>
 80034a6:	6862      	ldr	r2, [r4, #4]
 80034a8:	42a3      	cmp	r3, r4
 80034aa:	bf0c      	ite	eq
 80034ac:	f8c8 2000 	streq.w	r2, [r8]
 80034b0:	605a      	strne	r2, [r3, #4]
 80034b2:	e7eb      	b.n	800348c <_malloc_r+0xa8>
 80034b4:	4623      	mov	r3, r4
 80034b6:	6864      	ldr	r4, [r4, #4]
 80034b8:	e7ae      	b.n	8003418 <_malloc_r+0x34>
 80034ba:	463c      	mov	r4, r7
 80034bc:	687f      	ldr	r7, [r7, #4]
 80034be:	e7b6      	b.n	800342e <_malloc_r+0x4a>
 80034c0:	461a      	mov	r2, r3
 80034c2:	685b      	ldr	r3, [r3, #4]
 80034c4:	42a3      	cmp	r3, r4
 80034c6:	d1fb      	bne.n	80034c0 <_malloc_r+0xdc>
 80034c8:	2300      	movs	r3, #0
 80034ca:	6053      	str	r3, [r2, #4]
 80034cc:	e7de      	b.n	800348c <_malloc_r+0xa8>
 80034ce:	230c      	movs	r3, #12
 80034d0:	6033      	str	r3, [r6, #0]
 80034d2:	4630      	mov	r0, r6
 80034d4:	f000 f80c 	bl	80034f0 <__malloc_unlock>
 80034d8:	e794      	b.n	8003404 <_malloc_r+0x20>
 80034da:	6005      	str	r5, [r0, #0]
 80034dc:	e7d6      	b.n	800348c <_malloc_r+0xa8>
 80034de:	bf00      	nop
 80034e0:	2000a84c 	.word	0x2000a84c

080034e4 <__malloc_lock>:
 80034e4:	4801      	ldr	r0, [pc, #4]	@ (80034ec <__malloc_lock+0x8>)
 80034e6:	f7ff bf0f 	b.w	8003308 <__retarget_lock_acquire_recursive>
 80034ea:	bf00      	nop
 80034ec:	2000a844 	.word	0x2000a844

080034f0 <__malloc_unlock>:
 80034f0:	4801      	ldr	r0, [pc, #4]	@ (80034f8 <__malloc_unlock+0x8>)
 80034f2:	f7ff bf0a 	b.w	800330a <__retarget_lock_release_recursive>
 80034f6:	bf00      	nop
 80034f8:	2000a844 	.word	0x2000a844

080034fc <__ssputs_r>:
 80034fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003500:	688e      	ldr	r6, [r1, #8]
 8003502:	461f      	mov	r7, r3
 8003504:	42be      	cmp	r6, r7
 8003506:	680b      	ldr	r3, [r1, #0]
 8003508:	4682      	mov	sl, r0
 800350a:	460c      	mov	r4, r1
 800350c:	4690      	mov	r8, r2
 800350e:	d82d      	bhi.n	800356c <__ssputs_r+0x70>
 8003510:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8003514:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8003518:	d026      	beq.n	8003568 <__ssputs_r+0x6c>
 800351a:	6965      	ldr	r5, [r4, #20]
 800351c:	6909      	ldr	r1, [r1, #16]
 800351e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003522:	eba3 0901 	sub.w	r9, r3, r1
 8003526:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800352a:	1c7b      	adds	r3, r7, #1
 800352c:	444b      	add	r3, r9
 800352e:	106d      	asrs	r5, r5, #1
 8003530:	429d      	cmp	r5, r3
 8003532:	bf38      	it	cc
 8003534:	461d      	movcc	r5, r3
 8003536:	0553      	lsls	r3, r2, #21
 8003538:	d527      	bpl.n	800358a <__ssputs_r+0x8e>
 800353a:	4629      	mov	r1, r5
 800353c:	f7ff ff52 	bl	80033e4 <_malloc_r>
 8003540:	4606      	mov	r6, r0
 8003542:	b360      	cbz	r0, 800359e <__ssputs_r+0xa2>
 8003544:	6921      	ldr	r1, [r4, #16]
 8003546:	464a      	mov	r2, r9
 8003548:	f000 fae8 	bl	8003b1c <memcpy>
 800354c:	89a3      	ldrh	r3, [r4, #12]
 800354e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8003552:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003556:	81a3      	strh	r3, [r4, #12]
 8003558:	6126      	str	r6, [r4, #16]
 800355a:	6165      	str	r5, [r4, #20]
 800355c:	444e      	add	r6, r9
 800355e:	eba5 0509 	sub.w	r5, r5, r9
 8003562:	6026      	str	r6, [r4, #0]
 8003564:	60a5      	str	r5, [r4, #8]
 8003566:	463e      	mov	r6, r7
 8003568:	42be      	cmp	r6, r7
 800356a:	d900      	bls.n	800356e <__ssputs_r+0x72>
 800356c:	463e      	mov	r6, r7
 800356e:	6820      	ldr	r0, [r4, #0]
 8003570:	4632      	mov	r2, r6
 8003572:	4641      	mov	r1, r8
 8003574:	f000 faa8 	bl	8003ac8 <memmove>
 8003578:	68a3      	ldr	r3, [r4, #8]
 800357a:	1b9b      	subs	r3, r3, r6
 800357c:	60a3      	str	r3, [r4, #8]
 800357e:	6823      	ldr	r3, [r4, #0]
 8003580:	4433      	add	r3, r6
 8003582:	6023      	str	r3, [r4, #0]
 8003584:	2000      	movs	r0, #0
 8003586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800358a:	462a      	mov	r2, r5
 800358c:	f000 fad4 	bl	8003b38 <_realloc_r>
 8003590:	4606      	mov	r6, r0
 8003592:	2800      	cmp	r0, #0
 8003594:	d1e0      	bne.n	8003558 <__ssputs_r+0x5c>
 8003596:	6921      	ldr	r1, [r4, #16]
 8003598:	4650      	mov	r0, sl
 800359a:	f7ff feb7 	bl	800330c <_free_r>
 800359e:	230c      	movs	r3, #12
 80035a0:	f8ca 3000 	str.w	r3, [sl]
 80035a4:	89a3      	ldrh	r3, [r4, #12]
 80035a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035aa:	81a3      	strh	r3, [r4, #12]
 80035ac:	f04f 30ff 	mov.w	r0, #4294967295
 80035b0:	e7e9      	b.n	8003586 <__ssputs_r+0x8a>
	...

080035b4 <_svfiprintf_r>:
 80035b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80035b8:	4698      	mov	r8, r3
 80035ba:	898b      	ldrh	r3, [r1, #12]
 80035bc:	061b      	lsls	r3, r3, #24
 80035be:	b09d      	sub	sp, #116	@ 0x74
 80035c0:	4607      	mov	r7, r0
 80035c2:	460d      	mov	r5, r1
 80035c4:	4614      	mov	r4, r2
 80035c6:	d510      	bpl.n	80035ea <_svfiprintf_r+0x36>
 80035c8:	690b      	ldr	r3, [r1, #16]
 80035ca:	b973      	cbnz	r3, 80035ea <_svfiprintf_r+0x36>
 80035cc:	2140      	movs	r1, #64	@ 0x40
 80035ce:	f7ff ff09 	bl	80033e4 <_malloc_r>
 80035d2:	6028      	str	r0, [r5, #0]
 80035d4:	6128      	str	r0, [r5, #16]
 80035d6:	b930      	cbnz	r0, 80035e6 <_svfiprintf_r+0x32>
 80035d8:	230c      	movs	r3, #12
 80035da:	603b      	str	r3, [r7, #0]
 80035dc:	f04f 30ff 	mov.w	r0, #4294967295
 80035e0:	b01d      	add	sp, #116	@ 0x74
 80035e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035e6:	2340      	movs	r3, #64	@ 0x40
 80035e8:	616b      	str	r3, [r5, #20]
 80035ea:	2300      	movs	r3, #0
 80035ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80035ee:	2320      	movs	r3, #32
 80035f0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80035f4:	f8cd 800c 	str.w	r8, [sp, #12]
 80035f8:	2330      	movs	r3, #48	@ 0x30
 80035fa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8003798 <_svfiprintf_r+0x1e4>
 80035fe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003602:	f04f 0901 	mov.w	r9, #1
 8003606:	4623      	mov	r3, r4
 8003608:	469a      	mov	sl, r3
 800360a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800360e:	b10a      	cbz	r2, 8003614 <_svfiprintf_r+0x60>
 8003610:	2a25      	cmp	r2, #37	@ 0x25
 8003612:	d1f9      	bne.n	8003608 <_svfiprintf_r+0x54>
 8003614:	ebba 0b04 	subs.w	fp, sl, r4
 8003618:	d00b      	beq.n	8003632 <_svfiprintf_r+0x7e>
 800361a:	465b      	mov	r3, fp
 800361c:	4622      	mov	r2, r4
 800361e:	4629      	mov	r1, r5
 8003620:	4638      	mov	r0, r7
 8003622:	f7ff ff6b 	bl	80034fc <__ssputs_r>
 8003626:	3001      	adds	r0, #1
 8003628:	f000 80a7 	beq.w	800377a <_svfiprintf_r+0x1c6>
 800362c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800362e:	445a      	add	r2, fp
 8003630:	9209      	str	r2, [sp, #36]	@ 0x24
 8003632:	f89a 3000 	ldrb.w	r3, [sl]
 8003636:	2b00      	cmp	r3, #0
 8003638:	f000 809f 	beq.w	800377a <_svfiprintf_r+0x1c6>
 800363c:	2300      	movs	r3, #0
 800363e:	f04f 32ff 	mov.w	r2, #4294967295
 8003642:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003646:	f10a 0a01 	add.w	sl, sl, #1
 800364a:	9304      	str	r3, [sp, #16]
 800364c:	9307      	str	r3, [sp, #28]
 800364e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8003652:	931a      	str	r3, [sp, #104]	@ 0x68
 8003654:	4654      	mov	r4, sl
 8003656:	2205      	movs	r2, #5
 8003658:	f814 1b01 	ldrb.w	r1, [r4], #1
 800365c:	484e      	ldr	r0, [pc, #312]	@ (8003798 <_svfiprintf_r+0x1e4>)
 800365e:	f7fc fdb7 	bl	80001d0 <memchr>
 8003662:	9a04      	ldr	r2, [sp, #16]
 8003664:	b9d8      	cbnz	r0, 800369e <_svfiprintf_r+0xea>
 8003666:	06d0      	lsls	r0, r2, #27
 8003668:	bf44      	itt	mi
 800366a:	2320      	movmi	r3, #32
 800366c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003670:	0711      	lsls	r1, r2, #28
 8003672:	bf44      	itt	mi
 8003674:	232b      	movmi	r3, #43	@ 0x2b
 8003676:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800367a:	f89a 3000 	ldrb.w	r3, [sl]
 800367e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003680:	d015      	beq.n	80036ae <_svfiprintf_r+0xfa>
 8003682:	9a07      	ldr	r2, [sp, #28]
 8003684:	4654      	mov	r4, sl
 8003686:	2000      	movs	r0, #0
 8003688:	f04f 0c0a 	mov.w	ip, #10
 800368c:	4621      	mov	r1, r4
 800368e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003692:	3b30      	subs	r3, #48	@ 0x30
 8003694:	2b09      	cmp	r3, #9
 8003696:	d94b      	bls.n	8003730 <_svfiprintf_r+0x17c>
 8003698:	b1b0      	cbz	r0, 80036c8 <_svfiprintf_r+0x114>
 800369a:	9207      	str	r2, [sp, #28]
 800369c:	e014      	b.n	80036c8 <_svfiprintf_r+0x114>
 800369e:	eba0 0308 	sub.w	r3, r0, r8
 80036a2:	fa09 f303 	lsl.w	r3, r9, r3
 80036a6:	4313      	orrs	r3, r2
 80036a8:	9304      	str	r3, [sp, #16]
 80036aa:	46a2      	mov	sl, r4
 80036ac:	e7d2      	b.n	8003654 <_svfiprintf_r+0xa0>
 80036ae:	9b03      	ldr	r3, [sp, #12]
 80036b0:	1d19      	adds	r1, r3, #4
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	9103      	str	r1, [sp, #12]
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	bfbb      	ittet	lt
 80036ba:	425b      	neglt	r3, r3
 80036bc:	f042 0202 	orrlt.w	r2, r2, #2
 80036c0:	9307      	strge	r3, [sp, #28]
 80036c2:	9307      	strlt	r3, [sp, #28]
 80036c4:	bfb8      	it	lt
 80036c6:	9204      	strlt	r2, [sp, #16]
 80036c8:	7823      	ldrb	r3, [r4, #0]
 80036ca:	2b2e      	cmp	r3, #46	@ 0x2e
 80036cc:	d10a      	bne.n	80036e4 <_svfiprintf_r+0x130>
 80036ce:	7863      	ldrb	r3, [r4, #1]
 80036d0:	2b2a      	cmp	r3, #42	@ 0x2a
 80036d2:	d132      	bne.n	800373a <_svfiprintf_r+0x186>
 80036d4:	9b03      	ldr	r3, [sp, #12]
 80036d6:	1d1a      	adds	r2, r3, #4
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	9203      	str	r2, [sp, #12]
 80036dc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80036e0:	3402      	adds	r4, #2
 80036e2:	9305      	str	r3, [sp, #20]
 80036e4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80037a8 <_svfiprintf_r+0x1f4>
 80036e8:	7821      	ldrb	r1, [r4, #0]
 80036ea:	2203      	movs	r2, #3
 80036ec:	4650      	mov	r0, sl
 80036ee:	f7fc fd6f 	bl	80001d0 <memchr>
 80036f2:	b138      	cbz	r0, 8003704 <_svfiprintf_r+0x150>
 80036f4:	9b04      	ldr	r3, [sp, #16]
 80036f6:	eba0 000a 	sub.w	r0, r0, sl
 80036fa:	2240      	movs	r2, #64	@ 0x40
 80036fc:	4082      	lsls	r2, r0
 80036fe:	4313      	orrs	r3, r2
 8003700:	3401      	adds	r4, #1
 8003702:	9304      	str	r3, [sp, #16]
 8003704:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003708:	4824      	ldr	r0, [pc, #144]	@ (800379c <_svfiprintf_r+0x1e8>)
 800370a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800370e:	2206      	movs	r2, #6
 8003710:	f7fc fd5e 	bl	80001d0 <memchr>
 8003714:	2800      	cmp	r0, #0
 8003716:	d036      	beq.n	8003786 <_svfiprintf_r+0x1d2>
 8003718:	4b21      	ldr	r3, [pc, #132]	@ (80037a0 <_svfiprintf_r+0x1ec>)
 800371a:	bb1b      	cbnz	r3, 8003764 <_svfiprintf_r+0x1b0>
 800371c:	9b03      	ldr	r3, [sp, #12]
 800371e:	3307      	adds	r3, #7
 8003720:	f023 0307 	bic.w	r3, r3, #7
 8003724:	3308      	adds	r3, #8
 8003726:	9303      	str	r3, [sp, #12]
 8003728:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800372a:	4433      	add	r3, r6
 800372c:	9309      	str	r3, [sp, #36]	@ 0x24
 800372e:	e76a      	b.n	8003606 <_svfiprintf_r+0x52>
 8003730:	fb0c 3202 	mla	r2, ip, r2, r3
 8003734:	460c      	mov	r4, r1
 8003736:	2001      	movs	r0, #1
 8003738:	e7a8      	b.n	800368c <_svfiprintf_r+0xd8>
 800373a:	2300      	movs	r3, #0
 800373c:	3401      	adds	r4, #1
 800373e:	9305      	str	r3, [sp, #20]
 8003740:	4619      	mov	r1, r3
 8003742:	f04f 0c0a 	mov.w	ip, #10
 8003746:	4620      	mov	r0, r4
 8003748:	f810 2b01 	ldrb.w	r2, [r0], #1
 800374c:	3a30      	subs	r2, #48	@ 0x30
 800374e:	2a09      	cmp	r2, #9
 8003750:	d903      	bls.n	800375a <_svfiprintf_r+0x1a6>
 8003752:	2b00      	cmp	r3, #0
 8003754:	d0c6      	beq.n	80036e4 <_svfiprintf_r+0x130>
 8003756:	9105      	str	r1, [sp, #20]
 8003758:	e7c4      	b.n	80036e4 <_svfiprintf_r+0x130>
 800375a:	fb0c 2101 	mla	r1, ip, r1, r2
 800375e:	4604      	mov	r4, r0
 8003760:	2301      	movs	r3, #1
 8003762:	e7f0      	b.n	8003746 <_svfiprintf_r+0x192>
 8003764:	ab03      	add	r3, sp, #12
 8003766:	9300      	str	r3, [sp, #0]
 8003768:	462a      	mov	r2, r5
 800376a:	4b0e      	ldr	r3, [pc, #56]	@ (80037a4 <_svfiprintf_r+0x1f0>)
 800376c:	a904      	add	r1, sp, #16
 800376e:	4638      	mov	r0, r7
 8003770:	f3af 8000 	nop.w
 8003774:	1c42      	adds	r2, r0, #1
 8003776:	4606      	mov	r6, r0
 8003778:	d1d6      	bne.n	8003728 <_svfiprintf_r+0x174>
 800377a:	89ab      	ldrh	r3, [r5, #12]
 800377c:	065b      	lsls	r3, r3, #25
 800377e:	f53f af2d 	bmi.w	80035dc <_svfiprintf_r+0x28>
 8003782:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003784:	e72c      	b.n	80035e0 <_svfiprintf_r+0x2c>
 8003786:	ab03      	add	r3, sp, #12
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	462a      	mov	r2, r5
 800378c:	4b05      	ldr	r3, [pc, #20]	@ (80037a4 <_svfiprintf_r+0x1f0>)
 800378e:	a904      	add	r1, sp, #16
 8003790:	4638      	mov	r0, r7
 8003792:	f000 f879 	bl	8003888 <_printf_i>
 8003796:	e7ed      	b.n	8003774 <_svfiprintf_r+0x1c0>
 8003798:	08003cb4 	.word	0x08003cb4
 800379c:	08003cbe 	.word	0x08003cbe
 80037a0:	00000000 	.word	0x00000000
 80037a4:	080034fd 	.word	0x080034fd
 80037a8:	08003cba 	.word	0x08003cba

080037ac <_printf_common>:
 80037ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80037b0:	4616      	mov	r6, r2
 80037b2:	4698      	mov	r8, r3
 80037b4:	688a      	ldr	r2, [r1, #8]
 80037b6:	690b      	ldr	r3, [r1, #16]
 80037b8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80037bc:	4293      	cmp	r3, r2
 80037be:	bfb8      	it	lt
 80037c0:	4613      	movlt	r3, r2
 80037c2:	6033      	str	r3, [r6, #0]
 80037c4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80037c8:	4607      	mov	r7, r0
 80037ca:	460c      	mov	r4, r1
 80037cc:	b10a      	cbz	r2, 80037d2 <_printf_common+0x26>
 80037ce:	3301      	adds	r3, #1
 80037d0:	6033      	str	r3, [r6, #0]
 80037d2:	6823      	ldr	r3, [r4, #0]
 80037d4:	0699      	lsls	r1, r3, #26
 80037d6:	bf42      	ittt	mi
 80037d8:	6833      	ldrmi	r3, [r6, #0]
 80037da:	3302      	addmi	r3, #2
 80037dc:	6033      	strmi	r3, [r6, #0]
 80037de:	6825      	ldr	r5, [r4, #0]
 80037e0:	f015 0506 	ands.w	r5, r5, #6
 80037e4:	d106      	bne.n	80037f4 <_printf_common+0x48>
 80037e6:	f104 0a19 	add.w	sl, r4, #25
 80037ea:	68e3      	ldr	r3, [r4, #12]
 80037ec:	6832      	ldr	r2, [r6, #0]
 80037ee:	1a9b      	subs	r3, r3, r2
 80037f0:	42ab      	cmp	r3, r5
 80037f2:	dc26      	bgt.n	8003842 <_printf_common+0x96>
 80037f4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80037f8:	6822      	ldr	r2, [r4, #0]
 80037fa:	3b00      	subs	r3, #0
 80037fc:	bf18      	it	ne
 80037fe:	2301      	movne	r3, #1
 8003800:	0692      	lsls	r2, r2, #26
 8003802:	d42b      	bmi.n	800385c <_printf_common+0xb0>
 8003804:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003808:	4641      	mov	r1, r8
 800380a:	4638      	mov	r0, r7
 800380c:	47c8      	blx	r9
 800380e:	3001      	adds	r0, #1
 8003810:	d01e      	beq.n	8003850 <_printf_common+0xa4>
 8003812:	6823      	ldr	r3, [r4, #0]
 8003814:	6922      	ldr	r2, [r4, #16]
 8003816:	f003 0306 	and.w	r3, r3, #6
 800381a:	2b04      	cmp	r3, #4
 800381c:	bf02      	ittt	eq
 800381e:	68e5      	ldreq	r5, [r4, #12]
 8003820:	6833      	ldreq	r3, [r6, #0]
 8003822:	1aed      	subeq	r5, r5, r3
 8003824:	68a3      	ldr	r3, [r4, #8]
 8003826:	bf0c      	ite	eq
 8003828:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800382c:	2500      	movne	r5, #0
 800382e:	4293      	cmp	r3, r2
 8003830:	bfc4      	itt	gt
 8003832:	1a9b      	subgt	r3, r3, r2
 8003834:	18ed      	addgt	r5, r5, r3
 8003836:	2600      	movs	r6, #0
 8003838:	341a      	adds	r4, #26
 800383a:	42b5      	cmp	r5, r6
 800383c:	d11a      	bne.n	8003874 <_printf_common+0xc8>
 800383e:	2000      	movs	r0, #0
 8003840:	e008      	b.n	8003854 <_printf_common+0xa8>
 8003842:	2301      	movs	r3, #1
 8003844:	4652      	mov	r2, sl
 8003846:	4641      	mov	r1, r8
 8003848:	4638      	mov	r0, r7
 800384a:	47c8      	blx	r9
 800384c:	3001      	adds	r0, #1
 800384e:	d103      	bne.n	8003858 <_printf_common+0xac>
 8003850:	f04f 30ff 	mov.w	r0, #4294967295
 8003854:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003858:	3501      	adds	r5, #1
 800385a:	e7c6      	b.n	80037ea <_printf_common+0x3e>
 800385c:	18e1      	adds	r1, r4, r3
 800385e:	1c5a      	adds	r2, r3, #1
 8003860:	2030      	movs	r0, #48	@ 0x30
 8003862:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003866:	4422      	add	r2, r4
 8003868:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800386c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003870:	3302      	adds	r3, #2
 8003872:	e7c7      	b.n	8003804 <_printf_common+0x58>
 8003874:	2301      	movs	r3, #1
 8003876:	4622      	mov	r2, r4
 8003878:	4641      	mov	r1, r8
 800387a:	4638      	mov	r0, r7
 800387c:	47c8      	blx	r9
 800387e:	3001      	adds	r0, #1
 8003880:	d0e6      	beq.n	8003850 <_printf_common+0xa4>
 8003882:	3601      	adds	r6, #1
 8003884:	e7d9      	b.n	800383a <_printf_common+0x8e>
	...

08003888 <_printf_i>:
 8003888:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800388c:	7e0f      	ldrb	r7, [r1, #24]
 800388e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003890:	2f78      	cmp	r7, #120	@ 0x78
 8003892:	4691      	mov	r9, r2
 8003894:	4680      	mov	r8, r0
 8003896:	460c      	mov	r4, r1
 8003898:	469a      	mov	sl, r3
 800389a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800389e:	d807      	bhi.n	80038b0 <_printf_i+0x28>
 80038a0:	2f62      	cmp	r7, #98	@ 0x62
 80038a2:	d80a      	bhi.n	80038ba <_printf_i+0x32>
 80038a4:	2f00      	cmp	r7, #0
 80038a6:	f000 80d2 	beq.w	8003a4e <_printf_i+0x1c6>
 80038aa:	2f58      	cmp	r7, #88	@ 0x58
 80038ac:	f000 80b9 	beq.w	8003a22 <_printf_i+0x19a>
 80038b0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80038b4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80038b8:	e03a      	b.n	8003930 <_printf_i+0xa8>
 80038ba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80038be:	2b15      	cmp	r3, #21
 80038c0:	d8f6      	bhi.n	80038b0 <_printf_i+0x28>
 80038c2:	a101      	add	r1, pc, #4	@ (adr r1, 80038c8 <_printf_i+0x40>)
 80038c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80038c8:	08003921 	.word	0x08003921
 80038cc:	08003935 	.word	0x08003935
 80038d0:	080038b1 	.word	0x080038b1
 80038d4:	080038b1 	.word	0x080038b1
 80038d8:	080038b1 	.word	0x080038b1
 80038dc:	080038b1 	.word	0x080038b1
 80038e0:	08003935 	.word	0x08003935
 80038e4:	080038b1 	.word	0x080038b1
 80038e8:	080038b1 	.word	0x080038b1
 80038ec:	080038b1 	.word	0x080038b1
 80038f0:	080038b1 	.word	0x080038b1
 80038f4:	08003a35 	.word	0x08003a35
 80038f8:	0800395f 	.word	0x0800395f
 80038fc:	080039ef 	.word	0x080039ef
 8003900:	080038b1 	.word	0x080038b1
 8003904:	080038b1 	.word	0x080038b1
 8003908:	08003a57 	.word	0x08003a57
 800390c:	080038b1 	.word	0x080038b1
 8003910:	0800395f 	.word	0x0800395f
 8003914:	080038b1 	.word	0x080038b1
 8003918:	080038b1 	.word	0x080038b1
 800391c:	080039f7 	.word	0x080039f7
 8003920:	6833      	ldr	r3, [r6, #0]
 8003922:	1d1a      	adds	r2, r3, #4
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	6032      	str	r2, [r6, #0]
 8003928:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800392c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003930:	2301      	movs	r3, #1
 8003932:	e09d      	b.n	8003a70 <_printf_i+0x1e8>
 8003934:	6833      	ldr	r3, [r6, #0]
 8003936:	6820      	ldr	r0, [r4, #0]
 8003938:	1d19      	adds	r1, r3, #4
 800393a:	6031      	str	r1, [r6, #0]
 800393c:	0606      	lsls	r6, r0, #24
 800393e:	d501      	bpl.n	8003944 <_printf_i+0xbc>
 8003940:	681d      	ldr	r5, [r3, #0]
 8003942:	e003      	b.n	800394c <_printf_i+0xc4>
 8003944:	0645      	lsls	r5, r0, #25
 8003946:	d5fb      	bpl.n	8003940 <_printf_i+0xb8>
 8003948:	f9b3 5000 	ldrsh.w	r5, [r3]
 800394c:	2d00      	cmp	r5, #0
 800394e:	da03      	bge.n	8003958 <_printf_i+0xd0>
 8003950:	232d      	movs	r3, #45	@ 0x2d
 8003952:	426d      	negs	r5, r5
 8003954:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003958:	4859      	ldr	r0, [pc, #356]	@ (8003ac0 <_printf_i+0x238>)
 800395a:	230a      	movs	r3, #10
 800395c:	e011      	b.n	8003982 <_printf_i+0xfa>
 800395e:	6821      	ldr	r1, [r4, #0]
 8003960:	6833      	ldr	r3, [r6, #0]
 8003962:	0608      	lsls	r0, r1, #24
 8003964:	f853 5b04 	ldr.w	r5, [r3], #4
 8003968:	d402      	bmi.n	8003970 <_printf_i+0xe8>
 800396a:	0649      	lsls	r1, r1, #25
 800396c:	bf48      	it	mi
 800396e:	b2ad      	uxthmi	r5, r5
 8003970:	2f6f      	cmp	r7, #111	@ 0x6f
 8003972:	4853      	ldr	r0, [pc, #332]	@ (8003ac0 <_printf_i+0x238>)
 8003974:	6033      	str	r3, [r6, #0]
 8003976:	bf14      	ite	ne
 8003978:	230a      	movne	r3, #10
 800397a:	2308      	moveq	r3, #8
 800397c:	2100      	movs	r1, #0
 800397e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003982:	6866      	ldr	r6, [r4, #4]
 8003984:	60a6      	str	r6, [r4, #8]
 8003986:	2e00      	cmp	r6, #0
 8003988:	bfa2      	ittt	ge
 800398a:	6821      	ldrge	r1, [r4, #0]
 800398c:	f021 0104 	bicge.w	r1, r1, #4
 8003990:	6021      	strge	r1, [r4, #0]
 8003992:	b90d      	cbnz	r5, 8003998 <_printf_i+0x110>
 8003994:	2e00      	cmp	r6, #0
 8003996:	d04b      	beq.n	8003a30 <_printf_i+0x1a8>
 8003998:	4616      	mov	r6, r2
 800399a:	fbb5 f1f3 	udiv	r1, r5, r3
 800399e:	fb03 5711 	mls	r7, r3, r1, r5
 80039a2:	5dc7      	ldrb	r7, [r0, r7]
 80039a4:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80039a8:	462f      	mov	r7, r5
 80039aa:	42bb      	cmp	r3, r7
 80039ac:	460d      	mov	r5, r1
 80039ae:	d9f4      	bls.n	800399a <_printf_i+0x112>
 80039b0:	2b08      	cmp	r3, #8
 80039b2:	d10b      	bne.n	80039cc <_printf_i+0x144>
 80039b4:	6823      	ldr	r3, [r4, #0]
 80039b6:	07df      	lsls	r7, r3, #31
 80039b8:	d508      	bpl.n	80039cc <_printf_i+0x144>
 80039ba:	6923      	ldr	r3, [r4, #16]
 80039bc:	6861      	ldr	r1, [r4, #4]
 80039be:	4299      	cmp	r1, r3
 80039c0:	bfde      	ittt	le
 80039c2:	2330      	movle	r3, #48	@ 0x30
 80039c4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80039c8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80039cc:	1b92      	subs	r2, r2, r6
 80039ce:	6122      	str	r2, [r4, #16]
 80039d0:	f8cd a000 	str.w	sl, [sp]
 80039d4:	464b      	mov	r3, r9
 80039d6:	aa03      	add	r2, sp, #12
 80039d8:	4621      	mov	r1, r4
 80039da:	4640      	mov	r0, r8
 80039dc:	f7ff fee6 	bl	80037ac <_printf_common>
 80039e0:	3001      	adds	r0, #1
 80039e2:	d14a      	bne.n	8003a7a <_printf_i+0x1f2>
 80039e4:	f04f 30ff 	mov.w	r0, #4294967295
 80039e8:	b004      	add	sp, #16
 80039ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039ee:	6823      	ldr	r3, [r4, #0]
 80039f0:	f043 0320 	orr.w	r3, r3, #32
 80039f4:	6023      	str	r3, [r4, #0]
 80039f6:	4833      	ldr	r0, [pc, #204]	@ (8003ac4 <_printf_i+0x23c>)
 80039f8:	2778      	movs	r7, #120	@ 0x78
 80039fa:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80039fe:	6823      	ldr	r3, [r4, #0]
 8003a00:	6831      	ldr	r1, [r6, #0]
 8003a02:	061f      	lsls	r7, r3, #24
 8003a04:	f851 5b04 	ldr.w	r5, [r1], #4
 8003a08:	d402      	bmi.n	8003a10 <_printf_i+0x188>
 8003a0a:	065f      	lsls	r7, r3, #25
 8003a0c:	bf48      	it	mi
 8003a0e:	b2ad      	uxthmi	r5, r5
 8003a10:	6031      	str	r1, [r6, #0]
 8003a12:	07d9      	lsls	r1, r3, #31
 8003a14:	bf44      	itt	mi
 8003a16:	f043 0320 	orrmi.w	r3, r3, #32
 8003a1a:	6023      	strmi	r3, [r4, #0]
 8003a1c:	b11d      	cbz	r5, 8003a26 <_printf_i+0x19e>
 8003a1e:	2310      	movs	r3, #16
 8003a20:	e7ac      	b.n	800397c <_printf_i+0xf4>
 8003a22:	4827      	ldr	r0, [pc, #156]	@ (8003ac0 <_printf_i+0x238>)
 8003a24:	e7e9      	b.n	80039fa <_printf_i+0x172>
 8003a26:	6823      	ldr	r3, [r4, #0]
 8003a28:	f023 0320 	bic.w	r3, r3, #32
 8003a2c:	6023      	str	r3, [r4, #0]
 8003a2e:	e7f6      	b.n	8003a1e <_printf_i+0x196>
 8003a30:	4616      	mov	r6, r2
 8003a32:	e7bd      	b.n	80039b0 <_printf_i+0x128>
 8003a34:	6833      	ldr	r3, [r6, #0]
 8003a36:	6825      	ldr	r5, [r4, #0]
 8003a38:	6961      	ldr	r1, [r4, #20]
 8003a3a:	1d18      	adds	r0, r3, #4
 8003a3c:	6030      	str	r0, [r6, #0]
 8003a3e:	062e      	lsls	r6, r5, #24
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	d501      	bpl.n	8003a48 <_printf_i+0x1c0>
 8003a44:	6019      	str	r1, [r3, #0]
 8003a46:	e002      	b.n	8003a4e <_printf_i+0x1c6>
 8003a48:	0668      	lsls	r0, r5, #25
 8003a4a:	d5fb      	bpl.n	8003a44 <_printf_i+0x1bc>
 8003a4c:	8019      	strh	r1, [r3, #0]
 8003a4e:	2300      	movs	r3, #0
 8003a50:	6123      	str	r3, [r4, #16]
 8003a52:	4616      	mov	r6, r2
 8003a54:	e7bc      	b.n	80039d0 <_printf_i+0x148>
 8003a56:	6833      	ldr	r3, [r6, #0]
 8003a58:	1d1a      	adds	r2, r3, #4
 8003a5a:	6032      	str	r2, [r6, #0]
 8003a5c:	681e      	ldr	r6, [r3, #0]
 8003a5e:	6862      	ldr	r2, [r4, #4]
 8003a60:	2100      	movs	r1, #0
 8003a62:	4630      	mov	r0, r6
 8003a64:	f7fc fbb4 	bl	80001d0 <memchr>
 8003a68:	b108      	cbz	r0, 8003a6e <_printf_i+0x1e6>
 8003a6a:	1b80      	subs	r0, r0, r6
 8003a6c:	6060      	str	r0, [r4, #4]
 8003a6e:	6863      	ldr	r3, [r4, #4]
 8003a70:	6123      	str	r3, [r4, #16]
 8003a72:	2300      	movs	r3, #0
 8003a74:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003a78:	e7aa      	b.n	80039d0 <_printf_i+0x148>
 8003a7a:	6923      	ldr	r3, [r4, #16]
 8003a7c:	4632      	mov	r2, r6
 8003a7e:	4649      	mov	r1, r9
 8003a80:	4640      	mov	r0, r8
 8003a82:	47d0      	blx	sl
 8003a84:	3001      	adds	r0, #1
 8003a86:	d0ad      	beq.n	80039e4 <_printf_i+0x15c>
 8003a88:	6823      	ldr	r3, [r4, #0]
 8003a8a:	079b      	lsls	r3, r3, #30
 8003a8c:	d413      	bmi.n	8003ab6 <_printf_i+0x22e>
 8003a8e:	68e0      	ldr	r0, [r4, #12]
 8003a90:	9b03      	ldr	r3, [sp, #12]
 8003a92:	4298      	cmp	r0, r3
 8003a94:	bfb8      	it	lt
 8003a96:	4618      	movlt	r0, r3
 8003a98:	e7a6      	b.n	80039e8 <_printf_i+0x160>
 8003a9a:	2301      	movs	r3, #1
 8003a9c:	4632      	mov	r2, r6
 8003a9e:	4649      	mov	r1, r9
 8003aa0:	4640      	mov	r0, r8
 8003aa2:	47d0      	blx	sl
 8003aa4:	3001      	adds	r0, #1
 8003aa6:	d09d      	beq.n	80039e4 <_printf_i+0x15c>
 8003aa8:	3501      	adds	r5, #1
 8003aaa:	68e3      	ldr	r3, [r4, #12]
 8003aac:	9903      	ldr	r1, [sp, #12]
 8003aae:	1a5b      	subs	r3, r3, r1
 8003ab0:	42ab      	cmp	r3, r5
 8003ab2:	dcf2      	bgt.n	8003a9a <_printf_i+0x212>
 8003ab4:	e7eb      	b.n	8003a8e <_printf_i+0x206>
 8003ab6:	2500      	movs	r5, #0
 8003ab8:	f104 0619 	add.w	r6, r4, #25
 8003abc:	e7f5      	b.n	8003aaa <_printf_i+0x222>
 8003abe:	bf00      	nop
 8003ac0:	08003cc5 	.word	0x08003cc5
 8003ac4:	08003cd6 	.word	0x08003cd6

08003ac8 <memmove>:
 8003ac8:	4288      	cmp	r0, r1
 8003aca:	b510      	push	{r4, lr}
 8003acc:	eb01 0402 	add.w	r4, r1, r2
 8003ad0:	d902      	bls.n	8003ad8 <memmove+0x10>
 8003ad2:	4284      	cmp	r4, r0
 8003ad4:	4623      	mov	r3, r4
 8003ad6:	d807      	bhi.n	8003ae8 <memmove+0x20>
 8003ad8:	1e43      	subs	r3, r0, #1
 8003ada:	42a1      	cmp	r1, r4
 8003adc:	d008      	beq.n	8003af0 <memmove+0x28>
 8003ade:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ae2:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003ae6:	e7f8      	b.n	8003ada <memmove+0x12>
 8003ae8:	4402      	add	r2, r0
 8003aea:	4601      	mov	r1, r0
 8003aec:	428a      	cmp	r2, r1
 8003aee:	d100      	bne.n	8003af2 <memmove+0x2a>
 8003af0:	bd10      	pop	{r4, pc}
 8003af2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003af6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003afa:	e7f7      	b.n	8003aec <memmove+0x24>

08003afc <_sbrk_r>:
 8003afc:	b538      	push	{r3, r4, r5, lr}
 8003afe:	4d06      	ldr	r5, [pc, #24]	@ (8003b18 <_sbrk_r+0x1c>)
 8003b00:	2300      	movs	r3, #0
 8003b02:	4604      	mov	r4, r0
 8003b04:	4608      	mov	r0, r1
 8003b06:	602b      	str	r3, [r5, #0]
 8003b08:	f7fd fc1e 	bl	8001348 <_sbrk>
 8003b0c:	1c43      	adds	r3, r0, #1
 8003b0e:	d102      	bne.n	8003b16 <_sbrk_r+0x1a>
 8003b10:	682b      	ldr	r3, [r5, #0]
 8003b12:	b103      	cbz	r3, 8003b16 <_sbrk_r+0x1a>
 8003b14:	6023      	str	r3, [r4, #0]
 8003b16:	bd38      	pop	{r3, r4, r5, pc}
 8003b18:	2000a840 	.word	0x2000a840

08003b1c <memcpy>:
 8003b1c:	440a      	add	r2, r1
 8003b1e:	4291      	cmp	r1, r2
 8003b20:	f100 33ff 	add.w	r3, r0, #4294967295
 8003b24:	d100      	bne.n	8003b28 <memcpy+0xc>
 8003b26:	4770      	bx	lr
 8003b28:	b510      	push	{r4, lr}
 8003b2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003b2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003b32:	4291      	cmp	r1, r2
 8003b34:	d1f9      	bne.n	8003b2a <memcpy+0xe>
 8003b36:	bd10      	pop	{r4, pc}

08003b38 <_realloc_r>:
 8003b38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b3c:	4680      	mov	r8, r0
 8003b3e:	4615      	mov	r5, r2
 8003b40:	460c      	mov	r4, r1
 8003b42:	b921      	cbnz	r1, 8003b4e <_realloc_r+0x16>
 8003b44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b48:	4611      	mov	r1, r2
 8003b4a:	f7ff bc4b 	b.w	80033e4 <_malloc_r>
 8003b4e:	b92a      	cbnz	r2, 8003b5c <_realloc_r+0x24>
 8003b50:	f7ff fbdc 	bl	800330c <_free_r>
 8003b54:	2400      	movs	r4, #0
 8003b56:	4620      	mov	r0, r4
 8003b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b5c:	f000 f81a 	bl	8003b94 <_malloc_usable_size_r>
 8003b60:	4285      	cmp	r5, r0
 8003b62:	4606      	mov	r6, r0
 8003b64:	d802      	bhi.n	8003b6c <_realloc_r+0x34>
 8003b66:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003b6a:	d8f4      	bhi.n	8003b56 <_realloc_r+0x1e>
 8003b6c:	4629      	mov	r1, r5
 8003b6e:	4640      	mov	r0, r8
 8003b70:	f7ff fc38 	bl	80033e4 <_malloc_r>
 8003b74:	4607      	mov	r7, r0
 8003b76:	2800      	cmp	r0, #0
 8003b78:	d0ec      	beq.n	8003b54 <_realloc_r+0x1c>
 8003b7a:	42b5      	cmp	r5, r6
 8003b7c:	462a      	mov	r2, r5
 8003b7e:	4621      	mov	r1, r4
 8003b80:	bf28      	it	cs
 8003b82:	4632      	movcs	r2, r6
 8003b84:	f7ff ffca 	bl	8003b1c <memcpy>
 8003b88:	4621      	mov	r1, r4
 8003b8a:	4640      	mov	r0, r8
 8003b8c:	f7ff fbbe 	bl	800330c <_free_r>
 8003b90:	463c      	mov	r4, r7
 8003b92:	e7e0      	b.n	8003b56 <_realloc_r+0x1e>

08003b94 <_malloc_usable_size_r>:
 8003b94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003b98:	1f18      	subs	r0, r3, #4
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	bfbc      	itt	lt
 8003b9e:	580b      	ldrlt	r3, [r1, r0]
 8003ba0:	18c0      	addlt	r0, r0, r3
 8003ba2:	4770      	bx	lr

08003ba4 <_init>:
 8003ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003ba6:	bf00      	nop
 8003ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003baa:	bc08      	pop	{r3}
 8003bac:	469e      	mov	lr, r3
 8003bae:	4770      	bx	lr

08003bb0 <_fini>:
 8003bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bb2:	bf00      	nop
 8003bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bb6:	bc08      	pop	{r3}
 8003bb8:	469e      	mov	lr, r3
 8003bba:	4770      	bx	lr
