Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Skarlatos, D., Thomas, R., Agrawal, A., Qin, S., Pilawa-Podgurski, R., Karpuzcu, U.R., Teodorescu, R., Kim, N.S., Torrellas, J.","Snatch: Opportunistically reassigning power allocation between processor and memory in 3D stacks",2016,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2016-December",, 7783757,"","",,,10.1109/MICRO.2016.7783757,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85009343117&doi=10.1109%2fMICRO.2016.7783757&partnerID=40&md5=e96c709c4f427c54b722a3ead654e625",Conference Paper,Scopus,2-s2.0-85009343117
"Thomas, R., Sedaghati, N., Teodorescu, R.","EmerGPU: Understanding and mitigating resonance-induced voltage noise in GPU architectures",2016,"ISPASS 2016 - International Symposium on Performance Analysis of Systems and Software",,, 7482076,"79","89",,,10.1109/ISPASS.2016.7482076,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84978722297&doi=10.1109%2fISPASS.2016.7482076&partnerID=40&md5=e69989cbad5e048cd95742b896be954e",Conference Paper,Scopus,2-s2.0-84978722297
"Thomas, R., Barber, K., Sedaghati, N., Zhou, L., Teodorescu, R.","Core tunneling: Variation-aware voltage noise mitigation in GPUs",2016,"Proceedings - International Symposium on High-Performance Computer Architecture","2016-April",, 7446061,"151","162",,1,10.1109/HPCA.2016.7446061,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84965000341&doi=10.1109%2fHPCA.2016.7446061&partnerID=40&md5=ece4e801afa33f5c0ae57e3bd14ae8f5",Conference Paper,Scopus,2-s2.0-84965000341
"Bacha, A., Teodorescu, R.","Authenticache: Harnessing cache ECC for system authentication",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","05-09-December-2015",,,"128","140",,1,10.1145/2830772.2830814,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959913677&doi=10.1145%2f2830772.2830814&partnerID=40&md5=d4fe542540c1ac00baee4568621ed049",Conference Paper,Scopus,2-s2.0-84959913677
"Bacha, A., Teodorescu, R.","Using ECC Feedback to Guide Voltage Speculation in Low-Voltage Processors",2015,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO","2015-January","January", 7011397,"306","318",,3,10.1109/MICRO.2014.54,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937711122&doi=10.1109%2fMICRO.2014.54&partnerID=40&md5=5e1c63af19307bfff132bfa493bf8ac5",Conference Paper,Scopus,2-s2.0-84937711122
"Pan, X., Teodorescu, R.","NVSleep: Using non-volatile memory to enable fast sleep/wakeup of idle cores",2014,"2014 32nd IEEE International Conference on Computer Design, ICCD 2014",,, 6974712,"400","407",,3,10.1109/ICCD.2014.6974712,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84919683626&doi=10.1109%2fICCD.2014.6974712&partnerID=40&md5=4d4ec86246681544051953bae367de9c",Conference Paper,Scopus,2-s2.0-84919683626
"Pan, X., Teodorescu, R.","Using STT-RAM to enable energy-efficient near-threshold chip multiprocessors",2014,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,,,"485","486",,1,10.1145/2628071.2628132,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84907071433&doi=10.1145%2f2628071.2628132&partnerID=40&md5=e5a4495acd0dab75baaaa4d0cf7503bd",Conference Paper,Scopus,2-s2.0-84907071433
"Elango, V., Sedaghati, N., Rastello, F., Pouchet, L.-N., Ramanujam, J., Teodorescu, R., Sadayappan, P.","On using the roofline model with lower bounds on data movement",2014,"ACM Transactions on Architecture and Code Optimization","11","4", 67,"","",,2,10.1145/2693656,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84921320722&doi=10.1145%2f2693656&partnerID=40&md5=143d0d6036beefc038e9b235fc219793",Article,Scopus,2-s2.0-84921320722
"Bacha, A., Teodorescu, R.","Dynamic reduction of voltage margins by leveraging on-chip ECC in itanium II processors",2013,"Proceedings - International Symposium on Computer Architecture",,,,"297","307",,13,10.1145/2485922.2485948,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84881183653&doi=10.1145%2f2485922.2485948&partnerID=40&md5=ef0e605b55152e0ce9c1c6234df1d60d",Conference Paper,Scopus,2-s2.0-84881183653
"Miller, T., Surapaneni, N., Teodorescu, R.","Runtime failure rate targeting for energy-efficient reliability in chip microprocessors",2013,"Concurrency Computation Practice and Experience","25","6",,"790","807",,1,10.1002/cpe.2898,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875363638&doi=10.1002%2fcpe.2898&partnerID=40&md5=33c1de7f2e9d9b12751bcdadf37e05a5",Conference Paper,Scopus,2-s2.0-84875363638
"Miller, T.N., Thomas, R., Pan, X., Teodorescu, R.","VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors",2012,"Proceedings - International Symposium on Computer Architecture",,, 6237022,"249","260",,16,10.1109/ISCA.2012.6237022,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864860187&doi=10.1109%2fISCA.2012.6237022&partnerID=40&md5=1f14c32054e00544a0ce122ad04ab6f3",Conference Paper,Scopus,2-s2.0-84864860187
"Miller, T.N., Pan, X., Thomas, R., Sedaghati, N., Teodorescu, R.","Booster: Reactive core acceleration for mitigating the effects of process variation and application imbalance in low-voltage chips",2012,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 6168942,"27","38",,27,10.1109/HPCA.2012.6168942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860352303&doi=10.1109%2fHPCA.2012.6168942&partnerID=40&md5=e52f821bb84485b7ba5e4bad9071d683",Conference Paper,Scopus,2-s2.0-84860352303
"Miller, T.N., Thomas, R., Teodorescu, R.","Mitigating the effects of process variation in ultra-low voltage chip multiprocessors using dual supply voltages and half-speed units",2012,"IEEE Computer Architecture Letters","11","2", 6104030,"45","48",,10,10.1109/L-CA.2011.36,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860329987&doi=10.1109%2fL-CA.2011.36&partnerID=40&md5=ca5b230cfab92348ba65f77a3cb9c6c2",Article,Scopus,2-s2.0-84860329987
"Sedaghati, N., Thomas, R., Pouchet, L.-N., Teodorescu, R., Sadayappan, P.","StVEC: A vector instruction extension for high performance stencil computation",2011,"Parallel Architectures and Compilation Techniques - Conference Proceedings, PACT",,, 6113836,"276","287",,7,10.1109/PACT.2011.59,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84856540493&doi=10.1109%2fPACT.2011.59&partnerID=40&md5=76787ccdb433c029930e5280541f0dde",Conference Paper,Scopus,2-s2.0-84856540493
"Miller, T., Surapaneni, N., Teodorescu, R.","Flexible error protection for energy efficient reliable architectures",2010,"Proceedings - 22nd International Symposium on Computer Architecture and High Performance Computing, SBAC-PAD 2010",,, 5644930,"1","8",,4,10.1109/SBAC-PAD.2010.37,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78650787387&doi=10.1109%2fSBAC-PAD.2010.37&partnerID=40&md5=852bc7f9c60204e71e22eab8d34f8f32",Conference Paper,Scopus,2-s2.0-78650787387
"Miller, T.N., Thomas, R., Dinan, J., Adcock, B., Teodorescu, R.","Parichute: Generalized turbocode-based error correction for near-threshold caches",2010,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 5695549,"351","362",,24,10.1109/MICRO.2010.28,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79951684278&doi=10.1109%2fMICRO.2010.28&partnerID=40&md5=65a199415a4b9cdfa7dcaea84ac26591",Conference Paper,Scopus,2-s2.0-79951684278
"Teodorescu, R., Torrellas, J.","Variation-aware application scheduling and power management for chip multiprocessors",2008,"Proceedings - International Symposium on Computer Architecture",,, 4556740,"363","374",,188,10.1109/ISCA.2008.40,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-52649107085&doi=10.1109%2fISCA.2008.40&partnerID=40&md5=b05b9d69669d48628e8452d5008cc500",Conference Paper,Scopus,2-s2.0-52649107085
"Sarangi, S.R., Greskamp, B., Teodorescu, R., Nakano, J., Tiwari, A., Torrellas, J.","VARIUS: A model of process variation and resulting timing errors for microarchitects",2008,"IEEE Transactions on Semiconductor Manufacturing","21","1",,"3","13",,204,10.1109/TSM.2007.913186,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-38949186007&doi=10.1109%2fTSM.2007.913186&partnerID=40&md5=734d6eba05f5b2b65d3c0098ee43f63b",Conference Paper,Scopus,2-s2.0-38949186007
"Teodorescu, R., Nakano, J., Tiwari, A., Torrellas, J.","Mitigating parameter variation with dynamic fine-grain body biasing?",2007,"Proceedings of the Annual International Symposium on Microarchitecture, MICRO",,, 4408243,"27","39",,73,10.1109/MICRO.2007.43,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47349093600&doi=10.1109%2fMICRO.2007.43&partnerID=40&md5=5347fedaa47fe347958febffe5e39de4",Conference Paper,Scopus,2-s2.0-47349093600
"Zhou, P., Teodorescu, R., Zhou, Y.","HARD: Hardware-assisted lockset-based race detection",2007,"Proceedings - International Symposium on High-Performance Computer Architecture",,, 4147654,"121","132",,83,10.1109/HPCA.2007.346191,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547665090&doi=10.1109%2fHPCA.2007.346191&partnerID=40&md5=8c2b2652f0ad656120b475c9b140a7be",Conference Paper,Scopus,2-s2.0-34547665090
"Chen, S., Falsafi, B., Gibbons, P.B., Kozuch, M., Mowry, T.C., Teodorescu, R., Ailamaki, A., Fix, L., Ganger, G.R., Lin, B., Schlosser, S.W.","Log-based architectures for general-purpose monitoring of deployed code",2006,"ASID'06: 1st Workshop on Architectural and System Support for Improving Software Dependability",,,,"63","65",,35,10.1145/1181309.1181319,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547192631&doi=10.1145%2f1181309.1181319&partnerID=40&md5=b1146f6bac74949f0060160a1d9ef4e0",Conference Paper,Scopus,2-s2.0-34547192631
"Teodorescu, R., Nakano, J., Torrellas, J.","Swich: A prototype for efficient cache-level checkpointing and rollback",2006,"IEEE Micro","26","5",,"28","40",,18,10.1109/MM.2006.100,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33750388646&doi=10.1109%2fMM.2006.100&partnerID=40&md5=195f0a741b11434cae9f34475710a7d0",Article,Scopus,2-s2.0-33750388646
"Teodorescu, R., Torrellas, J.","Prototyping architectural support for program rollback using FPGAs",2005,"Proceedings - 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2005","2005",, 1508523,"23","32",,8,10.1109/FCCM.2005.55,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33746109315&doi=10.1109%2fFCCM.2005.55&partnerID=40&md5=19cf5ffcdd6874d0dec7e5f2b6689005",Conference Paper,Scopus,2-s2.0-33746109315
"Teodorescu, R., Pandey, R.","Using JIT compilation and configurable runtime systems for efficient deployment of java programs on ubiquitous devices",2001,"Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)","2201",,,"76","95",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945536030&partnerID=40&md5=909ad425b09d780c5de699d5caeb5a07",Article,Scopus,2-s2.0-84945536030
