// Seed: 2887917617
module module_0 #(
    parameter id_4 = 32'd25,
    parameter id_5 = 32'd96
) (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  defparam id_4.id_5 = 1;
endmodule
module module_1 ();
  assign id_1 = 1;
  wire id_2;
  module_0(
      id_2, id_1, id_1
  );
  logic [7:0] id_3;
  assign id_3[1'd0] = 1;
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    input uwire id_4,
    input tri0 id_5,
    input uwire id_6,
    input tri0 id_7,
    output supply1 id_8,
    input supply1 id_9,
    output supply1 id_10,
    output uwire id_11,
    input tri id_12,
    output tri1 id_13,
    input supply1 id_14,
    output supply1 id_15,
    input supply1 id_16,
    input uwire id_17,
    input wor id_18,
    input tri1 id_19,
    output tri1 id_20
);
  tri1 id_22 = id_12 ^ id_6;
endmodule
module module_3 (
    input supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    output supply1 id_3,
    input tri1 id_4,
    output logic id_5,
    input tri id_6,
    input tri0 id_7
);
  always @(1) begin
    id_5 <= 1 == 1'b0;
  end
  notif1 (id_5, id_2, id_1);
  module_2(
      id_2,
      id_0,
      id_3,
      id_0,
      id_6,
      id_4,
      id_1,
      id_6,
      id_3,
      id_0,
      id_3,
      id_3,
      id_6,
      id_3,
      id_2,
      id_3,
      id_0,
      id_7,
      id_7,
      id_6,
      id_3
  );
endmodule
