INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/Bough_woogly_parameterised/Bough_woogly_parameterised.srcs/sources_1/new/Bough_wooley.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module last_fa
INFO: [VRFC 10-311] analyzing module fa
INFO: [VRFC 10-311] analyzing module adder_block
INFO: [VRFC 10-311] analyzing module nand_block
INFO: [VRFC 10-311] analyzing module and_block
INFO: [VRFC 10-311] analyzing module woogh_boogly
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SHUBHAM_KUMAR_JHA/Desktop/HPCES Lab/Bough_woogly_parameterised/Bough_woogly_parameterised.srcs/sim_1/new/test_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bough_wooley_tb
