
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.006099                       # Number of seconds simulated
sim_ticks                                  6099210500                       # Number of ticks simulated
final_tick                                 6099210500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  93086                       # Simulator instruction rate (inst/s)
host_op_rate                                   181027                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               97257950                       # Simulator tick rate (ticks/s)
host_mem_usage                                 707532                       # Number of bytes of host memory used
host_seconds                                    62.71                       # Real time elapsed on the host
sim_insts                                     5837564                       # Number of instructions simulated
sim_ops                                      11352502                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          107968                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           58048                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              166016                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       107968                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         107968                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1687                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              907                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2594                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           17701963                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data            9517297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               27219261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      17701963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          17701963                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          17701963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data           9517297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              27219261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1687.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       907.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 5818                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2594                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2594                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  166016                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   166016                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                235                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                242                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                143                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                165                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                127                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                135                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                117                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               137                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               169                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               192                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               190                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     6099117500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2594                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1920                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      561                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       96                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       13                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          919                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     177.514690                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    111.948324                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    226.431105                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           569     61.92%     61.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          165     17.95%     79.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           66      7.18%     87.05% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           27      2.94%     89.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           25      2.72%     92.71% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           21      2.29%     94.99% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            9      0.98%     95.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      0.98%     96.95% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           28      3.05%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           919                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       107968                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        58048                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 17701963.229503229260                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 9517297.361683122814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1687                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          907                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     65770500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    140466750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     38986.66                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data    154869.63                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                     157599750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                206237250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    12970000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      60755.49                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 79505.49                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                         27.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      27.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.21                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.21                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.02                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1665                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  64.19                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                     2351240.36                       # Average gap between requests
system.mem_ctrl.pageHitRate                     64.19                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2848860                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1483845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10045980                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          105103440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              37310490                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               7523520                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        313706340                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy        216433920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy        1168912560                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy              1863368955                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             305.509861                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            5997629250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE      15588500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       44460000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF    4746212250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    563625000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       41372000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    687952750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3784200                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   2003760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  8475180                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          314695680.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              74691090                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy              22998240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        923939790                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        685604640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         588115020                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy              2624681550                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             430.331360                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            5874658750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      48845000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF      133120000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF    2063082000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN   1785430250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       42537000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN   2026196250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1862667                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1862667                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            205201                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               763269                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  533857                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              91459                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          763269                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             499497                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           263772                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        84489                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     2163441                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1730019                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          4369                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           497                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1630606                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1407                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      6099210500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         12198422                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             298216                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        9691020                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1862667                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1033354                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      11615867                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  414676                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  640                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         11165                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          270                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1629322                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1735                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           12133520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.558223                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.780156                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  2196372     18.10%     18.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   967566      7.97%     26.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  8969582     73.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             12133520                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.152697                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.794449                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1227322                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1739997                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   8043678                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                915185                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 207338                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               16886573                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                721160                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 207338                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  2241859                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  314695                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1971                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   7912549                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1455108                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               16141207                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                357015                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   351                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 555010                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    154                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 532526                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1356                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands            14414093                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              38977208                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28462454                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             15405                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              10047188                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4366905                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 40                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             37                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1281187                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2710811                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2087311                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            300557                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            97346                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   15429760                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 950                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12867822                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            452936                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4078207                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7257600                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            934                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      12133520                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.060518                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.725919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2851995     23.51%     23.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5695228     46.94%     70.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3586297     29.56%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        12133520                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4013355     76.68%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    334      0.01%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     76.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 835593     15.96%     92.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                384818      7.35%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             46126      0.36%      0.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8770739     68.16%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 5451      0.04%     68.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   525      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  806      0.01%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  372      0.00%     68.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 297      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2276517     17.69%     86.27% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1757559     13.66%     99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6627      0.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           2785      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12867822                       # Type of FU issued
system.cpu.iq.rate                           1.054876                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5234142                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.406762                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           43532664                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19478807                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12349309                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               23578                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              31930                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         7659                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18044549                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   11289                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           873471                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       773277                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         2754                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1916                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       419797                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          114                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           387                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 207338                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  162490                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 16694                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            15430710                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            165209                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2710811                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2087311                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                343                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   3828                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 10967                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1916                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          95707                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       123098                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               218805                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12439497                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2163114                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            428325                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      3892657                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1158341                       # Number of branches executed
system.cpu.iew.exec_stores                    1729543                       # Number of stores executed
system.cpu.iew.exec_rate                     1.019763                       # Inst execution rate
system.cpu.iew.wb_sent                       12374091                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12356968                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8603427                       # num instructions producing a value
system.cpu.iew.wb_consumers                  15708450                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.012997                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.547694                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         3725772                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            205844                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     11786216                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.963202                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.903612                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      5036650     42.73%     42.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2146630     18.21%     60.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      4602936     39.05%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     11786216                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5837564                       # Number of instructions committed
system.cpu.commit.committedOps               11352502                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3605048                       # Number of memory references committed
system.cpu.commit.loads                       1937534                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1106007                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       5898                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  11281708                       # Number of committed integer instructions.
system.cpu.commit.function_calls               408331                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        31200      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7709031     67.91%     68.18% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            5414      0.05%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              497      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     68.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             740      0.01%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             278      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            276      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     68.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1935172     17.05%     85.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1665298     14.67%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         2362      0.02%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         2216      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11352502                       # Class of committed instruction
system.cpu.commit.bw_lim_events               4602936                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     22261554                       # The number of ROB reads
system.cpu.rob.rob_writes                    30504779                       # The number of ROB writes
system.cpu.timesIdled                             746                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           64902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5837564                       # Number of Instructions Simulated
system.cpu.committedOps                      11352502                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.089643                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.089643                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.478551                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.478551                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 21821949                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9373306                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      5363                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4913                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2070453                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1643980                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5880026                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.998347                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2917587                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             63908                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.652923                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.998347                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999897                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          23687612                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         23687612                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1201255                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1201255                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1652399                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1652399                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      2853654                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2853654                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2853654                       # number of overall hits
system.cpu.dcache.overall_hits::total         2853654                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        83908                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         83908                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        15401                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15401                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        99309                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          99309                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        99309                       # number of overall misses
system.cpu.dcache.overall_misses::total         99309                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1034187500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1034187500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    351476500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    351476500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   1385664000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1385664000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1385664000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1385664000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1285163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1285163                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1667800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2952963                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2952963                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2952963                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2952963                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.065290                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.065290                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009234                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009234                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.033630                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033630                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.033630                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033630                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12325.255041                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12325.255041                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22821.667424                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22821.667424                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13953.055614                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13953.055614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13953.055614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13953.055614                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5347                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               612                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.736928                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        62137                       # number of writebacks
system.cpu.dcache.writebacks::total             62137                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        34349                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        34349                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1030                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1030                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        35379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35379                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35379                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35379                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        49559                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        49559                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        14371                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        14371                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        63930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        63930                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        63930                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        63930                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    605885000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    605885000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    328947500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    328947500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    934832500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    934832500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    934832500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    934832500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.038562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038562                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008617                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021649                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021649                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021649                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021649                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12225.529167                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12225.529167                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22889.673648                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22889.673648                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14622.751447                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14622.751447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14622.751447                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14622.751447                       # average overall mshr miss latency
system.cpu.dcache.replacements                  63892                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.171762                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1628679                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2466                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            660.453771                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.171762                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.986664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986664                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          223                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          13037042                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         13037042                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1626213                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1626213                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1626213                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1626213                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1626213                       # number of overall hits
system.cpu.icache.overall_hits::total         1626213                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3109                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3109                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         3109                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3109                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3109                       # number of overall misses
system.cpu.icache.overall_misses::total          3109                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    192523999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    192523999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    192523999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    192523999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    192523999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    192523999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1629322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1629322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1629322                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1629322                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1629322                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1629322                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001908                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001908                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001908                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001908                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001908                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001908                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61924.734320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61924.734320                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61924.734320                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61924.734320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61924.734320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61924.734320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1248                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            4                       # number of writebacks
system.cpu.icache.writebacks::total                 4                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          642                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          642                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          642                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          642                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          642                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          642                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2467                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2467                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         2467                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2467                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2467                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2467                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158661999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158661999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158661999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158661999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158661999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158661999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001514                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001514                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001514                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001514                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64313.740981                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64313.740981                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64313.740981                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64313.740981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64313.740981                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64313.740981                       # average overall mshr miss latency
system.cpu.icache.replacements                   1863                       # number of replacements
system.l2bus.snoop_filter.tot_requests         132152                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        65773                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests         2762                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               52016                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         62141                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              3634                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                22                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               13                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              14358                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             14358                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          52017                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         6723                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side       191653                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  198376                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       153408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      8061952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  8215360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               183                       # Total snoops (count)
system.l2bus.snoopTraffic                        9600                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              66417                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041857                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.200263                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    63637     95.81%     95.81% # Request fanout histogram
system.l2bus.snoop_fanout::1                     2780      4.19%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                66417                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy            190358000                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                3.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             6194940                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy           159777498                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.6                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2154.421502                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 128365                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2594                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                49.485351                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1470.436607                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   683.984895                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.358993                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.166988                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.525982                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2574                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2314                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.628418                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses              1029522                       # Number of tag accesses
system.l2cache.tags.data_accesses             1029522                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        62141                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        62141                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data        13654                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total            13654                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst          706                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        49270                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        49976                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst             706                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           62924                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               63630                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            706                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          62924                       # number of overall hits
system.l2cache.overall_hits::total              63630                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          699                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            699                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1688                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         1896                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1688                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           907                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2595                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1688                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          907                       # number of overall misses
system.l2cache.overall_misses::total             2595                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    165710000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    165710000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    147103500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18446000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    165549500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    147103500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    184156000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    331259500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    147103500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    184156000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    331259500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        62141                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        62141                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data        14353                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total        14353                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2394                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        49478                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        51872                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         2394                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        63831                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           66225                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2394                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        63831                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          66225                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.048701                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.048701                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.705096                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.004204                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.036552                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.705096                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.014209                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.039185                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.705096                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.014209                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.039185                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 237067.238913                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 237067.238913                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 87146.623223                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 88682.692308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 87315.137131                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 87146.623223                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 203038.588754                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 127652.986513                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 87146.623223                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 203038.588754                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 127652.986513                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          699                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          699                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1688                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          208                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         1896                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1688                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          907                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2595                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1688                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          907                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2595                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    164312000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    164312000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    143729500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18030000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    161759500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    143729500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    182342000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    326071500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    143729500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    182342000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    326071500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.048701                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.048701                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.705096                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.004204                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.036552                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.705096                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.014209                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.039185                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.705096                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.014209                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.039185                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 235067.238913                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 235067.238913                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 85147.808057                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 86682.692308                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85316.191983                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 85147.808057                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 201038.588754                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 125653.757225                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 85147.808057                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 201038.588754                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 125653.757225                       # average overall mshr miss latency
system.l2cache.replacements                        20                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2614                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests           20                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                1895                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                20                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                699                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               699                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           1895                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         5208                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       166016                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2594                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2594    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2594                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1307000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             6485000                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2158.309427                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2594                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2594                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1472.406252                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   685.903175                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.044934                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.020932                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.065866                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2594                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2334                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.079163                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                44098                       # Number of tag accesses
system.l3cache.tags.data_accesses               44098                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          699                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            699                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1687                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          208                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         1895                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1687                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           907                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2594                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1687                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          907                       # number of overall misses
system.l3cache.overall_misses::total             2594                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data    158021000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total    158021000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    128546500                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16158000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    144704500                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    128546500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    174179000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    302725500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    128546500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    174179000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    302725500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          699                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          699                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1687                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          208                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         1895                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1687                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          907                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2594                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1687                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          907                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2594                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 226067.238913                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 226067.238913                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 76198.280972                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 77682.692308                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 76361.213720                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 76198.280972                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 192038.588754                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 116702.197379                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 76198.280972                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 192038.588754                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 116702.197379                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          699                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          699                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1687                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          208                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         1895                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1687                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          907                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2594                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1687                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          907                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2594                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data    156623000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total    156623000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    125172500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     15742000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    140914500                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    125172500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    172365000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    297537500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    125172500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    172365000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    297537500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 224067.238913                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 224067.238913                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 74198.280972                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75682.692308                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 74361.213720                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 74198.280972                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 190038.588754                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 114702.197379                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 74198.280972                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 190038.588754                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 114702.197379                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2594                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   6099210500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1895                       # Transaction distribution
system.membus.trans_dist::ReadExReq               699                       # Transaction distribution
system.membus.trans_dist::ReadExResp              699                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1895                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         5188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         5188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       166016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       166016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  166016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2594                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2594    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2594                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1297000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6995250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
