// SPDX-License-Identifier: GPL-2.0

//! Contains structures and functions dedicated to the parsing, building and patching of firmwares
//! to be loaded into a given execution unit.

use core::marker::PhantomData;

use kernel::device;
use kernel::firmware;
use kernel::prelude::*;
use kernel::str::CString;
use kernel::transmute::{FromBytes, FromBytesSized};
use radix3::RadixFirmware;
use riscv::RiscvFirmware;
use sec2::Sec2Firmware;

use crate::dma::DmaObject;
use crate::driver::Bar0;
use crate::falcon::FalconFirmware;
use crate::falcon::{sec2::Sec2, Falcon};
use crate::gpu;
use crate::gpu::Chipset;

pub(crate) mod fwsec;
pub(crate) mod radix3;
pub(crate) mod riscv;
pub(crate) mod sec2;

pub(crate) const FIRMWARE_VERSION: &str = "570.144";

trait ElfSectionHeader {
    fn sh_name(&self) -> u32;
    fn sh_offset(&self) -> u64;
    fn sh_size(&self) -> u64;
}

impl ElfSectionHeader for kernel::bindings::elf32_shdr {
    fn sh_name(&self) -> u32 {
        self.sh_name
    }

    fn sh_offset(&self) -> u64 {
        self.sh_offset as u64
    }

    fn sh_size(&self) -> u64 {
        self.sh_size as u64
    }
}

impl ElfSectionHeader for kernel::bindings::elf64_shdr {
    fn sh_name(&self) -> u32 {
        self.sh_name
    }

    fn sh_offset(&self) -> u64 {
        self.sh_offset
    }

    fn sh_size(&self) -> u64 {
        self.sh_size
    }
}

/// Finds and extracts a named section from an ELF file.
///
/// # Parameters
/// - `$elf`: ELF file data as `&[u8]`
/// - `$section_name`: Name of the section to find
/// - `$elf_class`: ELF class identifier (elf32 or elf64)
///
/// # Returns
/// Section data as `&[u8]` if found, `None` if not found or invalid.
///
/// # Safety
/// Uses unsafe pointer operations with bounds and alignment checks.
macro_rules! find_elf_section {
    ($elf:expr, $section_name:expr, $elf_class:ident) => {{
        let elf = $elf;
        let name = $section_name;

        kernel::macros::paste! {
            let ehdr = elf
                .get(0..size_of::<kernel::bindings::[<$elf_class _hdr>]>())
                .map(|slice| slice.as_ptr())
                .filter(|ptr| {
                    ptr.align_offset(align_of::<kernel::bindings::[<$elf_class _hdr>]>()) == 0
                })
                .map(|ptr| {
                    // SAFETY: We have verified that:
                    // 1. The slice contains enough bytes for the header (bounds check above)
                    // 2. The pointer is properly aligned for the header type (alignment check above)
                    // 3. The cast is to the correct ELF header type based on ELF class
                    unsafe { &*ptr.cast::<kernel::bindings::[<$elf_class _hdr>]>() }
                })?;

            let shdr_off = ehdr.e_shoff as usize;
            let shdr_num = ehdr.e_shnum as usize;
            let shdr_size = size_of::<kernel::bindings::[<$elf_class _shdr>]>() * shdr_num;
            let shdrs = elf
                .get(shdr_off..shdr_off + shdr_size)
                .map(|slice| slice.as_ptr())
                .filter(|ptr| {
                    ptr.align_offset(align_of::<kernel::bindings::[<$elf_class _shdr>]>()) == 0
                })
                .map(|ptr| unsafe {
                    core::slice::from_raw_parts(
                        ptr.cast::<kernel::bindings::[<$elf_class _shdr>]>(),
                        shdr_num,
                    )
                })?;

            let strhdr = shdrs.get(ehdr.e_shstrndx as usize)?;

            // Find section by name: iterate through all sections and match names
            shdrs.iter().find_map(|shdr| {
                let name_idx = strhdr.sh_offset() as usize + shdr.sh_name() as usize;

                elf.get(name_idx..)
                    .and_then(|nstr| nstr.get(0..=nstr.iter().position(|b| *b == 0)?))
                    .and_then(|nstr| CStr::from_bytes_with_nul(nstr).ok())
                    .and_then(|c_str| c_str.to_str().ok())
                    .filter(|str| *str == name)
                    .and_then(|_| {
                        let start = shdr.sh_offset() as usize;
                        let size = shdr.sh_size() as usize;
                        elf.get(start..start + size)
                    })
            })
        }
    }};
}

pub(crate) fn elf_section<'a, 'b>(elf: &'a [u8], section_name: &'b str) -> Option<&'a [u8]> {
    // Check ELF magic
    if elf.len() < 5 || &elf[0..4] != b"\x7fELF" {
        return None;
    }

    let class = elf[4];
    match class {
        1 => {
            // ELF32
            find_elf_section!(elf, section_name, elf32)
        }
        2 => {
            // ELF64
            find_elf_section!(elf, section_name, elf64)
        }
        _ => None,
    }
}

fn get_signature_section(chipset: Chipset) -> Result<&'static str> {
    match chipset.arch() {
        gpu::Architecture::Turing => Ok(".fwsignature_tu10x"),
        gpu::Architecture::Ampere => Ok(".fwsignature_ga10x"),
        gpu::Architecture::Hopper => Ok(".fwsignature_gh10x"),
        gpu::Architecture::Ada => Ok(".fwsignature_ad10x"),
        gpu::Architecture::Blackwell => {
            // Distinguish between GB10x and GB20x series
            match chipset {
                // GB10x series: GB100, GB102
                Chipset::GB100 | Chipset::GB102 => Ok(".fwsignature_gb10x"),
                // GB20x series: GB202, GB203, GB205, GB206, GB207
                Chipset::GB202
                | Chipset::GB203
                | Chipset::GB205
                | Chipset::GB206
                | Chipset::GB207 => Ok(".fwsignature_gb20x"),
                // Unsupported Blackwell chips
                _ => Err(ENOTSUPP),
            }
        }
    }
}

/// Resources needed for firmware loading.
///
/// This structure contains all the hardware resources that might be needed
/// for loading firmware across different GPU architectures.
pub(crate) struct FirmwareResources<'a> {
    /// BAR0 register access
    pub bar: &'a Bar0,
    /// SEC2 falcon (required for Turing/Ampere/Ada)
    pub sec2: Option<&'a Falcon<Sec2>>,
    // Future: Add FSP falcon when needed
}

/// Architecture-specific firmware data.
///
/// Different GPU architectures require different firmware components:
/// - SEC2-based architectures (Turing/Ampere/Ada) use booter_load/unload firmware
/// - FSP-based architectures (Hopper/Blackwell) use FMC firmware
#[allow(dead_code)]
pub(crate) enum ArchFirmwareData {
    /// Firmware data for SEC2-based architectures
    Sec2 {
        /// Firmware for loading GSP via SEC2
        booter_load: Sec2Firmware,
        /// Firmware for unloading GSP via SEC2
        booter_unload: Sec2Firmware,
    },
    /// Firmware data for FSP-based architectures
    Fsp {
        /// FMC firmware image data (only the .image section)
        fmc_image: DmaObject,
        /// Full FMC ELF data (for signature extraction)
        fmc_full: DmaObject,
    },
}

/// Structure encapsulating the firmware blobs required for the GPU to operate.
///
/// Contains common firmware components needed by all GPU architectures,
/// with architecture-specific components stored in the `arch_data` field.
pub(crate) struct Firmware {
    /// Common firmware components for all architectures
    pub bootloader: RiscvFirmware,
    pub gsp: RadixFirmware,
    pub gsp_sigs: DmaObject,
    pub gsp_desc: RmRiscvUCodeDesc,

    /// Architecture-specific firmware components
    pub arch_data: ArchFirmwareData,
}

impl Firmware {
    /// Get booter_load firmware for SEC2-based architectures.
    /// Returns None for FSP-based architectures.
    pub(crate) fn booter_load(&self) -> Option<&Sec2Firmware> {
        match &self.arch_data {
            ArchFirmwareData::Sec2 { booter_load, .. } => Some(booter_load),
            ArchFirmwareData::Fsp { .. } => None,
        }
    }

    /// Get booter_unload firmware for SEC2-based architectures.
    /// Returns None for FSP-based architectures.
    #[allow(dead_code)]
    pub(crate) fn booter_unload(&self) -> Option<&Sec2Firmware> {
        match &self.arch_data {
            ArchFirmwareData::Sec2 { booter_unload, .. } => Some(booter_unload),
            ArchFirmwareData::Fsp { .. } => None,
        }
    }

    /// Get FMC data for FSP-based architectures.
    /// Returns (fmc_image, fmc_full) tuple, or None for SEC2-based architectures.
    #[allow(dead_code)]
    pub(crate) fn fmc_data(&self) -> Option<(&DmaObject, &DmaObject)> {
        match &self.arch_data {
            ArchFirmwareData::Sec2 { .. } => None,
            ArchFirmwareData::Fsp {
                fmc_image,
                fmc_full,
            } => Some((fmc_image, fmc_full)),
        }
    }

    /// Get just the FMC image data for FSP-based architectures.
    /// Returns None for SEC2-based architectures.
    #[allow(dead_code)]
    pub(crate) fn fmc_image(&self) -> Option<&DmaObject> {
        match &self.arch_data {
            ArchFirmwareData::Sec2 { .. } => None,
            ArchFirmwareData::Fsp { fmc_image, .. } => Some(fmc_image),
        }
    }

    /// Get the full FMC ELF data for FSP-based architectures.
    /// Returns None for SEC2-based architectures.
    #[allow(dead_code)]
    pub(crate) fn fmc_full(&self) -> Option<&DmaObject> {
        match &self.arch_data {
            ArchFirmwareData::Sec2 { .. } => None,
            ArchFirmwareData::Fsp { fmc_full, .. } => Some(fmc_full),
        }
    }

    fn firmware_path(chipset: Chipset, ver: &str, name: &str) -> Result<CString> {
        let mut chip_name = CString::try_from_fmt(fmt!("{}", chipset))?;
        chip_name.make_ascii_lowercase();

        CString::try_from_fmt(fmt!("nvidia/{}/gsp/{}-{}.bin", &*chip_name, name, ver))
    }

    pub(crate) fn new(
        dev: &device::Device<device::Bound>,
        resources: FirmwareResources<'_>,
        chipset: Chipset,
        ver: &str,
    ) -> Result<Firmware> {
        match chipset.arch() {
            gpu::Architecture::Turing | gpu::Architecture::Ampere | gpu::Architecture::Ada => {
                // SEC2-based architectures
                let sec2 = resources.sec2.ok_or_else(|| {
                    dev_err!(dev, "SEC2 falcon required for chipset {}\n", chipset);
                    EINVAL
                })?;
                Self::load_with_sec2(dev, resources.bar, sec2, chipset, ver)
            }
            gpu::Architecture::Hopper | gpu::Architecture::Blackwell => {
                // FSP-based architectures
                Self::load_with_fsp(dev, chipset, ver)
            }
        }
    }

    /// Load firmware using FSP (Hopper/Blackwell)
    fn load_with_fsp(
        dev: &device::Device<device::Bound>,
        chipset: Chipset,
        ver: &str,
    ) -> Result<Firmware> {
        let request = |name| {
            Self::firmware_path(chipset, ver, name)
                .and_then(|path| firmware::Firmware::request(&path, dev))
        };

        // Load FMC firmware for FSP chain of trust
        let fmc_fw = request("fmc")?;

        // FSP expects only the .image section, not the entire ELF file
        let fmc_image_data = elf_section(fmc_fw.data(), "image").ok_or_else(|| {
            dev_err!(dev, "FMC ELF file missing 'image' section\n");
            EINVAL
        })?;

        // Load GSP firmware (same as SEC2 path)
        let gsp_fw = request("gsp")?;

        let (gsp, gsp_desc) = {
            // Extract the .fwimage section for the GSP firmware
            let data = elf_section(gsp_fw.data(), ".fwimage").ok_or(EINVAL)?;

            let gsp = RadixFirmware::new(dev, ".fwimage", data)?;

            // Extract RISC-V ucode descriptor
            let hdr = data
                .get(0..size_of::<BinHdr>())
                .and_then(BinHdr::from_bytes_copy)
                .ok_or(EINVAL)?;

            let offset = hdr.header_offset as usize;
            let desc = data
                .get(offset..offset + size_of::<RmRiscvUCodeDesc>())
                .and_then(RmRiscvUCodeDesc::from_bytes_copy)
                .ok_or(EINVAL)?;

            (gsp, desc)
        };

        let gsp_sigs_section = get_signature_section(chipset)?;

        let gsp_sigs = elf_section(gsp_fw.data(), gsp_sigs_section)
            .ok_or(EINVAL)
            .and_then(|data| DmaObject::from_data(dev, data))?;

        Ok(Firmware {
            bootloader: request("bootloader").and_then(|fw| RiscvFirmware::new(dev, &fw))?,
            gsp,
            gsp_sigs,
            gsp_desc,
            arch_data: ArchFirmwareData::Fsp {
                fmc_image: DmaObject::from_data(dev, fmc_image_data)?,
                fmc_full: DmaObject::from_data(dev, fmc_fw.data())?,
            },
        })
    }

    /// Load firmware using SEC2 falcon (Turing/Ampere/Ada)
    fn load_with_sec2(
        dev: &device::Device<device::Bound>,
        bar: &Bar0,
        sec2: &Falcon<Sec2>,
        chipset: Chipset,
        ver: &str,
    ) -> Result<Firmware> {
        let request = |name| {
            Self::firmware_path(chipset, ver, name)
                .and_then(|path| firmware::Firmware::request(&path, dev))
        };

        let gsp_fw = request("gsp")?;

        let (gsp, gsp_desc) = {
            // Extract the .fwimage section for the GSP firmware
            let data = elf_section(gsp_fw.data(), ".fwimage").ok_or(EINVAL)?;

            let gsp = RadixFirmware::new(dev, ".fwimage", data)?;

            // Extract RISC-V ucode descriptor
            let hdr = data
                .get(0..size_of::<BinHdr>())
                .and_then(BinHdr::from_bytes_copy)
                .ok_or(EINVAL)?;

            let offset = hdr.header_offset as usize;
            let desc = data
                .get(offset..offset + size_of::<RmRiscvUCodeDesc>())
                .and_then(RmRiscvUCodeDesc::from_bytes_copy)
                .ok_or(EINVAL)?;

            (gsp, desc)
        };

        let gsp_sigs_section = get_signature_section(chipset)?;

        let gsp_sigs = elf_section(gsp_fw.data(), gsp_sigs_section)
            .ok_or(EINVAL)
            .and_then(|data| DmaObject::from_data(dev, data))?;

        Ok(Firmware {
            bootloader: request("bootloader").and_then(|fw| RiscvFirmware::new(dev, &fw))?,
            gsp,
            gsp_sigs,
            gsp_desc,
            arch_data: ArchFirmwareData::Sec2 {
                booter_load: request("booter_load")
                    .and_then(|fw| Sec2Firmware::new(sec2, dev, bar, &fw))?,
                booter_unload: request("booter_unload")
                    .and_then(|fw| Sec2Firmware::new(sec2, dev, bar, &fw))?,
            },
        })
    }
}

/// Structure used to describe some firmwares, notably FWSEC-FRTS.
#[repr(C)]
#[derive(Debug, Clone)]
pub(crate) struct FalconUCodeDescV2 {
    /// Header defined by 'NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC*' in OpenRM.
    hdr: u32,
    /// Stored size of the ucode after the header, compressed or uncompressed
    stored_size: u32,
    /// Uncompressed size of the ucode.  If store_size == uncompressed_size, then the ucode
    /// is not compressed.
    pub(crate) uncompressed_size: u32,
    /// Code entry point
    pub(crate) virtual_entry: u32,
    /// Offset after the code segment at which the Application Interface Table headers are located.
    pub(crate) interface_offset: u32,
    /// Base address at which to load the code segment into 'IMEM'.
    pub(crate) imem_phys_base: u32,
    /// Size in bytes of the code to copy into 'IMEM'.
    pub(crate) imem_load_size: u32,
    /// Virtual 'IMEM' address (i.e. 'tag') at which the code should start.
    pub(crate) imem_virt_base: u32,
    /// Virtual address of secure IMEM segment.
    pub(crate) imem_sec_base: u32,
    /// Size of secure IMEM segment.
    pub(crate) imem_sec_size: u32,
    /// Offset into stored (uncompressed) image at which DMEM begins.
    pub(crate) dmem_offset: u32,
    /// Base address at which to load the data segment into 'DMEM'.
    pub(crate) dmem_phys_base: u32,
    /// Size in bytes of the data to copy into 'DMEM'.
    pub(crate) dmem_load_size: u32,
    /// "Alternate" Size of data to load into IMEM.
    pub(crate) alt_imem_load_size: u32,
    /// "Alternate" Size of data to load into DMEM.
    pub(crate) alt_dmem_load_size: u32,
}

/// Structure used to describe some firmwares, notably FWSEC-FRTS.
#[repr(C)]
#[derive(Debug, Clone)]
pub(crate) struct FalconUCodeDescV3 {
    /// Header defined by `NV_BIT_FALCON_UCODE_DESC_HEADER_VDESC*` in OpenRM.
    hdr: u32,
    /// Stored size of the ucode after the header.
    stored_size: u32,
    /// Offset in `DMEM` at which the signature is expected to be found.
    pub(crate) pkc_data_offset: u32,
    /// Offset after the code segment at which the app headers are located.
    pub(crate) interface_offset: u32,
    /// Base address at which to load the code segment into `IMEM`.
    pub(crate) imem_phys_base: u32,
    /// Size in bytes of the code to copy into `IMEM`.
    pub(crate) imem_load_size: u32,
    /// Virtual `IMEM` address (i.e. `tag`) at which the code should start.
    pub(crate) imem_virt_base: u32,
    /// Base address at which to load the data segment into `DMEM`.
    pub(crate) dmem_phys_base: u32,
    /// Size in bytes of the data to copy into `DMEM`.
    pub(crate) dmem_load_size: u32,
    /// Mask of the falcon engines on which this firmware can run.
    pub(crate) engine_id_mask: u16,
    /// ID of the ucode used to infer a fuse register to validate the signature.
    pub(crate) ucode_id: u8,
    /// Number of signatures in this firmware.
    pub(crate) signature_count: u8,
    /// Versions of the signatures, used to infer a valid signature to use.
    pub(crate) signature_versions: u16,
    _reserved: u16,
}

#[derive(Debug, Clone)]
pub(crate) enum FalconUCodeDesc {
    V2(FalconUCodeDescV2),
    V3(FalconUCodeDescV3),
}

impl FalconUCodeDesc {
    /// Returns the size in bytes of the header.
    pub(crate) fn size(&self) -> usize {
        let hdr = match self {
            FalconUCodeDesc::V2(v2) => v2.hdr,
            FalconUCodeDesc::V3(v3) => v3.hdr,
        };

        const HDR_SIZE_SHIFT: u32 = 16;
        const HDR_SIZE_MASK: u32 = 0xffff0000;
        ((hdr & HDR_SIZE_MASK) >> HDR_SIZE_SHIFT) as usize
    }

    pub(crate) fn imem_load_size(&self) -> u32 {
        match self {
            FalconUCodeDesc::V2(v2) => v2.imem_load_size,
            FalconUCodeDesc::V3(v3) => v3.imem_load_size,
        }
    }

    pub(crate) fn interface_offset(&self) -> u32 {
        match self {
            FalconUCodeDesc::V2(v2) => v2.interface_offset,
            FalconUCodeDesc::V3(v3) => v3.interface_offset,
        }
    }

    pub(crate) fn dmem_load_size(&self) -> u32 {
        match self {
            FalconUCodeDesc::V2(v2) => v2.dmem_load_size,
            FalconUCodeDesc::V3(v3) => v3.dmem_load_size,
        }
    }

    pub(crate) fn pkc_data_offset(&self) -> u32 {
        match self {
            FalconUCodeDesc::V2(_v2) => 0,
            FalconUCodeDesc::V3(v3) => v3.pkc_data_offset,
        }
    }

    pub(crate) fn engine_id_mask(&self) -> u16 {
        match self {
            FalconUCodeDesc::V2(_v2) => 0,
            FalconUCodeDesc::V3(v3) => v3.engine_id_mask,
        }
    }

    pub(crate) fn ucode_id(&self) -> u8 {
        match self {
            FalconUCodeDesc::V2(_v2) => 0,
            FalconUCodeDesc::V3(v3) => v3.ucode_id,
        }
    }

    pub(crate) fn signature_count(&self) -> u8 {
        match self {
            FalconUCodeDesc::V2(_v2) => 0,
            FalconUCodeDesc::V3(v3) => v3.signature_count,
        }
    }

    pub(crate) fn signature_versions(&self) -> u16 {
        match self {
            FalconUCodeDesc::V2(_v2) => 0,
            FalconUCodeDesc::V3(v3) => v3.signature_versions,
        }
    }

    pub(crate) fn imem_phys_base(&self) -> u32 {
        match self {
            FalconUCodeDesc::V2(v2) => v2.imem_phys_base,
            FalconUCodeDesc::V3(v3) => v3.imem_phys_base,
        }
    }

    pub(crate) fn dmem_phys_base(&self) -> u32 {
        match self {
            FalconUCodeDesc::V2(v2) => v2.dmem_phys_base,
            FalconUCodeDesc::V3(v3) => v3.dmem_phys_base,
        }
    }
}

/// Trait implemented by types defining the signed state of a firmware.
trait SignedState {}

/// Type indicating that the firmware must be signed before it can be used.
struct Unsigned;
impl SignedState for Unsigned {}

/// Type indicating that the firmware is signed and ready to be loaded.
struct Signed;
impl SignedState for Signed {}

/// A [`DmaObject`] containing a specific microcode ready to be loaded into a falcon.
///
/// This is module-local and meant for sub-modules to use internally.
///
/// After construction, a firmware is [`Unsigned`], and must generally be patched with a signature
/// before it can be loaded (with an exception for development hardware). The
/// [`Self::patch_signature`] and [`Self::no_patch_signature`] methods are used to transition the
/// firmware to its [`Signed`] state.
struct FirmwareDmaObject<F: FalconFirmware, S: SignedState>(DmaObject, PhantomData<(F, S)>);

/// Trait for signatures to be patched directly into a given firmware.
///
/// This is module-local and meant for sub-modules to use internally.
trait FirmwareSignature<F: FalconFirmware>: AsRef<[u8]> {}

impl<F: FalconFirmware> FirmwareDmaObject<F, Unsigned> {
    /// Patches the firmware at offset `sig_base_img` with `signature`.
    fn patch_signature<S: FirmwareSignature<F>>(
        mut self,
        signature: &S,
        sig_base_img: usize,
    ) -> Result<FirmwareDmaObject<F, Signed>> {
        let signature_bytes = signature.as_ref();
        if sig_base_img + signature_bytes.len() > self.0.size() {
            return Err(EINVAL);
        }

        // SAFETY: We are the only user of this object, so there cannot be any race.
        let dst = unsafe { self.0.start_ptr_mut().add(sig_base_img) };

        // SAFETY: `signature` and `dst` are valid, properly aligned, and do not overlap.
        unsafe {
            core::ptr::copy_nonoverlapping(signature_bytes.as_ptr(), dst, signature_bytes.len())
        };

        Ok(FirmwareDmaObject(self.0, PhantomData))
    }

    /// Mark the firmware as signed without patching it.
    ///
    /// This method is used to explicitly confirm that we do not need to sign the firmware, while
    /// allowing us to continue as if it was. This is typically only needed for development
    /// hardware.
    fn no_patch_signature(self) -> FirmwareDmaObject<F, Signed> {
        FirmwareDmaObject(self.0, PhantomData)
    }
}

#[repr(C)]
#[derive(Debug, Clone)]
struct BinHdr {
    pub bin_magic: u32,
    pub bin_ver: u32,
    pub bin_size: u32,
    pub header_offset: u32,
    pub data_offset: u32,
    pub data_size: u32,
}
unsafe impl FromBytesSized for BinHdr {}

#[repr(C)]
#[derive(Debug, Clone)]
struct HsHeaderV2 {
    pub sig_prod_offset: u32,
    pub sig_prod_size: u32,
    pub patch_loc: u32,
    pub patch_sig: u32,
    pub meta_data_offset: u32,
    pub meta_data_size: u32,
    pub num_sig: u32,
    pub header_offset: u32,
    pub header_size: u32,
}
unsafe impl FromBytesSized for HsHeaderV2 {}

#[repr(C)]
#[derive(Debug, Clone)]
struct HsLoadHeaderV2 {
    pub os_code_offset: u32,
    pub os_code_size: u32,
    pub os_data_offset: u32,
    pub os_data_size: u32,
    pub num_apps: u32,
}
unsafe impl FromBytesSized for HsLoadHeaderV2 {}

#[repr(C)]
#[derive(Debug, Clone)]
struct HsLoadHeaderV2App {
    pub offset: u32,
    pub len: u32,
}
unsafe impl FromBytesSized for HsLoadHeaderV2App {}

#[repr(C)]
#[derive(Debug)]
pub(crate) struct RmRiscvUCodeDesc {
    version: u32,
    bootloader_offset: u32,
    bootloader_size: u32,
    bootloader_param_offset: u32,
    bootloader_param_size: u32,
    riscv_elf_offset: u32,
    riscv_elf_size: u32,
    app_version: u32,
    manifest_offset: u32,
    manifest_size: u32,
    monitor_data_offset: u32,
    monitor_data_size: u32,
    monitor_code_offset: u32,
    monitor_code_size: u32,
}
unsafe impl FromBytesSized for RmRiscvUCodeDesc {}

impl RmRiscvUCodeDesc {
    pub(crate) fn app_version(&self) -> u32 {
        self.app_version
    }
}

pub(crate) struct ModInfoBuilder<const N: usize>(firmware::ModInfoBuilder<N>);

impl<const N: usize> ModInfoBuilder<N> {
    const fn make_entry_file(self, chipset: &str, fw: &str) -> Self {
        ModInfoBuilder(
            self.0
                .new_entry()
                .push("nvidia/")
                .push(chipset)
                .push("/gsp/")
                .push(fw)
                .push("-")
                .push(FIRMWARE_VERSION)
                .push(".bin"),
        )
    }

    const fn make_entry_chipset(self, chipset: &str) -> Self {
        self.make_entry_file(chipset, "booter_load")
            .make_entry_file(chipset, "booter_unload")
            .make_entry_file(chipset, "bootloader")
            .make_entry_file(chipset, "gsp")
    }

    pub(crate) const fn create(
        module_name: &'static kernel::str::CStr,
    ) -> firmware::ModInfoBuilder<N> {
        let mut this = Self(firmware::ModInfoBuilder::new(module_name));
        let mut i = 0;

        while i < gpu::Chipset::NAMES.len() {
            this = this.make_entry_chipset(gpu::Chipset::NAMES[i]);
            i += 1;
        }

        this.0
    }
}
