// Seed: 3828265887
module module_0;
  logic id_1 = -1;
endmodule
module module_1 #(
    parameter id_5 = 32'd24,
    parameter id_7 = 32'd37
) (
    id_1,
    id_2,
    id_3,
    id_4,
    .id_12(_id_5),
    id_6,
    _id_7,
    id_8[~1 : id_5==(id_7**1)],
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input logic [7:0] id_8;
  inout wire _id_7;
  inout wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  output wire _id_5;
  inout wire id_4;
  or primCall (id_10, id_12, id_2, id_3, id_4, id_6, id_8, id_9);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_13;
  logic id_14;
  ;
  assign id_6 = id_3;
  wire id_15;
  assign id_13[-1] = -1;
endmodule
