<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>My Project: CMSIS/device/stm32f10x.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_e7fa9f9ff84ec6f18f923fb2418bfd4b.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_c319213ecf7c211576cfd27cbc9ec2ee.html">device</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f10x.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f10x_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#ifndef __STM32F10x_H</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define __STM32F10x_H</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  </div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/* Uncomment the line below according to the target STM32 device used in your</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">   application </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD) &amp;&amp; !defined (STM32F10X_HD_VL) &amp;&amp; !defined (STM32F10X_XL) &amp;&amp; !defined (STM32F10X_CL) </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">/* #define STM32F10X_LD */</span>     </div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">/* #define STM32F10X_LD_VL */</span>  </div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;  <span class="comment">/* #define STM32F10X_MD */</span>     </div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <span class="comment">/* #define STM32F10X_MD_VL */</span>  </div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  <span class="comment">/* #define STM32F10X_HD */</span>     </div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">/* #define STM32F10X_HD_VL */</span>  </div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="comment">/* #define STM32F10X_XL */</span>     </div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">/* #define STM32F10X_CL */</span>     </div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">/*  Tip: To avoid modifying this file each time you need to switch between these</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">        devices, you can define the device in your toolchain compiler preprocessor.</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> - Low-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">   where the Flash memory density ranges between 16 and 32 Kbytes.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> - Low-density value line devices are STM32F100xx microcontrollers where the Flash</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">   memory density ranges between 16 and 32 Kbytes.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> - Medium-density devices are STM32F101xx, STM32F102xx and STM32F103xx microcontrollers</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">   where the Flash memory density ranges between 64 and 128 Kbytes.</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment"> - Medium-density value line devices are STM32F100xx microcontrollers where the </span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">   Flash memory density ranges between 64 and 128 Kbytes.   </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment"> - High-density devices are STM32F101xx and STM32F103xx microcontrollers where</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">   the Flash memory density ranges between 256 and 512 Kbytes.</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"> - High-density value line devices are STM32F100xx microcontrollers where the </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">   Flash memory density ranges between 256 and 512 Kbytes.   </span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> - XL-density devices are STM32F101xx and STM32F103xx microcontrollers where</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">   the Flash memory density ranges between 512 and 1024 Kbytes.</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> - Connectivity line devices are STM32F105xx and STM32F107xx microcontrollers.</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD) &amp;&amp; !defined (STM32F10X_HD_VL) &amp;&amp; !defined (STM32F10X_XL) &amp;&amp; !defined (STM32F10X_CL)</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor"> #error &quot;Please select first the target STM32F10x device used in your application (in stm32f10x.h file)&quot;</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#if !defined  (USE_STDPERIPH_DRIVER)</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="comment">/*#define USE_STDPERIPH_DRIVER*/</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_STDPERIPH_DRIVER */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#if !defined  HSE_VALUE</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor"> #ifdef STM32F10X_CL   </span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">  #define HSE_VALUE    ((uint32_t)25000000) </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor"> #else </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#gaeafcff4f57440c60e64812dddd13e7cb">  125</a></span>&#160;<span class="preprocessor">  #define HSE_VALUE    ((uint32_t)8000000) </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"> #endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#if !defined  (HSE_STARTUP_TIMEOUT) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#ga68ecbc9b0a1a40a1ec9d18d5e9747c4f">  134</a></span>&#160;<span class="preprocessor">  #define HSE_STARTUP_TIMEOUT    ((uint16_t)0x0500)   </span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSE_STARTUP_TIMEOUT */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#if !defined  (HSI_VALUE)   </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#gaaa8c76e274d0f6dd2cefb5d0b17fbc37">  138</a></span>&#160;<span class="preprocessor">  #define HSI_VALUE    ((uint32_t)8000000) </span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HSI_VALUE */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#ga4c236abf68876febcb304f05ed3bafac">  144</a></span>&#160;<span class="preprocessor">#define __STM32F10X_STDPERIPH_VERSION_MAIN   (0x03) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#ga7ce69a7c755b9d0551e9755d28612cb0">  145</a></span>&#160;<span class="preprocessor">#define __STM32F10X_STDPERIPH_VERSION_SUB1   (0x06) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#ga3ec41777ab08436b801c9c295248a6c7">  146</a></span>&#160;<span class="preprocessor">#define __STM32F10X_STDPERIPH_VERSION_SUB2   (0x03) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#gae0abedef178fde6294fdfd3401ef6e2c">  147</a></span>&#160;<span class="preprocessor">#define __STM32F10X_STDPERIPH_VERSION_RC     (0x00) </span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___library__configuration__section.html#gafb19c8675ea01accc2f8e5f467827328">  148</a></span>&#160;<span class="preprocessor">#define __STM32F10X_STDPERIPH_VERSION        ((__STM32F10X_STDPERIPH_VERSION_MAIN &lt;&lt; 24)\</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="preprocessor">                                             |(__STM32F10X_STDPERIPH_VERSION_SUB1 &lt;&lt; 16)\</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor">                                             |(__STM32F10X_STDPERIPH_VERSION_SUB2 &lt;&lt; 8)\</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="preprocessor">                                             |(__STM32F10X_STDPERIPH_VERSION_RC))</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="preprocessor">#ifdef STM32F10X_XL</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="preprocessor"> #define __MPU_PRESENT             1      </span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">  167</a></span>&#160;<span class="preprocessor"> #define __MPU_PRESENT             0      </span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_XL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gac6a3f185c4640e06443c18b3c8d93f53">  169</a></span>&#160;<span class="preprocessor">#define __CM3_REV                 0x0200  </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">  170</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS          4       </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">  171</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig    0       </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#ga666eb0caeb12ec0e281415592ae89083">  177</a></span>&#160;<span class="preprocessor">typedef enum IRQn</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;{</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/******  Cortex-M3 Processor Exceptions Numbers ***************************************************/</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">  180</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>         = -14,    </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">  181</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>       = -12,    </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">  182</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>               = -11,    </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">  183</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>             = -10,    </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">  184</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                 = -5,     </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">  185</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>           = -4,     </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">  186</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                 = -2,     </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">  187</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                = -1,     </div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/******  STM32 specific Interrupt Numbers *********************************************************/</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">  190</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a>                   = 0,      </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">  191</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a>                    = 1,      </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862">  192</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a>                 = 2,      </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">  193</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>                    = 3,      </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">  194</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a>                  = 4,      </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">  195</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a>                    = 5,      </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">  196</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a>                  = 6,      </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">  197</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a>                  = 7,      </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">  198</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a>                  = 8,      </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">  199</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a>                  = 9,      </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">  200</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a>                  = 10,     </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">  201</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a>          = 11,     </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc">  202</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a>          = 12,     </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23">  203</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a>          = 13,     </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31">  204</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a>          = 14,     </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177">  205</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a>          = 15,     </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0">  206</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a>          = 16,     </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1">  207</a></span>&#160;  <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a>          = 17,     </div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#ifdef STM32F10X_LD</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  ADC1_2_IRQn                 = 18,     </div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  USB_HP_CAN1_TX_IRQn         = 19,     </div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  USB_LP_CAN1_RX0_IRQn        = 20,     </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  CAN1_RX1_IRQn               = 21,     </div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  CAN1_SCE_IRQn               = 22,     </div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  EXTI9_5_IRQn                = 23,     </div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  TIM1_BRK_IRQn               = 24,     </div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  TIM1_UP_IRQn                = 25,     </div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  TIM1_TRG_COM_IRQn           = 26,     </div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  TIM1_CC_IRQn                = 27,     </div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  TIM2_IRQn                   = 28,     </div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  TIM3_IRQn                   = 29,     </div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  I2C1_EV_IRQn                = 31,     </div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  I2C1_ER_IRQn                = 32,     </div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  SPI1_IRQn                   = 35,     </div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  USART1_IRQn                 = 37,     </div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  USART2_IRQn                 = 38,     </div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;  EXTI15_10_IRQn              = 40,     </div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  RTCAlarm_IRQn               = 41,     </div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  USBWakeUp_IRQn              = 42      </div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="preprocessor">#ifdef STM32F10X_LD_VL</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  ADC1_IRQn                   = 18,     </div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  EXTI9_5_IRQn                = 23,     </div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  TIM1_BRK_TIM15_IRQn         = 24,     </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  TIM1_UP_TIM16_IRQn          = 25,     </div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;  TIM1_TRG_COM_TIM17_IRQn     = 26,     </div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  TIM1_CC_IRQn                = 27,     </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  TIM2_IRQn                   = 28,     </div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  TIM3_IRQn                   = 29,     </div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  I2C1_EV_IRQn                = 31,     </div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  I2C1_ER_IRQn                = 32,     </div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  SPI1_IRQn                   = 35,     </div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  USART1_IRQn                 = 37,     </div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  USART2_IRQn                 = 38,     </div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  EXTI15_10_IRQn              = 40,     </div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  RTCAlarm_IRQn               = 41,     </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  CEC_IRQn                    = 42,     </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  TIM6_DAC_IRQn               = 54,     </div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  TIM7_IRQn                   = 55      </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD_VL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor">#ifdef STM32F10X_MD</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  ADC1_2_IRQn                 = 18,     </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  USB_HP_CAN1_TX_IRQn         = 19,     </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  USB_LP_CAN1_RX0_IRQn        = 20,     </div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  CAN1_RX1_IRQn               = 21,     </div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  CAN1_SCE_IRQn               = 22,     </div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  EXTI9_5_IRQn                = 23,     </div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  TIM1_BRK_IRQn               = 24,     </div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  TIM1_UP_IRQn                = 25,     </div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  TIM1_TRG_COM_IRQn           = 26,     </div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  TIM1_CC_IRQn                = 27,     </div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  TIM2_IRQn                   = 28,     </div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  TIM3_IRQn                   = 29,     </div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  TIM4_IRQn                   = 30,     </div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  I2C1_EV_IRQn                = 31,     </div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;  I2C1_ER_IRQn                = 32,     </div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  I2C2_EV_IRQn                = 33,     </div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  I2C2_ER_IRQn                = 34,     </div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  SPI1_IRQn                   = 35,     </div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  SPI2_IRQn                   = 36,     </div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;  USART1_IRQn                 = 37,     </div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  USART2_IRQn                 = 38,     </div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  USART3_IRQn                 = 39,     </div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  EXTI15_10_IRQn              = 40,     </div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  RTCAlarm_IRQn               = 41,     </div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  USBWakeUp_IRQn              = 42      </div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_MD */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="preprocessor">#ifdef STM32F10X_MD_VL</span></div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  ADC1_IRQn                   = 18,     </div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;  EXTI9_5_IRQn                = 23,     </div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  TIM1_BRK_TIM15_IRQn         = 24,     </div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  TIM1_UP_TIM16_IRQn          = 25,     </div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  TIM1_TRG_COM_TIM17_IRQn     = 26,     </div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  TIM1_CC_IRQn                = 27,     </div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  TIM2_IRQn                   = 28,     </div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  TIM3_IRQn                   = 29,     </div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  TIM4_IRQn                   = 30,     </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  I2C1_EV_IRQn                = 31,     </div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  I2C1_ER_IRQn                = 32,     </div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  I2C2_EV_IRQn                = 33,     </div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  I2C2_ER_IRQn                = 34,     </div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  SPI1_IRQn                   = 35,     </div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  SPI2_IRQn                   = 36,     </div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  USART1_IRQn                 = 37,     </div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  USART2_IRQn                 = 38,     </div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  USART3_IRQn                 = 39,     </div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  EXTI15_10_IRQn              = 40,     </div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  RTCAlarm_IRQn               = 41,     </div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;  CEC_IRQn                    = 42,     </div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  TIM6_DAC_IRQn               = 54,     </div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;  TIM7_IRQn                   = 55      </div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_MD_VL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="preprocessor">#ifdef STM32F10X_HD</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  ADC1_2_IRQn                 = 18,     </div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  USB_HP_CAN1_TX_IRQn         = 19,     </div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  USB_LP_CAN1_RX0_IRQn        = 20,     </div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  CAN1_RX1_IRQn               = 21,     </div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  CAN1_SCE_IRQn               = 22,     </div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  EXTI9_5_IRQn                = 23,     </div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;  TIM1_BRK_IRQn               = 24,     </div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  TIM1_UP_IRQn                = 25,     </div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  TIM1_TRG_COM_IRQn           = 26,     </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  TIM1_CC_IRQn                = 27,     </div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  TIM2_IRQn                   = 28,     </div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  TIM3_IRQn                   = 29,     </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  TIM4_IRQn                   = 30,     </div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  I2C1_EV_IRQn                = 31,     </div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  I2C1_ER_IRQn                = 32,     </div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  I2C2_EV_IRQn                = 33,     </div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  I2C2_ER_IRQn                = 34,     </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  SPI1_IRQn                   = 35,     </div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  SPI2_IRQn                   = 36,     </div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  USART1_IRQn                 = 37,     </div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  USART2_IRQn                 = 38,     </div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  USART3_IRQn                 = 39,     </div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  EXTI15_10_IRQn              = 40,     </div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  RTCAlarm_IRQn               = 41,     </div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  USBWakeUp_IRQn              = 42,     </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  TIM8_BRK_IRQn               = 43,     </div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;  TIM8_UP_IRQn                = 44,     </div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  TIM8_TRG_COM_IRQn           = 45,     </div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  TIM8_CC_IRQn                = 46,     </div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  ADC3_IRQn                   = 47,     </div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  FSMC_IRQn                   = 48,     </div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  SDIO_IRQn                   = 49,     </div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;  TIM5_IRQn                   = 50,     </div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  SPI3_IRQn                   = 51,     </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  UART4_IRQn                  = 52,     </div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  UART5_IRQn                  = 53,     </div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  TIM6_IRQn                   = 54,     </div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  TIM7_IRQn                   = 55,     </div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  DMA2_Channel1_IRQn          = 56,     </div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  DMA2_Channel2_IRQn          = 57,     </div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  DMA2_Channel3_IRQn          = 58,     </div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  DMA2_Channel4_5_IRQn        = 59      </div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_HD */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="preprocessor">#ifdef STM32F10X_HD_VL</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  ADC1_IRQn                   = 18,     </div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  EXTI9_5_IRQn                = 23,     </div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  TIM1_BRK_TIM15_IRQn         = 24,     </div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  TIM1_UP_TIM16_IRQn          = 25,     </div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  TIM1_TRG_COM_TIM17_IRQn     = 26,     </div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  TIM1_CC_IRQn                = 27,     </div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  TIM2_IRQn                   = 28,     </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  TIM3_IRQn                   = 29,     </div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  TIM4_IRQn                   = 30,     </div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  I2C1_EV_IRQn                = 31,     </div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  I2C1_ER_IRQn                = 32,     </div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  I2C2_EV_IRQn                = 33,     </div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  I2C2_ER_IRQn                = 34,     </div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  SPI1_IRQn                   = 35,     </div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  SPI2_IRQn                   = 36,     </div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  USART1_IRQn                 = 37,     </div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  USART2_IRQn                 = 38,     </div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  USART3_IRQn                 = 39,     </div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  EXTI15_10_IRQn              = 40,     </div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  RTCAlarm_IRQn               = 41,     </div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  CEC_IRQn                    = 42,     </div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  TIM12_IRQn                  = 43,     </div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  TIM13_IRQn                  = 44,     </div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  TIM14_IRQn                  = 45,     </div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  TIM5_IRQn                   = 50,     </div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  SPI3_IRQn                   = 51,     </div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  UART4_IRQn                  = 52,     </div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  UART5_IRQn                  = 53,     </div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  TIM6_DAC_IRQn               = 54,     </div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  TIM7_IRQn                   = 55,     </div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  DMA2_Channel1_IRQn          = 56,     </div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  DMA2_Channel2_IRQn          = 57,     </div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  DMA2_Channel3_IRQn          = 58,     </div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  DMA2_Channel4_5_IRQn        = 59,     </div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  DMA2_Channel5_IRQn          = 60      </div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_HD_VL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="preprocessor">#ifdef STM32F10X_XL</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  ADC1_2_IRQn                 = 18,     </div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  USB_HP_CAN1_TX_IRQn         = 19,     </div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  USB_LP_CAN1_RX0_IRQn        = 20,     </div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  CAN1_RX1_IRQn               = 21,     </div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  CAN1_SCE_IRQn               = 22,     </div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  EXTI9_5_IRQn                = 23,     </div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  TIM1_BRK_TIM9_IRQn          = 24,     </div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  TIM1_UP_TIM10_IRQn          = 25,     </div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  TIM1_TRG_COM_TIM11_IRQn     = 26,     </div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  TIM1_CC_IRQn                = 27,     </div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  TIM2_IRQn                   = 28,     </div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  TIM3_IRQn                   = 29,     </div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  TIM4_IRQn                   = 30,     </div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  I2C1_EV_IRQn                = 31,     </div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  I2C1_ER_IRQn                = 32,     </div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  I2C2_EV_IRQn                = 33,     </div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  I2C2_ER_IRQn                = 34,     </div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  SPI1_IRQn                   = 35,     </div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  SPI2_IRQn                   = 36,     </div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  USART1_IRQn                 = 37,     </div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  USART2_IRQn                 = 38,     </div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  USART3_IRQn                 = 39,     </div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  EXTI15_10_IRQn              = 40,     </div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  RTCAlarm_IRQn               = 41,     </div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  USBWakeUp_IRQn              = 42,     </div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  TIM8_BRK_TIM12_IRQn         = 43,     </div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  TIM8_UP_TIM13_IRQn          = 44,     </div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  TIM8_TRG_COM_TIM14_IRQn     = 45,     </div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  TIM8_CC_IRQn                = 46,     </div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  ADC3_IRQn                   = 47,     </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  FSMC_IRQn                   = 48,     </div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  SDIO_IRQn                   = 49,     </div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  TIM5_IRQn                   = 50,     </div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  SPI3_IRQn                   = 51,     </div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;  UART4_IRQn                  = 52,     </div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  UART5_IRQn                  = 53,     </div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  TIM6_IRQn                   = 54,     </div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  TIM7_IRQn                   = 55,     </div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  DMA2_Channel1_IRQn          = 56,     </div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  DMA2_Channel2_IRQn          = 57,     </div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  DMA2_Channel3_IRQn          = 58,     </div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  DMA2_Channel4_5_IRQn        = 59      </div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_XL */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  ADC1_2_IRQn                 = 18,     </div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  CAN1_TX_IRQn                = 19,     </div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  CAN1_RX0_IRQn               = 20,     </div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  CAN1_RX1_IRQn               = 21,     </div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;  CAN1_SCE_IRQn               = 22,     </div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  EXTI9_5_IRQn                = 23,     </div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  TIM1_BRK_IRQn               = 24,     </div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  TIM1_UP_IRQn                = 25,     </div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  TIM1_TRG_COM_IRQn           = 26,     </div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  TIM1_CC_IRQn                = 27,     </div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  TIM2_IRQn                   = 28,     </div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  TIM3_IRQn                   = 29,     </div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  TIM4_IRQn                   = 30,     </div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  I2C1_EV_IRQn                = 31,     </div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  I2C1_ER_IRQn                = 32,     </div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  I2C2_EV_IRQn                = 33,     </div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  I2C2_ER_IRQn                = 34,     </div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  SPI1_IRQn                   = 35,     </div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  SPI2_IRQn                   = 36,     </div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;  USART1_IRQn                 = 37,     </div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;  USART2_IRQn                 = 38,     </div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  USART3_IRQn                 = 39,     </div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  EXTI15_10_IRQn              = 40,     </div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  RTCAlarm_IRQn               = 41,     </div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  OTG_FS_WKUP_IRQn            = 42,     </div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  TIM5_IRQn                   = 50,     </div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  SPI3_IRQn                   = 51,     </div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  UART4_IRQn                  = 52,     </div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  UART5_IRQn                  = 53,     </div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  TIM6_IRQn                   = 54,     </div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  TIM7_IRQn                   = 55,     </div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  DMA2_Channel1_IRQn          = 56,     </div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  DMA2_Channel2_IRQn          = 57,     </div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  DMA2_Channel3_IRQn          = 58,     </div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  DMA2_Channel4_IRQn          = 59,     </div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  DMA2_Channel5_IRQn          = 60,     </div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  ETH_IRQn                    = 61,     </div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  ETH_WKUP_IRQn               = 62,     </div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  CAN2_TX_IRQn                = 63,     </div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  CAN2_RX0_IRQn               = 64,     </div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  CAN2_RX1_IRQn               = 65,     </div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;  CAN2_SCE_IRQn               = 66,     </div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  OTG_FS_IRQn                 = 67      </div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;} <a class="code" href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="core__cm3_8h.html">core_cm3.h</a>&quot;</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="system__stm32f10x_8h.html">system_stm32f10x.h</a>&quot;</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group___exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">  497</a></span>&#160;<span class="keyword">typedef</span> int32_t  <a class="code" href="group___exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">s32</a>;</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group___exported__types.html#gaa980e2c02ba2305e0f489d5650655425">  498</a></span>&#160;<span class="keyword">typedef</span> int16_t <a class="code" href="group___exported__types.html#gaa980e2c02ba2305e0f489d5650655425">s16</a>;</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga9e382f207c65ca13ab4ae98363aeda80">  499</a></span>&#160;<span class="keyword">typedef</span> int8_t  <a class="code" href="group___exported__types.html#ga9e382f207c65ca13ab4ae98363aeda80">s8</a>;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group___exported__types.html#gad97679599f3791409523fdb1c6156a28">  501</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> int32_t <a class="code" href="group___exported__types.html#gad97679599f3791409523fdb1c6156a28">sc32</a>;  </div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga66ab742a0751bb4e7661b8e874f2ddda">  502</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> int16_t <a class="code" href="group___exported__types.html#ga66ab742a0751bb4e7661b8e874f2ddda">sc16</a>;  </div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">  503</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> int8_t <a class="code" href="group___exported__types.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">sc8</a>;   </div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga476e2cb441f8e689433350ae2eeee510">  505</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> int32_t  <a class="code" href="group___exported__types.html#ga476e2cb441f8e689433350ae2eeee510">vs32</a>;</div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga19c9450d60abff7c6d3d35f31c10f83e">  506</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> int16_t  <a class="code" href="group___exported__types.html#ga19c9450d60abff7c6d3d35f31c10f83e">vs16</a>;</div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga9e5a203f00d2906af9466f68b4e72277">  507</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> int8_t   <a class="code" href="group___exported__types.html#ga9e5a203f00d2906af9466f68b4e72277">vs8</a>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group___exported__types.html#gaec1d22666cf030b79051e5daa372fbc8">  509</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> int32_t <a class="code" href="group___exported__types.html#gaec1d22666cf030b79051e5daa372fbc8">vsc32</a>;  </div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga369ae0177b957e5afa7c1e62312f97c3">  510</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> int16_t <a class="code" href="group___exported__types.html#ga369ae0177b957e5afa7c1e62312f97c3">vsc16</a>;  </div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga47463bcded079ac61d5da46aff497803">  511</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> int8_t <a class="code" href="group___exported__types.html#ga47463bcded079ac61d5da46aff497803">vsc8</a>;   </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="group___exported__types.html#gafaa62991928fb9fb18ff0db62a040aba">  513</a></span>&#160;<span class="keyword">typedef</span> uint32_t  <a class="code" href="group___exported__types.html#gafaa62991928fb9fb18ff0db62a040aba">u32</a>;</div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="group___exported__types.html#gace9d960e74685e2cd84b36132dbbf8aa">  514</a></span>&#160;<span class="keyword">typedef</span> uint16_t <a class="code" href="group___exported__types.html#gace9d960e74685e2cd84b36132dbbf8aa">u16</a>;</div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga92c50087ca0e64fa93fc59402c55f8ca">  515</a></span>&#160;<span class="keyword">typedef</span> uint8_t  <a class="code" href="group___exported__types.html#ga92c50087ca0e64fa93fc59402c55f8ca">u8</a>;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga5b628e6a05856ff67e535fa391a57683">  517</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> uint32_t <a class="code" href="group___exported__types.html#ga5b628e6a05856ff67e535fa391a57683">uc32</a>;  </div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="group___exported__types.html#gabc715ea3779494b5a4f53173a397f7cb">  518</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> uint16_t <a class="code" href="group___exported__types.html#gabc715ea3779494b5a4f53173a397f7cb">uc16</a>;  </div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="group___exported__types.html#gac74022c74a461f810e0d4fdc9bfea480">  519</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">const</span> uint8_t <a class="code" href="group___exported__types.html#gac74022c74a461f810e0d4fdc9bfea480">uc8</a>;   </div><div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga0cd21c4793673b69ecd5fd673353a145">  521</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t  <a class="code" href="group___exported__types.html#ga0cd21c4793673b69ecd5fd673353a145">vu32</a>;</div><div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga93d1a6b3dcfdded10a7b15548679fe0a">  522</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="group___exported__types.html#ga93d1a6b3dcfdded10a7b15548679fe0a">vu16</a>;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga4a8fa9a2b4796540a6d65a04eb18e111">  523</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  <a class="code" href="group___exported__types.html#ga4a8fa9a2b4796540a6d65a04eb18e111">vu8</a>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga2e08e321a35a55e72c5b3a507e76371f">  525</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="group___exported__types.html#ga2e08e321a35a55e72c5b3a507e76371f">vuc32</a>;  </div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga7f6037565f0caa27727c8b871daf0d56">  526</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint16_t <a class="code" href="group___exported__types.html#ga7f6037565f0caa27727c8b871daf0d56">vuc16</a>;  </div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="group___exported__types.html#gab0ec90ac9b2c5864755998c8d37c264a">  527</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint8_t <a class="code" href="group___exported__types.html#gab0ec90ac9b2c5864755998c8d37c264a">vuc8</a>;   </div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">  529</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> = 0, <a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a> = !<a class="code" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>} <a class="code" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>, <a class="code" href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">  531</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a> = 0, <a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a> = !<a class="code" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>} <a class="code" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">  532</a></span>&#160;<span class="preprocessor">#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">  534</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a> = 0, <a class="code" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a> = !<a class="code" href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a>} <a class="code" href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a>;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga7e69dacd5c3b950b5b1786d7336b30d3">  537</a></span>&#160;<span class="preprocessor">#define HSEStartUp_TimeOut   HSE_STARTUP_TIMEOUT</span></div><div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="group___exported__types.html#gab12a1abe6dd0001e7a0487a8b175b28c">  538</a></span>&#160;<span class="preprocessor">#define HSE_Value            HSE_VALUE</span></div><div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="group___exported__types.html#ga5718ca1fe0825cdbebb466886cfb5016">  539</a></span>&#160;<span class="preprocessor">#define HSI_Value            HSI_VALUE</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  552</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;{</div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  554</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">  555</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">CR1</a>;</div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">  556</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">CR2</a>;</div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">  557</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">SMPR1</a>;</div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">  558</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">SMPR2</a>;</div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">  559</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">JOFR1</a>;</div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">  560</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">JOFR2</a>;</div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">  561</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">JOFR3</a>;</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">  562</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">JOFR4</a>;</div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">  563</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">HTR</a>;</div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">  564</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">LTR</a>;</div><div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">  565</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">SQR1</a>;</div><div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">  566</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">SQR2</a>;</div><div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">  567</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">SQR3</a>;</div><div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">  568</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">JSQR</a>;</div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">  569</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">JDR1</a>;</div><div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">  570</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">JDR2</a>;</div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">  571</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">JDR3</a>;</div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">  572</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">JDR4</a>;</div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  573</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html">  580</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;{</div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  582</a></span>&#160;  uint32_t  <a class="code" href="struct_b_k_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;</div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aa65308ed0a581d7e41f22beb05d61e97">  583</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#aa65308ed0a581d7e41f22beb05d61e97">DR1</a>;</div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a8249a3955aace28d92109b391311eb30">  584</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;</div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aedc8dc6401c19fe52847927cb440fd72">  585</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#aedc8dc6401c19fe52847927cb440fd72">DR2</a>;</div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a5573848497a716a9947fd87487709feb">  586</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;</div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ab5177f3cf6e5b95e1ed5bbe4d02f63a4">  587</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#ab5177f3cf6e5b95e1ed5bbe4d02f63a4">DR3</a>;</div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">  588</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;</div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ac8213f98fc01d7b25f1f9206713748ee">  589</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#ac8213f98fc01d7b25f1f9206713748ee">DR4</a>;</div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aa0223808025f5bf9c056185038c9d545">  590</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a>;</div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a4b63234b8f0828d5f419e62666c3e57e">  591</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a4b63234b8f0828d5f419e62666c3e57e">DR5</a>;</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#abd36010ac282682d1f3c641b183b1b6f">  592</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;</div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a08e4e6adb1ad41ab3e6206d504d12a86">  593</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a08e4e6adb1ad41ab3e6206d504d12a86">DR6</a>;</div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">  594</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;</div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a06a28050d920bd807099be629c03cdbe">  595</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a06a28050d920bd807099be629c03cdbe">DR7</a>;</div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ab1820c97e368d349f5f4121f015d9fab">  596</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#ab1820c97e368d349f5f4121f015d9fab">RESERVED7</a>;</div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ab824e6817b1dce0ca88b92bd0d823d33">  597</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#ab824e6817b1dce0ca88b92bd0d823d33">DR8</a>;</div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">  598</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a>;</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a585da2952a7684ba33a2eac24110e7df">  599</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a585da2952a7684ba33a2eac24110e7df">DR9</a>;</div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ad8b1fadb520f7a200ee0046e110edc79">  600</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#ad8b1fadb520f7a200ee0046e110edc79">RESERVED9</a>;</div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a4471cf81dc53466010db99faaecb5287">  601</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a4471cf81dc53466010db99faaecb5287">DR10</a>;</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ad68efe7a323ac2fcb823a26c0c51445b">  602</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#ad68efe7a323ac2fcb823a26c0c51445b">RESERVED10</a>; </div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a285d36c479b3a885f8706dd0286ddd15">  603</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a285d36c479b3a885f8706dd0286ddd15">RTCCR</a>;</div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a11e504ee49142f46dcc67740ae9235e5">  604</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a11e504ee49142f46dcc67740ae9235e5">RESERVED11</a>;</div><div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a209306c97bdd3e9b6aeb9eee6a485a0e">  605</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a209306c97bdd3e9b6aeb9eee6a485a0e">CR</a>;</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a2f133f27cf624e76a2ac1092ab5789f7">  606</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a2f133f27cf624e76a2ac1092ab5789f7">RESERVED12</a>;</div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ab5d0eeb11a728846c639375a18225d1f">  607</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#ab5d0eeb11a728846c639375a18225d1f">CSR</a>;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a49f46b7ea739fed0bce4806088ad1cfd">  608</a></span>&#160;  uint16_t  RESERVED13[5];</div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a75ab8df0c1cd1489c6d3e09ececeb8dd">  609</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a75ab8df0c1cd1489c6d3e09ececeb8dd">DR11</a>;</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a1841fa0366924d522d6ac880fb14d766">  610</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a1841fa0366924d522d6ac880fb14d766">RESERVED14</a>;</div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a604f2e9501624499b72450014455ce55">  611</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a604f2e9501624499b72450014455ce55">DR12</a>;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a3bc647fdf53cc36c82609f91e2987169">  612</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a3bc647fdf53cc36c82609f91e2987169">RESERVED15</a>;</div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a53832270232ce51f944ac1cbe98ad7c6">  613</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a53832270232ce51f944ac1cbe98ad7c6">DR13</a>;</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a9a666312c4add3bb9bb5e7196a0e7ae1">  614</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a9a666312c4add3bb9bb5e7196a0e7ae1">RESERVED16</a>;</div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a1ba62494e0a0ef20e571419054ef03dd">  615</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a1ba62494e0a0ef20e571419054ef03dd">DR14</a>;</div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a9d3cd0676dc09a0a249683c075be3d4e">  616</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a9d3cd0676dc09a0a249683c075be3d4e">RESERVED17</a>;</div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a55a66a8c38e6e89549654b64358fd538">  617</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a55a66a8c38e6e89549654b64358fd538">DR15</a>;</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a44d7446a23568136b9e32ebdfd756d07">  618</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a44d7446a23568136b9e32ebdfd756d07">RESERVED18</a>;</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a8c259c76aa7c5c6d32f260b2524a8539">  619</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a8c259c76aa7c5c6d32f260b2524a8539">DR16</a>;</div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a5552e97d80fc1a5bd195a9c81b270ffc">  620</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a5552e97d80fc1a5bd195a9c81b270ffc">RESERVED19</a>;</div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a599714eadf0aaafe1882f7d7a0fea6a9">  621</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a599714eadf0aaafe1882f7d7a0fea6a9">DR17</a>;</div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a65a042227651725c9800b80cfb990b8b">  622</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a65a042227651725c9800b80cfb990b8b">RESERVED20</a>;</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ad9d6f7034f8a16951f9c73df3f0b1bd8">  623</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#ad9d6f7034f8a16951f9c73df3f0b1bd8">DR18</a>;</div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ae26a65f4079b1f3af0490c463e6f6e90">  624</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#ae26a65f4079b1f3af0490c463e6f6e90">RESERVED21</a>;</div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a2871ebf13ba9ea27990b296ce7f5de5b">  625</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a2871ebf13ba9ea27990b296ce7f5de5b">DR19</a>;</div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#add813241440bbde365cb973eaf455005">  626</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#add813241440bbde365cb973eaf455005">RESERVED22</a>;</div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a45926440938c58aaab265f7db002b902">  627</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a45926440938c58aaab265f7db002b902">DR20</a>;</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ae5c41692f752745266ccca2d387c9fe0">  628</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#ae5c41692f752745266ccca2d387c9fe0">RESERVED23</a>;</div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#af16fefe0833a10190c32a8ad40ca6cb2">  629</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#af16fefe0833a10190c32a8ad40ca6cb2">DR21</a>;</div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a2582237911ae4c86023ba1d1fefdd8d4">  630</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a2582237911ae4c86023ba1d1fefdd8d4">RESERVED24</a>;</div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#abf434e117970ebbab365154f02af7da8">  631</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#abf434e117970ebbab365154f02af7da8">DR22</a>;</div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a852ca927e6a2683330c876f1892865cf">  632</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a852ca927e6a2683330c876f1892865cf">RESERVED25</a>;</div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#add722d1191a9e34702a39429dd2f865c">  633</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#add722d1191a9e34702a39429dd2f865c">DR23</a>;</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a71cc8e8590e6c0c113ce6e31aec2fb44">  634</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a71cc8e8590e6c0c113ce6e31aec2fb44">RESERVED26</a>;</div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a99688831d3822b83398312b01c3ec258">  635</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a99688831d3822b83398312b01c3ec258">DR24</a>;</div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ad75d1d20ef8b2616f263643e655d6f2b">  636</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#ad75d1d20ef8b2616f263643e655d6f2b">RESERVED27</a>;</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a49490a2c7d43e886dca35608d97d14ac">  637</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a49490a2c7d43e886dca35608d97d14ac">DR25</a>;</div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ac7d212a780d78f527fb1bfc9ef23c0fa">  638</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#ac7d212a780d78f527fb1bfc9ef23c0fa">RESERVED28</a>;</div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ab5310566f631a96dfbf0ede25946f9a9">  639</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#ab5310566f631a96dfbf0ede25946f9a9">DR26</a>;</div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ab7ef071e9a478ee2dfc7705865637ef4">  640</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#ab7ef071e9a478ee2dfc7705865637ef4">RESERVED29</a>;</div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a3bcb536cbf77592e325a084127dc3060">  641</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a3bcb536cbf77592e325a084127dc3060">DR27</a>;</div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a882697d7d475745113cad1618c7e6894">  642</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a882697d7d475745113cad1618c7e6894">RESERVED30</a>;</div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ac3c4feb19df27819aab03c46d73b896c">  643</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#ac3c4feb19df27819aab03c46d73b896c">DR28</a>;</div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aae3cebbf561b6e383095bb41e85ab763">  644</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#aae3cebbf561b6e383095bb41e85ab763">RESERVED31</a>;</div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aa7bada347274848d737871a2ddc9f481">  645</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#aa7bada347274848d737871a2ddc9f481">DR29</a>;</div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ab2fc328837081814a7ea0f0bcf7b2aaa">  646</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#ab2fc328837081814a7ea0f0bcf7b2aaa">RESERVED32</a>;</div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aa6387bcbe62f717b0e37366c48dab457">  647</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#aa6387bcbe62f717b0e37366c48dab457">DR30</a>;</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#aeb3efe14994988d7b05b1ad77d95630a">  648</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#aeb3efe14994988d7b05b1ad77d95630a">RESERVED33</a>; </div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a8af86f5c3501f5422797c0f8afe0096b">  649</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a8af86f5c3501f5422797c0f8afe0096b">DR31</a>;</div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a3474831c43152fee3dd2cf4830af0b8f">  650</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a3474831c43152fee3dd2cf4830af0b8f">RESERVED34</a>;</div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#adf29631ebd592792efb61596eeb650f3">  651</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#adf29631ebd592792efb61596eeb650f3">DR32</a>;</div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a521726b7cee0c721e6f377ee313af3e7">  652</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a521726b7cee0c721e6f377ee313af3e7">RESERVED35</a>;</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#afed9672b74957ee6d363476a055b9927">  653</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#afed9672b74957ee6d363476a055b9927">DR33</a>;</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a45086e7b6489ac1c18a102636e501dec">  654</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a45086e7b6489ac1c18a102636e501dec">RESERVED36</a>;</div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a1fd71bd019357229983f9ee9e5c750d1">  655</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a1fd71bd019357229983f9ee9e5c750d1">DR34</a>;</div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a654d2cb82e69dc8cc3be486f9778b265">  656</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a654d2cb82e69dc8cc3be486f9778b265">RESERVED37</a>;</div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a473b998e271d161c937be8bedab7a9f3">  657</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a473b998e271d161c937be8bedab7a9f3">DR35</a>;</div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a4a81c003c1fdaa447f836a747abdc9a0">  658</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a4a81c003c1fdaa447f836a747abdc9a0">RESERVED38</a>;</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a09ef44caff66e705620f2e1a2d3d3552">  659</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a09ef44caff66e705620f2e1a2d3d3552">DR36</a>;</div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a302a15358c38b9f95a3b42324ef69c0c">  660</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a302a15358c38b9f95a3b42324ef69c0c">RESERVED39</a>;</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#afa093157187322401e8e17093bcfa545">  661</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#afa093157187322401e8e17093bcfa545">DR37</a>;</div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a1e39356a3b672bcff49f21474813a583">  662</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a1e39356a3b672bcff49f21474813a583">RESERVED40</a>;</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ad08d58dbd2ba0963ddab0d07789596ba">  663</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#ad08d58dbd2ba0963ddab0d07789596ba">DR38</a>;</div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a4c3e667ebf8c46e0925bce6e101a629c">  664</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a4c3e667ebf8c46e0925bce6e101a629c">RESERVED41</a>;</div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a93371b88865c67d79daf0161653679a0">  665</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a93371b88865c67d79daf0161653679a0">DR39</a>;</div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a1fc561e78283b2c81e5fa91c790cc5cd">  666</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a1fc561e78283b2c81e5fa91c790cc5cd">RESERVED42</a>;</div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ad2366b271d28078fa93efead6aca2dc3">  667</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#ad2366b271d28078fa93efead6aca2dc3">DR40</a>;</div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a28f1399dcbc968918abbfdad408c8896">  668</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a28f1399dcbc968918abbfdad408c8896">RESERVED43</a>;</div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a5c77c72b43c7dcefa5eb276fc6fe652d">  669</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#a5c77c72b43c7dcefa5eb276fc6fe652d">DR41</a>;</div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a7c1247e912553004e9c9847e4f1d6e99">  670</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a7c1247e912553004e9c9847e4f1d6e99">RESERVED44</a>;</div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#ad8e372bc27745d37519023a8de052633">  671</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_b_k_p___type_def.html#ad8e372bc27745d37519023a8de052633">DR42</a>;</div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="struct_b_k_p___type_def.html#a0a6e66b917f0e38abf2c809b37379f0b">  672</a></span>&#160;  uint16_t  <a class="code" href="struct_b_k_p___type_def.html#a0a6e66b917f0e38abf2c809b37379f0b">RESERVED45</a>;    </div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;} <a class="code" href="struct_b_k_p___type_def.html">BKP_TypeDef</a>;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  </div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="struct_c_a_n___tx_mail_box___type_def.html">  679</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;{</div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="struct_c_a_n___tx_mail_box___type_def.html#a6921aa1c578a7d17c6e0eb33a73b6630">  681</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#a6921aa1c578a7d17c6e0eb33a73b6630">TIR</a>;</div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="struct_c_a_n___tx_mail_box___type_def.html#aed87bed042dd9523ce086119a3bab0ea">  682</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#aed87bed042dd9523ce086119a3bab0ea">TDTR</a>;</div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="struct_c_a_n___tx_mail_box___type_def.html#aded1359e1a32512910bff534d57ade68">  683</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#aded1359e1a32512910bff534d57ade68">TDLR</a>;</div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="struct_c_a_n___tx_mail_box___type_def.html#a90f7c1cf22683459c632d6040366eddf">  684</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html#a90f7c1cf22683459c632d6040366eddf">TDHR</a>;</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;} <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a>;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">  691</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;{</div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a0acc8eb90b17bef5b9e03c7ddaacfb0b">  693</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a0acc8eb90b17bef5b9e03c7ddaacfb0b">RIR</a>;</div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a9563d8a88d0db403b8357331bea83a2e">  694</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a9563d8a88d0db403b8357331bea83a2e">RDTR</a>;</div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#ae1c569688eedd49219cd505b9c22121b">  695</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#ae1c569688eedd49219cd505b9c22121b">RDLR</a>;</div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a7f11f42ba9d3bc5cd4a4f5ea0214608e">  696</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a7f11f42ba9d3bc5cd4a4f5ea0214608e">RDHR</a>;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;} <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a>;</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;</div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="struct_c_a_n___filter_register___type_def.html">  703</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;{</div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="struct_c_a_n___filter_register___type_def.html#a92036953ac673803fe001d843fea508b">  705</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___filter_register___type_def.html#a92036953ac673803fe001d843fea508b">FR1</a>;</div><div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="struct_c_a_n___filter_register___type_def.html#a7f7d80b45b7574463d7030fc8a464582">  706</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___filter_register___type_def.html#a7f7d80b45b7574463d7030fc8a464582">FR2</a>;</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;} <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a>;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;</div><div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html">  713</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;{</div><div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">  715</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;</div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#acdd4c1b5466be103fb2bb2a225b1d3a9">  716</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#acdd4c1b5466be103fb2bb2a225b1d3a9">MSR</a>;</div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a87e3001757a0cd493785f1f3337dd0e8">  717</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#a87e3001757a0cd493785f1f3337dd0e8">TSR</a>;</div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#accf4141cee239380d0ad4634ee21dbf6">  718</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#accf4141cee239380d0ad4634ee21dbf6">RF0R</a>;</div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a02b589bb589df4f39e549dca4d5abb08">  719</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#a02b589bb589df4f39e549dca4d5abb08">RF1R</a>;</div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">  720</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">IER</a>;</div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a2b39f943954e0e7d177b511d9074a0b7">  721</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#a2b39f943954e0e7d177b511d9074a0b7">ESR</a>;</div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a5c0fcd3e7b4c59ab1dd68f6bd8f74e07">  722</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#a5c0fcd3e7b4c59ab1dd68f6bd8f74e07">BTR</a>;</div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#aae28ab86a4ae57ed057ed1ea89a6d34b">  723</a></span>&#160;  uint32_t  RESERVED0[88];</div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#ae37503ab1a7bbd29846f94cdadf0a9ef">  724</a></span>&#160;  <a class="code" href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a> sTxMailBox[3];</div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a21b030b34e131f7ef6ea273416449fe4">  725</a></span>&#160;  <a class="code" href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a> sFIFOMailBox[2];</div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a4bb07a7828fbd5fe86f6a5a3545c177d">  726</a></span>&#160;  uint32_t  RESERVED1[12];</div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a1cb734df34f6520a7204c4c70634ebba">  727</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#a1cb734df34f6520a7204c4c70634ebba">FMR</a>;</div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#aaa6f4cf1f16aaa6d17ec6c410db76acf">  728</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#aaa6f4cf1f16aaa6d17ec6c410db76acf">FM1R</a>;</div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">  729</a></span>&#160;  uint32_t  <a class="code" href="struct_c_a_n___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">RESERVED2</a>;</div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#aae0256ae42106ee7f87fc7e5bdb779d4">  730</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#aae0256ae42106ee7f87fc7e5bdb779d4">FS1R</a>;</div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#af2b40c5e36a5e861490988275499e158">  731</a></span>&#160;  uint32_t  <a class="code" href="struct_c_a_n___type_def.html#af2b40c5e36a5e861490988275499e158">RESERVED3</a>;</div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#af1405e594e39e5b34f9499f680157a25">  732</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#af1405e594e39e5b34f9499f680157a25">FFA1R</a>;</div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">  733</a></span>&#160;  uint32_t  <a class="code" href="struct_c_a_n___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">RESERVED4</a>;</div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#aaf76271f4ab0b3deb3ceb6e2ac0d62d0">  734</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_a_n___type_def.html#aaf76271f4ab0b3deb3ceb6e2ac0d62d0">FA1R</a>;</div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a269f31b91d0f38a48061b76ecc346f55">  735</a></span>&#160;  uint32_t  RESERVED5[8];</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">#ifndef STM32F10X_CL</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="struct_c_a_n___type_def.html#a6f34c431b88ced05a7315dfd33b343b2">  737</a></span>&#160;  <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[14];</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <a class="code" href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a> sFilterRegister[28];</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;} <a class="code" href="struct_c_a_n___type_def.html">CAN_TypeDef</a>;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html">  746</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;{</div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  748</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;</div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#a117fc6b39bb86cb996234f8ff80414ed">  749</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#a117fc6b39bb86cb996234f8ff80414ed">OAR</a>;</div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#a97111895244af47cc1299eaccd77f275">  750</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#a97111895244af47cc1299eaccd77f275">PRES</a>;</div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#a2b39f943954e0e7d177b511d9074a0b7">  751</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#a2b39f943954e0e7d177b511d9074a0b7">ESR</a>;</div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#a876dd0a8546697065f406b7543e27af2">  752</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;</div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#ad2f345b6426582a3e15d264d847cab63">  753</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#ad2f345b6426582a3e15d264d847cab63">TXD</a>;</div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="struct_c_e_c___type_def.html#a597781fbfa1159b26609e4ce4be1be73">  754</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_e_c___type_def.html#a597781fbfa1159b26609e4ce4be1be73">RXD</a>;  </div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;} <a class="code" href="struct_c_e_c___type_def.html">CEC_TypeDef</a>;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html">  761</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;{</div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">  763</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">DR</a>;</div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">  764</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t  <a class="code" href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">IDR</a>;</div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">  765</a></span>&#160;  uint8_t   <a class="code" href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">RESERVED0</a>;</div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">  766</a></span>&#160;  uint16_t  <a class="code" href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;</div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  767</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;} <a class="code" href="struct_c_r_c___type_def.html">CRC_TypeDef</a>;</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html">  774</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;{</div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  776</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;</div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">  777</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">SWTRIGR</a>;</div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">  778</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DHR12R1</a>;</div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">  779</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">DHR12L1</a>;</div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">  780</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">DHR8R1</a>;</div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">  781</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">DHR12R2</a>;</div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">  782</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">DHR12L2</a>;</div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">  783</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">DHR8R2</a>;</div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">  784</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">DHR12RD</a>;</div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">  785</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">DHR12LD</a>;</div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">  786</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">DHR8RD</a>;</div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">  787</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">DOR1</a>;</div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">  788</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">DOR2</a>;</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR;</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;} <a class="code" href="struct_d_a_c___type_def.html">DAC_TypeDef</a>;</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html">  798</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;{</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">  800</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">IDCODE</a>;</div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  801</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>; </div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;}<a class="code" href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a>;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html">  808</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;{</div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">  810</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;</div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">  811</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">CNDTR</a>;</div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">  812</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">CPAR</a>;</div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">  813</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">CMAR</a>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;} <a class="code" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>;</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html">  816</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;{</div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">  818</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;</div><div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">  819</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a>;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;} <a class="code" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>;</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html">  826</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;{</div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a20acbcac1c35f66de94c9ff0e2ddc7b0">  828</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a20acbcac1c35f66de94c9ff0e2ddc7b0">MACCR</a>;</div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a8ad4e3dbde1518ecde5d979c2a89a76a">  829</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a8ad4e3dbde1518ecde5d979c2a89a76a">MACFFR</a>;</div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a121212bdb227106df681d24e5d896a4e">  830</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a121212bdb227106df681d24e5d896a4e">MACHTHR</a>;</div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a1d34ab8e5c2041c00ba9526b3958099d">  831</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a1d34ab8e5c2041c00ba9526b3958099d">MACHTLR</a>;</div><div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a9ea1e1c6615eb3bd70eb328dba65fc87">  832</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a9ea1e1c6615eb3bd70eb328dba65fc87">MACMIIAR</a>;</div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a87c7687c35332bf5ee86473043652146">  833</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a87c7687c35332bf5ee86473043652146">MACMIIDR</a>;</div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a12f62d3d3b9ee30c20c324b146e72795">  834</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a12f62d3d3b9ee30c20c324b146e72795">MACFCR</a>;</div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a92ff1fe799bb33d13efbaa1195867781">  835</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a92ff1fe799bb33d13efbaa1195867781">MACVLANTR</a>;             <span class="comment">/*    8 */</span></div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a8be676577db129a84a9a2689519a8502">  836</a></span>&#160;       uint32_t RESERVED0[2];</div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a129dcc23d48588d5af7dd218b617933d">  837</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a129dcc23d48588d5af7dd218b617933d">MACRWUFFR</a>;             <span class="comment">/*   11 */</span></div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#abbb2f4f89e7d8c3242365b4506e43217">  838</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#abbb2f4f89e7d8c3242365b4506e43217">MACPMTCSR</a>;</div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a28d88d9a08aab1adbebea61c42ef901e">  839</a></span>&#160;       uint32_t RESERVED1[2];</div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a1173127526cca9128e409bc83c7729dc">  840</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a1173127526cca9128e409bc83c7729dc">MACSR</a>;                 <span class="comment">/*   15 */</span></div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#ac42b829c02429cb9363563f7eb9d58ed">  841</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#ac42b829c02429cb9363563f7eb9d58ed">MACIMR</a>;</div><div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#ab8b4520c137846f0a128146144514419">  842</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#ab8b4520c137846f0a128146144514419">MACA0HR</a>;</div><div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a45e8169adb601f00e411b840f9fbb5af">  843</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a45e8169adb601f00e411b840f9fbb5af">MACA0LR</a>;</div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a3a6cc81e1024f9a93ec7653d32f12dcb">  844</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a3a6cc81e1024f9a93ec7653d32f12dcb">MACA1HR</a>;</div><div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#aadfb486dd07e2fd02fb491733deffd9b">  845</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#aadfb486dd07e2fd02fb491733deffd9b">MACA1LR</a>;</div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a38f1ce04678d5141e115cfd6f7b803d1">  846</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a38f1ce04678d5141e115cfd6f7b803d1">MACA2HR</a>;</div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a423b12ab536a1c4fdb1ce63f645822a7">  847</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a423b12ab536a1c4fdb1ce63f645822a7">MACA2LR</a>;</div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#ad02ff09f7ce33f093ad04b84fee2bdec">  848</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#ad02ff09f7ce33f093ad04b84fee2bdec">MACA3HR</a>;</div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a2ba9f73c7fa756305d54a8f80872c6df">  849</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a2ba9f73c7fa756305d54a8f80872c6df">MACA3LR</a>;               <span class="comment">/*   24 */</span></div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a1cf0d9299ef58b327f4e3d03da1c1aaf">  850</a></span>&#160;       uint32_t RESERVED2[40];</div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#ad57490cb3a07132702f96d8b5d547c89">  851</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#ad57490cb3a07132702f96d8b5d547c89">MMCCR</a>;                 <span class="comment">/*   65 */</span></div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#aea29ac183c979d0cb95ad3781fe9ed91">  852</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#aea29ac183c979d0cb95ad3781fe9ed91">MMCRIR</a>;</div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a614e0b81fce7cf218a357f8a0a3de7b8">  853</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a614e0b81fce7cf218a357f8a0a3de7b8">MMCTIR</a>;</div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a63872a3017c14a869c647123573dd002">  854</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a63872a3017c14a869c647123573dd002">MMCRIMR</a>;</div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a18e294dd2625a93ebf2aab9f2b3c4911">  855</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a18e294dd2625a93ebf2aab9f2b3c4911">MMCTIMR</a>;               <span class="comment">/*   69 */</span></div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#af6446adf612691721c62fc68aff4fe39">  856</a></span>&#160;       uint32_t RESERVED3[14];</div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a23970354d69354ab78165e76afd6c2f7">  857</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a23970354d69354ab78165e76afd6c2f7">MMCTGFSCCR</a>;            <span class="comment">/*   84 */</span></div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a50c8425cf8d27268b3272ace0a224a94">  858</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a50c8425cf8d27268b3272ace0a224a94">MMCTGFMSCCR</a>;</div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#abca175d3acfbc2a0806452fd57ea5fc4">  859</a></span>&#160;       uint32_t RESERVED4[5];</div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a71d932b554a5548e5d85ed81e58c1ed0">  860</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a71d932b554a5548e5d85ed81e58c1ed0">MMCTGFCR</a>;</div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a3c1a316c73bb5f0eae7fbe66177cbca6">  861</a></span>&#160;       uint32_t RESERVED5[10];</div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#aff6eeec1afa983f153ff0786c8902d43">  862</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#aff6eeec1afa983f153ff0786c8902d43">MMCRFCECR</a>;</div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a65bb525a3f4d3ee131f9a7ed899d5eef">  863</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a65bb525a3f4d3ee131f9a7ed899d5eef">MMCRFAECR</a>;</div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a7e9a9bba62d1d98e3058b29a892b3877">  864</a></span>&#160;       uint32_t RESERVED6[10];</div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a6ff264b60a3b40f40d136288e5ec5ba8">  865</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a6ff264b60a3b40f40d136288e5ec5ba8">MMCRGUFCR</a>;</div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#ab1b7eacec3f164ed04001e9c806f73f9">  866</a></span>&#160;       uint32_t RESERVED7[334];</div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#aa657aa42398bc8294976632d778b6db4">  867</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#aa657aa42398bc8294976632d778b6db4">PTPTSCR</a>;</div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#af34b7e8815984e272daa3f089014af4e">  868</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#af34b7e8815984e272daa3f089014af4e">PTPSSIR</a>;</div><div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a1ebbda0d742e80ca3d53edfa3a95f627">  869</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a1ebbda0d742e80ca3d53edfa3a95f627">PTPTSHR</a>;</div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a55c1058cd74dba0ed0cb8963684b9199">  870</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a55c1058cd74dba0ed0cb8963684b9199">PTPTSLR</a>;</div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#ae8e4ef158db1de28bfd759e40677ba4c">  871</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#ae8e4ef158db1de28bfd759e40677ba4c">PTPTSHUR</a>;</div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a646bf44e807d10a09f980ace333d33ab">  872</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a646bf44e807d10a09f980ace333d33ab">PTPTSLUR</a>;</div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a8f47c0f21e22b98bbc2c9f3b6342fbb8">  873</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a8f47c0f21e22b98bbc2c9f3b6342fbb8">PTPTSAR</a>;</div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#af90723c7aee9c32113a2667b0a5c69f1">  874</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#af90723c7aee9c32113a2667b0a5c69f1">PTPTTHR</a>;</div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a28e7b0195ce457d20f585f6587fc1cb8">  875</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a28e7b0195ce457d20f585f6587fc1cb8">PTPTTLR</a>;</div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a89165a9d5e2a0107362a009e76f3ace2">  876</a></span>&#160;       uint32_t RESERVED8[567];</div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#ad1e11eb1200e64e0563e3576bf258194">  877</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#ad1e11eb1200e64e0563e3576bf258194">DMABMR</a>;</div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#acf0114902a52b7ffcc343e06484b3623">  878</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#acf0114902a52b7ffcc343e06484b3623">DMATPDR</a>;</div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#aad6309afe126da26921191697d7e5c43">  879</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#aad6309afe126da26921191697d7e5c43">DMARPDR</a>;</div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a581ce491c035ce46db723260377c2032">  880</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a581ce491c035ce46db723260377c2032">DMARDLAR</a>;</div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a7dba9527df73350f35683140d73a5f8d">  881</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a7dba9527df73350f35683140d73a5f8d">DMATDLAR</a>;</div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a9e7c3d04e4dcf975939eeaac246b25d0">  882</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a9e7c3d04e4dcf975939eeaac246b25d0">DMASR</a>;</div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#aa15b972f30ee47f5df0d3ebc8866509d">  883</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#aa15b972f30ee47f5df0d3ebc8866509d">DMAOMR</a>;</div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#add56f3652fd065c6797411e80477a064">  884</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#add56f3652fd065c6797411e80477a064">DMAIER</a>;</div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a12eba1fc5d54aa50fdda201f7f9a84a3">  885</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a12eba1fc5d54aa50fdda201f7f9a84a3">DMAMFBOCR</a>;</div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#ae7f5b577c875aae3016bf2478faaf62a">  886</a></span>&#160;       uint32_t RESERVED9[9];</div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#ab5bb348210fdd9a5538eb57abc5a5673">  887</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#ab5bb348210fdd9a5538eb57abc5a5673">DMACHTDR</a>;</div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a9c49de2e699886d6604fd2b3d376a0e9">  888</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a9c49de2e699886d6604fd2b3d376a0e9">DMACHRDR</a>;</div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#a900f9f888342fbdd8ee07e3ee1d4b73c">  889</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#a900f9f888342fbdd8ee07e3ee1d4b73c">DMACHTBAR</a>;</div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="struct_e_t_h___type_def.html#acf3f7ecbf774d8d505655ac7f24761fc">  890</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_t_h___type_def.html#acf3f7ecbf774d8d505655ac7f24761fc">DMACHRBAR</a>;</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;} <a class="code" href="struct_e_t_h___type_def.html">ETH_TypeDef</a>;</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html">  897</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;{</div><div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">  899</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a>;</div><div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">  900</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">EMR</a>;</div><div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">  901</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">RTSR</a>;</div><div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">  902</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">FTSR</a>;</div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">  903</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">SWIER</a>;</div><div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">  904</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;} <a class="code" href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a>;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;</div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html">  911</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;{</div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">  913</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">ACR</a>;</div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">  914</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">KEYR</a>;</div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">  915</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">OPTKEYR</a>;</div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">  916</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;</div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  917</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;</div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a2ac50357d1ebac2949d27bfc4855e6a4">  918</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a2ac50357d1ebac2949d27bfc4855e6a4">AR</a>;</div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#ad21eb922f00d583e80943def27a0f05c">  919</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#ad21eb922f00d583e80943def27a0f05c">RESERVED</a>;</div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#aadec05237ee04c5a913c7ca9cd944f38">  920</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#aadec05237ee04c5a913c7ca9cd944f38">OBR</a>;</div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="struct_f_l_a_s_h___type_def.html#a9bc0e514c0860e3c153a6cfa72bdf1c3">  921</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_l_a_s_h___type_def.html#a9bc0e514c0860e3c153a6cfa72bdf1c3">WRPR</a>;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#ifdef STM32F10X_XL</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  uint32_t RESERVED1[8]; </div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t KEYR2;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  uint32_t RESERVED2;   </div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t SR2;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CR2;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AR2; </div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_XL */</span><span class="preprocessor">  </span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;} <a class="code" href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a>;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html">  936</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;{</div><div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#ae708f301b866ad2a81ed39efba639aab">  938</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#ae708f301b866ad2a81ed39efba639aab">RDP</a>;</div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a67442d4e459bba2c40fa62914d78ec1e">  939</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#a67442d4e459bba2c40fa62914d78ec1e">USER</a>;</div><div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a76b31b1239a451ee8f397289265bdf6b">  940</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#a76b31b1239a451ee8f397289265bdf6b">Data0</a>;</div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#aa081efb0cb15b6ffd486d23a89144142">  941</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#aa081efb0cb15b6ffd486d23a89144142">Data1</a>;</div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#ad43c7a196f0eef88b3038383c4f7d903">  942</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#ad43c7a196f0eef88b3038383c4f7d903">WRP0</a>;</div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#ac4e091dcb644dbb5d4a2c7aca7d4fe88">  943</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#ac4e091dcb644dbb5d4a2c7aca7d4fe88">WRP1</a>;</div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a05486d021c6761bf5a04f410a1c24e06">  944</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#a05486d021c6761bf5a04f410a1c24e06">WRP2</a>;</div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="struct_o_b___type_def.html#a7d9c1634a4c6027e12345f25d9d15b4d">  945</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_o_b___type_def.html#a7d9c1634a4c6027e12345f25d9d15b4d">WRP3</a>;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;} <a class="code" href="struct_o_b___type_def.html">OB_TypeDef</a>;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank1___type_def.html">  952</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;{</div><div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank1___type_def.html#a80a6708b507f6eecbc10424fdb088b79">  954</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BTCR[8];   </div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;} <a class="code" href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a>; </div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;</div><div class="line"><a name="l00961"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank1_e___type_def.html">  961</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;{</div><div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank1_e___type_def.html#a20f13b79c0f8670af319af0c5ebd5c91">  963</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t BWTR[7];</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;} <a class="code" href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a>;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2___type_def.html">  970</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;{</div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a">  972</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a">PCR2</a>;</div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2___type_def.html#a89623ee198737b29dc0a803310605a83">  973</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2___type_def.html#a89623ee198737b29dc0a803310605a83">SR2</a>;</div><div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d">  974</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d">PMEM2</a>;</div><div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2___type_def.html#a9c1bc909ec5ed32df45444488ea6668b">  975</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2___type_def.html#a9c1bc909ec5ed32df45444488ea6668b">PATT2</a>;</div><div class="line"><a name="l00976"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  976</a></span>&#160;  uint32_t  <a class="code" href="struct_f_s_m_c___bank2___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;   </div><div class="line"><a name="l00977"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank2___type_def.html#a05a47a1664adc7a3db3fa3e83fe883b4">  977</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank2___type_def.html#a05a47a1664adc7a3db3fa3e83fe883b4">ECCR2</a>; </div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;} <a class="code" href="struct_f_s_m_c___bank2___type_def.html">FSMC_Bank2_TypeDef</a>;  </div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank3___type_def.html">  984</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;{</div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank3___type_def.html#a73861fa74b83973fa1b5f92735c042ef">  986</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank3___type_def.html#a73861fa74b83973fa1b5f92735c042ef">PCR3</a>;</div><div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank3___type_def.html#af30c34f7c606cb9416a413ec5fa36491">  987</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank3___type_def.html#af30c34f7c606cb9416a413ec5fa36491">SR3</a>;</div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank3___type_def.html#aba8981e4f06cfb3db7d9959242052f80">  988</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank3___type_def.html#aba8981e4f06cfb3db7d9959242052f80">PMEM3</a>;</div><div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e">  989</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e">PATT3</a>;</div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank3___type_def.html#af86c61a5d38a4fc9cef942a12744486b">  990</a></span>&#160;  uint32_t  <a class="code" href="struct_f_s_m_c___bank3___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;   </div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank3___type_def.html#a6062be7dc144c07e01c303cb49d69ce2">  991</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank3___type_def.html#a6062be7dc144c07e01c303cb49d69ce2">ECCR3</a>; </div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;} <a class="code" href="struct_f_s_m_c___bank3___type_def.html">FSMC_Bank3_TypeDef</a>; </div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html">  998</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;{</div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html#a2f02e7acfbd7e549ede84633215eb6a1"> 1000</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank4___type_def.html#a2f02e7acfbd7e549ede84633215eb6a1">PCR4</a>;</div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html#a8218d6e11dae5d4468c69303dec0b4fc"> 1001</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank4___type_def.html#a8218d6e11dae5d4468c69303dec0b4fc">SR4</a>;</div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html#a3f82cc749845fb0dd7dfa8121d96b663"> 1002</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank4___type_def.html#a3f82cc749845fb0dd7dfa8121d96b663">PMEM4</a>;</div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html#a955cad1aab7fb2d5b6e216cb29b5e7e2"> 1003</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank4___type_def.html#a955cad1aab7fb2d5b6e216cb29b5e7e2">PATT4</a>;</div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="struct_f_s_m_c___bank4___type_def.html#ac53cd7a08093a4ae8f4de4bcff67a64f"> 1004</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_f_s_m_c___bank4___type_def.html#ac53cd7a08093a4ae8f4de4bcff67a64f">PIO4</a>; </div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;} <a class="code" href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a>; </div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html"> 1011</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;{</div><div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ae3e1b95965ce8c9f06490047cb9967a9"> 1013</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#ae3e1b95965ce8c9f06490047cb9967a9">CRL</a>;</div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#acc2f82d559cfd955b5a68c1b54c5fc35"> 1014</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#acc2f82d559cfd955b5a68c1b54c5fc35">CRH</a>;</div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c"> 1015</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;</div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c"> 1016</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">ODR</a>;</div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80"> 1017</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">BSRR</a>;</div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb"> 1018</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">BRR</a>;</div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190"> 1019</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">LCKR</a>;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="struct_a_f_i_o___type_def.html"> 1026</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;{</div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="struct_a_f_i_o___type_def.html#ade0e8d03661dcb48d09182f4beb41b32"> 1028</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_f_i_o___type_def.html#ade0e8d03661dcb48d09182f4beb41b32">EVCR</a>;</div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="struct_a_f_i_o___type_def.html#a9f3b56f295c863e23ed4c82380b1d621"> 1029</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_f_i_o___type_def.html#a9f3b56f295c863e23ed4c82380b1d621">MAPR</a>;</div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="struct_a_f_i_o___type_def.html#a52f7bf8003ba69d66a4e86dea6eeab65"> 1030</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t EXTICR[4];</div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="struct_a_f_i_o___type_def.html#af86c61a5d38a4fc9cef942a12744486b"> 1031</a></span>&#160;  uint32_t <a class="code" href="struct_a_f_i_o___type_def.html#af86c61a5d38a4fc9cef942a12744486b">RESERVED0</a>;</div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="struct_a_f_i_o___type_def.html#a12f2941917fe1e4000af10d1793f8e49"> 1032</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_a_f_i_o___type_def.html#a12f2941917fe1e4000af10d1793f8e49">MAPR2</a>;  </div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;} <a class="code" href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a>;</div><div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html"> 1038</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;{</div><div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a61400ce239355b62aa25c95fcc18a5e1"> 1040</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_i2_c___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a>;</div><div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a149feba01f9c4a49570c6d88619f504f"> 1041</a></span>&#160;  uint16_t  <a class="code" href="struct_i2_c___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;</div><div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c"> 1042</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_i2_c___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a8249a3955aace28d92109b391311eb30"> 1043</a></span>&#160;  uint16_t  <a class="code" href="struct_i2_c___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;</div><div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aaab934113da0a8bcacd1ffa148046569"> 1044</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_i2_c___type_def.html#aaab934113da0a8bcacd1ffa148046569">OAR1</a>;</div><div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5573848497a716a9947fd87487709feb"> 1045</a></span>&#160;  uint16_t  <a class="code" href="struct_i2_c___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;</div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a692c0f6e38cde9ec1c3c50c36aa79817"> 1046</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_i2_c___type_def.html#a692c0f6e38cde9ec1c3c50c36aa79817">OAR2</a>;</div><div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c"> 1047</a></span>&#160;  uint16_t  <a class="code" href="struct_i2_c___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a0a1acc0425516ff7969709d118b96a3b"> 1048</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_i2_c___type_def.html#a0a1acc0425516ff7969709d118b96a3b">DR</a>;</div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aa0223808025f5bf9c056185038c9d545"> 1049</a></span>&#160;  uint16_t  <a class="code" href="struct_i2_c___type_def.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a>;</div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a1e79a16729e8d1032d9fe552d50dce41"> 1050</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_i2_c___type_def.html#a1e79a16729e8d1032d9fe552d50dce41">SR1</a>;</div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#abd36010ac282682d1f3c641b183b1b6f"> 1051</a></span>&#160;  uint16_t  <a class="code" href="struct_i2_c___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;</div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a682809d3f8187cdefb9d615e89b67e65"> 1052</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_i2_c___type_def.html#a682809d3f8187cdefb9d615e89b67e65">SR2</a>;</div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aab502dde158ab7da8e7823d1f8a06edb"> 1053</a></span>&#160;  uint16_t  <a class="code" href="struct_i2_c___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;</div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a7ac198788f460fa6379bceecab79c5f7"> 1054</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_i2_c___type_def.html#a7ac198788f460fa6379bceecab79c5f7">CCR</a>;</div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab1820c97e368d349f5f4121f015d9fab"> 1055</a></span>&#160;  uint16_t  <a class="code" href="struct_i2_c___type_def.html#ab1820c97e368d349f5f4121f015d9fab">RESERVED7</a>;</div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a7fbb70132ee565bb179078b6ee20cc2b"> 1056</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_i2_c___type_def.html#a7fbb70132ee565bb179078b6ee20cc2b">TRISE</a>;</div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#afc22764fbf9ee7ce28174d65d0260f18"> 1057</a></span>&#160;  uint16_t  <a class="code" href="struct_i2_c___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html"> 1064</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;{</div><div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b"> 1066</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">KR</a>;</div><div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af"> 1067</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">PR</a>;</div><div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52"> 1068</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">RLR</a>;</div><div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360"> 1069</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;} <a class="code" href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a>;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html"> 1076</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;{</div><div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a"> 1078</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;</div><div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2"> 1079</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;} <a class="code" href="struct_p_w_r___type_def.html">PWR_TypeDef</a>;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html"> 1086</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;{</div><div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a"> 1088</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;</div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1"> 1089</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;</div><div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b"> 1090</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">CIR</a>;</div><div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968"> 1091</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">APB2RSTR</a>;</div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78"> 1092</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">APB1RSTR</a>;</div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020"> 1093</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">AHBENR</a>;</div><div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be"> 1094</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">APB2ENR</a>;</div><div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c"> 1095</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">APB1ENR</a>;</div><div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9"> 1096</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">BDCR</a>;</div><div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2"> 1097</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL  </span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t AHBRSTR;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"> </span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)   </span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  uint32_t RESERVED0;</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CFGR2;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD_VL || STM32F10X_MD_VL || STM32F10X_HD_VL */</span><span class="preprocessor"> </span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;} <a class="code" href="struct_r_c_c___type_def.html">RCC_TypeDef</a>;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html"> 1114</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;{</div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af8cfedf9cc6fbec8ed12ded5d8ceb64b"> 1116</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_r_t_c___type_def.html#af8cfedf9cc6fbec8ed12ded5d8ceb64b">CRH</a>;</div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a149feba01f9c4a49570c6d88619f504f"> 1117</a></span>&#160;  uint16_t  <a class="code" href="struct_r_t_c___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;</div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a17777c79f1a766332567a342de1980f7"> 1118</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_r_t_c___type_def.html#a17777c79f1a766332567a342de1980f7">CRL</a>;</div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8249a3955aace28d92109b391311eb30"> 1119</a></span>&#160;  uint16_t  <a class="code" href="struct_r_t_c___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;</div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a3ab2ebe47119ddfb77ba7da812fe0306"> 1120</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_r_t_c___type_def.html#a3ab2ebe47119ddfb77ba7da812fe0306">PRLH</a>;</div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a5573848497a716a9947fd87487709feb"> 1121</a></span>&#160;  uint16_t  <a class="code" href="struct_r_t_c___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;</div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac2dbcae3a6d32c1a4778ac99475ad355"> 1122</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_r_t_c___type_def.html#ac2dbcae3a6d32c1a4778ac99475ad355">PRLL</a>;</div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c"> 1123</a></span>&#160;  uint16_t  <a class="code" href="struct_r_t_c___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;</div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a827fb3f1ceb1d6d1407845e7d723dc6f"> 1124</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_r_t_c___type_def.html#a827fb3f1ceb1d6d1407845e7d723dc6f">DIVH</a>;</div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aa0223808025f5bf9c056185038c9d545"> 1125</a></span>&#160;  uint16_t  <a class="code" href="struct_r_t_c___type_def.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a>;</div><div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a91336d70c8d95adebc32e7447af50468"> 1126</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_r_t_c___type_def.html#a91336d70c8d95adebc32e7447af50468">DIVL</a>;</div><div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#abd36010ac282682d1f3c641b183b1b6f"> 1127</a></span>&#160;  uint16_t  <a class="code" href="struct_r_t_c___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;</div><div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af1fd5d58a8742246f90cf9123459e756"> 1128</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_r_t_c___type_def.html#af1fd5d58a8742246f90cf9123459e756">CNTH</a>;</div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aab502dde158ab7da8e7823d1f8a06edb"> 1129</a></span>&#160;  uint16_t  <a class="code" href="struct_r_t_c___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;</div><div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af5920c3fba3983f8f77ad3f432ce31af"> 1130</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_r_t_c___type_def.html#af5920c3fba3983f8f77ad3f432ce31af">CNTL</a>;</div><div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab1820c97e368d349f5f4121f015d9fab"> 1131</a></span>&#160;  uint16_t  <a class="code" href="struct_r_t_c___type_def.html#ab1820c97e368d349f5f4121f015d9fab">RESERVED7</a>;</div><div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab52f89131a817e029acde53284d77a2c"> 1132</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_r_t_c___type_def.html#ab52f89131a817e029acde53284d77a2c">ALRH</a>;</div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#afc22764fbf9ee7ce28174d65d0260f18"> 1133</a></span>&#160;  uint16_t  <a class="code" href="struct_r_t_c___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a>;</div><div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#addba7ef82d115360792637bb86c61c7c"> 1134</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_r_t_c___type_def.html#addba7ef82d115360792637bb86c61c7c">ALRL</a>;</div><div class="line"><a name="l01135"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ad8b1fadb520f7a200ee0046e110edc79"> 1135</a></span>&#160;  uint16_t  <a class="code" href="struct_r_t_c___type_def.html#ad8b1fadb520f7a200ee0046e110edc79">RESERVED9</a>;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html"> 1142</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;{</div><div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7"> 1144</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7">POWER</a>;</div><div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#aa94197378e20fc739d269be49d9c5d40"> 1145</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#aa94197378e20fc739d269be49d9c5d40">CLKCR</a>;</div><div class="line"><a name="l01146"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9"> 1146</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">ARG</a>;</div><div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#adcf812cbe5147d300507d59d4a55935d"> 1147</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#adcf812cbe5147d300507d59d4a55935d">CMD</a>;</div><div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#aad371db807e2db4a2edf05b3f2f4b6cd"> 1148</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#aad371db807e2db4a2edf05b3f2f4b6cd">RESPCMD</a>;</div><div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a7b0ee0dc541683266dfab6335abca891"> 1149</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a7b0ee0dc541683266dfab6335abca891">RESP1</a>;</div><div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a4d99c78dffdb6e81e8f6b7abec263419"> 1150</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a4d99c78dffdb6e81e8f6b7abec263419">RESP2</a>;</div><div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a3da04fbdd44f48a1840e5e0a6295f3cf"> 1151</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a3da04fbdd44f48a1840e5e0a6295f3cf">RESP3</a>;</div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#ac760383de212de696f504e744c6fca7e"> 1152</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#ac760383de212de696f504e744c6fca7e">RESP4</a>;</div><div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a1dd219eaeee8d9def822da843028bd02"> 1153</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a1dd219eaeee8d9def822da843028bd02">DTIMER</a>;</div><div class="line"><a name="l01154"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb"> 1154</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb">DLEN</a>;</div><div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068"> 1155</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068">DCTRL</a>;</div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a4273e2b5aeb7bdf1006909b1a2b59bc8"> 1156</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a4273e2b5aeb7bdf1006909b1a2b59bc8">DCOUNT</a>;</div><div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a7520cdf6f3df68c2f147bdd87fb8a96f"> 1157</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a7520cdf6f3df68c2f147bdd87fb8a96f">STA</a>;</div><div class="line"><a name="l01158"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399"> 1158</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;</div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a5c955643593b4aedbe9f84f054d26522"> 1159</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a5c955643593b4aedbe9f84f054d26522">MASK</a>;</div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a8be676577db129a84a9a2689519a8502"> 1160</a></span>&#160;  uint32_t  RESERVED0[2];</div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#ab27b78e19f487c845437c29812eecca7"> 1161</a></span>&#160;  <a class="code" href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#ab27b78e19f487c845437c29812eecca7">FIFOCNT</a>;</div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a2d531df35272b1f3d787e5726ed5c52c"> 1162</a></span>&#160;  uint32_t  RESERVED1[13];</div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a68bef1da5fd164cf0f884b4209670dc8"> 1163</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">FIFO</a>;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;} <a class="code" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html"> 1170</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;{</div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a61400ce239355b62aa25c95fcc18a5e1"> 1172</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_s_p_i___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a>;</div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a149feba01f9c4a49570c6d88619f504f"> 1173</a></span>&#160;  uint16_t  <a class="code" href="struct_s_p_i___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;</div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c"> 1174</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_s_p_i___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a8249a3955aace28d92109b391311eb30"> 1175</a></span>&#160;  uint16_t  <a class="code" href="struct_s_p_i___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;</div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a44962ea5442d203bf4954035d1bfeb9d"> 1176</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_s_p_i___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">SR</a>;</div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a5573848497a716a9947fd87487709feb"> 1177</a></span>&#160;  uint16_t  <a class="code" href="struct_s_p_i___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;</div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a0a1acc0425516ff7969709d118b96a3b"> 1178</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_s_p_i___type_def.html#a0a1acc0425516ff7969709d118b96a3b">DR</a>;</div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c"> 1179</a></span>&#160;  uint16_t  <a class="code" href="struct_s_p_i___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;</div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a942ae09a7662bad70ef336f2bed43a19"> 1180</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_s_p_i___type_def.html#a942ae09a7662bad70ef336f2bed43a19">CRCPR</a>;</div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aa0223808025f5bf9c056185038c9d545"> 1181</a></span>&#160;  uint16_t  <a class="code" href="struct_s_p_i___type_def.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a>;</div><div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a7ad53aa3735ccdd785e3eec02faf5eb9"> 1182</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_s_p_i___type_def.html#a7ad53aa3735ccdd785e3eec02faf5eb9">RXCRCR</a>;</div><div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#abd36010ac282682d1f3c641b183b1b6f"> 1183</a></span>&#160;  uint16_t  <a class="code" href="struct_s_p_i___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;</div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a0238d40f977d03709c97033b8379f98f"> 1184</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_s_p_i___type_def.html#a0238d40f977d03709c97033b8379f98f">TXCRCR</a>;</div><div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aab502dde158ab7da8e7823d1f8a06edb"> 1185</a></span>&#160;  uint16_t  <a class="code" href="struct_s_p_i___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;</div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#acb40abca5ca4cd2b2855adf2186effe8"> 1186</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_s_p_i___type_def.html#acb40abca5ca4cd2b2855adf2186effe8">I2SCFGR</a>;</div><div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab1820c97e368d349f5f4121f015d9fab"> 1187</a></span>&#160;  uint16_t  <a class="code" href="struct_s_p_i___type_def.html#ab1820c97e368d349f5f4121f015d9fab">RESERVED7</a>;</div><div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a02ce1ece243cc4ce1d66ebeca247fee1"> 1188</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_s_p_i___type_def.html#a02ce1ece243cc4ce1d66ebeca247fee1">I2SPR</a>;</div><div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#afc22764fbf9ee7ce28174d65d0260f18"> 1189</a></span>&#160;  uint16_t  <a class="code" href="struct_s_p_i___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a>;  </div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;</div><div class="line"><a name="l01196"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html"> 1196</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;{</div><div class="line"><a name="l01198"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1"> 1198</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a>;</div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a149feba01f9c4a49570c6d88619f504f"> 1199</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;</div><div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c"> 1200</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a8249a3955aace28d92109b391311eb30"> 1201</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;</div><div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a"> 1202</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">SMCR</a>;</div><div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a5573848497a716a9947fd87487709feb"> 1203</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;</div><div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a1481b34cc41018c17e4ab592a1c8cb55"> 1204</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a1481b34cc41018c17e4ab592a1c8cb55">DIER</a>;</div><div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c"> 1205</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;</div><div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a44962ea5442d203bf4954035d1bfeb9d"> 1206</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">SR</a>;</div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa0223808025f5bf9c056185038c9d545"> 1207</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a>;</div><div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a980df1a5752e36604de4d71ce14fbfa3"> 1208</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a980df1a5752e36604de4d71ce14fbfa3">EGR</a>;</div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#abd36010ac282682d1f3c641b183b1b6f"> 1209</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;</div><div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b"> 1210</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">CCMR1</a>;</div><div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aab502dde158ab7da8e7823d1f8a06edb"> 1211</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;</div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a"> 1212</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">CCMR2</a>;</div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab1820c97e368d349f5f4121f015d9fab"> 1213</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#ab1820c97e368d349f5f4121f015d9fab">RESERVED7</a>;</div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d"> 1214</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">CCER</a>;</div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#afc22764fbf9ee7ce28174d65d0260f18"> 1215</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">RESERVED8</a>;</div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a240bfa0a8337059ada062cab4f8e7137"> 1216</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a240bfa0a8337059ada062cab4f8e7137">CNT</a>;</div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ad8b1fadb520f7a200ee0046e110edc79"> 1217</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#ad8b1fadb520f7a200ee0046e110edc79">RESERVED9</a>;</div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aba5df4ecbb3ecb97b966b188c3681600"> 1218</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#aba5df4ecbb3ecb97b966b188c3681600">PSC</a>;</div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ad68efe7a323ac2fcb823a26c0c51445b"> 1219</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#ad68efe7a323ac2fcb823a26c0c51445b">RESERVED10</a>;</div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a0be3cca6fdcbb6e38bfa4c1ce22f5619"> 1220</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a0be3cca6fdcbb6e38bfa4c1ce22f5619">ARR</a>;</div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a11e504ee49142f46dcc67740ae9235e5"> 1221</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a11e504ee49142f46dcc67740ae9235e5">RESERVED11</a>;</div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa0663aab6ed640b7594c8c6d32f6c1cd"> 1222</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#aa0663aab6ed640b7594c8c6d32f6c1cd">RCR</a>;</div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a2f133f27cf624e76a2ac1092ab5789f7"> 1223</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a2f133f27cf624e76a2ac1092ab5789f7">RESERVED12</a>;</div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a50aee5d317b0aa5b63bb6209954f0eb0"> 1224</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a50aee5d317b0aa5b63bb6209954f0eb0">CCR1</a>;</div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a85b970173fe49d3959c0c7f7528dacf0"> 1225</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a85b970173fe49d3959c0c7f7528dacf0">RESERVED13</a>;</div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#aa860b7b5573359bc04a200493eed42c7"> 1226</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#aa860b7b5573359bc04a200493eed42c7">CCR2</a>;</div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a1841fa0366924d522d6ac880fb14d766"> 1227</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a1841fa0366924d522d6ac880fb14d766">RESERVED14</a>;</div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a2ff30ea579c3e8f2d1b9f976ba87a267"> 1228</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a2ff30ea579c3e8f2d1b9f976ba87a267">CCR3</a>;</div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a3bc647fdf53cc36c82609f91e2987169"> 1229</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a3bc647fdf53cc36c82609f91e2987169">RESERVED15</a>;</div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#ad4978e9d9cb0d6e7183872bc81a1338f"> 1230</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#ad4978e9d9cb0d6e7183872bc81a1338f">CCR4</a>;</div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a9a666312c4add3bb9bb5e7196a0e7ae1"> 1231</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a9a666312c4add3bb9bb5e7196a0e7ae1">RESERVED16</a>;</div><div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a112c0403ac38905a70cf5aaa9c8cc38a"> 1232</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a112c0403ac38905a70cf5aaa9c8cc38a">BDTR</a>;</div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a9d3cd0676dc09a0a249683c075be3d4e"> 1233</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a9d3cd0676dc09a0a249683c075be3d4e">RESERVED17</a>;</div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a0afd527a4ec64faf878f9957096102bf"> 1234</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a0afd527a4ec64faf878f9957096102bf">DCR</a>;</div><div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a44d7446a23568136b9e32ebdfd756d07"> 1235</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a44d7446a23568136b9e32ebdfd756d07">RESERVED18</a>;</div><div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a30c2d8aa9c76dfba0b9a378b64700bda"> 1236</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_t_i_m___type_def.html#a30c2d8aa9c76dfba0b9a378b64700bda">DMAR</a>;</div><div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a5552e97d80fc1a5bd195a9c81b270ffc"> 1237</a></span>&#160;  uint16_t  <a class="code" href="struct_t_i_m___type_def.html#a5552e97d80fc1a5bd195a9c81b270ffc">RESERVED19</a>;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;</div><div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html"> 1244</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;{</div><div class="line"><a name="l01246"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a44962ea5442d203bf4954035d1bfeb9d"> 1246</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">SR</a>;</div><div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a149feba01f9c4a49570c6d88619f504f"> 1247</a></span>&#160;  uint16_t  <a class="code" href="struct_u_s_a_r_t___type_def.html#a149feba01f9c4a49570c6d88619f504f">RESERVED0</a>;</div><div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a0a1acc0425516ff7969709d118b96a3b"> 1248</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a0a1acc0425516ff7969709d118b96a3b">DR</a>;</div><div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a8249a3955aace28d92109b391311eb30"> 1249</a></span>&#160;  uint16_t  <a class="code" href="struct_u_s_a_r_t___type_def.html#a8249a3955aace28d92109b391311eb30">RESERVED1</a>;</div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#af0ba3d82d524fddbe0fb3309788e2954"> 1250</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#af0ba3d82d524fddbe0fb3309788e2954">BRR</a>;</div><div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a5573848497a716a9947fd87487709feb"> 1251</a></span>&#160;  uint16_t  <a class="code" href="struct_u_s_a_r_t___type_def.html#a5573848497a716a9947fd87487709feb">RESERVED2</a>;</div><div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a61400ce239355b62aa25c95fcc18a5e1"> 1252</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">CR1</a>;</div><div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c"> 1253</a></span>&#160;  uint16_t  <a class="code" href="struct_u_s_a_r_t___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RESERVED3</a>;</div><div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c"> 1254</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">CR2</a>;</div><div class="line"><a name="l01255"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#aa0223808025f5bf9c056185038c9d545"> 1255</a></span>&#160;  uint16_t  <a class="code" href="struct_u_s_a_r_t___type_def.html#aa0223808025f5bf9c056185038c9d545">RESERVED4</a>;</div><div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a9651ce2df8eec57b9cab2f27f6dbf3e1"> 1256</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a9651ce2df8eec57b9cab2f27f6dbf3e1">CR3</a>;</div><div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#abd36010ac282682d1f3c641b183b1b6f"> 1257</a></span>&#160;  uint16_t  <a class="code" href="struct_u_s_a_r_t___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RESERVED5</a>;</div><div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#a26f8b74978e03c8a4c99c9395a6a524d"> 1258</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t <a class="code" href="struct_u_s_a_r_t___type_def.html#a26f8b74978e03c8a4c99c9395a6a524d">GTPR</a>;</div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="struct_u_s_a_r_t___type_def.html#aab502dde158ab7da8e7823d1f8a06edb"> 1259</a></span>&#160;  uint16_t  <a class="code" href="struct_u_s_a_r_t___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RESERVED6</a>;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;} <a class="code" href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a>;</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;</div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html"> 1266</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;{</div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a"> 1268</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;</div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667"> 1269</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">CFR</a>;</div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360"> 1270</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t <a class="code" href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;} <a class="code" href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a>;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga23a9099a5f8fc9c6e253c0eecb2be8db"> 1282</a></span>&#160;<span class="preprocessor">#define FLASH_BASE            ((uint32_t)0x08000000) </span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga05e8f3d2e5868754a7cd88614955aecc"> 1283</a></span>&#160;<span class="preprocessor">#define SRAM_BASE             ((uint32_t)0x20000000) </span></div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9171f49478fa86d932f89e78e73b88b0"> 1284</a></span>&#160;<span class="preprocessor">#define PERIPH_BASE           ((uint32_t)0x40000000) </span></div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3548b6e2f017f39d399358f3ac98454"> 1286</a></span>&#160;<span class="preprocessor">#define SRAM_BB_BASE          ((uint32_t)0x22000000) </span></div><div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaed7efc100877000845c236ccdc9e144a"> 1287</a></span>&#160;<span class="preprocessor">#define PERIPH_BB_BASE        ((uint32_t)0x42000000) </span></div><div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaddf0e199dccba83272b20c9fb4d3aaed"> 1289</a></span>&#160;<span class="preprocessor">#define FSMC_R_BASE           ((uint32_t)0xA0000000) </span></div><div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga45666d911f39addd4c8c0a0ac3388cfb"> 1292</a></span>&#160;<span class="preprocessor">#define APB1PERIPH_BASE       PERIPH_BASE</span></div><div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga25b99d6065f1c8f751e78f43ade652cb"> 1293</a></span>&#160;<span class="preprocessor">#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000)</span></div><div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga92eb5d49730765d2abd0f5b09548f9f5"> 1294</a></span>&#160;<span class="preprocessor">#define AHBPERIPH_BASE        (PERIPH_BASE + 0x20000)</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga00d0fe6ad532ab32f0f81cafca8d3aa5"> 1296</a></span>&#160;<span class="preprocessor">#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)</span></div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf0c34a518f87e1e505cd2332e989564a"> 1297</a></span>&#160;<span class="preprocessor">#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)</span></div><div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga56e2d44b0002f316527b8913866a370d"> 1298</a></span>&#160;<span class="preprocessor">#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3e1671477190d065ba7c944558336d7e"> 1299</a></span>&#160;<span class="preprocessor">#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)</span></div><div class="line"><a name="l01300"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8268ec947929f192559f28c6bf7d1eac"> 1300</a></span>&#160;<span class="preprocessor">#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)</span></div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0ebf54364c6a2be6eb19ded6b18b6387"> 1301</a></span>&#160;<span class="preprocessor">#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)</span></div><div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga33dea32fadbaecea161c2ef7927992fd"> 1302</a></span>&#160;<span class="preprocessor">#define TIM12_BASE            (APB1PERIPH_BASE + 0x1800)</span></div><div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad20f79948e9359125a40bbf6ed063590"> 1303</a></span>&#160;<span class="preprocessor">#define TIM13_BASE            (APB1PERIPH_BASE + 0x1C00)</span></div><div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga862855347d6e1d92730dfe17ee8e90b8"> 1304</a></span>&#160;<span class="preprocessor">#define TIM14_BASE            (APB1PERIPH_BASE + 0x2000)</span></div><div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4265e665d56225412e57a61d87417022"> 1305</a></span>&#160;<span class="preprocessor">#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)</span></div><div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga9a5bf4728ab93dea5b569f5b972cbe62"> 1306</a></span>&#160;<span class="preprocessor">#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)</span></div><div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8543ee4997296af5536b007cd4748f55"> 1307</a></span>&#160;<span class="preprocessor">#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac3e357b4c25106ed375fb1affab6bb86"> 1308</a></span>&#160;<span class="preprocessor">#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)</span></div><div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gae634fe8faa6922690e90fbec2fc86162"> 1309</a></span>&#160;<span class="preprocessor">#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)</span></div><div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gade83162a04bca0b15b39018a8e8ec090"> 1310</a></span>&#160;<span class="preprocessor">#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)</span></div><div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gabe0d6539ac0026d598274ee7f45b0251"> 1311</a></span>&#160;<span class="preprocessor">#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)</span></div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga94d92270bf587ccdc3a37a5bb5d20467"> 1312</a></span>&#160;<span class="preprocessor">#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)</span></div><div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa155689c0e206e6994951dc3cf31052a"> 1313</a></span>&#160;<span class="preprocessor">#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)</span></div><div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacd72dbffb1738ca87c838545c4eb85a3"> 1314</a></span>&#160;<span class="preprocessor">#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)</span></div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga04bda70f25c795fb79f163b633ad4a5d"> 1315</a></span>&#160;<span class="preprocessor">#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)</span></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad8e45ea6c032d9fce1b0516fff9d8eaa"> 1316</a></span>&#160;<span class="preprocessor">#define CAN1_BASE             (APB1PERIPH_BASE + 0x6400)</span></div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf7b8267b0d439f8f3e82f86be4b9fba1"> 1317</a></span>&#160;<span class="preprocessor">#define CAN2_BASE             (APB1PERIPH_BASE + 0x6800)</span></div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa15d5a9f40794105397ba5ea567c4ae1"> 1318</a></span>&#160;<span class="preprocessor">#define BKP_BASE              (APB1PERIPH_BASE + 0x6C00)</span></div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac691ec23dace8b7a649a25acb110217a"> 1319</a></span>&#160;<span class="preprocessor">#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)</span></div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad18d0b914c7f68cecbee1a2d23a67d38"> 1320</a></span>&#160;<span class="preprocessor">#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)</span></div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaacb77bc44b3f8c87ab98f241e760e440"> 1321</a></span>&#160;<span class="preprocessor">#define CEC_BASE              (APB1PERIPH_BASE + 0x7800)</span></div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;</div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5f7e3eacfcf4c313c25012795148a680"> 1323</a></span>&#160;<span class="preprocessor">#define AFIO_BASE             (APB2PERIPH_BASE + 0x0000)</span></div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga87371508b3bcdcd98cd1ec629be29061"> 1324</a></span>&#160;<span class="preprocessor">#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)</span></div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad7723846cc5db8e43a44d78cf21f6efa"> 1325</a></span>&#160;<span class="preprocessor">#define GPIOA_BASE            (APB2PERIPH_BASE + 0x0800)</span></div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac944a89eb789000ece920c0f89cb6a68"> 1326</a></span>&#160;<span class="preprocessor">#define GPIOB_BASE            (APB2PERIPH_BASE + 0x0C00)</span></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga26f267dc35338eef219544c51f1e6b3f"> 1327</a></span>&#160;<span class="preprocessor">#define GPIOC_BASE            (APB2PERIPH_BASE + 0x1000)</span></div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1a93ab27129f04064089616910c296ec"> 1328</a></span>&#160;<span class="preprocessor">#define GPIOD_BASE            (APB2PERIPH_BASE + 0x1400)</span></div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab487b1983d936c4fee3e9e88b95aad9d"> 1329</a></span>&#160;<span class="preprocessor">#define GPIOE_BASE            (APB2PERIPH_BASE + 0x1800)</span></div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7f9a3f4223a1a784af464a114978d26e"> 1330</a></span>&#160;<span class="preprocessor">#define GPIOF_BASE            (APB2PERIPH_BASE + 0x1C00)</span></div><div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5d8ca4020f2e8c00bde974e8e7c13cfe"> 1331</a></span>&#160;<span class="preprocessor">#define GPIOG_BASE            (APB2PERIPH_BASE + 0x2000)</span></div><div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga695c9a2f892363a1c942405c8d351b91"> 1332</a></span>&#160;<span class="preprocessor">#define ADC1_BASE             (APB2PERIPH_BASE + 0x2400)</span></div><div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6544abc57f9759f610eee09a02442ae6"> 1333</a></span>&#160;<span class="preprocessor">#define ADC2_BASE             (APB2PERIPH_BASE + 0x2800)</span></div><div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf8aa324ca5011b8173ab16585ed7324a"> 1334</a></span>&#160;<span class="preprocessor">#define TIM1_BASE             (APB2PERIPH_BASE + 0x2C00)</span></div><div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga50cd8b47929f18b05efbd0f41253bf8d"> 1335</a></span>&#160;<span class="preprocessor">#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)</span></div><div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga5b72f698b7a048a6f9fcfe2efe5bc1db"> 1336</a></span>&#160;<span class="preprocessor">#define TIM8_BASE             (APB2PERIPH_BASE + 0x3400)</span></div><div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga86162ab3f740db9026c1320d46938b4d"> 1337</a></span>&#160;<span class="preprocessor">#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaca766f86c8e0b00a8e2b0224dcbb4c82"> 1338</a></span>&#160;<span class="preprocessor">#define ADC3_BASE             (APB2PERIPH_BASE + 0x3C00)</span></div><div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga7ab42ce1846930569d742d339b554078"> 1339</a></span>&#160;<span class="preprocessor">#define TIM15_BASE            (APB2PERIPH_BASE + 0x4000)</span></div><div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga16c97093a531d763b0794c3e6d09e1bf"> 1340</a></span>&#160;<span class="preprocessor">#define TIM16_BASE            (APB2PERIPH_BASE + 0x4400)</span></div><div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaffbedbe30e8c4cffdea326d6c1800574"> 1341</a></span>&#160;<span class="preprocessor">#define TIM17_BASE            (APB2PERIPH_BASE + 0x4800)</span></div><div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga92ae902be7902560939223dd765ece08"> 1342</a></span>&#160;<span class="preprocessor">#define TIM9_BASE             (APB2PERIPH_BASE + 0x4C00)</span></div><div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3eff32f3801db31fb4b61d5618cad54a"> 1343</a></span>&#160;<span class="preprocessor">#define TIM10_BASE            (APB2PERIPH_BASE + 0x5000)</span></div><div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3a4a06bb84c703084f0509e105ffaf1d"> 1344</a></span>&#160;<span class="preprocessor">#define TIM11_BASE            (APB2PERIPH_BASE + 0x5400)</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga95dd0abbc6767893b4b02935fa846f52"> 1346</a></span>&#160;<span class="preprocessor">#define SDIO_BASE             (PERIPH_BASE + 0x18000)</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;</div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab2d8a917a0e4ea99a22ac6ebf279bc72"> 1348</a></span>&#160;<span class="preprocessor">#define DMA1_BASE             (AHBPERIPH_BASE + 0x0000)</span></div><div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga888dbc1608243badeb3554ffedc7364c"> 1349</a></span>&#160;<span class="preprocessor">#define DMA1_Channel1_BASE    (AHBPERIPH_BASE + 0x0008)</span></div><div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga38a70090eef3687e83fa6ac0c6d22267"> 1350</a></span>&#160;<span class="preprocessor">#define DMA1_Channel2_BASE    (AHBPERIPH_BASE + 0x001C)</span></div><div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga70b3d9f36ca9ce95b4e421c11154fe5d"> 1351</a></span>&#160;<span class="preprocessor">#define DMA1_Channel3_BASE    (AHBPERIPH_BASE + 0x0030)</span></div><div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1adc93cd0baf0897202c71110e045692"> 1352</a></span>&#160;<span class="preprocessor">#define DMA1_Channel4_BASE    (AHBPERIPH_BASE + 0x0044)</span></div><div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gac041a71cd6c1973964f847a68aa14478"> 1353</a></span>&#160;<span class="preprocessor">#define DMA1_Channel5_BASE    (AHBPERIPH_BASE + 0x0058)</span></div><div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga896c2c7585dd8bc3969cf8561f689d2d"> 1354</a></span>&#160;<span class="preprocessor">#define DMA1_Channel6_BASE    (AHBPERIPH_BASE + 0x006C)</span></div><div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaeee0d1f77d0db1db533016a09351166c"> 1355</a></span>&#160;<span class="preprocessor">#define DMA1_Channel7_BASE    (AHBPERIPH_BASE + 0x0080)</span></div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab72a9ae145053ee13d1d491fb5c1df64"> 1356</a></span>&#160;<span class="preprocessor">#define DMA2_BASE             (AHBPERIPH_BASE + 0x0400)</span></div><div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad3bd6c4201d12f5d474518c1b02f8e3b"> 1357</a></span>&#160;<span class="preprocessor">#define DMA2_Channel1_BASE    (AHBPERIPH_BASE + 0x0408)</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga22f39f23c879c699b88e04a629f69d1c"> 1358</a></span>&#160;<span class="preprocessor">#define DMA2_Channel2_BASE    (AHBPERIPH_BASE + 0x041C)</span></div><div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga6f2369b8bc155fb55a28891987605c2c"> 1359</a></span>&#160;<span class="preprocessor">#define DMA2_Channel3_BASE    (AHBPERIPH_BASE + 0x0430)</span></div><div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga01b063266473f290a55047654fbbfbee"> 1360</a></span>&#160;<span class="preprocessor">#define DMA2_Channel4_BASE    (AHBPERIPH_BASE + 0x0444)</span></div><div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga1eea983a5d68bf36f4d19fbb07955ca1"> 1361</a></span>&#160;<span class="preprocessor">#define DMA2_Channel5_BASE    (AHBPERIPH_BASE + 0x0458)</span></div><div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga0e681b03f364532055d88f63fec0d99d"> 1362</a></span>&#160;<span class="preprocessor">#define RCC_BASE              (AHBPERIPH_BASE + 0x1000)</span></div><div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga656a447589e785594cbf2f45c835ad7e"> 1363</a></span>&#160;<span class="preprocessor">#define CRC_BASE              (AHBPERIPH_BASE + 0x3000)</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;</div><div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga8e21f4845015730c5731763169ec0e9b"> 1365</a></span>&#160;<span class="preprocessor">#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x2000) </span></div><div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gab5b5fb155f9ee15dfb6d757da1adc926"> 1366</a></span>&#160;<span class="preprocessor">#define OB_BASE               ((uint32_t)0x1FFFF800)    </span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad965a7b1106ece575ed3da10c45c65cc"> 1368</a></span>&#160;<span class="preprocessor">#define ETH_BASE              (AHBPERIPH_BASE + 0x8000)</span></div><div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3cf7005808feb61bff1fee01e50a711a"> 1369</a></span>&#160;<span class="preprocessor">#define ETH_MAC_BASE          (ETH_BASE)</span></div><div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4946f2b3b03f7998343ac1778fbcf725"> 1370</a></span>&#160;<span class="preprocessor">#define ETH_MMC_BASE          (ETH_BASE + 0x0100)</span></div><div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaa0f60b922aeb7275c785cbaa8f94ecf0"> 1371</a></span>&#160;<span class="preprocessor">#define ETH_PTP_BASE          (ETH_BASE + 0x0700)</span></div><div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gace2114e1b37c1ba88d60f3e831b67e93"> 1372</a></span>&#160;<span class="preprocessor">#define ETH_DMA_BASE          (ETH_BASE + 0x1000)</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;</div><div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gad196fe6f5e4041b201d14f43508c06d2"> 1374</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000) </span></div><div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaea182589c84aee30b7f735474d8774e2"> 1375</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104) </span></div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga3cb46d62f4f6458e186a5a4c753e4918"> 1376</a></span>&#160;<span class="preprocessor">#define FSMC_Bank2_R_BASE     (FSMC_R_BASE + 0x0060) </span></div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gacf056152c9e5aefcc67db78d1302c0d7"> 1377</a></span>&#160;<span class="preprocessor">#define FSMC_Bank3_R_BASE     (FSMC_R_BASE + 0x0080) </span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#gaf9e5417133160b0bdd0498d982acec19"> 1378</a></span>&#160;<span class="preprocessor">#define FSMC_Bank4_R_BASE     (FSMC_R_BASE + 0x00A0) </span></div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="group___peripheral__memory__map.html#ga4adaf4fd82ccc3a538f1f27a70cdbbef"> 1380</a></span>&#160;<span class="preprocessor">#define DBGMCU_BASE          ((uint32_t)0xE0042000) </span></div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3cfac9f2e43673f790f8668d48b4b92b"> 1390</a></span>&#160;<span class="preprocessor">#define TIM2                ((TIM_TypeDef *) TIM2_BASE)</span></div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga61ee4c391385607d7af432b63905fcc9"> 1391</a></span>&#160;<span class="preprocessor">#define TIM3                ((TIM_TypeDef *) TIM3_BASE)</span></div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec"> 1392</a></span>&#160;<span class="preprocessor">#define TIM4                ((TIM_TypeDef *) TIM4_BASE)</span></div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5125ff6a23a2ed66e2e19bd196128c14"> 1393</a></span>&#160;<span class="preprocessor">#define TIM5                ((TIM_TypeDef *) TIM5_BASE)</span></div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac7b4ed55f9201b498b38c962cca97314"> 1394</a></span>&#160;<span class="preprocessor">#define TIM6                ((TIM_TypeDef *) TIM6_BASE)</span></div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga49267c49946fd61db6af8b49bcf16394"> 1395</a></span>&#160;<span class="preprocessor">#define TIM7                ((TIM_TypeDef *) TIM7_BASE)</span></div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2397f8a0f8e7aa10cf8e8c049e431e53"> 1396</a></span>&#160;<span class="preprocessor">#define TIM12               ((TIM_TypeDef *) TIM12_BASE)</span></div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5a959a833074d59bf6cc7fb437c65b18"> 1397</a></span>&#160;<span class="preprocessor">#define TIM13               ((TIM_TypeDef *) TIM13_BASE)</span></div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dd30f46fad69dd73e1d8941a43daffe"> 1398</a></span>&#160;<span class="preprocessor">#define TIM14               ((TIM_TypeDef *) TIM14_BASE)</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5359a088f5d8b20ce74d920e46059304"> 1399</a></span>&#160;<span class="preprocessor">#define RTC                 ((RTC_TypeDef *) RTC_BASE)</span></div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9821fd01757986612ddb8982e2fe27f1"> 1400</a></span>&#160;<span class="preprocessor">#define WWDG                ((WWDG_TypeDef *) WWDG_BASE)</span></div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad16b79dd94ee85d261d08a8ee94187e7"> 1401</a></span>&#160;<span class="preprocessor">#define IWDG                ((IWDG_TypeDef *) IWDG_BASE)</span></div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf2c3d8ce359dcfbb2261e07ed42af72b"> 1402</a></span>&#160;<span class="preprocessor">#define SPI2                ((SPI_TypeDef *) SPI2_BASE)</span></div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab2339cbf25502bf562b19208b1b257fc"> 1403</a></span>&#160;<span class="preprocessor">#define SPI3                ((SPI_TypeDef *) SPI3_BASE)</span></div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf114a9eab03ca08a6fb720e511595930"> 1404</a></span>&#160;<span class="preprocessor">#define USART2              ((USART_TypeDef *) USART2_BASE)</span></div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2350115553c1fe0a7bc14e6a7ec6a225"> 1405</a></span>&#160;<span class="preprocessor">#define USART3              ((USART_TypeDef *) USART3_BASE)</span></div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7c035f6f443c999fc043b2b7fb598800"> 1406</a></span>&#160;<span class="preprocessor">#define UART4               ((USART_TypeDef *) UART4_BASE)</span></div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9274e37cf5e8a174fc5dd627b98ec0fe"> 1407</a></span>&#160;<span class="preprocessor">#define UART5               ((USART_TypeDef *) UART5_BASE)</span></div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gab45d257574da6fe1f091cc45b7eda6cc"> 1408</a></span>&#160;<span class="preprocessor">#define I2C1                ((I2C_TypeDef *) I2C1_BASE)</span></div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gafa60ac20c1921ef1002083bb3e1f5d16"> 1409</a></span>&#160;<span class="preprocessor">#define I2C2                ((I2C_TypeDef *) I2C2_BASE)</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4964ecb6a5c689aaf8ee2832b8093aac"> 1410</a></span>&#160;<span class="preprocessor">#define CAN1                ((CAN_TypeDef *) CAN1_BASE)</span></div><div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac5e4c86ed487dc91418b156e24808033"> 1411</a></span>&#160;<span class="preprocessor">#define CAN2                ((CAN_TypeDef *) CAN2_BASE)</span></div><div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaa38716de06974ea948ad34ef7bfee00b"> 1412</a></span>&#160;<span class="preprocessor">#define BKP                 ((BKP_TypeDef *) BKP_BASE)</span></div><div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga04651c526497822a859942b928e57f8e"> 1413</a></span>&#160;<span class="preprocessor">#define PWR                 ((PWR_TypeDef *) PWR_BASE)</span></div><div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4aa2a4ab86ce00c23035e5cee2e7fc7e"> 1414</a></span>&#160;<span class="preprocessor">#define DAC                 ((DAC_TypeDef *) DAC_BASE)</span></div><div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7d03f4d873d59ff8bc76b6c9b576f3e3"> 1415</a></span>&#160;<span class="preprocessor">#define CEC                 ((CEC_TypeDef *) CEC_BASE)</span></div><div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga582e09473429414015b1de90cf767fa8"> 1416</a></span>&#160;<span class="preprocessor">#define AFIO                ((AFIO_TypeDef *) AFIO_BASE)</span></div><div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9189e770cd9b63dadd36683eb9843cac"> 1417</a></span>&#160;<span class="preprocessor">#define EXTI                ((EXTI_TypeDef *) EXTI_BASE)</span></div><div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac485358099728ddae050db37924dd6b7"> 1418</a></span>&#160;<span class="preprocessor">#define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)</span></div><div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga68b66ac73be4c836db878a42e1fea3cd"> 1419</a></span>&#160;<span class="preprocessor">#define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)</span></div><div class="line"><a name="l01420"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2dca03332d620196ba943bc2346eaa08"> 1420</a></span>&#160;<span class="preprocessor">#define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga7580b1a929ea9df59725ba9c18eba6ac"> 1421</a></span>&#160;<span class="preprocessor">#define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)</span></div><div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae04bdb5e8acc47cab1d0532e6b0d0763"> 1422</a></span>&#160;<span class="preprocessor">#define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)</span></div><div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga43c3022dede7c9db7a58d3c3409dbc8d"> 1423</a></span>&#160;<span class="preprocessor">#define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)</span></div><div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga02a2a23a32f9b02166a8c64012842414"> 1424</a></span>&#160;<span class="preprocessor">#define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)</span></div><div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga90d2d5c526ce5c0a551f533eccbee71a"> 1425</a></span>&#160;<span class="preprocessor">#define ADC1                ((ADC_TypeDef *) ADC1_BASE)</span></div><div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac5503ae96c26b4475226f96715a1bf1e"> 1426</a></span>&#160;<span class="preprocessor">#define ADC2                ((ADC_TypeDef *) ADC2_BASE)</span></div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2e87451fea8dc9380056d3cfc5ed81fb"> 1427</a></span>&#160;<span class="preprocessor">#define TIM1                ((TIM_TypeDef *) TIM1_BASE)</span></div><div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad483be344a28ac800be8f03654a9612f"> 1428</a></span>&#160;<span class="preprocessor">#define SPI1                ((SPI_TypeDef *) SPI1_BASE)</span></div><div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga9a3660400b17735e91331f256095810e"> 1429</a></span>&#160;<span class="preprocessor">#define TIM8                ((TIM_TypeDef *) TIM8_BASE)</span></div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92871691058ff7ccffd7635930cb08da"> 1430</a></span>&#160;<span class="preprocessor">#define USART1              ((USART_TypeDef *) USART1_BASE)</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gae917784606daf6b04c9b7b96b40c2f74"> 1431</a></span>&#160;<span class="preprocessor">#define ADC3                ((ADC_TypeDef *) ADC3_BASE)</span></div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga87e4b442041d1c03a6af113fbe04a182"> 1432</a></span>&#160;<span class="preprocessor">#define TIM15               ((TIM_TypeDef *) TIM15_BASE)</span></div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga73ec606e7dacf17e18c661e8ff8c7c8d"> 1433</a></span>&#160;<span class="preprocessor">#define TIM16               ((TIM_TypeDef *) TIM16_BASE)</span></div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga65aea6c8b36439e44ad6cde0e6891aab"> 1434</a></span>&#160;<span class="preprocessor">#define TIM17               ((TIM_TypeDef *) TIM17_BASE)</span></div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gaf52b4b4c36110a0addfa98059f54a50e"> 1435</a></span>&#160;<span class="preprocessor">#define TIM9                ((TIM_TypeDef *) TIM9_BASE)</span></div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga46b2ad3f5f506f0f8df0d2ec3e767267"> 1436</a></span>&#160;<span class="preprocessor">#define TIM10               ((TIM_TypeDef *) TIM10_BASE)</span></div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacfd11ef966c7165f57e2cebe0abc71ad"> 1437</a></span>&#160;<span class="preprocessor">#define TIM11               ((TIM_TypeDef *) TIM11_BASE)</span></div><div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga8149aa2760fffac16bc75216d5fd9331"> 1438</a></span>&#160;<span class="preprocessor">#define SDIO                ((SDIO_TypeDef *) SDIO_BASE)</span></div><div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9"> 1439</a></span>&#160;<span class="preprocessor">#define DMA1                ((DMA_TypeDef *) DMA1_BASE)</span></div><div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d"> 1440</a></span>&#160;<span class="preprocessor">#define DMA2                ((DMA_TypeDef *) DMA2_BASE)</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac83c5be824be1c02716e2522e80ddf7a"> 1441</a></span>&#160;<span class="preprocessor">#define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)</span></div><div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga23d7631dd10c645e06971b2543ba2949"> 1442</a></span>&#160;<span class="preprocessor">#define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)</span></div><div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gacf7b6093a37b306d7f1f50b2f200f0d0"> 1443</a></span>&#160;<span class="preprocessor">#define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)</span></div><div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad2c42743316bf64da557130061b1f56a"> 1444</a></span>&#160;<span class="preprocessor">#define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)</span></div><div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga06ff98ddef3c962795d2e2444004abff"> 1445</a></span>&#160;<span class="preprocessor">#define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)</span></div><div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gac013c4376e4797831b5ddd2a09519df8"> 1446</a></span>&#160;<span class="preprocessor">#define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)</span></div><div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4f9c23b3d1add93ed206b5c9afa5cda3"> 1447</a></span>&#160;<span class="preprocessor">#define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)</span></div><div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad86c75e1ff89e03e15570f47962865c8"> 1448</a></span>&#160;<span class="preprocessor">#define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)</span></div><div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga316024020799373b9d8e35c316c74f24"> 1449</a></span>&#160;<span class="preprocessor">#define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)</span></div><div class="line"><a name="l01450"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga6dca52a79587e0ca9a5d669048b4c7eb"> 1450</a></span>&#160;<span class="preprocessor">#define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga612b396657695191ad740b0b59bc9f12"> 1451</a></span>&#160;<span class="preprocessor">#define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)</span></div><div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga521c13b7d0f82a6897d47995da392750"> 1452</a></span>&#160;<span class="preprocessor">#define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)</span></div><div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4"> 1453</a></span>&#160;<span class="preprocessor">#define RCC                 ((RCC_TypeDef *) RCC_BASE)</span></div><div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga4381bb54c2dbc34500521165aa7b89b1"> 1454</a></span>&#160;<span class="preprocessor">#define CRC                 ((CRC_TypeDef *) CRC_BASE)</span></div><div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga844ea28ba1e0a5a0e497f16b61ea306b"> 1455</a></span>&#160;<span class="preprocessor">#define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)</span></div><div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gad2d5f875cdc6d696735f20fa23a895c3"> 1456</a></span>&#160;<span class="preprocessor">#define OB                  ((OB_TypeDef *) OB_BASE) </span></div><div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga3a3f60de4318afbd0b3318e7a416aadc"> 1457</a></span>&#160;<span class="preprocessor">#define ETH                 ((ETH_TypeDef *) ETH_BASE)</span></div><div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga2a759bad07fe730c99f9e1490e646220"> 1458</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)</span></div><div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga422986101f42a8811ae89ac69deb2759"> 1459</a></span>&#160;<span class="preprocessor">#define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)</span></div><div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#gabb3dfb5e88694aa2983ecabd33a55e0a"> 1460</a></span>&#160;<span class="preprocessor">#define FSMC_Bank2          ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)</span></div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga411eedc00b5b2b22b494004d4f41b736"> 1461</a></span>&#160;<span class="preprocessor">#define FSMC_Bank3          ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)</span></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga5aa00e4ac522693c6a21bc23ef5a96df"> 1462</a></span>&#160;<span class="preprocessor">#define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)</span></div><div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="group___peripheral__declaration.html#ga92ec6d9ec2251fda7d4ce09748cd74b4"> 1463</a></span>&#160;<span class="preprocessor">#define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)</span></div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">/*                         Peripheral Registers_Bits_Definition               */</span></div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">/*                          CRC calculation unit                              */</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;<span class="comment">/*******************  Bit definition for CRC_DR register  *********************/</span></div><div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf4701d3b15924e657942ce3caa4105"> 1488</a></span>&#160;<span class="preprocessor">#define  CRC_DR_DR                           ((uint32_t)0xFFFFFFFF) </span></div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CRC_IDR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9a0feb3cf1d8c5871e663ca4a174cc0"> 1492</a></span>&#160;<span class="preprocessor">#define  CRC_IDR_IDR                         ((uint8_t)0xFF)        </span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CRC_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d57481fb891a0964b40f721354c56d7"> 1496</a></span>&#160;<span class="preprocessor">#define  CRC_CR_RESET                        ((uint8_t)0x01)        </span></div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;<span class="comment">/*                             Power Control                                  */</span></div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="comment">/********************  Bit definition for PWR_CR register  ********************/</span></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aeb8d6f2539b0a3a4b851aeba0eea66"> 1505</a></span>&#160;<span class="preprocessor">#define  PWR_CR_LPDS                         ((uint16_t)0x0001)     </span></div><div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c8075e98772470804c9e3fe74984115"> 1506</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PDDS                         ((uint16_t)0x0002)     </span></div><div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3928de64f633b84770b1cfecea702fa7"> 1507</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CWUF                         ((uint16_t)0x0004)     </span></div><div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44484cacc35c80cf82eb011d6cbe13a"> 1508</a></span>&#160;<span class="preprocessor">#define  PWR_CR_CSBF                         ((uint16_t)0x0008)     </span></div><div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05d5c39759e69a294c0ab9bea8f142e5"> 1509</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PVDE                         ((uint16_t)0x0010)     </span></div><div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac73c24d43953c7598e42acdd4c4e7435"> 1511</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS                          ((uint16_t)0x00E0)     </span></div><div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef447510818c468c202e3b4991ea08e"> 1512</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_0                        ((uint16_t)0x0020)     </span></div><div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd19d78943514a2f695a39b45594623"> 1513</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_1                        ((uint16_t)0x0040)     </span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8986ee557f443d4a8eebf68026bd52"> 1514</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2                        ((uint16_t)0x0080)     </span></div><div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d9155f3ce77fb69b829fc2f9f45b460"> 1517</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V2                      ((uint16_t)0x0000)     </span></div><div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26a7748bef468020ea4c0b204d89e6c"> 1518</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V3                      ((uint16_t)0x0020)     </span></div><div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e25e407d55a33f5b77dce63d8e1bacb"> 1519</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V4                      ((uint16_t)0x0040)     </span></div><div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d71e9b5c0a51e9ba45feed5f759e0f"> 1520</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V5                      ((uint16_t)0x0060)     </span></div><div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef8ac40cffdc1fa769865ae497ab979"> 1521</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V6                      ((uint16_t)0x0080)     </span></div><div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3b9c67db5eb99dfa8651cc0d95ee6ba"> 1522</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V7                      ((uint16_t)0x00A0)     </span></div><div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f1787c8af928f1fb2e267943d19c7c"> 1523</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V8                      ((uint16_t)0x00C0)     </span></div><div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac179ee1e4ceef0c1b1b3bafe2326b047"> 1524</a></span>&#160;<span class="preprocessor">#define  PWR_CR_PLS_2V9                      ((uint16_t)0x00E0)     </span></div><div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5c65ab845794ef48f09faa2ee44f718"> 1526</a></span>&#160;<span class="preprocessor">#define  PWR_CR_DBP                          ((uint16_t)0x0100)     </span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for PWR_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9465bb7ad9ca936688344e2a077539e6"> 1530</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_WUF                         ((uint16_t)0x0001)     </span></div><div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4fd42f153660593cad6f4fe22ff76bb"> 1531</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_SBF                         ((uint16_t)0x0002)     </span></div><div class="line"><a name="l01532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3535ce181895cc00afeb28dcac68d04c"> 1532</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_PVDO                        ((uint16_t)0x0004)     </span></div><div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac8c15a08bbee754ea720b0d4a4f580"> 1533</a></span>&#160;<span class="preprocessor">#define  PWR_CSR_EWUP                        ((uint16_t)0x0100)     </span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">/*                            Backup registers                                */</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;<span class="comment">/*******************  Bit definition for BKP_DR1 register  ********************/</span></div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf93fe6fb7fdba26550964903c65e6a76"> 1542</a></span>&#160;<span class="preprocessor">#define  BKP_DR1_D                           ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5bf0698730c611befa365d9af1e9d69"> 1545</a></span>&#160;<span class="preprocessor">#define  BKP_DR2_D                           ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR3 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20eceb252f64fe20e458e998935d1aa8"> 1548</a></span>&#160;<span class="preprocessor">#define  BKP_DR3_D                           ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR4 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28d8d13d7e78c9963fbd4efbfc176c55"> 1551</a></span>&#160;<span class="preprocessor">#define  BKP_DR4_D                           ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR5 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb21f36a74563bffacf9a47ec0b6cf3"> 1554</a></span>&#160;<span class="preprocessor">#define  BKP_DR5_D                           ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR6 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38085c3926abbf483ba60ef9495eb8db"> 1557</a></span>&#160;<span class="preprocessor">#define  BKP_DR6_D                           ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR7 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e99b1b85bf33bf9f6ce79c3a30ae03b"> 1560</a></span>&#160;<span class="preprocessor">#define  BKP_DR7_D                           ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR8 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95495c00cbbaf0495fb42be0ca7ce633"> 1563</a></span>&#160;<span class="preprocessor">#define  BKP_DR8_D                           ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR9 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f5a18517f79bedaa6576a295285c0ad"> 1566</a></span>&#160;<span class="preprocessor">#define  BKP_DR9_D                           ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR10 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2feea44d20bbb9e0f20a3b774c8935c2"> 1569</a></span>&#160;<span class="preprocessor">#define  BKP_DR10_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR11 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2178ea3cdf4683470a4415f2a1f79a82"> 1572</a></span>&#160;<span class="preprocessor">#define  BKP_DR11_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR12 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da28c0d4573a06a322ef33ffb8432e2"> 1575</a></span>&#160;<span class="preprocessor">#define  BKP_DR12_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR13 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6931ffc4bdd533d19d3cc18e55259863"> 1578</a></span>&#160;<span class="preprocessor">#define  BKP_DR13_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR14 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b608296fd6fa48bc26a1d8d070ea585"> 1581</a></span>&#160;<span class="preprocessor">#define  BKP_DR14_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR15 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1da46f20e328f6f4bbdc5db10d669a5"> 1584</a></span>&#160;<span class="preprocessor">#define  BKP_DR15_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR16 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c1b11c989fc5b618da8acaaeb31ddfb"> 1587</a></span>&#160;<span class="preprocessor">#define  BKP_DR16_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR17 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga049362d1ecda8041febef5c0b534e6e8"> 1590</a></span>&#160;<span class="preprocessor">#define  BKP_DR17_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for BKP_DR18 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2fe2add547f72f4e4a1b27e6a04bb0"> 1593</a></span>&#160;<span class="preprocessor">#define  BKP_DR18_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR19 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ff659781fc8bb221a7e85733a232ddf"> 1596</a></span>&#160;<span class="preprocessor">#define  BKP_DR19_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR20 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab40a604af9458664068eec575dcef368"> 1599</a></span>&#160;<span class="preprocessor">#define  BKP_DR20_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR21 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed370331baa4c4f194bc6f59b4a1433d"> 1602</a></span>&#160;<span class="preprocessor">#define  BKP_DR21_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR22 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga196a385131a04fb68e85a29884df5c69"> 1605</a></span>&#160;<span class="preprocessor">#define  BKP_DR22_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR23 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478b45732836ca02ce3480002270aa43"> 1608</a></span>&#160;<span class="preprocessor">#define  BKP_DR23_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR24 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e18e9e4d061bf30fa1044a63815c70d"> 1611</a></span>&#160;<span class="preprocessor">#define  BKP_DR24_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR25 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1bfb7bf5ce1caaf896ae15f30adb9d"> 1614</a></span>&#160;<span class="preprocessor">#define  BKP_DR25_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR26 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3d8d41878279a53b722ee3c0d3ec3a9"> 1617</a></span>&#160;<span class="preprocessor">#define  BKP_DR26_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR27 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66cf65090649507cf7756d086ee3d3c0"> 1620</a></span>&#160;<span class="preprocessor">#define  BKP_DR27_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR28 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b2b651a9e340d5d33d4783cd01ac692"> 1623</a></span>&#160;<span class="preprocessor">#define  BKP_DR28_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR29 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab243e41c6111e787d3a8d04de524ce1b"> 1626</a></span>&#160;<span class="preprocessor">#define  BKP_DR29_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR30 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a9f35467043d5c0098c37455b6c8e0c"> 1629</a></span>&#160;<span class="preprocessor">#define  BKP_DR30_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR31 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60136c78cd0f3326d12bbd387642536e"> 1632</a></span>&#160;<span class="preprocessor">#define  BKP_DR31_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR32 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6864816526392b882cf93be082db0079"> 1635</a></span>&#160;<span class="preprocessor">#define  BKP_DR32_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR33 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0178b0ead4fc6313c36d2fbf20ebb0ba"> 1638</a></span>&#160;<span class="preprocessor">#define  BKP_DR33_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR34 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b81902daecb9cb9128d840a03aaf0e3"> 1641</a></span>&#160;<span class="preprocessor">#define  BKP_DR34_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR35 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cdf3e6f18b6cf55ed23d0a36fb27a2c"> 1644</a></span>&#160;<span class="preprocessor">#define  BKP_DR35_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR36 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba2b2fc9e847f9aaa39fde989a75f01"> 1647</a></span>&#160;<span class="preprocessor">#define  BKP_DR36_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR37 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3cfe82181cf1631accdf88a73c69e0"> 1650</a></span>&#160;<span class="preprocessor">#define  BKP_DR37_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR38 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cd0d4ff33759d6f603e68ebac211d4"> 1653</a></span>&#160;<span class="preprocessor">#define  BKP_DR38_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR39 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa3e50f20b70a964030c73a5ee32c4e2"> 1656</a></span>&#160;<span class="preprocessor">#define  BKP_DR39_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR40 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e651d6a3294e88d021a4a71cf204ee9"> 1659</a></span>&#160;<span class="preprocessor">#define  BKP_DR40_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR41 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681af509f6602773cee33a9a0ad73fc7"> 1662</a></span>&#160;<span class="preprocessor">#define  BKP_DR41_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_DR42 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f23fbe1a7abde5516df64bcf2bbab4"> 1665</a></span>&#160;<span class="preprocessor">#define  BKP_DR42_D                          ((uint16_t)0xFFFF)     </span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for BKP_RTCCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f2eeeef42c2f7a59d28a9d5eb4c6857"> 1668</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_CAL                       ((uint16_t)0x007F)     </span></div><div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga639d569ffd9211519b910c1e6304f7b3"> 1669</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_CCO                       ((uint16_t)0x0080)     </span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga924692225ba4db945660687fe47f50b4"> 1670</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_ASOE                      ((uint16_t)0x0100)     </span></div><div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d017e8f3c09696cd74e170a95966be4"> 1671</a></span>&#160;<span class="preprocessor">#define  BKP_RTCCR_ASOS                      ((uint16_t)0x0200)     </span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for BKP_CR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb835fd9fbe4d74e598d15de3c12e63"> 1674</a></span>&#160;<span class="preprocessor">#define  BKP_CR_TPE                          ((uint8_t)0x01)        </span></div><div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28cd1469212463d8a772b0b67543d320"> 1675</a></span>&#160;<span class="preprocessor">#define  BKP_CR_TPAL                         ((uint8_t)0x02)        </span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for BKP_CSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8cec91d3c30db07961227bcea5c5452"> 1678</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_CTE                         ((uint16_t)0x0001)     </span></div><div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7dc97ae504ef58fb2137c1fdd02fc4e"> 1679</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_CTI                         ((uint16_t)0x0002)     </span></div><div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38baaf48576f4b3ab209369e04d468ad"> 1680</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_TPIE                        ((uint16_t)0x0004)     </span></div><div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71a05fe4e45b0dc0b1f970e51085678d"> 1681</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_TEF                         ((uint16_t)0x0100)     </span></div><div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8317e460ec3e18c78869beacd0bac8"> 1682</a></span>&#160;<span class="preprocessor">#define  BKP_CSR_TIF                         ((uint16_t)0x0200)     </span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">/*                         Reset and Clock Control                            */</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">/********************  Bit definition for RCC_CR register  ********************/</span></div><div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fcacf94a97f7d49a70e089b39cf474"> 1691</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSION                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"> 1692</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSIRDY                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70"> 1693</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSITRIM                      ((uint32_t)0x000000F8)        </span></div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67ae770db9851f14ad7c14a693f0f6d3"> 1694</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSICAL                       ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb8228c9020595b4cf9995137b8c9a7d"> 1695</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEON                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86a34e00182c83409d89ff566cb02cc4"> 1696</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSERDY                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3288090671af5a959aae4d7f7696d55"> 1697</a></span>&#160;<span class="preprocessor">#define  RCC_CR_HSEBYP                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc05308869ad055e1e6f2c32d738aecd"> 1698</a></span>&#160;<span class="preprocessor">#define  RCC_CR_CSSON                        ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0e73d5b0a4883e074d40029b49ee47e"> 1699</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLON                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa12d7ac6a7f0f91d066aeb2c6071888"> 1700</a></span>&#160;<span class="preprocessor">#define  RCC_CR_PLLRDY                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;<span class="preprocessor"> #define  RCC_CR_PLL2ON                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;<span class="preprocessor"> #define  RCC_CR_PLL2RDY                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;<span class="preprocessor"> #define  RCC_CR_PLL3ON                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;<span class="preprocessor"> #define  RCC_CR_PLL3RDY                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;<span class="comment">/*******************  Bit definition for RCC_CFGR register  *******************/</span></div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eea5e5f7743a7e8995b8beeb18355c1"> 1711</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW                         ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99f08d86fd41824058a7fdf817f7e2fd"> 1712</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72d51cb5d66ee1aa4d2c6f14796a072f"> 1713</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac8bae4f0808b3c3a5185aa10081fb"> 1715</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSI                     ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb563f217242d969f4355d0818fde705"> 1716</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_HSE                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87389cacb2eaf53730da13a2a33cd487"> 1717</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SW_PLL                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9"> 1720</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS                        ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eae59112c51def51979e31e8695b39f"> 1721</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_0                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad3a5718999d7259f216137a23c2a379"> 1722</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_1                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6764639cf221e1ebc0b5448dcaed590a"> 1724</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSI                    ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09a0202f441c1a43e69c62331d50a08"> 1725</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_HSE                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c67e2279804a83ef24438267d9d4a6c"> 1726</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_SWS_PLL                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe10e66938644ee8054a2426ff23efea"> 1729</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE                       ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l01730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88ece6ca270b3ecf6f63bf20893bc172"> 1730</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_0                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbdd3a02814178ba02b8ebbaccd91599"> 1731</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_1                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac734bddb507eed4a62a0af4cef74a3"> 1732</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_2                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a1180512cc5f3dde7895040a9037286"> 1733</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_3                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b7d7f29b09a49c31404fc0d44645c84"> 1735</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV1                  ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9eeb5e38e53e79b08a4ac438497ebea"> 1736</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV2                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffe860867ae4b1b6d28473ded1546d91"> 1737</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV4                  ((uint32_t)0x00000090)        </span></div><div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca71d6b42bdb83b5ff5320578869a058"> 1738</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV8                  ((uint32_t)0x000000A0)        </span></div><div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3806da4f1afc9e5be0fca001c8c57815"> 1739</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV16                 ((uint32_t)0x000000B0)        </span></div><div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1caeba8dc2b4c0bb11be600e983e3370"> 1740</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV64                 ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga280da821f0da1bec1f4c0e132ddf8eab"> 1741</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV128                ((uint32_t)0x000000D0)        </span></div><div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga089930cedd5b2cb201e717438f29d25b"> 1742</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV256                ((uint32_t)0x000000E0)        </span></div><div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5088dcbaefc55d4b6693e9b1e595ed0"> 1743</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_HPRE_DIV512                ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50b2423a5fea74a47b9eb8ab51869412"> 1746</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1                      ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d37c20686faa340a77021117f5908b7"> 1747</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_0                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad41049f8a28fdced6bb4d9267845ffa2"> 1748</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_1                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fcb524f6ca203ddff1862c124d4f89f"> 1749</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_2                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8f6562bb2ecf65055a2f42cbb48ef11"> 1751</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV1                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf832ad6844c907d9bb37c1536defcb0d"> 1752</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e340725f46e9462d9b02a079b9fa8ae"> 1753</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV4                 ((uint32_t)0x00000500)        </span></div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ddd6d657837e1971bb86e3bf1c15e72"> 1754</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV8                 ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c38ba326bde7c7a18c4f7f2aacf823f"> 1755</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE1_DIV16                ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad61bd4f9f345ba41806813b0bfff1311"> 1758</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2                      ((uint32_t)0x00003800)        </span></div><div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ca63155494ed59eb5e34bec1e5f4e9"> 1759</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_0                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb19c9e76fe8e8a7c991714c92e937f"> 1760</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_1                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9adc802687eab5b6ece99a20793219db"> 1761</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_2                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247aebf1999a38ea07785558d277bb1a"> 1763</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV1                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99d9c91eaad122460d324a71cc939d1b"> 1764</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV2                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4340fc3fc52eca36eb302959fbecb715"> 1765</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV4                 ((uint32_t)0x00002800)        </span></div><div class="line"><a name="l01766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412b382a1134e0ee5614e0f4bcf97552"> 1766</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV8                 ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l01767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaece3ee58d4138f7452733bfa1ad37eb9"> 1767</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PPRE2_DIV16                ((uint32_t)0x00003800)        </span></div><div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970436533d6ba9f1cb8ac840476093fb"> 1770</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE                     ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c74a8025b95975be34bee12dc470c48"> 1771</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_0                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81b5aa588027e12ad1483885db4db3a8"> 1772</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_1                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9514a85f55de77d1c7d7be1f2f1f9665"> 1774</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV2                ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga748ba0a0bbb1ad1fe7e4e00f40695402"> 1775</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV4                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8337d95f8480d74072e817540a333b6c"> 1776</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV6                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898d2e86664877dc43fbc2421a16347"> 1777</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_ADCPRE_DIV8                ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba4a5dbbd286f07a97f5aa6e6f3f6a57"> 1779</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLSRC                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cb6bd06fb93eed1e2fe9da0297810a"> 1781</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLXTPRE                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9735c088436b547fff3baae2bbaa0426"> 1784</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL                    ((uint32_t)0x003C0000)        </span></div><div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6ca064b9e67d2b5b9b432e34784af5"> 1785</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_0                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c7cc1ebda470255592844cbd05ee1c"> 1786</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_1                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab26410b868aa7b07921560f91852a791"> 1787</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_2                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacce99349c21265ea13b8fe3c9bcda130"> 1788</a></span>&#160;<span class="preprocessor">#define  RCC_CFGR_PLLMULL_3                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLSRC_HSI_Div2           ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLSRC_PREDIV1            ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_PREDIV1          ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL4                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL5                  ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL6                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL7                  ((uint32_t)0x00140000)        </span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL8                  ((uint32_t)0x00180000)        </span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL9                  ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL6_5                ((uint32_t)0x00340000)        </span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_OTGFSPRE                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO                       ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_0                     ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_1                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_2                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_3                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_NOCLOCK               ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_SYSCLK                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_HSI                   ((uint32_t)0x05000000)        </span></div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_HSE                   ((uint32_t)0x06000000)        </span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_PLLCLK_Div2           ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_PLL2CLK               ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_PLL3CLK_Div2          ((uint32_t)0x09000000)        </span></div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_Ext_HSE               ((uint32_t)0x0A000000)        </span></div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_PLL3CLK               ((uint32_t)0x0B000000)        </span></div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;<span class="preprocessor">#elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLSRC_HSI_Div2           ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLSRC_PREDIV1            ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_PREDIV1          ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_PREDIV1_Div2     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL2                  ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL3                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL4                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL5                  ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL6                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL7                  ((uint32_t)0x00140000)        </span></div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL8                  ((uint32_t)0x00180000)        </span></div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL9                  ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL10                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL11                 ((uint32_t)0x00240000)        </span></div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL12                 ((uint32_t)0x00280000)        </span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL13                 ((uint32_t)0x002C0000)        </span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL14                 ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL15                 ((uint32_t)0x00340000)        </span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL16                 ((uint32_t)0x00380000)        </span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO                       ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_0                     ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_1                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_2                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_NOCLOCK               ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_SYSCLK                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_HSI                   ((uint32_t)0x05000000)        </span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_HSE                   ((uint32_t)0x06000000)        </span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_PLL                   ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l01858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58bda37be3c298f91ff14a2840639f11"> 1858</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLSRC_HSI_Div2           ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd58409765f79b08b2b5d86a2c322f4"> 1859</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLSRC_HSE                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59b5fd80bf935fe93794603e8ce0236c"> 1861</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_HSE              ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ff9511dabb7140e85b2b9260087ba8"> 1862</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLXTPRE_HSE_Div2         ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa19a3c7d27836012150a86fd9c950cdf"> 1864</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL2                  ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb4c410e818f5a68d58a723e7355e6e8"> 1865</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL3                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066f758a13c7686d1dc709ac0a7d976"> 1866</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL4                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2290e27c9c1b64d2dd076652db40a68"> 1867</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL5                  ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea3b717fd226bc6ff5a78b711c051eb"> 1868</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL6                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ff8d8dcf3876d1c85657680a64c1696"> 1869</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL7                  ((uint32_t)0x00140000)        </span></div><div class="line"><a name="l01870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95d6580b1595ff2d5c3383218370cfca"> 1870</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL8                  ((uint32_t)0x00180000)        </span></div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga384c396ec051b958c9a5781c13faf7e5"> 1871</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL9                  ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07bb87d09d30874a5eebb32510f647f"> 1872</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL10                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad338c178459b97d617398dca92b2a699"> 1873</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL11                 ((uint32_t)0x00240000)        </span></div><div class="line"><a name="l01874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79000f4e48edc56ee6ff315b64dcbfa5"> 1874</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL12                 ((uint32_t)0x00280000)        </span></div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga647a6f3d6de31737ca95de9db3925274"> 1875</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL13                 ((uint32_t)0x002C0000)        </span></div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffe33153aa4ffd2fe43439a6d2eaf5c"> 1876</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL14                 ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l01877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9afaf1b82cb9c1e9c8b34c5b77b3f17"> 1877</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL15                 ((uint32_t)0x00340000)        </span></div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecd78b92c36f3a3aafc6cc8fbf90a7e7"> 1878</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_PLLMULL16                 ((uint32_t)0x00380000)        </span></div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade6d5077566e1bf81dd47156743dd05e"> 1879</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_USBPRE                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2d7212d83114d355736613e6dc1dbde"> 1882</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO                       ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l01883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7147402d137ccaa1c8608fcb1d3d2e01"> 1883</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_0                     ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l01884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6ec148346aa17c67aafebcb616dd57b"> 1884</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_1                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad02d5012ff73e9c839b909887ffde7f"> 1885</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_2                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab345908eef02b3029dd78be58baa0c8d"> 1887</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_NOCLOCK               ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l01888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf3b078108fdaf7e66d15ae71ec4181"> 1888</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_SYSCLK                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l01889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f0ac507b8c4e5d443c107d934cfdb1"> 1889</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_HSI                   ((uint32_t)0x05000000)        </span></div><div class="line"><a name="l01890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga183179f1b1763f38ae88f2d8d90acd70"> 1890</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_HSE                   ((uint32_t)0x06000000)        </span></div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1b83ae21df9327e2a705b19ce981da6"> 1891</a></span>&#160;<span class="preprocessor"> #define  RCC_CFGR_MCO_PLL                   ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;</div><div class="line"><a name="l01895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb94ccfe6a212f020e732d1dd787a6fb"> 1895</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYF                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfc100e7ae673dfcec7be79af0d91dfe"> 1896</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYF                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad38877547c4cbbb94659d5726f377163"> 1897</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYF                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea196450aac9ac35e283a66afc3da6"> 1898</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYF                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f007895a17e668f22f7b8b24ca90aec"> 1899</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYF                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad66b719e4061294de35af58cc27aba7f"> 1900</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSF                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga872ba937149a7372138df06f8188ab56"> 1901</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYIE                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0ad2672c9ba1b26012cbc6d423dff8"> 1902</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYIE                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac714351a6f9dab4741354fb017638580"> 1903</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYIE                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5492f9b58600cf66616eb931b48b3c11"> 1904</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYIE                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b70927cab2ba9cf82d1620cf88b0f95"> 1905</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYIE                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982989563f1a95c89bf7f4a25d99f704"> 1906</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSIRDYC                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144b5147f3a8d0bfda04618e301986aa"> 1907</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_LSERDYC                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b58377908e5c31a684747d0a80ecb2"> 1908</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSIRDYC                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9464e8188d717902990b467a9396d238"> 1909</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_HSERDYC                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga245af864b194f0c2b2389ea1ee49a396"> 1910</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_PLLRDYC                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46edb2b9568f002feba7b4312ed92c1f"> 1911</a></span>&#160;<span class="preprocessor">#define  RCC_CIR_CSSC                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;<span class="preprocessor"> #define  RCC_CIR_PLL2RDYF                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;<span class="preprocessor"> #define  RCC_CIR_PLL3RDYF                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="preprocessor"> #define  RCC_CIR_PLL2RDYIE                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="preprocessor"> #define  RCC_CIR_PLL3RDYIE                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;<span class="preprocessor"> #define  RCC_CIR_PLL2RDYC                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;<span class="preprocessor"> #define  RCC_CIR_PLL3RDYC                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;</div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB2RSTR register  *****************/</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54c01f7eac4d00d2011162116931a165"> 1923</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_AFIORST                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364c5d4966543fe7fa3ef02e1d6c9bde"> 1924</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_IOPARST                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86b613f6af828f006926a59d2000c4d8"> 1925</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_IOPBRST                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2db2325306703e2f20b6ea2658b79ae9"> 1926</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_IOPCRST                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206daa5c302d774247f217d6eec788df"> 1927</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_IOPDRST                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b818d0d9747621c936ad16c93a4956a"> 1928</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADC1RST                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;<span class="preprocessor">#if !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l01931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga080ce46887825380c2c3aa902f31c3ae"> 1931</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_ADC2RST                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;</div><div class="line"><a name="l01934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6"> 1934</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM1RST                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb"> 1935</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_SPI1RST                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l01936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41"> 1936</a></span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_USART1RST              ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM15RST               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM16RST               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="preprocessor">#define  RCC_APB2RSTR_TIM17RST               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;<span class="preprocessor">#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL)</span></div><div class="line"><a name="l01945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga881a72d9654ea036eabb104279b8d5e8"> 1945</a></span>&#160;<span class="preprocessor"> #define  RCC_APB2RSTR_IOPERST               ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD &amp;&amp; STM32F10X_LD_VL */</span><span class="preprocessor"></span></div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD) || defined (STM32F10X_XL)</span></div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;<span class="preprocessor"> #define  RCC_APB2RSTR_IOPFRST               ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;<span class="preprocessor"> #define  RCC_APB2RSTR_IOPGRST               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;<span class="preprocessor"> #define  RCC_APB2RSTR_TIM8RST               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;<span class="preprocessor"> #define  RCC_APB2RSTR_ADC3RST               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;<span class="preprocessor"> #define  RCC_APB2RSTR_IOPFRST               ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;<span class="preprocessor"> #define  RCC_APB2RSTR_IOPGRST               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="preprocessor">#ifdef STM32F10X_XL</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="preprocessor"> #define  RCC_APB2RSTR_TIM9RST               ((uint32_t)0x00080000)         </span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="preprocessor"> #define  RCC_APB2RSTR_TIM10RST              ((uint32_t)0x00100000)         </span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="preprocessor"> #define  RCC_APB2RSTR_TIM11RST              ((uint32_t)0x00200000)         </span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_XL */</span><span class="preprocessor"></span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB1RSTR register  *****************/</span></div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d"> 1967</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM2RST                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l01968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9"> 1968</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_TIM3RST                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l01969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94"> 1969</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_WWDGRST                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5"> 1970</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_USART2RST              ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93"> 1971</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_I2C1RST                ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;<span class="preprocessor">#if !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l01974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f9a8bfc02baedd992d13e489234242"> 1974</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_CAN1RST                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d90a520513e93163dd96058874ba7b0"> 1977</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_BKPRST                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l01978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a"> 1978</a></span>&#160;<span class="preprocessor">#define  RCC_APB1RSTR_PWRRST                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="preprocessor">#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL)</span></div><div class="line"><a name="l01981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570"> 1981</a></span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM4RST               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l01982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea"> 1982</a></span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_SPI2RST               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l01983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga766478ebdcbb647eb3f32962543bd194"> 1983</a></span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_USART3RST             ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l01984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3"> 1984</a></span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_I2C2RST               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD &amp;&amp; STM32F10X_LD_VL */</span><span class="preprocessor"></span></div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD) || defined (STM32F10X_MD) || defined (STM32F10X_LD) || defined  (STM32F10X_XL)</span></div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_USBRST                ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD) || defined  (STM32F10X_CL) || defined  (STM32F10X_XL)</span></div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM5RST                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM7RST                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_SPI3RST                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_UART4RST               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_UART5RST               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;</div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined  (STM32F10X_MD_VL) || defined  (STM32F10X_HD_VL)</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM6RST                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM7RST                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_DACRST                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_CECRST                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;<span class="preprocessor">#if defined  (STM32F10X_HD_VL)</span></div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM5RST                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM12RST               ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM13RST               ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM14RST               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_SPI3RST                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_UART4RST               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_UART5RST               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_CAN2RST                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="preprocessor">#ifdef STM32F10X_XL</span></div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM12RST               ((uint32_t)0x00000040)         </span></div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM13RST               ((uint32_t)0x00000080)         </span></div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;<span class="preprocessor"> #define  RCC_APB1RSTR_TIM14RST               ((uint32_t)0x00000100)         </span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_XL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;<span class="comment">/******************  Bit definition for RCC_AHBENR register  ******************/</span></div><div class="line"><a name="l02029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c3053f1ce37c9f643f0e31471927ea"> 2029</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_DMA1EN                   ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295a704767cb94ee624cbc4dd4c4cd9a"> 2030</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_SRAMEN                   ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a12de126652d191a1bc2c114c3395a"> 2031</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_FLITFEN                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade3ee302bf659a2bfbf75e1a00630242"> 2032</a></span>&#160;<span class="preprocessor">#define  RCC_AHBENR_CRCEN                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD) || defined (STM32F10X_XL) || defined  (STM32F10X_CL) || defined  (STM32F10X_HD_VL)</span></div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;<span class="preprocessor"> #define  RCC_AHBENR_DMA2EN                  ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD) || defined (STM32F10X_XL)</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;<span class="preprocessor"> #define  RCC_AHBENR_FSMCEN                  ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;<span class="preprocessor"> #define  RCC_AHBENR_SDIOEN                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;<span class="preprocessor"> #define  RCC_AHBENR_FSMCEN                  ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="preprocessor"> #define  RCC_AHBENR_OTGFSEN                 ((uint32_t)0x00001000)         </span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="preprocessor"> #define  RCC_AHBENR_ETHMACEN                ((uint32_t)0x00004000)         </span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="preprocessor"> #define  RCC_AHBENR_ETHMACTXEN              ((uint32_t)0x00008000)         </span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="preprocessor"> #define  RCC_AHBENR_ETHMACRXEN              ((uint32_t)0x00010000)         </span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment">/******************  Bit definition for RCC_APB2ENR register  *****************/</span></div><div class="line"><a name="l02055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf67d9fc402ce254dd914525bee7361a6"> 2055</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_AFIOEN                  ((uint32_t)0x00000001)         </span></div><div class="line"><a name="l02056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7b860fbeb386425bd7d4ef00ce17c27"> 2056</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_IOPAEN                  ((uint32_t)0x00000004)         </span></div><div class="line"><a name="l02057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9ba85777143e752841c2e6a6977deb9"> 2057</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_IOPBEN                  ((uint32_t)0x00000008)         </span></div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443ef1518a62fa7ecee3f1386b545d8c"> 2058</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_IOPCEN                  ((uint32_t)0x00000010)         </span></div><div class="line"><a name="l02059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778a0ac70714122cf143a6b7b275cc83"> 2059</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_IOPDEN                  ((uint32_t)0x00000020)         </span></div><div class="line"><a name="l02060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42"> 2060</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC1EN                  ((uint32_t)0x00000200)         </span></div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;<span class="preprocessor">#if !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l02063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11a9732e1cef24f107e815caecdbb445"> 2063</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_ADC2EN                  ((uint32_t)0x00000400)         </span></div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;</div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc"> 2066</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM1EN                  ((uint32_t)0x00000800)         </span></div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f"> 2067</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_SPI1EN                  ((uint32_t)0x00001000)         </span></div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3"> 2068</a></span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_USART1EN                ((uint32_t)0x00004000)         </span></div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM15EN                 ((uint32_t)0x00010000)         </span></div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM16EN                 ((uint32_t)0x00020000)         </span></div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;<span class="preprocessor">#define  RCC_APB2ENR_TIM17EN                 ((uint32_t)0x00040000)         </span></div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;<span class="preprocessor">#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL)</span></div><div class="line"><a name="l02077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6193d7181f2f19656f08d40182b6f9d"> 2077</a></span>&#160;<span class="preprocessor"> #define  RCC_APB2ENR_IOPEEN                 ((uint32_t)0x00000040)         </span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD &amp;&amp; STM32F10X_LD_VL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD) || defined (STM32F10X_XL)</span></div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;<span class="preprocessor"> #define  RCC_APB2ENR_IOPFEN                 ((uint32_t)0x00000080)         </span></div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;<span class="preprocessor"> #define  RCC_APB2ENR_IOPGEN                 ((uint32_t)0x00000100)         </span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="preprocessor"> #define  RCC_APB2ENR_TIM8EN                 ((uint32_t)0x00002000)         </span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="preprocessor"> #define  RCC_APB2ENR_ADC3EN                 ((uint32_t)0x00008000)         </span></div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="preprocessor"> #define  RCC_APB2ENR_IOPFEN                 ((uint32_t)0x00000080)         </span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="preprocessor"> #define  RCC_APB2ENR_IOPGEN                 ((uint32_t)0x00000100)         </span></div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;<span class="preprocessor">#ifdef STM32F10X_XL</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="preprocessor"> #define  RCC_APB2ENR_TIM9EN                 ((uint32_t)0x00080000)         </span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="preprocessor"> #define  RCC_APB2ENR_TIM10EN                ((uint32_t)0x00100000)         </span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="preprocessor"> #define  RCC_APB2ENR_TIM11EN                ((uint32_t)0x00200000)         </span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment">/*****************  Bit definition for RCC_APB1ENR register  ******************/</span></div><div class="line"><a name="l02099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610"> 2099</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM2EN                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7"> 2100</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_TIM3EN                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733"> 2101</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_WWDGEN                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d"> 2102</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_USART2EN                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e"> 2103</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_I2C1EN                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;<span class="preprocessor">#if !defined (STM32F10X_LD_VL) &amp;&amp; !defined (STM32F10X_MD_VL) &amp;&amp; !defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l02106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b5172158cf0170d29091064ea63a29"> 2106</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_CAN1EN                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;</div><div class="line"><a name="l02109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad32a0efcb7062b8ffbf77865951d2a54"> 2109</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_BKPEN                   ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60"> 2110</a></span>&#160;<span class="preprocessor">#define  RCC_APB1ENR_PWREN                   ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;<span class="preprocessor">#if !defined (STM32F10X_LD) &amp;&amp; !defined (STM32F10X_LD_VL)</span></div><div class="line"><a name="l02113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461"> 2113</a></span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM4EN                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be"> 2114</a></span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_SPI2EN                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8033e0312aea02ae7eb2d57da13e8298"> 2115</a></span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_USART3EN               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6"> 2116</a></span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_I2C2EN                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_LD &amp;&amp; STM32F10X_LD_VL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD) || defined (STM32F10X_MD) || defined  (STM32F10X_LD)</span></div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_USBEN                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="preprocessor">#if defined (STM32F10X_HD) || defined  (STM32F10X_CL)</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM5EN                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM6EN                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM7EN                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_SPI3EN                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_UART4EN                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_UART5EN                ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_DACEN                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined  (STM32F10X_MD_VL) || defined  (STM32F10X_HD_VL)</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM6EN                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM7EN                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_DACEN                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_CECEN                  ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="preprocessor">#ifdef STM32F10X_HD_VL</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM5EN                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM12EN                ((uint32_t)0x00000040)         </span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM13EN                ((uint32_t)0x00000080)         </span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM14EN                ((uint32_t)0x00000100)         </span></div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_SPI3EN                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_UART4EN                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_UART5EN                ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_HD_VL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;</div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_CAN2EN                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;<span class="preprocessor">#ifdef STM32F10X_XL</span></div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM12EN                ((uint32_t)0x00000040)         </span></div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM13EN                ((uint32_t)0x00000080)         </span></div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;<span class="preprocessor"> #define  RCC_APB1ENR_TIM14EN                ((uint32_t)0x00000100)         </span></div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_XL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;<span class="comment">/*******************  Bit definition for RCC_BDCR register  *******************/</span></div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00145f8814cb9a5b180d76499d97aead"> 2161</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEON                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafca81172ed857ce6b94582fcaada87c"> 2162</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSERDY                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga542dffd7f8dc4da5401b54d822a22af0"> 2163</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_LSEBYP                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40"> 2165</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL                     ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l02166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6701d58e40e4c16e9be49436fcbe23d0"> 2166</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_0                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4e378027f3293ec520ed6d18c633f4"> 2167</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_1                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9c65ae31ae9175346857b1ace10645c"> 2170</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_NOCLOCK             ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l02171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f6cd2e581dabf6d442145603033205"> 2171</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSE                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66773d3ffb98fb0c7a72e39a224f1cfd"> 2172</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_LSI                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9db61bfa161573b4225c147d4ea0c3e"> 2173</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCSEL_HSE                 ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l02175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ea6f2df75f09b17df9582037ed6a53"> 2175</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_RTCEN                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b85b3ab656dfa2809b15e6e530c17a2"> 2176</a></span>&#160;<span class="preprocessor">#define  RCC_BDCR_BDRST                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CSR register  ********************/</span><span class="preprocessor">  </span></div><div class="line"><a name="l02179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga803cbf97bda1ebaf9afee2a3c9f0851b"> 2179</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSION                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab569110e757aee573ebf9ad80812e8bb"> 2180</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LSIRDY                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716"> 2181</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_RMVF                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e26d2902d11e638cd0b702332f53ab1"> 2182</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PINRSTF                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga837e2d7e2395ac45ebe2aea95ecde9bf"> 2183</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_PORRSTF                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16e89534934436ee8958440882b71e6f"> 2184</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_SFTRSTF                     ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a7079ba87dd7acd5ed7fe7b704e85f"> 2185</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_IWDGRSTF                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacabd7bbde7e78c9c8f5fd46e34771826"> 2186</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_WWDGRSTF                    ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675455250b91f125d52f5d347c2c0fbf"> 2187</a></span>&#160;<span class="preprocessor">#define  RCC_CSR_LPWRRSTF                    ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;<span class="comment">/*******************  Bit definition for RCC_AHBRSTR register  ****************/</span></div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;<span class="preprocessor"> #define  RCC_AHBRSTR_OTGFSRST               ((uint32_t)0x00001000)         </span></div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;<span class="preprocessor"> #define  RCC_AHBRSTR_ETHMACRST              ((uint32_t)0x00004000)         </span></div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RCC_CFGR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1                  ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV1             ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV2             ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV3             ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV4             ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV5             ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV6             ((uint32_t)0x00000005)        </span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV7             ((uint32_t)0x00000006)        </span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV8             ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV9             ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV10            ((uint32_t)0x00000009)        </span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV11            ((uint32_t)0x0000000A)        </span></div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV12            ((uint32_t)0x0000000B)        </span></div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV13            ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV14            ((uint32_t)0x0000000D)        </span></div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV15            ((uint32_t)0x0000000E)        </span></div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV16            ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2                  ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_0                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_1                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_2                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_3                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV1             ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV2             ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV3             ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV4             ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV5             ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV6             ((uint32_t)0x00000050)        </span></div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV7             ((uint32_t)0x00000060)        </span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV8             ((uint32_t)0x00000070)        </span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV9             ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV10            ((uint32_t)0x00000090)        </span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV11            ((uint32_t)0x000000A0)        </span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV12            ((uint32_t)0x000000B0)        </span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV13            ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV14            ((uint32_t)0x000000D0)        </span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV15            ((uint32_t)0x000000E0)        </span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV2_DIV16            ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL                  ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL_0                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL_1                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL_2                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL_3                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL8                 ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL9                 ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL10                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL11                ((uint32_t)0x00000900)        </span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL12                ((uint32_t)0x00000A00)        </span></div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL13                ((uint32_t)0x00000B00)        </span></div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL14                ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL16                ((uint32_t)0x00000E00)        </span></div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL2MUL20                ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL                  ((uint32_t)0x0000F000)        </span></div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL_0                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL_1                ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL_2                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL_3                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL8                 ((uint32_t)0x00006000)        </span></div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL9                 ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL10                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL11                ((uint32_t)0x00009000)        </span></div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL12                ((uint32_t)0x0000A000)        </span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL13                ((uint32_t)0x0000B000)        </span></div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL14                ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL16                ((uint32_t)0x0000E000)        </span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PLL3MUL20                ((uint32_t)0x0000F000)        </span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1SRC               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1SRC_PLL2          ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1SRC_HSE           ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_I2S2SRC                  ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_I2S3SRC                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment">/*******************  Bit definition for RCC_CFGR2 register  ******************/</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1                  ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV1             ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV2             ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV3             ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV4             ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV5             ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV6             ((uint32_t)0x00000005)        </span></div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV7             ((uint32_t)0x00000006)        </span></div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV8             ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV9             ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV10            ((uint32_t)0x00000009)        </span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV11            ((uint32_t)0x0000000A)        </span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV12            ((uint32_t)0x0000000B)        </span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV13            ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV14            ((uint32_t)0x0000000D)        </span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV15            ((uint32_t)0x0000000E)        </span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;<span class="preprocessor"> #define  RCC_CFGR2_PREDIV1_DIV16            ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160; </div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;<span class="comment">/*                General Purpose and Alternate Function I/O                  */</span></div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;<span class="comment">/*******************  Bit definition for GPIO_CRL register  *******************/</span></div><div class="line"><a name="l02318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423aaaebb1846603eaf2b91f7d2b9fa1"> 2318</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE                       ((uint32_t)0x33333333)        </span></div><div class="line"><a name="l02320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdd3f5cad389fbe7c96458fb115035b"> 2320</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE0                      ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l02321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1facefbe58e0198f424d1e4487af72f6"> 2321</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE0_0                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e03107c8dbdeb512d612bb52d88014e"> 2322</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE0_1                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ba5b9f5ed5a0ed429893f9cf0425328"> 2324</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE1                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l02325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58972b411ad8d1f9ac4de980bde84d6"> 2325</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE1_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga321825c44a1d436fa483fdf363791ebc"> 2326</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE1_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a6c37c1f5fc8e89ae2cb017c4f545b"> 2328</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE2                      ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l02329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1acdc817f1d3a0ceedbe13f4ce625a2d"> 2329</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE2_0                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed274efc4fbcb5a6b9e733fc23f6343"> 2330</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE2_1                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f6e7d1dcc681e79e3ec70f3c13dff7"> 2332</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE3                      ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l02333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7894b794fc3568954dcd0bf4ce97f291"> 2333</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE3_0                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2e0d4d691512704d52c9a4d94921a37"> 2334</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE3_1                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c0d876b6305cbf60ec6b3add96658b"> 2336</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE4                      ((uint32_t)0x00030000)        </span></div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae110cd4ac6cc9ad00eec9089ab08a43e"> 2337</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE4_0                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78534f019846a3c2a541c346798a480b"> 2338</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE4_1                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6baa7197a06e539323e0d551a19500d9"> 2340</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE5                      ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4264ac5999e94bb3807ea2078fa2b7a6"> 2341</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE5_0                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13de7f1f4a2b6db8afc28785e30d32c7"> 2342</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE5_1                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b353c5507b6cc8575a89a4f445dafd6"> 2344</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE6                      ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeda9df54fcfbcb8ee978785b08b0b0e6"> 2345</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE6_0                    ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c5ba2cfc5febb76210d8cc10a815cd0"> 2346</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE6_1                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9050a4d57b9ed8190d730a98bdf4d3f1"> 2348</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE7                      ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga441dd58c2652fdd2787c827165a7f052"> 2349</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE7_0                    ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae043168c37d4a1c133a9da8cdd94080e"> 2350</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_MODE7_1                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b71e50e58307256aad81040c855f66c"> 2352</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF                        ((uint32_t)0xCCCCCCCC)        </span></div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c66290c450d7078597125c0e127903"> 2354</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF0                       ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l02355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf8a6e162d564a0f69b580d417acae8"> 2355</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF0_0                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5291190c37de6ae57e06e8586a393a59"> 2356</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF0_1                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9ca2d3a0f7587608aba569acde3317b"> 2358</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF1                       ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l02359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3173c39ee01b0389024f8612469cf2"> 2359</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF1_0                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d35220984bf84c5eaae064e3defc3a"> 2360</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF1_1                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63db6056280880a85b6103195d6d43ac"> 2362</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF2                       ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l02363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5a2a2770e852c94f4b75c4ca0e6a89e"> 2363</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF2_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7c1604bc9d187e8d339385b6be7c05"> 2364</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF2_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b201ed339a417f4a6b16c75ad473ff2"> 2366</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF3                       ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l02367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8ee38d349593c64ca11c3b901289fd6"> 2367</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF3_0                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc2aa63cf9d1e41e90e83686efac0be"> 2368</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF3_1                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ae25542ecc928b5be2efa02cb65a7d"> 2370</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF4                       ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8e19f954197c54c587df29aad5047e"> 2371</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF4_0                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cabe5a2a5ee896d7abf4471d48b4591"> 2372</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF4_1                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bc3cc93deb6d6223f5868e73b70115"> 2374</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF5                       ((uint32_t)0x00C00000)        </span></div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5aa19ce2af8682762cccaa141ec2949"> 2375</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF5_0                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadae9d028c9c08feab521de69344ef2bb"> 2376</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF5_1                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14aa5957aba048d58b8eecf7afd331a"> 2378</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF6                       ((uint32_t)0x0C000000)        </span></div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363316a6d179a6b19f7742e6e976f30c"> 2379</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF6_0                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b03c0d4a3e05113f0e9315bffd522f6"> 2380</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF6_1                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ce116816638e3ef36b5a94e2fad38dd"> 2382</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF7                       ((uint32_t)0xC0000000)        </span></div><div class="line"><a name="l02383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a0556440a284e54f5d6f94e4fabed6"> 2383</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF7_0                     ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb42794f5eb4dfef4df5bb9e73275347"> 2384</a></span>&#160;<span class="preprocessor">#define  GPIO_CRL_CNF7_1                     ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_CRH register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac114257ba9f8d812b8a18da30e4b9e07"> 2387</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE                       ((uint32_t)0x33333333)        </span></div><div class="line"><a name="l02389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989e5974697fe08359d1bcd9f76624a1"> 2389</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE8                      ((uint32_t)0x00000003)        </span></div><div class="line"><a name="l02390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b1bd12a10cafb51a9e4090f2826b78"> 2390</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE8_0                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756f19dcfb0be9f377d1335b716d8b6"> 2391</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE8_1                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950066b5b6fc68f7373bbcdd70ed28e1"> 2393</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE9                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l02394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd8c2c6db28e9905cb7a9b8798e7b56"> 2394</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE9_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea120b509cb127a36ccd5658b1f88b1"> 2395</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE9_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac3791e8f42fa3d53d9d0f122feb76b"> 2397</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE10                     ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l02398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ffaef25716156e25dc268af778969a"> 2398</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE10_0                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331c724df71676215d0090c9123628cd"> 2399</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE10_1                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99de91066740ee08d4a1f1e5bd3ee69"> 2401</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE11                     ((uint32_t)0x00003000)        </span></div><div class="line"><a name="l02402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5933c89958d25223e8b88b00a4dc522a"> 2402</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE11_0                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52a6803a7c23e649416cb25942e0d113"> 2403</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE11_1                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9282af7b7fa56285cc805784ba0126dd"> 2405</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE12                     ((uint32_t)0x00030000)        </span></div><div class="line"><a name="l02406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20adb71ffdd8dad9f2ae2b1e42b4809c"> 2406</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE12_0                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd15ab3ae38aa1ad96c6361c5c24531"> 2407</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE12_1                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b20c047a004488b23e24d581935146c"> 2409</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE13                     ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l02410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcd514c53d9095c26b47e5206b734c24"> 2410</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE13_0                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a07c5b52a5caa565c8eb8988c2f5b9c"> 2411</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE13_1                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167bc46193971870fa4f3717f04e8299"> 2413</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE14                     ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l02414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac343dc334e140a60b4e46332c733336b"> 2414</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE14_0                   ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15154111d901547358f87c767958e3a2"> 2415</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE14_1                   ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa7713e0cfe0e94c8435e4a537e77f14"> 2417</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE15                     ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l02418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f79bf2c41499678dcba5a72eb4183e1"> 2418</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE15_0                   ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebad3a6ac2874e7cd38cba27369da7d8"> 2419</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_MODE15_1                   ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59019c41cf8244eab80bb023686c68a2"> 2421</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF                        ((uint32_t)0xCCCCCCCC)        </span></div><div class="line"><a name="l02423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace87ab29a8ba8aa75ed31f2482d93a16"> 2423</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF8                       ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l02424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f35602ac8a9be36425faf6d68ecafb"> 2424</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF8_0                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e200a5a3b500ef22782e2a6267a2a63"> 2425</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF8_1                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1884160084a2e83912cdd1ef9ee8378"> 2427</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF9                       ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l02428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8152db5db71a40d79ae2a01cc826f9d"> 2428</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF9_0                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4db7c6d54edcef8a714417c426966ad0"> 2429</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF9_1                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd9d14adc37b5e47c9c62f2ad7f5d800"> 2431</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF10                      ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l02432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36572f76f92f081a7353689019c560fb"> 2432</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF10_0                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1878a0c7076953418f89ef3986eefa4a"> 2433</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF10_1                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdda3fcbd9a508bdfc2133bca746a563"> 2435</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF11                      ((uint32_t)0x0000C000)        </span></div><div class="line"><a name="l02436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b4db43bf530fbc40071bc55afdb8a12"> 2436</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF11_0                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga611063f86356e4bb141166e9714d09a6"> 2437</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF11_1                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df966bbe464e265539646deca04f936"> 2439</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF12                      ((uint32_t)0x000C0000)        </span></div><div class="line"><a name="l02440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa088520031f81f5d31377a438154160b"> 2440</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF12_0                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96f2bdaf714b96bb2ff0fca5828ad328"> 2441</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF12_1                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaf717ae90411d43f184214af6ba48c1"> 2443</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF13                      ((uint32_t)0x00C00000)        </span></div><div class="line"><a name="l02444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd4f7c84833863dc528f4ebfdf2033ee"> 2444</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF13_0                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4087c56a3b179f61cb2bb207236bbc0e"> 2445</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF13_1                    ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga675b06b78f03c59517257ed709d0714a"> 2447</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF14                      ((uint32_t)0x0C000000)        </span></div><div class="line"><a name="l02448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9c3bc0232af0e0ae1e4146320048109"> 2448</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF14_0                    ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b7deb9a6f017ac1f554dae003c3d6b"> 2449</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF14_1                    ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga778bedf9e530d780496a427f3f7239a9"> 2451</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF15                      ((uint32_t)0xC0000000)        </span></div><div class="line"><a name="l02452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f6ebf102a5788df027573b13a6438c"> 2452</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF15_0                    ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd696e9e854d83886aa713bcad9fcf8d"> 2453</a></span>&#160;<span class="preprocessor">#define  GPIO_CRH_CNF15_1                    ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7a850e3aa5c1543380ef3ac4136cc11"> 2456</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR0                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba8fd128cd05bfd794c8cdcde0881019"> 2457</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR1                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9784fabf7bbd2ebdb5f7e2630234fb4"> 2458</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR2                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a6d373ac7af05410cfbc4d35d996ca8"> 2459</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR3                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478dccec7de2abcbd927ed6923ef32c7"> 2460</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR4                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac20a373bc5a5869e3ce5c87a26cc5c26"> 2461</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR5                        ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c647c0fa98de3db7abe16149e56b912"> 2462</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR6                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21781c5e4e74462c4d48b0619f3735f2"> 2463</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR7                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l02464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6cd32d3b32f70f4d0e7a7635fb22969"> 2464</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR8                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c804c5fca2b891e63c691872c440253"> 2465</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR9                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d58438899588f2a4eeeb7d1f9607d9"> 2466</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR10                       ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8c6e2fcd0bf5b5284008e1b4d72fb8"> 2467</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR11                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l02468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56777a4d0c73a16970b2b7d7ca7dda18"> 2468</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR12                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45d488afaf42e3a447b274f73486ad00"> 2469</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR13                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga811118b05ed3aff70264813823a69851"> 2470</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR14                       ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabccccbeaa1672daedf0837b60dfd5b45"> 2471</a></span>&#160;<span class="preprocessor">#define GPIO_IDR_IDR15                       ((uint16_t)0x8000)            </span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_ODR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fdb4b0764d21e748916ea683a9c2d51"> 2474</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR0                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410ccbcd45e0c2a52f4785bf931f447e"> 2475</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR1                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7065029983e1d4b3e5d29c39c806fcb"> 2476</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR2                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae76bac33647c09342ce6aa992546f7a2"> 2477</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR3                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa23bde84b70b480e5348394cee5d8f2"> 2478</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR4                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3a874859723b3e8fe7ce1a68afa9afd"> 2479</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR5                        ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ae0b0c4bc32f9b21b1bc1cea174230"> 2480</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR6                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b634cee6d6e10f6cf464e28e164b3c"> 2481</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR7                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l02482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9280b6d2fc7b12bd6fe91e82b9feb377"> 2482</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR8                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ec739eff617930cb7c60ef7aab6ba58"> 2483</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR9                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab32f8a517f25bcae7b60330523ff878a"> 2484</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR10                       ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3133087355e6c2f73db21065f74b8254"> 2485</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR11                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l02486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf62ec1e54fb8b76bd2f31aa4c32852f0"> 2486</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR12                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae15416db0d5f54d03e101d7a84bafd0d"> 2487</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR13                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c550f614a85b6f7889559010c4f0b3"> 2488</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR14                       ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf788434fb27537f1a3f508b1cedbfbab"> 2489</a></span>&#160;<span class="preprocessor">#define GPIO_ODR_ODR15                       ((uint16_t)0x8000)            </span></div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for GPIO_BSRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bdfbe2a618de42c420de923b2f8507d"> 2492</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316604d9223fee0c0591b58bd42b5f51"> 2493</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc89617a25217236b94eec1fd93891cb"> 2494</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e5ac9ace2d797ecfcc3d633c7ca52f"> 2495</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f3966c5260fd55f3bb09829f69e75"> 2496</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea824455e136eee60ec17f42dabab0b"> 2497</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b3333e39824fde00bc36b181de3929"> 2498</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9836771d1c021b9b7350fd3c3d544b0"> 2499</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c295b6482aa91ef51198e570166f60f"> 2500</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49258fbb201ec8e332b248bbd0370b07"> 2501</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbe42933da56edaa62f89d6fb5093b32"> 2502</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b06aba868da67827335c823cde772c"> 2503</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34dec3bc91096fccb3339f2d6d181846"> 2504</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea853befe5a2a238f0e0fe5d6c41b9c"> 2505</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e32d8f8af43a171ed1a4c7eb202d17"> 2506</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8427fb5c9074e51fbf27480a6a65a80"> 2507</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BS15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44316fb208a551d63550ab435a65faaf"> 2509</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR0                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga855ce6a1019d453bd1fbe9f61b5531b8"> 2510</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR1                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac2103861a8ab0c8c8fed5e3bf7db0a"> 2511</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR2                        ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf256a26094e33026f7f575f04d0e05c9"> 2512</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR3                        ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac84f66118397bb661ad9edfdd50432f0"> 2513</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR4                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a777f006ef68641e80110f20117a8d"> 2514</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR5                        ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8695c8bfcc32bda2806805339db1e8ce"> 2515</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR6                        ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba577e8f2650976f219ad7ad93244f8a"> 2516</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR7                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaedbc146cc7659d51bc5f472d3a405ee"> 2517</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR8                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3e0c779115c59cb98e021ede5605df3"> 2518</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR9                        ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98581ac23be9f4fa003686d2ea523a81"> 2519</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR10                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacedacd6c3e840a8172269cac3dbb550b"> 2520</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR11                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4622e78de418b59cd4199928801b6958"> 2521</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR12                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292c1d0172620e0454ccc36f91f0c6ea"> 2522</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR13                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32477ac5ab4f5c7257ca332bb691b7cf"> 2523</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR14                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c6d612adeaae9b26d0ea4af74ffe1cd"> 2524</a></span>&#160;<span class="preprocessor">#define GPIO_BSRR_BR15                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for GPIO_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8acd11feb4223a7ca438effb3d926fc"> 2527</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR0                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68f94e96c502467ad528983494cb6645"> 2528</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR1                         ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe4dddede0f14e00885b70c09bbd09"> 2529</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR2                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b3047fcdfe9269f5a94b6412ec6a3c"> 2530</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR3                         ((uint16_t)0x0008)            </span></div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc7d79f0103f892f8c3a87d8038525a"> 2531</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR4                         ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc7663eaa1496185041af93b4ff808b"> 2532</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR5                         ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa84d5cb9d0a0a945389ad0fef07eb2a"> 2533</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR6                         ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5110afe1f5bda4fde7983b447ce162c4"> 2534</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR7                         ((uint16_t)0x0080)            </span></div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1560a3457fcec47c6f1871cf225557e"> 2535</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR8                         ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga248ac798aa8fdd42573fa6ff4762ba58"> 2536</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR9                         ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fe20398333e9f7e5c247e0bcfcd1d31"> 2537</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR10                        ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac65c4bf495800254168edce220f12294"> 2538</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR11                        ((uint16_t)0x0800)            </span></div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443c4943581f7590d706b183fb47250e"> 2539</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR12                        ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f1e586a459fe54089921daed6b99cc"> 2540</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR13                        ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a77aa07922b7541f1e1c936a6651713"> 2541</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR14                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2ab1e0d0902e871836ae13d70c566df"> 2542</a></span>&#160;<span class="preprocessor">#define GPIO_BRR_BR15                        ((uint16_t)0x8000)            </span></div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for GPIO_LCKR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ae6b6d787a6af758bfde54b6ae934f"> 2545</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga627d088ded79e6da761eaa880582372a"> 2546</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a17a7348d45dbe2b2ea41a0908d7de"> 2547</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1597c1b50d32ed0229c38811656ba402"> 2548</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723577475747d2405d86b1ab28767cb5"> 2549</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c2446bfe50cbd04617496c30eda6c18"> 2550</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga606249f4cc3ac14cf8133b76f3c7edd7"> 2551</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf998da536594af780718084cee0d22a4"> 2552</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab00a81afcf4d92f6f5644724803b7404"> 2553</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9aa0442c88bc17eaf07c55dd84910ea"> 2554</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae055f5848967c7929f47e848b2ed812"> 2555</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de971426a1248621733a9b78ef552ab"> 2556</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38e8685790aea3fb09194683d1f58508"> 2557</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0279fa554731160a9115c21d95312a5"> 2558</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf290cecb54b6b68ac42a544b87dcee"> 2559</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c3114c8cd603d8aee022d0b426bf04"> 2560</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCK15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa2a83bf31ef76ee3857c7cb0a90c4d9"> 2561</a></span>&#160;<span class="preprocessor">#define GPIO_LCKR_LCKK                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;<span class="comment">/******************  Bit definition for AFIO_EVCR register  *******************/</span></div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5154879c54283130c286f53ba7ba676"> 2566</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN                        ((uint8_t)0x0F)               </span></div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9277107f232c9726e5e16080610916b8"> 2567</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_0                      ((uint8_t)0x01)               </span></div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bdaf9c0f54e75fc88a4c8cc4cfb005"> 2568</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_1                      ((uint8_t)0x02)               </span></div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3a7db6ae50a43056fe97a1b3b2cc163"> 2569</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_2                      ((uint8_t)0x04)               </span></div><div class="line"><a name="l02570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga007202fece2abe8e0d458fd989c9729c"> 2570</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_3                      ((uint8_t)0x08)               </span></div><div class="line"><a name="l02573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc55b0764100c312652f8439c76ead93"> 2573</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX0                    ((uint8_t)0x00)               </span></div><div class="line"><a name="l02574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1837985898c39579fb8e2d08a536abc9"> 2574</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX1                    ((uint8_t)0x01)               </span></div><div class="line"><a name="l02575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefeb8141d1a950490ba1546475a800f7"> 2575</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX2                    ((uint8_t)0x02)               </span></div><div class="line"><a name="l02576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5f9ed9c7b281ab90977e12567642227"> 2576</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX3                    ((uint8_t)0x03)               </span></div><div class="line"><a name="l02577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga581b5d39100696da09b2ff97a99972da"> 2577</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX4                    ((uint8_t)0x04)               </span></div><div class="line"><a name="l02578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ad484dafff8764ce9ce9d594dd5a013"> 2578</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX5                    ((uint8_t)0x05)               </span></div><div class="line"><a name="l02579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f3145a544acb1f90a7282ec5a29c157"> 2579</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX6                    ((uint8_t)0x06)               </span></div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a96447627679aea8f50ae5c69ad8cf4"> 2580</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX7                    ((uint8_t)0x07)               </span></div><div class="line"><a name="l02581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08e94e6d3f024d5cb985c77c726ffc2b"> 2581</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX8                    ((uint8_t)0x08)               </span></div><div class="line"><a name="l02582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02d0b8d6c4a728bb5149eae7f21bb1df"> 2582</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX9                    ((uint8_t)0x09)               </span></div><div class="line"><a name="l02583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6f2cc7e47f2a227bab6776f6e56744"> 2583</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX10                   ((uint8_t)0x0A)               </span></div><div class="line"><a name="l02584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bbd72a869b61e23731639501e73102e"> 2584</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX11                   ((uint8_t)0x0B)               </span></div><div class="line"><a name="l02585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f9a1344125a2fad10cf831cafcb6dd8"> 2585</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX12                   ((uint8_t)0x0C)               </span></div><div class="line"><a name="l02586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62196f78a13b996b3bcd998ce80998b6"> 2586</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX13                   ((uint8_t)0x0D)               </span></div><div class="line"><a name="l02587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb3233497ca8b69f9ee6be98ac1a5643"> 2587</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX14                   ((uint8_t)0x0E)               </span></div><div class="line"><a name="l02588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab02338e562caabecfd265882afbccfe9"> 2588</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PIN_PX15                   ((uint8_t)0x0F)               </span></div><div class="line"><a name="l02590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97ba7af1c959102bbff96b902d3f58a6"> 2590</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT                       ((uint8_t)0x70)               </span></div><div class="line"><a name="l02591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7cf20c0b2f74b4fd76f906a3a364c6"> 2591</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_0                     ((uint8_t)0x10)               </span></div><div class="line"><a name="l02592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54ae24882fae05bd41cf2511ce60c5fb"> 2592</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_1                     ((uint8_t)0x20)               </span></div><div class="line"><a name="l02593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8bfa404b43ccf576e906a81f7421684"> 2593</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_2                     ((uint8_t)0x40)               </span></div><div class="line"><a name="l02596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a85c353b94b1e9d22dd67088b1ac4d3"> 2596</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PA                    ((uint8_t)0x00)               </span></div><div class="line"><a name="l02597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d0d2c1f1c046bdf055bb99465592ef"> 2597</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PB                    ((uint8_t)0x10)               </span></div><div class="line"><a name="l02598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15241a60ec90040d0bb2d1b8c4c6b77f"> 2598</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PC                    ((uint8_t)0x20)               </span></div><div class="line"><a name="l02599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b10610230c14d7cc6a7fe15dabfc7d"> 2599</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PD                    ((uint8_t)0x30)               </span></div><div class="line"><a name="l02600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4931a15c9784e7b7d0e678271cba75a"> 2600</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_PORT_PE                    ((uint8_t)0x40)               </span></div><div class="line"><a name="l02602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a24af5abfbcc69a979fe2d4410dad79"> 2602</a></span>&#160;<span class="preprocessor">#define AFIO_EVCR_EVOE                       ((uint8_t)0x80)               </span></div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for AFIO_MAPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ffdcd52f5810284a6306fc57daa8f1d"> 2605</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SPI1_REMAP                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0612a4efdce1e60bc23f6ec00d29a"> 2606</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_I2C1_REMAP                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87539744f607522422b3d5db6d94bd41"> 2607</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART1_REMAP               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439c8d7670cfef18450ff624d19ec525"> 2608</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART2_REMAP               ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc80459b8258134a4691f6e9462d4a4"> 2610</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP               ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff4a18ac076aecb5aabb1a1baeda9eed"> 2611</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_0             ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga781b790e3aa34b9eb6d3f074247bd605"> 2612</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_1             ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;<span class="preprocessor"></span><span class="comment">/* USART3_REMAP configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l02615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3073257d802e1b73df5185ea8d463151"> 2615</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_NOREMAP       ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l02616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6210874efbd3f2b6a56993ecbf6a28"> 2616</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_PARTIALREMAP  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c76f3731fc0fc0004c4d294bc3db3dd"> 2617</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_USART3_REMAP_FULLREMAP     ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l02619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1527de28449dc06823fc55f6f1d6e61a"> 2619</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP                 ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l02620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56d3ea77b2c5be3c0d672471413a1a2b"> 2620</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_0               ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53ca0d06046364087ee6df50a7031979"> 2621</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_1               ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be8a2b8fa5d1c3c77709c888ce496fa"> 2624</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_NOREMAP         ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l02625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf3ca4f106bd35297b1d760b6cbd2408"> 2625</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_PARTIALREMAP    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa097f744cd0b50f5c89f41d05ae36592"> 2626</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM1_REMAP_FULLREMAP       ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l02628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb47d9a129138a6f5c7fe5a213c52e8b"> 2628</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP                 ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f21bc99a43b999cd3f8c639f13ab1c5"> 2629</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a712a528988a5b0f5bff444a407553b"> 2630</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d1037409791928fe7dcd1e683901edc"> 2633</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_NOREMAP         ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67298a8506ff100041c5a2a8e4d6658a"> 2634</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP1   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e2ec28f1d1a368540c5c94515663df"> 2635</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_PARTIALREMAP2   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a4088220b588dea4f70aae5211d6691"> 2636</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM2_REMAP_FULLREMAP       ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad0b1bfc0ee21ba6cc32116da16368c"> 2638</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP                 ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0501b9b6b85406a025c404747a1067f8"> 2639</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_0               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e3eb1d1173f390df521b427d0c54be2"> 2640</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_1               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ef4aa05c5514947de224ca62a438e38"> 2643</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_NOREMAP         ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafaf86fec6b88d4db406144faa3eef76c"> 2644</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_PARTIALREMAP    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac236354751e4aaa674e87c886e6bbc71"> 2645</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM3_REMAP_FULLREMAP       ((uint32_t)0x00000C00)        </span></div><div class="line"><a name="l02647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d7ee2e14938f50f559a79fc514f277"> 2647</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM4_REMAP                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c0210373a681217cc316f7ccab5fb77"> 2649</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP                  ((uint32_t)0x00006000)        </span></div><div class="line"><a name="l02650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9290b8c7f674c3dcca54b5b40d738df2"> 2650</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_0                ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc7e19a7d0c1aae60e08497ba6d5c4e"> 2651</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_1                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6ae85049da0f941d954910c8672481"> 2654</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP1           ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l02655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33e26189f9cf68be38f3f0f9d1f4201"> 2655</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP2           ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa059a9ae5ba460f32854a588242e5176"> 2656</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_CAN_REMAP_REMAP3           ((uint32_t)0x00006000)        </span></div><div class="line"><a name="l02658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b8e420451eba867183a37b1e0f82112"> 2658</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_PD01_REMAP                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad39b3a437c4bef039df225f67104a971"> 2659</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_TIM5CH4_IREMAP             ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga811c7ccd113621b431a00b8bd403eeb0"> 2660</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGINJ_REMAP         ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94732d06ac1082d8f5a95ea32fd1c467"> 2661</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC1_ETRGREG_REMAP         ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9facf28699e7f71bba4bf715cc099a0"> 2662</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGINJ_REMAP         ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfadf6342c75bfbda1827bf69b651c33"> 2663</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_ADC2_ETRGREG_REMAP         ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ab89d25a214b239fd90eb466776d4ec"> 2666</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG                    ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l02667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac25c0cecfaaabfb66fd2b3cf0d1d172"> 2667</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac16a858449fec652f1d7ed83494e7361"> 2668</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga824bd6de9f5032f1f1e3d22ce63e3b68"> 2669</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa25695b91d03cf103d3025d959f466d8"> 2671</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_RESET              ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l02672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff8c11cc7f50c04dc5f5f4913030d67b"> 2672</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_NOJNTRST           ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad40f243c5ded60dbba9853f5e3c32e04"> 2673</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_JTAGDISABLE        ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23584e8819d890dc3de4ffa54146898e"> 2674</a></span>&#160;<span class="preprocessor">#define AFIO_MAPR_SWJ_CFG_DISABLE            ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;<span class="preprocessor"> #define AFIO_MAPR_ETH_REMAP                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;<span class="preprocessor"> #define AFIO_MAPR_CAN2_REMAP                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;<span class="preprocessor"> #define AFIO_MAPR_MII_RMII_SEL               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="preprocessor"> #define AFIO_MAPR_SPI3_REMAP                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;<span class="preprocessor"> #define AFIO_MAPR_TIM2ITR1_IREMAP            ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;<span class="preprocessor"> #define AFIO_MAPR_PTP_PPS_REMAP              ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;<span class="comment">/*****************  Bit definition for AFIO_EXTICR1 register  *****************/</span></div><div class="line"><a name="l02697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a76d7ae8d4926338a6be22ef31b311d"> 2697</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0                   ((uint16_t)0x000F)            </span></div><div class="line"><a name="l02698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbb32b96a712c94b42bce4e6a4ddfcf"> 2698</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1                   ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l02699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ebc91bd269ac45cb6391187bcf7539"> 2699</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2                   ((uint16_t)0x0F00)            </span></div><div class="line"><a name="l02700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfd03f564c8f57caf98c316539fc0417"> 2700</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3                   ((uint16_t)0xF000)            </span></div><div class="line"><a name="l02703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadabd0f90ffee34a14d6a1f000ae2eaa4"> 2703</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad6bdf8b97cf50ed00d8dd4e8ee7ea8e"> 2704</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PB                ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdcac7c0d6ef7acd5f32467fa018568"> 2705</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PC                ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92350544b7f821599e31dc8aa559af40"> 2706</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PD                ((uint16_t)0x0003)            </span></div><div class="line"><a name="l02707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05586b1f5c510dd5a49b84d1826582dc"> 2707</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PE                ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28d9081b7bdfa6201f4325f9378816f0"> 2708</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PF                ((uint16_t)0x0005)            </span></div><div class="line"><a name="l02709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f2eb1d39f2eabb3d6f0f7eaec1645f5"> 2709</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI0_PG                ((uint16_t)0x0006)            </span></div><div class="line"><a name="l02712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a7d9c289eaf89afa117634e212cfc4"> 2712</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcca06b23b4ec1fdb91a45cc873becc6"> 2713</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PB                ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65af4023576cc741299122a64ae1b383"> 2714</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PC                ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bf0d1d0725edac1ad4eb396e6175bb"> 2715</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PD                ((uint16_t)0x0030)            </span></div><div class="line"><a name="l02716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1509dc09a6f87fb35b4373749a98f"> 2716</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PE                ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga011af6e4d078b341cf9e0a449a363a50"> 2717</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PF                ((uint16_t)0x0050)            </span></div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac84f332aaa2762958523d2bfa143692f"> 2718</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI1_PG                ((uint16_t)0x0060)            </span></div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d7b7b9307dea62bace42fe51133ca7e"> 2721</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad510aa89b9819d17e63b7573fc4aa646"> 2722</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PB                ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf344e3fb3d2317acb4605eb26fc01a86"> 2723</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PC                ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac80da160b943d018c9dc1116d372ebce"> 2724</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PD                ((uint16_t)0x0300)            </span></div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15e0e6550f443ec1bbd9692626635880"> 2725</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PE                ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae082912de2c081a8c32324b2ef4658d8"> 2726</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PF                ((uint16_t)0x0500)            </span></div><div class="line"><a name="l02727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b87e4b3280d7a7d4c462adafedfcd6"> 2727</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI2_PG                ((uint16_t)0x0600)            </span></div><div class="line"><a name="l02730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga997512c89370ea344a2bcd5c93bd58f5"> 2730</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29af6af53fe4ef204e27297b01f67c2"> 2731</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PB                ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4debafaa8694c4065cd9e24a248cb52e"> 2732</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PC                ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9452bca38bfe641a4fc2050b617671eb"> 2733</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PD                ((uint16_t)0x3000)            </span></div><div class="line"><a name="l02734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e651df29896772fe9f3853489ee6f2a"> 2734</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PE                ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad54b3ead5fdcdfaa75a70ddd75de76ad"> 2735</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PF                ((uint16_t)0x5000)            </span></div><div class="line"><a name="l02736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga238ec09330b1f3f3413cd94799fe01c2"> 2736</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR1_EXTI3_PG                ((uint16_t)0x6000)            </span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for AFIO_EXTICR2 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33b4ac98df898c047cf7f7bba7345c2c"> 2739</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4                   ((uint16_t)0x000F)            </span></div><div class="line"><a name="l02740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9377dc8598bf60ee3380119c290434a"> 2740</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5                   ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l02741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7317f7e229e75fef4e83e4c22c43909b"> 2741</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6                   ((uint16_t)0x0F00)            </span></div><div class="line"><a name="l02742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga212e4d4cfe884b2c8ccffb6078252cf0"> 2742</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7                   ((uint16_t)0xF000)            </span></div><div class="line"><a name="l02745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae09cf2c0e2b506bdd041f55bdb40b21e"> 2745</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5389cf9203b09f15d3b849d722285172"> 2746</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PB                ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6865341c5319938ce60eac3333799f6a"> 2747</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PC                ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad10a38a25ea2f1c66a620faf5c1a838d"> 2748</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PD                ((uint16_t)0x0003)            </span></div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0f754184b299727c682ebee9f1fbe1e"> 2749</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PE                ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga060cdc770e394f184301ce634a8f640d"> 2750</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PF                ((uint16_t)0x0005)            </span></div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be03ef7c34728481526524399c98b1a"> 2751</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI4_PG                ((uint16_t)0x0006)            </span></div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;<span class="preprocessor"></span><span class="comment">/* EXTI5 configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l02754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc989656f3311661f081e3b64ce97300"> 2754</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga413820e35ed4ee872607877ad95677cb"> 2755</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PB                ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf7865926d5956e9475cc0c066b04422"> 2756</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PC                ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6c7510dab484cee8fbff2706b1f71e"> 2757</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PD                ((uint16_t)0x0030)            </span></div><div class="line"><a name="l02758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadefc651261fc971d87182091bafd6e58"> 2758</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PE                ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac64326ef24af7db6c187ac94c42815a9"> 2759</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PF                ((uint16_t)0x0050)            </span></div><div class="line"><a name="l02760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19f0f00e4481514764ac4184c60cea0c"> 2760</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI5_PG                ((uint16_t)0x0060)            </span></div><div class="line"><a name="l02763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga972dc06c372f38c996d93ef7a1c1f85e"> 2763</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2995275d7c77d46e8bd137aa82ef716"> 2764</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PB                ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a8ed5d0e9e0fcc0338df5a67917b63b"> 2765</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PC                ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7821358b1f796f98cbbe50a65bca0f72"> 2766</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PD                ((uint16_t)0x0300)            </span></div><div class="line"><a name="l02767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a5b1e7d9deec1a54595a66f7af3669"> 2767</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PE                ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75490e845a33ab81645bc1806e3c68d9"> 2768</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PF                ((uint16_t)0x0500)            </span></div><div class="line"><a name="l02769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3f90dbce0f5d20e2649a1cbdab95ec7"> 2769</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI6_PG                ((uint16_t)0x0600)            </span></div><div class="line"><a name="l02772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d447f7884e518e9d7799ad2d6d55405"> 2772</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1080e69a26838459bb949862d4ae79"> 2773</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PB                ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae15ae0750d0d996c309c2c5e25dd6f9e"> 2774</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PC                ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38c86aa9bd6e7c670e691a6ca43da769"> 2775</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PD                ((uint16_t)0x3000)            </span></div><div class="line"><a name="l02776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e713516450ef91615f044070000cc5"> 2776</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PE                ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02247fbb913c2011b640615fbd40aa02"> 2777</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PF                ((uint16_t)0x5000)            </span></div><div class="line"><a name="l02778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac85a8ce70fcfb95396b4c9b073588dea"> 2778</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR2_EXTI7_PG                ((uint16_t)0x6000)            </span></div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for AFIO_EXTICR3 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad884eb6b39aeaf19ff10cc2a9b797f42"> 2781</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8                   ((uint16_t)0x000F)            </span></div><div class="line"><a name="l02782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0d0d9202bb87d664f03fbe6c3c4fee"> 2782</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9                   ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92257f1951dcd4c3788e060151fc0f9a"> 2783</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10                  ((uint16_t)0x0F00)            </span></div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a093114602f8b27cf3a8ad641d1c7a2"> 2784</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11                  ((uint16_t)0xF000)            </span></div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga526d9d45feb9aac4b24f1d59fa4c5ee8"> 2787</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45c438d1e706eb5b3ae511bea340be86"> 2788</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PB                ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac883bc8858f41cb30b4f3e21e7a57365"> 2789</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PC                ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9309b5f34e93238a0e581dbfdca8e48"> 2790</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PD                ((uint16_t)0x0003)            </span></div><div class="line"><a name="l02791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5f4de9204eef03aaf55b51fbdb0b208"> 2791</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PE                ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e38476095ce5f28c2915d6b9094dd9"> 2792</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PF                ((uint16_t)0x0005)            </span></div><div class="line"><a name="l02793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17aca2794a6b4e5de3d611c1fa56f607"> 2793</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI8_PG                ((uint16_t)0x0006)            </span></div><div class="line"><a name="l02796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb41e2364549947ff3cc5dbabbb44b8b"> 2796</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PA                ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9f3a38dac41c2f33267f1e7d4c6464"> 2797</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PB                ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b24f72385c49b4660b8ace02ed1ebb6"> 2798</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PC                ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d3171a6649fd87f8b69a7d322862458"> 2799</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PD                ((uint16_t)0x0030)            </span></div><div class="line"><a name="l02800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbcff98c1a74db03ae59b55ac23b1f3f"> 2800</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PE                ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0bc2fed193eedf53ae10679366bc0a7"> 2801</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PF                ((uint16_t)0x0050)            </span></div><div class="line"><a name="l02802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga192508b7d86b6811f53f19a536c2d12c"> 2802</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI9_PG                ((uint16_t)0x0060)            </span></div><div class="line"><a name="l02805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a139540b2db607b4fd61bcba167b1d"> 2805</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PA               ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaccb0d21cdfac29d44e044f80bfd551"> 2806</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PB               ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82d32aa776a2a0610d06ea925f083f3c"> 2807</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PC               ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793a4b7d1f5ca55e1cc58385c6dc6e24"> 2808</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PD               ((uint16_t)0x0300)            </span></div><div class="line"><a name="l02809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96ff27d348b606c08277c7ac8f382fb5"> 2809</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PE               ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab734158e98246df055e1a5dbaffe7059"> 2810</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PF               ((uint16_t)0x0500)            </span></div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858b106b9e67f1c59c96259a5973f70f"> 2811</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI10_PG               ((uint16_t)0x0600)            </span></div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga113fe92dc8f073fc04f6ba13fcccc435"> 2814</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PA               ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ced8ddefa2584cb540197a681ae3aa"> 2815</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PB               ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0b957f573e9058d46707823f76544b"> 2816</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PC               ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2efedaa9393277d5bc9b0819081089f"> 2817</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PD               ((uint16_t)0x3000)            </span></div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac39cba62bb1789a26357c9f2a8ced07"> 2818</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PE               ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c64cb7d1d35ed9cca38017c22f11b74"> 2819</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PF               ((uint16_t)0x5000)            </span></div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f8ae9550ea87d19f0a079e97781ede6"> 2820</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR3_EXTI11_PG               ((uint16_t)0x6000)            </span></div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for AFIO_EXTICR4 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bf4c6bc347fbcfe165f77022e8f62de"> 2823</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12                  ((uint16_t)0x000F)            </span></div><div class="line"><a name="l02824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1c3212d1a9bac9406b3f551d1ae11e2"> 2824</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13                  ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l02825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118a1c525ee97874729cf90d6c24bd88"> 2825</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14                  ((uint16_t)0x0F00)            </span></div><div class="line"><a name="l02826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9915ab8c0c791aa21024509fa2c4dcae"> 2826</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15                  ((uint16_t)0xF000)            </span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="preprocessor"></span><span class="comment">/* EXTI12 configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l02829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab14150cfe378ed40761843c901b55424"> 2829</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PA               ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0372dff2ea38e52dc120abae0a9f614b"> 2830</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PB               ((uint16_t)0x0001)            </span></div><div class="line"><a name="l02831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2751b2064faf2a8486dc8ebc3df06b"> 2831</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PC               ((uint16_t)0x0002)            </span></div><div class="line"><a name="l02832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac49a8808676089ab81b76917fbdb83e2"> 2832</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PD               ((uint16_t)0x0003)            </span></div><div class="line"><a name="l02833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c1dc0c5b0511a08df176e59ac54c62"> 2833</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PE               ((uint16_t)0x0004)            </span></div><div class="line"><a name="l02834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2dcade1e8a16f4f56d24efa0fd9c266"> 2834</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PF               ((uint16_t)0x0005)            </span></div><div class="line"><a name="l02835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga350b1cf171fa08e0d2e9b01f4e81b3d2"> 2835</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI12_PG               ((uint16_t)0x0006)            </span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="preprocessor"></span><span class="comment">/* EXTI13 configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l02838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef099d495c88bf713d4f1df6d1e757f8"> 2838</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PA               ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27c1cded5adf9c8d86937cfcba79772"> 2839</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PB               ((uint16_t)0x0010)            </span></div><div class="line"><a name="l02840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga725c50feb4fd0a4e88ac48966ece7ec8"> 2840</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PC               ((uint16_t)0x0020)            </span></div><div class="line"><a name="l02841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96adabf5909e205280cb845d1e4a9be3"> 2841</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PD               ((uint16_t)0x0030)            </span></div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932d092952f72aa7d12021ccfa0aa124"> 2842</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PE               ((uint16_t)0x0040)            </span></div><div class="line"><a name="l02843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964eb37a1deb6e7270b5a758c5178962"> 2843</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PF               ((uint16_t)0x0050)            </span></div><div class="line"><a name="l02844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef0c520aabf853685d41ed2cb803ea74"> 2844</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI13_PG               ((uint16_t)0x0060)            </span></div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a0b67834bf0f920169b07dacb4ea275"> 2847</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PA               ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0722a6e78dec2d4feb9e30e9e1d209b2"> 2848</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PB               ((uint16_t)0x0100)            </span></div><div class="line"><a name="l02849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e046a51a11685706f585ea9fcb28aae"> 2849</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PC               ((uint16_t)0x0200)            </span></div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9afe1bae8ab7d5309b0c0ceb45d5ec1b"> 2850</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PD               ((uint16_t)0x0300)            </span></div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad71f26e3edb8046ead49160a37c4bf80"> 2851</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PE               ((uint16_t)0x0400)            </span></div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20127ce8264ecd09815d25d48e813d41"> 2852</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PF               ((uint16_t)0x0500)            </span></div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5f36f1af63d61f11841db5dda73348f"> 2853</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI14_PG               ((uint16_t)0x0600)            </span></div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1523da936a40d9d9ef6aba6d47154c5"> 2856</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PA               ((uint16_t)0x0000)            </span></div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31635e0f311f643cf6ad8a6920a7a8"> 2857</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PB               ((uint16_t)0x1000)            </span></div><div class="line"><a name="l02858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73739a4bd90e11b9c24110728fd703c1"> 2858</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PC               ((uint16_t)0x2000)            </span></div><div class="line"><a name="l02859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga003d045f398ab5a524140ff7faf79bdd"> 2859</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PD               ((uint16_t)0x3000)            </span></div><div class="line"><a name="l02860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c536a6071be05fa17f6b543cc67fd15"> 2860</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PE               ((uint16_t)0x4000)            </span></div><div class="line"><a name="l02861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5dfd5b21357b531d31a5009bce6422d"> 2861</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PF               ((uint16_t)0x5000)            </span></div><div class="line"><a name="l02862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf568bebe87be1e8a7e1206658a50b3"> 2862</a></span>&#160;<span class="preprocessor">#define AFIO_EXTICR4_EXTI15_PG               ((uint16_t)0x6000)            </span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">/******************  Bit definition for AFIO_MAPR2 register  ******************/</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM15_REMAP               ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM16_REMAP               ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM17_REMAP               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_CEC_REMAP                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM1_DMA_REMAP            ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;</div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;<span class="preprocessor">#ifdef STM32F10X_HD_VL</span></div><div class="line"><a name="l02874"></a><span class="lineno"> 2874</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM13_REMAP               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM14_REMAP               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_FSMC_NADV_REMAP           ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02877"></a><span class="lineno"> 2877</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM67_DAC_DMA_REMAP       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02878"></a><span class="lineno"> 2878</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM12_REMAP               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02879"></a><span class="lineno"> 2879</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_MISC_REMAP                ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02881"></a><span class="lineno"> 2881</span>&#160;</div><div class="line"><a name="l02882"></a><span class="lineno"> 2882</span>&#160;<span class="preprocessor">#ifdef STM32F10X_XL </span></div><div class="line"><a name="l02883"></a><span class="lineno"> 2883</span>&#160;<span class="comment">/******************  Bit definition for AFIO_MAPR2 register  ******************/</span></div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM9_REMAP                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM10_REMAP               ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM11_REMAP               ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM13_REMAP               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_TIM14_REMAP               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="preprocessor">#define AFIO_MAPR2_FSMC_NADV_REMAP           ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;</div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">/*                               SystemTick                                   */</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;</div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">/*****************  Bit definition for SysTick_CTRL register  *****************/</span></div><div class="line"><a name="l02899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae062a243b69b8a56226b0349ec51a9ef"> 2899</a></span>&#160;<span class="preprocessor">#define  SysTick_CTRL_ENABLE                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2621dc0d596c0c744d80e31f040820a"> 2900</a></span>&#160;<span class="preprocessor">#define  SysTick_CTRL_TICKINT                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f84beb52c644f8eaa67e4067708c7d"> 2901</a></span>&#160;<span class="preprocessor">#define  SysTick_CTRL_CLKSOURCE              ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga088dc188d27ba601d5098bb0f7ec5ed7"> 2902</a></span>&#160;<span class="preprocessor">#define  SysTick_CTRL_COUNTFLAG              ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_LOAD register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42fe61867f9c2975ef85d820856302f5"> 2905</a></span>&#160;<span class="preprocessor">#define  SysTick_LOAD_RELOAD                 ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_VAL register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20551e8942a2f7578740ef8d2797f5e2"> 2908</a></span>&#160;<span class="preprocessor">#define  SysTick_VAL_CURRENT                 ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l02910"></a><span class="lineno"> 2910</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SysTick_CALIB register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cd8d9bf0fcebcaf96e2f9a131b123d2"> 2911</a></span>&#160;<span class="preprocessor">#define  SysTick_CALIB_TENMS                 ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e88399828475c370fc777a1ab2d3d58"> 2912</a></span>&#160;<span class="preprocessor">#define  SysTick_CALIB_SKEW                  ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315aef6279fff87c0dd1fbb691e4d83d"> 2913</a></span>&#160;<span class="preprocessor">#define  SysTick_CALIB_NOREF                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02915"></a><span class="lineno"> 2915</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02916"></a><span class="lineno"> 2916</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02917"></a><span class="lineno"> 2917</span>&#160;<span class="comment">/*                  Nested Vectored Interrupt Controller                      */</span></div><div class="line"><a name="l02918"></a><span class="lineno"> 2918</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l02919"></a><span class="lineno"> 2919</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l02920"></a><span class="lineno"> 2920</span>&#160;</div><div class="line"><a name="l02921"></a><span class="lineno"> 2921</span>&#160;<span class="comment">/******************  Bit definition for NVIC_ISER register  *******************/</span></div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga524d6bb507267b757f54a89b89a8b7b2"> 2922</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA                    ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4682204947d21842495025382e45a8fb"> 2923</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f31ee863432615256b137741793a77a"> 2924</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95058dbce83ff1339536029665d216e8"> 2925</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bb1cf3d86f49f6785d125fa18352039"> 2926</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131d008c6bc5bc26b989913d18d01204"> 2927</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc5a554385260be8ebda6433b691fb2"> 2928</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7851457a3c800072677e5cae54cc6cc"> 2929</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84068d07c3276a8c03b13aecf67a8ca1"> 2930</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259f4752dc739afb8aaf1e4146019ec9"> 2931</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_8                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga371e8d82dd1bcc44c2ea8e90a66c5ae5"> 2932</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_9                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9a05a01f82e832e6da3452d39a7a6e2"> 2933</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_10                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b78aa3c425d86301dc148de43115b48"> 2934</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_11                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga447fc01ce241d2ae3cdb631498587efd"> 2935</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_12                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga320d26a7e0e94b3f459bec4c90a3559a"> 2936</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_13                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dcc230344b6e3401962a260e9ad7d45"> 2937</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_14                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c792f54013ef2bf46392c813a9f966e"> 2938</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_15                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga574e2c400afa40e90866dec2746b6e3a"> 2939</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_16                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6e7ac573075a189cafae29dee4af3e"> 2940</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_17                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79519b08aa1fbf9449d754f03eaa49d6"> 2941</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_18                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf92a4a2157b8a53c07d0f13f6acc9d6b"> 2942</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_19                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga765aebd3b4d179659c11212754d495d4"> 2943</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_20                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b78a46bbcf70086a2cd26973f7420cd"> 2944</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_21                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2166c96acab924d0cc6e84c019046a78"> 2945</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_22                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37a1543e4b66f8662a130e44811d63e8"> 2946</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_23                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbac420cda087473b34c86e110b5de0a"> 2947</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_24                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf75bfd414772f29ac8d7eb20000cbe94"> 2948</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_25                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bda2dc8c0afc0b29f8b5ad13ec6fa43"> 2949</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_26                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ed656de3e29c9870541b3c47041f0e2"> 2950</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_27                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga565ddf52fd22e6d5aa9d606da5bfbb96"> 2951</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_28                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd010353bce4fed442e08ea918a6642a"> 2952</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_29                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1134b329f5284ae7b3e429cb905fa4f"> 2953</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_30                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab197009ecc0031bc0a8b62bcdbaff37b"> 2954</a></span>&#160;<span class="preprocessor">#define  NVIC_ISER_SETENA_31                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ICER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb8048ac27c64c34aef747eb3845f07d"> 2957</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA                   ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7c0e8d7ead740fbbc6efe1b44336c4d"> 2958</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga701dd2c4365790c5a9506ecc41f9fe3c"> 2959</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace5cb2478698a64c214d63d79aeeed75"> 2960</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff9f3ef9ac99c1b266ab1d8963b36560"> 2961</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892fafa00274551ee17971c5f419138b"> 2962</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd48066d81ddc85be2cb4dd71ddcb60"> 2963</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a92307738d1730bd21d55c6c065b526"> 2964</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l02965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7132ff32947d90bf2f537591e77823c"> 2965</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08b4758eebf43cc2bfc8183a3517c8c0"> 2966</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_8                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f11ecc81c128ad3ef27899cd2a048dd"> 2967</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_9                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b17e9837b0b1ccf28f7309afba8aa7"> 2968</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_10                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e4b35a58a123c2e8fa4edb7e81aaeb"> 2969</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_11                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga521ef47669c32ba4b6fb34cdee181115"> 2970</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_12                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f787e52461b5e3f777290ac4b8ff6fc"> 2971</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_13                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac937ce62879648e947d70a4db16727f0"> 2972</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_14                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6a88004a2ac9b270d73ab1ff53300bb"> 2973</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_15                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73de40429d453b0a63ea4ed788e949f0"> 2974</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_16                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393cfbe5e1ce46220aa5ebd9a1891d97"> 2975</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_17                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fa2d0859938af8374b0ee52c7acb04b"> 2976</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_18                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02572a777aeac75a01c94f56e23ff07b"> 2977</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_19                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df2313e7432cabddba0b974b8f4f020"> 2978</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_20                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l02979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c4599364e72b2d88ac386144a3fe7e"> 2979</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_21                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l02980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16b9bade4bebc1c058325e1aafc3fd8f"> 2980</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_22                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l02981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92531bd55ca6aa771993210d485c0f7"> 2981</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_23                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l02982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41766a9f4345819d8eea33b8753b9f6"> 2982</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_24                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l02983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1bb79682735090f6c1bbf2b298f6c5b"> 2983</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_25                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l02984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e63dfa3c37961071f48a76fd34e92e9"> 2984</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_26                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l02985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada1793fa80d1a517c94dc975dc1270bc"> 2985</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_27                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l02986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b389b9803af7187df08ab3031be9509"> 2986</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_28                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l02987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacac7e634d9726387b9026c9504e52582"> 2987</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_29                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l02988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11d39e1daa7b9c636fe16951745b011d"> 2988</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_30                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l02989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb10af18569712590c4db5476292cf6f"> 2989</a></span>&#160;<span class="preprocessor">#define  NVIC_ICER_CLRENA_31                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ISPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l02992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga706ae5af63e84b9d9a901c030d39b2de"> 2992</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND                   ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l02993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ea480702ab09562864852893b9005c2"> 2993</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l02994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5d1b15a80c029c9aa985bb23a7ffb2"> 2994</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l02995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2de13af9ff315637a1cd651847f022d"> 2995</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l02996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76361988bf57c412fe73ffb799afd797"> 2996</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l02997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8e69812ce2bb6458c0c6214b1307c5e"> 2997</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_4                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l02998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95c03293d177e1bfe43be1d5eefbf5f8"> 2998</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_5                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l02999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeee79d95614db51d2e0ff530d09673e9"> 2999</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_6                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga809b3f1ab6def76d15fa0b457445d244"> 3000</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_7                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fae06b9e22eaeb3ee19bd19105b1ae2"> 3001</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_8                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5459e94b315765d3f4e9ab9c6e00aae"> 3002</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_9                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ef4ef84df65432e2e75448d851b789"> 3003</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_10                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbd66dd5953c24688917964115ae796f"> 3004</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_11                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cdcc8da708ddeee71a593050dfade50"> 3005</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_12                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae51ee8367ba000f48692a84505b2b620"> 3006</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_13                ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6588454e29509bb1eae0c96a25bf7ed9"> 3007</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_14                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f6fee7fe7c8ee64ddb5cd2a419ac88e"> 3008</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_15                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33d421797a1718a74cf4ff4b58d4f4fd"> 3009</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_16                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae2b82da99561dd033e74b0b3a3aad0b"> 3010</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_17                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5a078aafa6253af4b17ca28cdbc3699"> 3011</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_18                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d2e9109ecccd36be4e6230d95cd648"> 3012</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_19                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf4ff376f8afcc661184028c713c5c0"> 3013</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_20                ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76ddcc81d3c5e498ab99f23183bf4a5b"> 3014</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_21                ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0db2d31426967beb45500dd82816e6e5"> 3015</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_22                ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0b7e1a693eb4a090622b18f79a2b6d"> 3016</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_23                ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac91b78240ce32417e0916fce399c5035"> 3017</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_24                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf6576e0ed8e79909372b9f29b36ea05"> 3018</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_25                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc96581240b52ea223b8512e5fe404f"> 3019</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_26                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacef6dcabdd3b151cf81f65f27f160c8b"> 3020</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_27                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaae73e711685955c9bbd810a8750b2"> 3021</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_28                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc01bacfbd4e6533b8114ad67766f50a"> 3022</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_29                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7973887dda1478e3941782ec6cc33a6"> 3023</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_30                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga569e37431b777e42c39bd6a708150081"> 3024</a></span>&#160;<span class="preprocessor">#define  NVIC_ISPR_SETPEND_31                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_ICPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3c6a7e54654b4873816afad7984fbb0"> 3027</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND                   ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecd77abe8ff78b4679c965b11e31ac3"> 3028</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a68ba7be8374cbedfe18c15a852100"> 3029</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ad0271ce6eb2fd787881a526acc9ecf"> 3030</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601ded5d1439ded3a734b80ae3d9ac42"> 3031</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fa186cf67d658dae40dd70cd0b55456"> 3032</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_4                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0560ad9cc66e9a4d3b6d918745752350"> 3033</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_5                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81743f1b0f020b023cd627dc6b46eed0"> 3034</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_6                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga167cc46ce9628e5cbc971f9248fadbc9"> 3035</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_7                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19da2023fbcc3856feb1c5e8143d3126"> 3036</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_8                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8047a8411c6e505edab25c0c7db179df"> 3037</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_9                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9631ca376fd2fb30ca9fba782dbcebc"> 3038</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_10                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65a8a83be00f68acd6d3a6d8dcd81c73"> 3039</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_11                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1535690e1151004707902cc49f280d2"> 3040</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_12                ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga704f098169cbfd48746e6fdb647cb139"> 3041</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_13                ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga764a5bb88ee730049cdaa9823238e4eb"> 3042</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_14                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga641b9f2fc8a75d9a0f08ee9e764ae67e"> 3043</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_15                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9563b3bc48251e3048bba95dcd8ce2ed"> 3044</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_16                ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacafd4aa7dbd587713c5f8460021ffbbf"> 3045</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_17                ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb158cb09839a27399daaec82596bdae"> 3046</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_18                ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fa77e3164f76f55c8b65716f7e78b3c"> 3047</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_19                ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga913321e79e4566f2589d0cf0cbc69951"> 3048</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_20                ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82b95b5d83cfed1dc8e93252f350738f"> 3049</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_21                ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa48498de37ce0e3630539a40e9748ac8"> 3050</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_22                ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7976e3ca5e53e365b2d5fe622f738800"> 3051</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_23                ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5aa740ee8b8ddcc9e28cad9cc2e287"> 3052</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_24                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71fd6b864214fc20cda783f983a3b99"> 3053</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_25                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5d5368aef48a813695090fd367ec4a6"> 3054</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_26                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8092ee7e81ecfa33294e8dc972e736a1"> 3055</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_27                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e05fe155495b02aa07f086600d362af"> 3056</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_28                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd72eea853122e43a77db5d11cf189b2"> 3057</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_29                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3482d26f4a66f2e345f5877e5b7d4f59"> 3058</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_30                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfb29b21f8ac81d048b70b6ae17518ee"> 3059</a></span>&#160;<span class="preprocessor">#define  NVIC_ICPR_CLRPEND_31                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_IABR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00015005adbb6e281ac05f29b862772b"> 3062</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE                    ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf96b2c2bf18a5845f65c23761f35c20c"> 3063</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b032782f6ee599b3e6c67a915f2a77"> 3064</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87128e17a9e614347d5b27f2e53c92cc"> 3065</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b70628725abd184e4f3258f25552ad4"> 3066</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad31486ae04d73eace12011a850855ffc"> 3067</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabdfde449fc6a3c5c6bf5236ebbd14e5"> 3068</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9888c42aada7bd962b44a207954f7209"> 3069</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9028f6886fca410cb526352999f4911a"> 3070</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101fc66c184d311ee995db2c8c82ef95"> 3071</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_8                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6521600ff1bccc832e252b1b5676dd"> 3072</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_9                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c29cb59542e009f5908814bc73f699a"> 3073</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_10                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3ac5a2c4b87dc781facd9f0ab2faa9"> 3074</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_11                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf67765093e4ee4b2911e5f29b011e1a1"> 3075</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_12                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b52deba459b2a9a6d2379c9b0b0c26"> 3076</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_13                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga393379d79019d81602dbc4311edc21fe"> 3077</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_14                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9abe638115ec30e599c34c839515dd4"> 3078</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_15                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadac87de01e114b011a900bca17e7b729"> 3079</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_16                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7a870327f07feef53199fe4befb2464"> 3080</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_17                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16bd00a6c07b193fa07761bc4c68cf1a"> 3081</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_18                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5368786bfb44b9d31c62c180cf089b77"> 3082</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_19                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad1a8c8e757e6d7a30c4dc2073693724"> 3083</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_20                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89fc27cdcb3a0291dcb03b8d2537b566"> 3084</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_21                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1e16e90060fae9442e54a02aade2c3"> 3085</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_22                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423a9b1f0e4d06137bceaea3d482d7f9"> 3086</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_23                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7cb5ecc8420bde213d4e25d698bad0"> 3087</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_24                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3be82eac5db87b085ced6424940e36d7"> 3088</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_25                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b17346a5573c34ca0d8fc3e8ebee702"> 3089</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_26                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a42e366c56ce09eb944c8f20c520004"> 3090</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_27                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2736661ca2d3411bede3dfdbe51edbb"> 3091</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_28                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e2b52a462248fe00401170951e51e10"> 3092</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_29                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41ab2699910a3c837f177b81e5c40d33"> 3093</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_30                 ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7816041fba7d83cd8b3dd1ba10f80c4a"> 3094</a></span>&#160;<span class="preprocessor">#define  NVIC_IABR_ACTIVE_31                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI0 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3b08d85a1acb7ceb1e099323dcccab"> 3097</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23faf79e734bfdb5799fac5916ff10cb"> 3098</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80ea52e5abb18a63bd4c7578e47a1446"> 3099</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9104db3d83a6c566e8bfd2a4b33a7145"> 3100</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR0_PRI_3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1282075e5142524bb85e3d2df0102501"> 3103</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63b4e9a76d033470c30e0858306ddb2"> 3104</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b2966818c404ea29e2db4667a3a6f41"> 3105</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c1da5dac82bf4644b0a11c3a39cb2d"> 3106</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR1_PRI_7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03108"></a><span class="lineno"> 3108</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02b1193affeeae87f9b1e8af4feded1"> 3109</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_8                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98647b92f40858b03174d73fa9aa50e2"> 3110</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_9                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2498ad6390c001f5520f17600935041"> 3111</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_10                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f3bb417d3518b39303b9523c1461c1"> 3112</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR2_PRI_11                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a5871dc95a2ca809773a1dde818c63c"> 3115</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_12                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada03b8dae40bf704e4bf523d1aa22496"> 3116</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_13                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d733853ca1b07d12b7c66bfe7eb3c"> 3117</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_14                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bd3de39c1d0c6c9efbb9fab3b62d094"> 3118</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR3_PRI_15                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc57da3ac7ef9d6de3b0a1ad84a35c3"> 3121</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_16                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fbcf647ec5f3b88447c40d82cbba784"> 3122</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_17                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5980ea116aae6400b74fcbb7ab69db05"> 3123</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_18                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d53e0b085d3151bead07fae93f507b8"> 3124</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR4_PRI_19                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03126"></a><span class="lineno"> 3126</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03b60b41f202d008226bc4a9596a833"> 3127</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_20                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac98a9cb7398fba35957f0d9a39451506"> 3128</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_21                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b37a77e86e910e5f16fec4c1bac200"> 3129</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_22                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc2bc84f21dc418ebca068a7a74fbf13"> 3130</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR5_PRI_23                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac35639332d0dd2169659dacb334be746"> 3133</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_24                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31813e988f709143c47b376411b63be3"> 3134</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_25                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae874a405758adfc16a21ab2492cc01aa"> 3135</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_26                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc988dabd555381a1e8546e8b0d4152"> 3136</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR6_PRI_27                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for NVIC_PRI7 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c01a412ea1d6b0659e53f23edaa42b9"> 3139</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_28                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab867187fcd218881e0309938fe902674"> 3140</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_29                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7e7058f4cf233a7b220bfeb1048443"> 3141</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_30                    ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df57e06dd24110f7a228efa85131bbe"> 3142</a></span>&#160;<span class="preprocessor">#define  NVIC_IPR7_PRI_31                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SCB_CPUID register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d41122756e2a2a01f07f5863312a0b3"> 3145</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_REVISION                  ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l03146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga550badbbe87c076419c0cc1c914b6d3c"> 3146</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_PARTNO                    ((uint32_t)0x0000FFF0)        </span></div><div class="line"><a name="l03147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f7f9ef2f371fc3316931cacddd914"> 3147</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_Constant                  ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l03148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2918ac8b94d21ece6e60d8e57466b3ac"> 3148</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_VARIANT                   ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d13461f7ac56baf2bc2005f49b08c9"> 3149</a></span>&#160;<span class="preprocessor">#define  SCB_CPUID_IMPLEMENTER               ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03151"></a><span class="lineno"> 3151</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_ICSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03823cedb24b4d4c95812f121a2f493"> 3152</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_VECTACTIVE                 ((uint32_t)0x000001FF)        </span></div><div class="line"><a name="l03153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842275c9ea59be843c92d28bda1e554c"> 3153</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_RETTOBASE                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91ba96d4d975d2ad3cd43c091b1e65af"> 3154</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_VECTPENDING                ((uint32_t)0x003FF000)        </span></div><div class="line"><a name="l03155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddc9f4da4f73fd9aaeee3a8c97dac8c2"> 3155</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_ISRPENDING                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga699279156aae0333110fe24a5e4e3d21"> 3156</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_ISRPREEMPT                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga739c687961a5555b6a3903b617461892"> 3157</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_PENDSTCLR                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1208f2e1fba16f8ce1fd533f48228898"> 3158</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_PENDSTSET                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84b3c1eebacbbc3d33ecf875e2e298a1"> 3159</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_PENDSVCLR                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d08b3c1bd96c4c12dddd25aea063e35"> 3160</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_PENDSVSET                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a7d69b63652f05f4ff9b72d110dec7a"> 3161</a></span>&#160;<span class="preprocessor">#define  SCB_ICSR_NMIPENDSET                 ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_VTOR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a53fe56449df9763635b9ef14ec4eef"> 3164</a></span>&#160;<span class="preprocessor">#define  SCB_VTOR_TBLOFF                     ((uint32_t)0x1FFFFF80)        </span></div><div class="line"><a name="l03165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfbd687e656472904d65b6e76e60d32c"> 3165</a></span>&#160;<span class="preprocessor">#define  SCB_VTOR_TBLBASE                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec31f9ed3b476e1ec623b0d89df51280"> 3168</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_VECTRESET                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d9b3c94c860a0b0b038285ca817fd3"> 3169</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_VECTCLRACTIVE             ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86c65d10100e2fb5fdcf826b2573b5d8"> 3170</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_SYSRESETREQ               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562fa27a50d34fb3e182eb90d1de7457"> 3172</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP                  ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73ed5772b7584aa9100568c39883e2e2"> 3173</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_0                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae71495c63cf23ccc57ef1d00ce05bccd"> 3174</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_1                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355be0b34a767b11718c8e3640e8de7e"> 3175</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP_2                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03177"></a><span class="lineno"> 3177</span>&#160;<span class="preprocessor"></span><span class="comment">/* prority group configuration */</span><span class="preprocessor"></span></div><div class="line"><a name="l03178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10749836707315bc2ede47d13478bf1d"> 3178</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP0                 ((uint32_t)0x00000000)        </span></div><div class="line"><a name="l03179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372eac3d95632115359a016557cc9692"> 3179</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP1                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa75877ae3cc09849e0c4ccf2711d4780"> 3180</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP2                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8f6a9d617d3fed71ee7379243560d1"> 3181</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP3                 ((uint32_t)0x00000300)        </span></div><div class="line"><a name="l03182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfd544733beb12e6097d3c58cfccee5"> 3182</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP4                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fb910c0ebae3006b6f6892794627268"> 3183</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP5                 ((uint32_t)0x00000500)        </span></div><div class="line"><a name="l03184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe7aa631763933a39471da41af3cfb54"> 3184</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP6                 ((uint32_t)0x00000600)        </span></div><div class="line"><a name="l03185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2decaa6e4210f1432b59b6939808c61c"> 3185</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_PRIGROUP7                 ((uint32_t)0x00000700)        </span></div><div class="line"><a name="l03187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5876f1c12d6322a188b09efe77f69d"> 3187</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_ENDIANESS                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c09346491834693c481c5d5a20886d"> 3188</a></span>&#160;<span class="preprocessor">#define  SCB_AIRCR_VECTKEY                   ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_SCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef484612839a04567ebaeeb57ca0b015"> 3191</a></span>&#160;<span class="preprocessor">#define  SCB_SCR_SLEEPONEXIT                 ((uint8_t)0x02)               </span></div><div class="line"><a name="l03192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4f4f02bfc91aef800b88fa58329cb92"> 3192</a></span>&#160;<span class="preprocessor">#define  SCB_SCR_SLEEPDEEP                   ((uint8_t)0x04)               </span></div><div class="line"><a name="l03193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe02e0bb7621be2b7c53f4acd9e8f8c5"> 3193</a></span>&#160;<span class="preprocessor">#define  SCB_SCR_SEVONPEND                   ((uint8_t)0x10)               </span></div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SCB_CCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga737bd09d6c94b325cfe96733585ee307"> 3196</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_NONBASETHRDENA              ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3eb65ed64479d1c4223b69be60a786"> 3197</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_USERSETMPEND                ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a075d1f9722f6972ed1a98305e24cf9"> 3198</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_UNALIGN_TRP                 ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1ca0625d0b4b5be3c4332258c28ec4"> 3199</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_DIV_0_TRP                   ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga985f7560606f6e257a8b2bc2671ed33d"> 3200</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_BFHFNMIGN                   ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c71d4e534d7d822ce32c3dec82bebd9"> 3201</a></span>&#160;<span class="preprocessor">#define  SCB_CCR_STKALIGN                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03203"></a><span class="lineno"> 3203</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_SHPR register ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60573307b1130b04328515e7763d46ae"> 3204</a></span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N                      ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l03205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga983c00520a6b78a9460ae3111dfa30e8"> 3205</a></span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l03206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab95e7b7b52dfa7c7a36f58aa0647b7fc"> 3206</a></span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l03207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ddf910806ca32e520bffc56c4cbca4a"> 3207</a></span>&#160;<span class="preprocessor">#define  SCB_SHPR_PRI_N3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SCB_SHCSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7e9f142e8f310010b8314e41d21bef1"> 3210</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MEMFAULTACT               ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22a35f7e2e94c192befb04bab6976598"> 3211</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_BUSFAULTACT               ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6121f12dfa519ab80357d2389830990"> 3212</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_USGFAULTACT               ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga395ad78789946e84ddbb0a91a575331d"> 3213</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_SVCALLACT                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d926840743a22c4ff50db650b2a0d75"> 3214</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MONITORACT                ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5ce384582328f1a9d38466239e03017"> 3215</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_PENDSVACT                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f474b85e95da35c9ee1f59d3e3ffbdb"> 3216</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_SYSTICKACT                ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d4a7079ca06fdca02ebe45cd6432cd0"> 3217</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_USGFAULTPENDED            ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafac0c649448a364c53b212ba515e433d"> 3218</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MEMFAULTPENDED            ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2813665d25281e4777600f0cbdc99c"> 3219</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_BUSFAULTPENDED            ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1300357a6f3ff42e08be39ed6dbfea73"> 3220</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_SVCALLPENDED              ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2465518e8ed884599f6b882f27ee6f0"> 3221</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_MEMFAULTENA               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga213b425d7d1da3cbaf977d90dc29297d"> 3222</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_BUSFAULTENA               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cc5ea368212d871d8fce47fee90527a"> 3223</a></span>&#160;<span class="preprocessor">#define  SCB_SHCSR_USGFAULTENA               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03225"></a><span class="lineno"> 3225</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_CFSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;</div><div class="line"><a name="l03227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc88b5969d2dbb51bf897110d3cc0242"> 3227</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_IACCVIOL                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f410df03c7f484fabaa4119abd9746d"> 3228</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_DACCVIOL                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5332dd0529939aff8423098fa15ad0dc"> 3229</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_MUNSTKERR                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1e442beded4c10598ed3004e8189cb"> 3230</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_MSTKERR                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa36c9f483ec60455b3b1c26ea982e214"> 3231</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_MMARVALID                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378bbf2518753b08a0c179c2e268dc50"> 3233</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_IBUSERR                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eaebb9d9bc21b989cd725c6e6f15803"> 3234</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_PRECISERR                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2464f89eaba18baa6249586cc5b79b3"> 3235</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_IMPRECISERR                ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0d8bc67ad889cf6e7ae4f2f25add5fe"> 3236</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_UNSTKERR                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923371d7146ba7049580ade8ade972b7"> 3237</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_STKERR                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab98e5207b4666912c14d8d025fd945e9"> 3238</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_BFARVALID                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb585bfb9849d490ca5a9c5309e15d92"> 3240</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_UNDEFINSTR                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d1d5e9fda7e579adf017c6e1fd391c"> 3241</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_INVSTATE                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaced0c08c35b56d5b9b2c2c2bed7b869b"> 3242</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_INVPC                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc890a270e6baf8bb6c76ca81d70236d"> 3243</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_NOCP                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8f4e8e6fa2c0a706df0dd0d167cfe10"> 3244</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_UNALIGNED                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9ae7e5d5a7432cfd436d2e09a3dab84"> 3245</a></span>&#160;<span class="preprocessor">#define  SCB_CFSR_DIVBYZERO                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_HFSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3027c1edb7f5348120c336517b1c5981"> 3248</a></span>&#160;<span class="preprocessor">#define  SCB_HFSR_VECTTBL                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac83ebdcd8f8eb57b964e6f7d28836a93"> 3249</a></span>&#160;<span class="preprocessor">#define  SCB_HFSR_FORCED                     ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l03250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc4429b8cd51f602af4c81510d0d156"> 3250</a></span>&#160;<span class="preprocessor">#define  SCB_HFSR_DEBUGEVT                   ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l03252"></a><span class="lineno"> 3252</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_DFSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1a7fe275734a0e3c6fc8fc61f32153f"> 3253</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_HALTED                     ((uint8_t)0x01)               </span></div><div class="line"><a name="l03254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e74763573130dd268a2723c4ef8ff16"> 3254</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_BKPT                       ((uint8_t)0x02)               </span></div><div class="line"><a name="l03255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57b2711bf71bcd58516b0fe600e7efb1"> 3255</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_DWTTRAP                    ((uint8_t)0x04)               </span></div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca3d7db2d008e5b0bb5e0ae8a4dc266a"> 3256</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_VCATCH                     ((uint8_t)0x08)               </span></div><div class="line"><a name="l03257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga823718971909cfa0883c39bc86b97197"> 3257</a></span>&#160;<span class="preprocessor">#define  SCB_DFSR_EXTERNAL                   ((uint8_t)0x10)               </span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_MMFAR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e67a3513cfb4a2989f2bcd3e680f3a6"> 3260</a></span>&#160;<span class="preprocessor">#define  SCB_MMFAR_ADDRESS                   ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_BFAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fa557e7e79fafad57070e8a9fbafd1b"> 3263</a></span>&#160;<span class="preprocessor">#define  SCB_BFAR_ADDRESS                    ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SCB_afsr register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46cd60d29b6615de7c70a9d4bfc6297d"> 3266</a></span>&#160;<span class="preprocessor">#define  SCB_AFSR_IMPDEF                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03270"></a><span class="lineno"> 3270</span>&#160;<span class="comment">/*                    External Interrupt/Event Controller                     */</span></div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03273"></a><span class="lineno"> 3273</span>&#160;</div><div class="line"><a name="l03274"></a><span class="lineno"> 3274</span>&#160;<span class="comment">/*******************  Bit definition for EXTI_IMR register  *******************/</span></div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b2ba6cde99065627fccabd54ac097"> 3275</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf3f9a86c620149893db38c83f8ba58"> 3276</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71604d1c29973c5e2bf69c8e94e89f67"> 3277</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5edd42f9b2129c18cfa3c3598dcd1134"> 3278</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e920ad334439cd2ad4d683054914e3"> 3279</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cd3c5a2e4c4cb9b81e8965fcbf1c3a5"> 3280</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5533c8ec796e3bbc9dc4474376056e06"> 3281</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab620165d3fea1c564fcf1016805a1a8e"> 3282</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e8b274e4398fdcb1c68da2b6320d5b"> 3283</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4d177dcf33bb9a34f8590ec509746e8"> 3284</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fd7db9a1ce82c152ca7bc6fddf31366"> 3285</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68cfe8fe938fcb0fc6925bf493ccfaa7"> 3286</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad21caf923d2083fb106852493667c16e"> 3287</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e1938a063c48d7d6504cb32f7965c0e"> 3288</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8827cee06670f256bc8f6301bea9cab"> 3289</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d9990be7f8f9e530a9f930a365fa44"> 3290</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7419f78ed9044bdd237b452ef49e1b7f"> 3291</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4489fa85d1552b8f40faed93483a5d35"> 3292</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05e16f2cda40cca58a45458cc44d510f"> 3293</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad47f7a023cbba165dfb95845d3c8c55c"> 3294</a></span>&#160;<span class="preprocessor">#define  EXTI_IMR_MR19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_EMR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515c0dc6d2472e06a89e4bb19725e8f3"> 3297</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d88e7c10e5985fa425ea7ab4fe4c3e5"> 3298</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga460d5d4c0b53bcc04d5804e1204ded21"> 3299</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73944983ce5a6bde9dc172b4f483898c"> 3300</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab80f809ead83e747677a31c80c6aae03"> 3301</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65976f75b703f740dea3562ba3b8db59"> 3302</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea480bd932cd1fa0904f5eb1caee9a12"> 3303</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb27ff8664928994ef96f87052d14be"> 3304</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ed4b371da871ffd0cc12ee00147282f"> 3305</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga109af342179fff1fccfdde582834867a"> 3306</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf342d34ed1b8e4aa916bf49e30c2a234"> 3307</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ec516af1de770c82c3c9c458cbc0172"> 3308</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15732553e5b0de9f58180a0b024d4cad"> 3309</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd2ec6472e46869956acb28f5e1b55f"> 3310</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecf5890ea71eea034ec1cd9e96284f89"> 3311</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a7bacc32351a36aefcd5614abc76ae3"> 3312</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b1a6934265da759bc061f73d5d1374"> 3313</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a30aa20cf475eecf7e15171e83035e4"> 3314</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25eee729b57b4c78a0613c184fc539e5"> 3315</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeababa85e5ebe6aa93d011d83fd7994"> 3316</a></span>&#160;<span class="preprocessor">#define  EXTI_EMR_MR19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03318"></a><span class="lineno"> 3318</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_RTSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb1823a87cd797a6066681a3256cecc6"> 3319</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c42cc3763c52d1061b32219fc441566"> 3320</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c073b519f09b130e4ab4039823e290c"> 3321</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090f295579a774c215585a55e5066b11"> 3322</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabce4722e99e3f44d40bfb6afb63444cc"> 3323</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac57b970ebc88f7bb015119ece9dd32de"> 3324</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccc2212ce653d34cf48446ae0a68bed6"> 3325</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad380a0bc59524f4a0846a0b91d3c65c1"> 3326</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26cd6a5115b0bbe113f39545bff1ee39"> 3327</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3127246b2db3571b00c6af2453941d17"> 3328</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa29df7ddbd067889992eb60ecddce0e4"> 3329</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf7a92cdb61b3f8cf6eec9513317ab7"> 3330</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0423be12bfb13f34eec9656d6d274e04"> 3331</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d5ef451fd76dc0fa9c76d7c520d8f12"> 3332</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95b0d883fa0fbc49105bda5596463cda"> 3333</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fe54b09102a18676829c0bafb0aead2"> 3334</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8e4fb52990f0fa3fb9bed5b74f1a589"> 3335</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0a8fcb63516a4ed0d91b556f696f806"> 3336</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca4223b8c4bc8726ac96ec64837f7b62"> 3337</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a722b0c36e832f619b2136f1510b3e"> 3338</a></span>&#160;<span class="preprocessor">#define  EXTI_RTSR_TR19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03340"></a><span class="lineno"> 3340</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_FTSR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb6fa5ae3fcaf08aec6d86c3bfefa4c"> 3341</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac287be3bd3bad84aed48603dbe8bd4ed"> 3342</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c4503803cbe1933cd35519cfc809041"> 3343</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23593d2b8a9ec0147bab28765af30e1f"> 3344</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa77211bfa8f4d77cf373296954dad6b2"> 3345</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903f9b080c5971dd5d7935e5b87886e2"> 3346</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8527cce22f69e02a08ed67a67f8e5ca"> 3347</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf408315e497b902922a9bf40a4c6f567"> 3348</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00f1bded4d121e21116627b8e80784fc"> 3349</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f0c4de2b6acb75302d206b697f83ef"> 3350</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9a2b80699a213f0d2b03658f21ad643"> 3351</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c74d4d520406a14c517784cdd5fc6ef"> 3352</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3992511ec1785bdf107873b139d74245"> 3353</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0714519a1edcba4695f92f1bba70e825"> 3354</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b92577e64a95ef2069f1a56176d35ff"> 3355</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a6cc515f13ffe1a3620d06fa08addc7"> 3356</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1b4b850094ccc48790a1e4616ceebd2"> 3357</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009e618c9563b3a8dcaec493006115c7"> 3358</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga405285cdc474ee20085b17ef1f61517e"> 3359</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1277527e2fa727fdec2dcc7a300ea1af"> 3360</a></span>&#160;<span class="preprocessor">#define  EXTI_FTSR_TR19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for EXTI_SWIER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6df16d2e8010a2897888a4acf19cee3"> 3363</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb0c3fa5a03204d743ae92ff925421ae"> 3364</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bea1dbaf71e830dd357135524166f4c"> 3365</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37395ac6729647ab5ee1fa4ca086c08a"> 3366</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER3                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab051808f7a1ed9aaf43a3df90fc6a575"> 3367</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER4                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5b4ace22acacac13ce106b2063a3977"> 3368</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER5                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8ad0142288597993852e4cf350f61ed"> 3369</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER6                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf8eab3e32cc03ca71f519a9111e28f"> 3370</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER7                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e83a373926804449d500b115e9090ce"> 3371</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER8                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab102aa929ffe463ffe9f2db651704a61"> 3372</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER9                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d8691936b6cd80ff8e18c0bfe271d7"> 3373</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER10                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab9fea9935608ec8ee7fb1e1ae049e7"> 3374</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER11                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d67869db50c848f57633ebf00566539"> 3375</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER12                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a1d03fe3c32bd65a336ccee418826"> 3376</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER13                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d645db667cd63d1a9b91963c543a4b"> 3377</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER14                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b9e64d5a1779371fa4678713ab18e08"> 3378</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER15                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55b528743b11f4ab93ae97ee2e639b5b"> 3379</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER16                  ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0da944251419887af3a87c86080fb455"> 3380</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER17                  ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07aefbb7a8a18c9338b49d3b10ff068"> 3381</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER18                  ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab7c48ac5522385cdb1d7882985f909b"> 3382</a></span>&#160;<span class="preprocessor">#define  EXTI_SWIER_SWIER19                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for EXTI_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6da1c8a465606de1f90a74d369fbf25a"> 3385</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR0                         ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9b5f97edeccf442998a65b19e77f25"> 3386</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR1                         ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085d2105381752a0aadc9be5a93ea665"> 3387</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR2                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064dab3e0d5689b92125713100555ce0"> 3388</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR3                         ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f73b3693b3353a006d360cb8fd2ddc"> 3389</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR4                         ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319e167fa6e112061997d9a8d79f02f8"> 3390</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR5                         ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6f47cd1f602692258985784ed5e8e76"> 3391</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR6                         ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17ea7e3fb89e98fd6a232f453fcff9e"> 3392</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR7                         ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82e0dcb4961a32a9b7ebdf30493156d"> 3393</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR8                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fcc64f03d79af531febc077f45c48eb"> 3394</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR9                         ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ef8e9c691b95763007ed228e98fa108"> 3395</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR10                        ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga144f1a41abb7b87a1619c15ba5fb548b"> 3396</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR11                        ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a68025056b8c84bb13635af5e2a07c"> 3397</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR12                        ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3471c79d5b19813785387504a1a5f0c4"> 3398</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR13                        ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5396ec2dbbee9d7585224fa12273598"> 3399</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR14                        ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga149f9d9d6c1aab867734b59db1117c41"> 3400</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR15                        ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa47e5b07d5a407198e09f05262f18bba"> 3401</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR16                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc7d82eb61e2adf0a955ef0cc97690f"> 3402</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR17                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga541810a93fbf4cdd9b39f2717f37240d"> 3403</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR18                        ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41e43af631a30492e09e5fd5c50f47f5"> 3404</a></span>&#160;<span class="preprocessor">#define  EXTI_PR_PR19                        ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03408"></a><span class="lineno"> 3408</span>&#160;<span class="comment">/*                             DMA Controller                                 */</span></div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03411"></a><span class="lineno"> 3411</span>&#160;</div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment">/*******************  Bit definition for DMA_ISR register  ********************/</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3475228c998897d0f408a4c5da066186"> 3413</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF1                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a1522414af27c7fff2cc27edac1d680"> 3414</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f83359698adf05854b55705f78d8a5c"> 3415</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF1                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd55e965445ae253a5c5fa8f1769a"> 3416</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF1                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fa823dbb15b829621961efc60d6a95"> 3417</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF2                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga631741eb4843eda3578808a3d8b527b2"> 3418</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF2                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee1947aef188f437f37d3ff444f8646"> 3419</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF2                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bcd07efcadd5fef598edec1cca70e38"> 3420</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF2                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb0bd8fb0e580688c5cf617b618bbc17"> 3421</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF3                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28664595df654d9d8052fb6f9cc48495"> 3422</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF3                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53bb9a00737c52faffaaa91ff08b34a1"> 3423</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF3                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624379143a2535d7a60d87d59834d10"> 3424</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF3                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4f69823d44810c353af1f0a89eaf180"> 3425</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF4                        ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7d4e46949a35cf037a303bd65a0c87a"> 3426</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF4                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga684cf326c770f1ab21c604a5f62907ad"> 3427</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF4                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fcc1471918f3e7b293b2d825177253"> 3428</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF4                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83d4d9cba635d1e33e3477b773379cfd"> 3429</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF5                        ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea57d09f13edbd6ad8afe9465e0fa70"> 3430</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF5                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d1f2b8c82b1e20b4311af8ca9576736"> 3431</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF5                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42f9b12c4c80cbb7cd0f94f139c73de3"> 3432</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF5                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac55f4836aa8e6cfc9bdcadfabf65b5d8"> 3433</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF6                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d76395cf6c6ef50e05c96d7ae723058"> 3434</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF6                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b6d9787aeff76a51581d9488b4604f"> 3435</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF6                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae47d914969922381708ae06c1c71123a"> 3436</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF6                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86f178e879b2d8ceeea351e4750272dd"> 3437</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_GIF7                        ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4528af54928542c09502c01827418732"> 3438</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TCIF7                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769016c2b0bf22ff3ad6967b3dc0e2bb"> 3439</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_HTIF7                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8333b3c78b7d0a07bd4b1e91e902b31"> 3440</a></span>&#160;<span class="preprocessor">#define  DMA_ISR_TEIF7                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_IFCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ad797334d9fb70750ace14b16e0122"> 3443</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF1                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60085fa798cf77f80365839e7d88c8f1"> 3444</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66e9aa2475130fbf63db304ceea019eb"> 3445</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF1                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989699cace2fa87efa867b825c1deb29"> 3446</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF1                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab907e446bbf1e1400dc5fdbd929d0e5f"> 3447</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF2                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8505b947a04834750e164dc320dfae09"> 3448</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF2                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e769c78024a22b4d1f528ce03ccc760"> 3449</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF2                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4abb0afb7dbe362c150bf80c4c751a67"> 3450</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d98e88c334091e20e931372646a6b0d"> 3451</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccb4c0c5e0f2e01dec12ba366b83cb4d"> 3452</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF3                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dea86ca2ec8aa945b840f2c1866e1f6"> 3453</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF3                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59bad79f1ae37b69b048834808e8d067"> 3454</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF3                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d22139e4567c89e2afcb4aef71104c"> 3455</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF4                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34b431fd4e034f8333e44594712f75eb"> 3456</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF4                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga950664b81ec2d4d843f89ef102107d7b"> 3457</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fdda8f7f2507c1d3988c7310a35d46c"> 3458</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF4                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943245d2a8300854d53fd07bb957a6fc"> 3459</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF5                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae4c7d1d10beb535aec39de9a8bdc327"> 3460</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF5                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c23c727a4dbbc45a356c8418299275d"> 3461</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF5                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6326d337a773b4ced9d8a680c05a9"> 3462</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF5                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fc61098c5cf9a7d53ddcb155e34c984"> 3463</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF6                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3dca486df2f235aac8f3975f5f4ab75"> 3464</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF6                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67273db02ffd8f2bfe0a5c93e9282a4"> 3465</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF6                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e523c5cbf5594ffe8540c317bce6933"> 3466</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF6                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad9f01dfeb289156448f5a5a0ad54099"> 3467</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CGIF7                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac26181e8c2bd1fddc1e774cb7b621e5b"> 3468</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTCIF7                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7378f7a26730bfd5c950b7c7efb9272"> 3469</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CHTIF7                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4076bf1ed67fb39d4a0175e5943d5f2d"> 3470</a></span>&#160;<span class="preprocessor">#define  DMA_IFCR_CTEIF7                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03472"></a><span class="lineno"> 3472</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387640bb30564cbc9479b9e4207d75a9"> 3473</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace00470cb24c0cf4e8c92541a3cc695c"> 3474</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f14fe0da3c0d3252002b194097108a9"> 3475</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cf72c1527c7610bcecb03816338b262"> 3476</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9512b76e871908af4777604e42676be4"> 3477</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c008055878f08bc33b006847890ac53"> 3478</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03421fb76491fccc4b1e6b469570b995"> 3479</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0af4a5f4c3e3dab2b6d06f3c11b2882"> 3480</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7e53a0b94fa38dc14f2f9d4f99c768"> 3482</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c5e8b15368d6baca1f74fabde8dab06"> 3483</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87f1e7b62988eea6758b482ab3deb707"> 3484</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5f99b77927f2266f275dbbb21b1470f"> 3486</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad55531c87343e2c7a0a7b463903525bc"> 3487</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1be46e87afa09b40f2efd0b00ea552cb"> 3488</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60b17026db327aaaf6368f13e6f2d358"> 3490</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcfa498b39ded500e6d2c895b26cda70"> 3491</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf158a0849c5c1cb8ff35f29770c71375"> 3492</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274c65bc7120061ed73fb4aca02bc1a8"> 3494</a></span>&#160;<span class="preprocessor">#define  DMA_CCR1_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l03496"></a><span class="lineno"> 3496</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb96436a038c7077828511d100d4a47"> 3497</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72231403a4703c8f9b30c31519905f17"> 3498</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab10c029da9cab8f0166fc0a4d386a6e1"> 3499</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39ce03a92cd76c66d01555d2a7565005"> 3500</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bbde7db83e7bc9df673acffb5d1c6d3"> 3501</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8419395c2413c1c5a39293fe3c51b043"> 3502</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga662ac6a62bd2759b8e254d979b94fd34"> 3503</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae69693512a969cb7d71ffb697cc89fb"> 3504</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f7159145fe396545b94eab4449c6487"> 3506</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l03507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9493e150e5c1946483530b346744a6f5"> 3507</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60acc9d4a361d491459dba62f820d9a4"> 3508</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b4a55399708faa6abad771fd3cff5a"> 3510</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l03511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590d9af747a3b70102c0899abbbd2930"> 3511</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a602816e76397bf90f4394193065984"> 3512</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03e599da7a5da32129aaeb7b123e5c87"> 3514</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l03515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaead3fb380db524c848a31d49d7dbedcd"> 3515</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80cbce6e70c5ffdf03c885791b35c116"> 3516</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l03518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24c6020357c18552920f3a581459f9e8"> 3518</a></span>&#160;<span class="preprocessor">#define  DMA_CCR2_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fa49b0ad3de90cc1c426b10cf1c191f"> 3521</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc09c8f9356f8a0d6443d7403a4d405c"> 3522</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8119a569028b6a6ff49db72f88be1c3b"> 3523</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dd2fcd28d0aa8df1ca1bdd3211d455d"> 3524</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678a5d91e74ce581cba96143eff3e6f7"> 3525</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95188ea292b73cead43bc83578818499"> 3526</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68902d94629100d88a45d0367f802f64"> 3527</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e2abdd06dc67e7ce3eb58e2c1173708"> 3528</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaae55191f69fc976c45423422fe05855"> 3530</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l03531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61d6c70b2dc2a536356135e5de21bbee"> 3531</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1deb51665fb2061411534cedd06dbbb9"> 3532</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb2577046f5e8dbae1752bd399c1635"> 3534</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6efcb54d1fec2de2dd5dfc06d56203"> 3535</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f2bbe729a55547ae88af0d898615ca"> 3536</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3882481a886166b84696ec3747a5185f"> 3538</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga946f5281d2b10185b79ad216a3a0c6bd"> 3539</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31df7655887ca23e40918b6c73f0e79a"> 3540</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70d1178c083a156368dc20af8f45c2e8"> 3542</a></span>&#160;<span class="preprocessor">#define  DMA_CCR3_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l03545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ba637aa09839dd4866d9b79da64271"> 3545</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ecd535728f0a5e20acd4ca40a6e385a"> 3546</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b1143740ddbb57e6a88a0c1efe6f67"> 3547</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352bfbd9d24983387b21755f6680e63b"> 3548</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8205d7602eb7d732726b9e52011e6c72"> 3549</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga275ab42b13b8a78755581808efea0fdb"> 3550</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a3f35660940e5f9b21bfbcde24a963b"> 3551</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga390c755f21506c08ff22795ba294eb1b"> 3552</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0234f5972817bd3f211a4418b960992"> 3554</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l03555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga291a24527a4fd15fbb4bde1b86a9d1a1"> 3555</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab59a122427b47da8917ec847c2a11a6d"> 3556</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca0c3bc34f23d75850aa05254d4a43d9"> 3558</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l03559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bb8ec64346554aa20529e059816ec51"> 3559</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb05890600e52d6a7bcac29858ae53b7"> 3560</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga438f94eb5444944e340bb5be9b4abdb0"> 3562</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14772bf86f8d00386f824a974d0930e7"> 3563</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae28029a2215d23ef03ef29e0b096594b"> 3564</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd5dfffd772e5efa02bf7206f9d01011"> 3566</a></span>&#160;<span class="preprocessor">#define  DMA_CCR4_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l03568"></a><span class="lineno"> 3568</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CCR5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b326a9a20d8f2ede71a1230cfc6e037"> 3569</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bc3e08b6c055364158cfdbf53a18344"> 3570</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga707914f7d14246d7c993d24ba5d29f7f"> 3571</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8976e26126b10cb911e81890b94e09cb"> 3572</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68005a27ead66cb968d430edaa766ee"> 3573</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cdbfb907f2b03485e5555d986245595"> 3574</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga762ef78adaa655d9f18da462d7f80e16"> 3575</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c1a50b68634e208e1635bb58abf11d"> 3576</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ee4f4f04c32985ad1797f9cb3164519"> 3578</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l03579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c7ca44fb42b772ff1f75b6481a75c9c"> 3579</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1295ed99d6e5ff626a3929ac4f79ff9d"> 3580</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd29cd4f313c5bdd5977263443fa669"> 3582</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l03583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga078b357481a99e295deccf8fcdf47cf7"> 3583</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cf8c01c46bfbaa062fc98cf15ea25f7"> 3584</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff8c18d3a085e78a44f45edc0b1db14"> 3586</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb8a9b336b448ef4cb5cc0d1bbb5ae6e"> 3587</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga518692360d821bb30cf836e8c9558c5c"> 3588</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l03590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07bea0e12e0ac706a6f7c448124ef9a4"> 3590</a></span>&#160;<span class="preprocessor">#define  DMA_CCR5_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l03592"></a><span class="lineno"> 3592</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa390cdfed63dd4e80b9b36ff509a5e62"> 3593</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7c284e6d04517cb47fd401bb02fc152"> 3594</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23bae5accea3b2a305debbc7469c7863"> 3595</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e00d1fd85f3d70fb44f8ea3e7a6f2d5"> 3596</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99cafc3705aa4f224d1a4f804756c9f5"> 3597</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3f17ba2bc4e54fd8f7aab802ab700c8"> 3598</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga772b475bf4486556456f0c915433a078"> 3599</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2da9ce010cf743a549c20cd545beb1d8"> 3600</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga709ecd29ac92652352442978d19c0d18"> 3602</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l03603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01f57663551eb1644c8dbd114f6614a0"> 3603</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac737faa55be44e20c09343be2152538b"> 3604</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ae53e204d28c22aab4e4065cf836c8"> 3606</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l03607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aabd7ba4fb157fd7ee98986330a5d4c"> 3607</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1338ae6c9e4c7b8795796136c98670a9"> 3608</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9450899a6841c10c33c6de7b6ef517f9"> 3610</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b6403dbb0eb6c75a0eb947ef8140c7"> 3611</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b07ce0ad36a27a76d5c2738cfdac7ab"> 3612</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf83d9d61b227309201fc9c6662c294d7"> 3614</a></span>&#160;<span class="preprocessor">#define  DMA_CCR6_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l03616"></a><span class="lineno"> 3616</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DMA_CCR7 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd71615f84eb85443ca3c5a346ad941a"> 3617</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_EN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l03618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ee626e57a25d83365bb9977473fac64"> 3618</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_TCIE                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l03619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00add0c51b7f2be5216b4d9c9bfb482d"> 3619</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_HTIE                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l03620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb8b8909af2a6f397cfa9a0db25578e9"> 3620</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_TEIE                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l03621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga171e60ec8ec8d40bd7ede02394fe462a"> 3621</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l03622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga666b8d997ea29a9a6a1543fa66881a87"> 3622</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_CIRC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l03623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1db13905f5813f7e63009c463d9784cf"> 3623</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PINC                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l03624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72f4c74798d6e3389ababb9b1c70375d"> 3624</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_MINC                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l03626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543e1c261e0338c6353ce200db71ca16"> 3626</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PSIZE                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l03627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac22fc178469ac49b63892b777d01bf18"> 3627</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PSIZE_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l03628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b93563b085e30086a6959311ef8556"> 3628</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PSIZE_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l03630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980efc51623b9dc2bc7377a6fa340a6b"> 3630</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_MSIZE                      ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a8c4240d456e518aaf7524e06c9c54"> 3631</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_MSIZE_0                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bdd0a51f96b2bfd2bf9c9259e93a506"> 3632</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_MSIZE_1                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfb0ffacc49baf0a87ec97964c29a801"> 3634</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PL                         ((uint16_t)0x3000)            </span></div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ea041c610341674d5f3c0dec6474769"> 3635</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PL_0                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad83de368de49aee0b03a5b180671974c"> 3636</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_PL_1                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7aec8d57e5f2c62be5cae2f8d134948"> 3638</a></span>&#160;<span class="preprocessor">#define  DMA_CCR7_MEM2MEM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l03640"></a><span class="lineno"> 3640</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a8da69a5631e89e54b5d138b8c0a139"> 3641</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR1_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03643"></a><span class="lineno"> 3643</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9b2052eb35128233d719f6b4ec995d"> 3644</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR2_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03646"></a><span class="lineno"> 3646</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10d1cb5b77051c2e845033d77970fe61"> 3647</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR3_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5c5291e36f5610b6fbc06a9a28baa2b"> 3650</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR4_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR5 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffaace354e7c939d6b199d639a24bbb6"> 3653</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR5_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03655"></a><span class="lineno"> 3655</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR6 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35dcc846e8e088220e6555d7388b8199"> 3656</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR6_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CNDTR7 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7063058cc300e14d1b90c0469eb4688a"> 3659</a></span>&#160;<span class="preprocessor">#define  DMA_CNDTR7_NDT                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110deb1459d00898cbf29d06405cc09e"> 3662</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR1_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf0272feeaba4aaf2dc745d21c6dab22"> 3665</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR2_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03667"></a><span class="lineno"> 3667</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb41094cbcf1cac82c20e55433bba245"> 3668</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR3_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d96976601824fef159e69bf0c96f6ff"> 3672</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR4_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03674"></a><span class="lineno"> 3674</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26c22b129c9ca957e053d69c7b01dc94"> 3675</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR5_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03677"></a><span class="lineno"> 3677</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga545c0999ca0bdb03c3e7e1cbc48959ee"> 3678</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR6_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03681"></a><span class="lineno"> 3681</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CPAR7 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d017e6632afe7a578d1206009cccc26"> 3682</a></span>&#160;<span class="preprocessor">#define  DMA_CPAR7_PA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03684"></a><span class="lineno"> 3684</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc4e0220aa1355af31da320adc46e19"> 3685</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR1_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87bdf41371b8840c67eef7d9709e251e"> 3688</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR2_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28ac1f8f47528eab9454472a30998285"> 3691</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR3_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03694"></a><span class="lineno"> 3694</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga579544b63b9c56bd70218902594313f6"> 3695</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR4_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03697"></a><span class="lineno"> 3697</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR5 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76beec8af3bd0ceb2905c24fa00a957c"> 3698</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR5_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03700"></a><span class="lineno"> 3700</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR6 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88187cb1bd9385601fce4fe69a420cad"> 3701</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR6_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03703"></a><span class="lineno"> 3703</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DMA_CMAR7 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga511636b3a71aaa2ae4ced1b30b3e805a"> 3704</a></span>&#160;<span class="preprocessor">#define  DMA_CMAR7_MA                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l03706"></a><span class="lineno"> 3706</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03707"></a><span class="lineno"> 3707</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;<span class="comment">/*                        Analog to Digital Converter                         */</span></div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;</div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="comment">/********************  Bit definition for ADC_SR register  ********************/</span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7f27694281e4cad956da567e5583b2"> 3713</a></span>&#160;<span class="preprocessor">#define  ADC_SR_AWD                          ((uint8_t)0x01)               </span></div><div class="line"><a name="l03714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc295c5253743aeb2cda582953b7b53"> 3714</a></span>&#160;<span class="preprocessor">#define  ADC_SR_EOC                          ((uint8_t)0x02)               </span></div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc9f07589bb1a4e398781df372389b56"> 3715</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JEOC                         ((uint8_t)0x04)               </span></div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7340a01ffec051c06e80a037eee58a14"> 3716</a></span>&#160;<span class="preprocessor">#define  ADC_SR_JSTRT                        ((uint8_t)0x08)               </span></div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45eb11ad986d8220cde9fa47a91ed222"> 3717</a></span>&#160;<span class="preprocessor">#define  ADC_SR_STRT                         ((uint8_t)0x10)               </span></div><div class="line"><a name="l03719"></a><span class="lineno"> 3719</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8bb755c7059bb2d4f5e2e999d2a2677"> 3720</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18725d77c35c173cdb5bdab658d9dace"> 3721</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcd37244d74db7c9a34a4f08b94301ae"> 3722</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga625eebdc95937325cad90a151853f5a0"> 3723</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb768d4aafbabc114d4650cf962392ec"> 3724</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf37f3c0d7c72192803d0772e076cf8ee"> 3725</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDCH_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa39fee2e812a7ca45998cccf32e90aea"> 3727</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_EOCIE                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd44f86b189696d5a3780342516de722"> 3728</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDIE                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c46fc1dc6c63acf88821f46a8f6d5e7"> 3729</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JEOCIE                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeab75ece0c73dd97e8f21911ed22d06"> 3730</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_SCAN                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c9fc31f19c04033dfa98e982519c451"> 3731</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDSGL                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6353cb0d564410358b3a086dd0241f8c"> 3732</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAUTO                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd690297fc73fca40d797f4c90800b9a"> 3733</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCEN                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd06a2840346bf45ff335707db0b6e30"> 3734</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JDISCEN                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaa416a291023449ae82e7ef39844075"> 3736</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM                     ((uint32_t)0x0000E000)        </span></div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59ff81db7def261f0e84d5dbb6cca1ce"> 3737</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_0                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39940d3611126052f4f748934c629ebf"> 3738</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_1                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab73d5fdf276f5ef3965afdda78ac9e1e"> 3739</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DISCNUM_2                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5a1a3b2c42e51fcd50a46f82d0b0843"> 3741</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DUALMOD                     ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb566ea4be6f0ee17cd1ecbd08b7e26"> 3742</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DUALMOD_0                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab94ba8607512ac7c76ec2e3b661bc367"> 3743</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DUALMOD_1                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8fd02b7e150e14f6cc505a568f58c35"> 3744</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DUALMOD_2                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d91e3b7dc8310b260b114a1e01596d"> 3745</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_DUALMOD_3                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4886de74bcd3a1e545094089f76fd0b3"> 3747</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_JAWDEN                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e006d43fcb9fe1306745c95a1bdd651"> 3748</a></span>&#160;<span class="preprocessor">#define  ADC_CR1_AWDEN                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03751"></a><span class="lineno"> 3751</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b646f092b052d8488d2016f6290f0e"> 3752</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ADON                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49bb71a868c9d88a0f7bbe48918b2140"> 3753</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_CONT                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2932a0004cf17558c1445f79baac54a1"> 3754</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_CAL                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76a91ece4a71450541ef2637fdcdfdea"> 3755</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_RSTCAL                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga017309ac4b532bc8c607388f4e2cbbec"> 3756</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_DMA                         ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5950b5a7438a447584f6dd86c343362"> 3757</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_ALIGN                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab3aa5d0e2a4b77960ec8f3b425a3eac"> 3759</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL                     ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa70c1f30e2101e2177ce564440203ba3"> 3760</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_0                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99fa4a240d34ce231d6d0543bac7fd9b"> 3761</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_1                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga571bb97f950181fedbc0d4756482713d"> 3762</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTSEL_2                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17af96980f14bc008357812c13bc4b3"> 3764</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JEXTTRIG                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d1054d6cd017e305cf6e8a864ce96c8"> 3766</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL                      ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9410c7fd93f6d0b157ede745ee269d7b"> 3767</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_0                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a6725419743a8d01b4a223609952893"> 3768</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_1                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c2322988b5fff19d012d9179d412ad0"> 3769</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTSEL_2                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c0cfed2e6b3dfe7a8794b29822e314c"> 3771</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_EXTTRIG                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac12fe8a6cc24eef2ed2e1f1525855678"> 3772</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_JSWSTART                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eae65bad1a6c975e1911eb5ba117468"> 3773</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_SWSTART                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97d1f61aa9d8c2279557f18e7303308"> 3774</a></span>&#160;<span class="preprocessor">#define  ADC_CR2_TSVREFE                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32242a2c2156a012a7343bcb43d490d0"> 3777</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10                     ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8996c53042759f01e966fb00351ebf"> 3778</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_0                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b96f058436c8bdcfabe1e08c7edd61"> 3779</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_1                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga289d89b4d92d7f685a8e44aeb9ddcded"> 3780</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP10_2                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c74d559f2a70a2e8c807b7bcaccd800"> 3782</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11                     ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60780d613953f48a2dfc8debce72fb28"> 3783</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_0                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa61e1dbafcae3e1c8eae4320a6e5ec5d"> 3784</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_1                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93a876a9a6d90cd30456433b7e38c3f2"> 3785</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP11_2                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga433b5a7d944666fb7abed3b107c352fc"> 3787</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12                     ((uint32_t)0x000001C0)        </span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaac6ae97c00276d7472bc92a9edd6e2"> 3788</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_0                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6020f9d742e15650ad919aaccaf2ff6c"> 3789</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_1                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb59adb544d416e91ea0c12d4f39ccc9"> 3790</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP12_2                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2df120cd93a177ea17946a656259129e"> 3792</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13                     ((uint32_t)0x00000E00)        </span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49e7444d6cf630eccfd52fb4155bd553"> 3793</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_0                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5d5ad9d8d08feaee18d1f2d8d6787a1"> 3794</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_1                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4cd285d46485136deb6223377d0b17c"> 3795</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP13_2                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1574fc02a40f22fc751073e02ebb781"> 3797</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14                     ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l03798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9243898272b1d27018c971eecfa57f78"> 3798</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_0                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1016b8ca359247491a2a0a5d77aa1c22"> 3799</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_1                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e658a8b72bac244bf919a874690e49e"> 3800</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP14_2                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae0043ad863f7710834217bc82c8ecf"> 3802</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15                     ((uint32_t)0x00038000)        </span></div><div class="line"><a name="l03803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5f8e555f5ece2ee632dd9d6c60d9584"> 3803</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_0                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab978e10b7dcfe6c1b88dd4fef50498ac"> 3804</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_1                   ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045285e1c5ab9ae570e37fe627b0e117"> 3805</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP15_2                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2925d05347e46e9c6a970214fa76bbec"> 3807</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16                     ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l03808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1a7d0ef695bd2017bcda3949f0134be"> 3808</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_0                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga793ff2f46f51e1d485a9bd728687bf15"> 3809</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_1                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade321fdbf74f830e54951ccfca285686"> 3810</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP16_2                   ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9867370ecef7b99c32b8ecb44ad9e581"> 3812</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17                     ((uint32_t)0x00E00000)        </span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42b004d74f288cb191bfc6a327f94480"> 3813</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_0                   ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ac4c21586d6a353c208a5175906ecc1"> 3814</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_1                   ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81ceec799a7da2def4f33339bd5e273"> 3815</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR1_SMP17_2                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03817"></a><span class="lineno"> 3817</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_SMPR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a13b3c652e5759e2d8bc7e38889bc5e"> 3818</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0                      ((uint32_t)0x00000007)        </span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bde59fce56980a59a3dfdb0da7ebe0c"> 3819</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_0                    ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b6e025d8e70767914c144793b93e6"> 3820</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_1                    ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga361de56c56c45834fc837df349f155dc"> 3821</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP0_2                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b85dd0b1708cdf1bf403b07ad51da36"> 3823</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1                      ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa99de1a2d2bbe8921353114d03cb7f6"> 3824</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_0                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ceb41e5e3cb6ae7da28070bc0b07d2"> 3825</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_1                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9efc8f9488d389301c4a6f9ef4427a"> 3826</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP1_2                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea6e1e298372596bcdcdf93e763b3683"> 3828</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2                      ((uint32_t)0x000001C0)        </span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e2ac0d4d8afb3aa0b4c09c8fa1d018"> 3829</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_0                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83fe79e3e10b689a209dc5a724f89199"> 3830</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_1                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad580d376e0a0bcb34183a6d6735b3122"> 3831</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP2_2                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga081c3d61e5311a11cb046d56630e1fd0"> 3833</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3                      ((uint32_t)0x00000E00)        </span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1679a42f67ca4b9b9496dd6000fec01"> 3834</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bf92b0a67dcec9b3c325d58e7e517b0"> 3835</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40682268fa8534bd369eb64a329bdf46"> 3836</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP3_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeab838fcf0aace87b2163b96d208bb64"> 3838</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4                      ((uint32_t)0x00007000)        </span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4123bce64dc4f1831f992b09d6db4f2"> 3839</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_0                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3edf57b459804d17d5a588dd446c763"> 3840</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_1                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2a2fd74311c4ffcaed4a8d1a3be2245"> 3841</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP4_2                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9500281fa740994b9cfa6a7df8227849"> 3843</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5                      ((uint32_t)0x00038000)        </span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22dd2b1695a4e7a4b1d4ec2b8e244ffc"> 3844</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_0                    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4de4f6c62646be62d0710dc46eb5e88"> 3845</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_1                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c19081d82f2c6478c6aefc207778e1e"> 3846</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP5_2                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64cd99c27d07298913541dbdc31aa8ae"> 3848</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6                      ((uint32_t)0x001C0000)        </span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbebc0a7f368e5846408d768603d9b44"> 3849</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_0                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f59166864f7cd0a5e8e6b4450e72d3"> 3850</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_1                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4139fac7e8ba3e604e35ba906880f909"> 3851</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP6_2                    ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ec6ee971fc8b2d1890858df94a5c500"> 3853</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7                      ((uint32_t)0x00E00000)        </span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f30003c59ab6c232d73aa446c77651a"> 3854</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_0                    ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c8708fc97082257b43fa4534c721068"> 3855</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_1                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e42897bdc25951a73bac060a7a065ca"> 3856</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP7_2                    ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0695c289e658b772070a7f29797e9cc3"> 3858</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8                      ((uint32_t)0x07000000)        </span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5f1d2290107eda2dfee33810779b0f6"> 3859</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_0                    ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb9ce9d71f989bad0ed686caf4dd5250"> 3860</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_1                    ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3756c6141f55c60da0bcd4d599e7d60d"> 3861</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP8_2                    ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5348f83daaa38060702d7b9cfe2e4005"> 3863</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9                      ((uint32_t)0x38000000)        </span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f18c89fbaafc74b7d67db74b41423"> 3864</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_0                    ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a6949e61c5845a7ff2331b64cb579bc"> 3865</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_1                    ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070135017850599b1e19766c6aa31cd1"> 3866</a></span>&#160;<span class="preprocessor">#define  ADC_SMPR2_SMP9_2                    ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03868"></a><span class="lineno"> 3868</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad76f97130b391455094605a6c803026c"> 3869</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR1_JOFFSET1                  ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l03871"></a><span class="lineno"> 3871</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b15a9e9ce10303e233059c1de6d956c"> 3872</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR2_JOFFSET2                  ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l03874"></a><span class="lineno"> 3874</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga743e4c3a7cefc1a193146e77791c3985"> 3875</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR3_JOFFSET3                  ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l03877"></a><span class="lineno"> 3877</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for ADC_JOFR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0937f2f6a64bd6b7531ad553471b8d"> 3878</a></span>&#160;<span class="preprocessor">#define  ADC_JOFR4_JOFFSET4                  ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l03880"></a><span class="lineno"> 3880</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_HTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad685f031174465e636ef75a5bd7b637d"> 3881</a></span>&#160;<span class="preprocessor">#define  ADC_HTR_HT                          ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l03883"></a><span class="lineno"> 3883</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_LTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7ac18b970378acf726f04ae68232c24"> 3884</a></span>&#160;<span class="preprocessor">#define  ADC_LTR_LT                          ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l03886"></a><span class="lineno"> 3886</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ae1998c0dd11275958e7347a92852fc"> 3887</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d24ddd458198e7731d5abf9d15fc08"> 3888</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdca8b0f3cab9f62ae2ffbb9c30546f"> 3889</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e8723bfdc43da0b86e40a49b78c9ad"> 3890</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga412374f7ce1f62ee187c819391898778"> 3891</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05ca5e303f844f512c9a9cb5df9a1028"> 3892</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ13_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0251199146cb3d0d2c1c0608fbca585"> 3894</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14                       ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacde3a6d9e94aa1c2399e335911fd6212"> 3895</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_0                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc61e4d3ea200e1fc3e9d621ebbd2b4"> 3896</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_1                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeea616e444521cd58c5d8d574c47ccf0"> 3897</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e0c9439633fb5c67c8f2138c9d2efae"> 3898</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_3                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea22b4dd0fbb26d2a0babbc483778b0e"> 3899</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ14_4                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23222c591c6d926f7a741bc9346f1d8f"> 3901</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15                       ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbfbc70f67ce1d8f227e17a7f19c123b"> 3902</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00e343ff0dd8f1f29e897148e3e070a"> 3903</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab63443b0c5a2eca60a8c9714f6f31c03"> 3904</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf676d45ba227a2dc641b2afadfa7852"> 3905</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_3                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dbc07d0904f60abcc15827ccab1a8c2"> 3906</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ15_4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafecb33099669a080cede6ce0236389e7"> 3908</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3404d0bf04b8561bf93455d968b77ea9"> 3909</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea6af777051f14be5cf166dd4ae69d1"> 3910</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf59e4a113346ac3daf6829c3321444f5"> 3911</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6052517e5fcab3f58c42b59fb3ffee55"> 3912</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7af851b5898b4421958e7a100602c8cd"> 3913</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_SQ16_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae68a19a18d72f6d87c6f2b8cc8bfc6dc"> 3915</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L                          ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00ec56fbf232492ec12c954e27d03c6c"> 3916</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_0                        ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52708c6570da08c295603e5b52461ecd"> 3917</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_1                        ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b914eeb128157c4acf6f6b9a4be5558"> 3918</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_2                        ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffdd34daa55da53d18055417ae895c47"> 3919</a></span>&#160;<span class="preprocessor">#define  ADC_SQR1_L_3                        ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03921"></a><span class="lineno"> 3921</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9f66f702fc124040956117f20ef8df4"> 3922</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7                        ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12bbc822c10582a80f7e20a11038ce96"> 3923</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d0d7daf3b6db6ff4fa382495f6127c6"> 3924</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74bda24f18a95261661a944cecf45a52"> 3925</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2697675d008dda4e6a4905fc0f8d22af"> 3926</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c46dd0f30ef85094ca0cde2e8c00dac"> 3927</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ7_4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga308ec58a8d20dcb3a348c30c332a0a8e"> 3929</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8                        ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858717a28d6c26612ad4ced46863ba13"> 3930</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d06168a43b4845409f2fb9193ee474a"> 3931</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5eaea65d6719a8199639ec30bb8a07b"> 3932</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_2                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23e22da18926dd107adc69282a445412"> 3933</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacadd092f31f37bb129065be175673c63"> 3934</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ8_4                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5d91ecfc3d40cc6b1960544e526eb91"> 3936</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9                        ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace032949b436d9af8a20ea10a349d55b"> 3937</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_0                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cf43f1c5de0e73d6159fabc3681b891"> 3938</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_1                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3389c07a9de242151ffa434908fee39d"> 3939</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_2                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13f30540b9f2d33640ea7d9652dc3c71"> 3940</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_3                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910e5bda9852d49117b76b0d9f420ef2"> 3941</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ9_4                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e474b65f217ac21137b1d3f3cbb6bb"> 3943</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5a36056dbfce703d22387432ac12262"> 3944</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09a1de734fe67156af26edf3b8a61044"> 3945</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1d6ad0a40e7171d40a964b361d1eb9"> 3946</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d63e60eabad897aa9b19dbe56da71e"> 3947</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df899f74116e6cb3205af2767840cfb"> 3948</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ10_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bf491b9c1542fb0d0b83fc96166362e"> 3950</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11                       ((uint32_t)0x01F00000)        </span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc91fec2ef468c5d39d19beda9ecd3e"> 3951</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_0                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e142789d2bd0584480e923754544ff5"> 3952</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_1                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6b844fe698c16437e91c9e05a367a4c"> 3953</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_2                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a8127191e3c48f4e0952bdb5e196225"> 3954</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_3                     ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8a39f645505ef84cb94bbc8d21b8e0"> 3955</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ11_4                     ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8731660b1710e63d5423cd31c11be184"> 3957</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12                       ((uint32_t)0x3E000000)        </span></div><div class="line"><a name="l03958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2da909e54f8f6f61bf2bd2cd3e93e0"> 3958</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_0                     ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5930c4a07d594aa23bc868526b42601"> 3959</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_1                     ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l03960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga377805a21e7da2a66a3913a77bcc1e66"> 3960</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_2                     ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e3b45cac9aeb68d33b31a0914692857"> 3961</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_3                     ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l03962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6043d31a6cb9bd7c1542c3d41eb296c7"> 3962</a></span>&#160;<span class="preprocessor">#define  ADC_SQR2_SQ12_4                     ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_SQR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52491114e8394648559004f3bae718d9"> 3965</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1                        ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l03966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53d3bb1c8bb48c7bcb0f7409db69f7b4"> 3966</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_0                      ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l03967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddb9af3a3b23a103fbc34c4f422fd2af"> 3967</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_1                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf591f43a15c0c2c5afae2598b8f2afc"> 3968</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_2                      ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05cfde0ef0e6a8dd6311f5cd7a806556"> 3969</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_3                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9981512f99a6c41ce107a9428d9cfdd0"> 3970</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ1_4                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60637fb25c099f8da72a8a36211f7a8c"> 3972</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2                        ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede0302eb64f023913c7a9e588d77937"> 3973</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_0                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158ab7429a864634a46c81fdb51d7508"> 3974</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae729e21d590271c59c0d653300d5581c"> 3975</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_2                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l03976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf65c33275178a8777fa8fed8a01f7389"> 3976</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_3                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990aeb689b7cc8f0bebb3dd6af7b27a6"> 3977</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ2_4                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l03979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga601f21b7c1e571fb8c5ff310aca021e1"> 3979</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3                        ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7fd2c154b5852cb08ce60b4adfa36313"> 3980</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_0                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga214580377dd3a424ad819f14f6b025d4"> 3981</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_1                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l03982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae2353b109c9cda2a176ea1f44db4fe"> 3982</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_2                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l03983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2f00d3372bd1d64bf4eb2271277ab0"> 3983</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_3                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5279e505b1a59b223f30e5be139d5042"> 3984</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ3_4                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fc43f70bb3c67c639678b91d852390b"> 3986</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4                        ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a501b20cf758a7353efcb3f95a3a93"> 3987</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_0                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l03988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffafa27fd561e4c7d419e3f665d80f2c"> 3988</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_1                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l03989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0251fa70e400ee74f442d8fba2b1afb"> 3989</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_2                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3dc48c3c6b304517261486d8a63637ae"> 3990</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_3                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l03991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe23b9e640df96ca84eab4b6b4f44083"> 3991</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ4_4                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l03993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae841d68049442e4568b86322ed4be6f"> 3993</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5                        ((uint32_t)0x01F00000)        </span></div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1de9fc24755b715c700c6442f4a396b"> 3994</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_0                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f704feb58eecb39bc7f199577064172"> 3995</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_1                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88a7994f637a75d105cc5975b154c373"> 3996</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_2                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c6fce8f01e75c68124124061f67f0e"> 3997</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_3                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0cad694c068ea8874b6504bd6ae885"> 3998</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ5_4                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723792274b16b342d16d6a02fce74ba6"> 4000</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6                        ((uint32_t)0x3E000000)        </span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b8b5293abd0601c543c13a0b53b335"> 4001</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_0                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab29847362a613b43eeeda6db758d781e"> 4002</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_1                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa92c8ea1bfb42ed80622770ae2dc41ab"> 4003</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_2                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed2d7edb11fb84b02c175acff305a922"> 4004</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_3                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78f9e51811549a6797ecfe1468def4ff"> 4005</a></span>&#160;<span class="preprocessor">#define  ADC_SQR3_SQ6_4                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04007"></a><span class="lineno"> 4007</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JSQR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7fa15dfe51b084b36cb5df2fbf44bb2"> 4008</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1                       ((uint32_t)0x0000001F)        </span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ea38b080462c4571524b5fcbfed292"> 4009</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_0                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabae36d7655fb1dce11e60ffa8e57b509"> 4010</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_1                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e7a96d33f640444b40b70e9ee28671"> 4011</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_2                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6066a6aef47f317a5df0c9bbf59121fb"> 4012</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_3                     ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2c4baf98380a477cebb01be3e8f0594"> 4013</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ1_4                     ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8446a5857e5379cff8cadf822e15d4"> 4015</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2                       ((uint32_t)0x000003E0)        </span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabf0889d056b56e4a113142b3694166d"> 4016</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_0                     ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga048f97e9e332adb21eca27b647af1378"> 4017</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_1                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18bee187ed94e73b16eeea7501394581"> 4018</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_2                     ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78b031d11b56e49b2c28c1a79136b48a"> 4019</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_3                     ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d6ccde30a22430c658b8efc431e59"> 4020</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ2_4                     ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2fbdc1b854a54c4288402c2d3a7fca9"> 4022</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3                       ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12fbc27c3543f23125f632dfa60fdc98"> 4023</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_0                     ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169ec7d371e3ee897b73c3ad84b6ed32"> 4024</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_1                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693542d5a536304f364476589ba0bec9"> 4025</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_2                     ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga139ddd01c0faf219dca844477453149e"> 4026</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_3                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1452b8cf4acc90fb522d90751043aac"> 4027</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ3_4                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39a279051ef198ee34cad73743b996f4"> 4029</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4                       ((uint32_t)0x000F8000)        </span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13e250d329673c02f7a0d24d25e83649"> 4030</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_0                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30dad81d708c35136e2da4e96cfe07b7"> 4031</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_1                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ceab97acb95b31cb7448c9da38fc11a"> 4032</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_2                     ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52f6571e7efed6a0f72df19c66d3c917"> 4033</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_3                     ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaede3a17ef541039943d9dcd85df223ca"> 4034</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JSQ4_4                     ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa624d1fe34014b88873e2dfa91f79232"> 4036</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL                         ((uint32_t)0x00300000)        </span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga117a6719241f20dbd765bc34f9ffcd58"> 4037</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_0                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f82ef3b6e6350b9e52e622daeaa3e6e"> 4038</a></span>&#160;<span class="preprocessor">#define  ADC_JSQR_JL_1                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04040"></a><span class="lineno"> 4040</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02fcd8fd97b2f7d70a5a04fed60b558"> 4041</a></span>&#160;<span class="preprocessor">#define  ADC_JDR1_JDATA                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04043"></a><span class="lineno"> 4043</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fbd8801b9c60269ca477062985a08e8"> 4044</a></span>&#160;<span class="preprocessor">#define  ADC_JDR2_JDATA                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04046"></a><span class="lineno"> 4046</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae84e9e5928bb9ed1aef6c83089fb5ef"> 4047</a></span>&#160;<span class="preprocessor">#define  ADC_JDR3_JDATA                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04049"></a><span class="lineno"> 4049</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for ADC_JDR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48d8fafdad1fb1bb0f761fd833e7b0c1"> 4050</a></span>&#160;<span class="preprocessor">#define  ADC_JDR4_JDATA                      ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04052"></a><span class="lineno"> 4052</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for ADC_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada596183c4087696c486546e88176038"> 4053</a></span>&#160;<span class="preprocessor">#define  ADC_DR_DATA                         ((uint32_t)0x0000FFFF)        </span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c396288ac97bfab2d37017bd536b98"> 4054</a></span>&#160;<span class="preprocessor">#define  ADC_DR_ADC2DATA                     ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l04056"></a><span class="lineno"> 4056</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04057"></a><span class="lineno"> 4057</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04058"></a><span class="lineno"> 4058</span>&#160;<span class="comment">/*                      Digital to Analog Converter                           */</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04060"></a><span class="lineno"> 4060</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04061"></a><span class="lineno"> 4061</span>&#160;</div><div class="line"><a name="l04062"></a><span class="lineno"> 4062</span>&#160;<span class="comment">/********************  Bit definition for DAC_CR register  ********************/</span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd8cedbb3dda03d56ac0ba92d2d9cefd"> 4063</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN1                          ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b1e2b83ae1ab889cb1e34a99746c9d8"> 4064</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04065"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga998aa4fd791ea2f4626df6ddc8fc7109"> 4065</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN1                         ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf951c1a57a1a19e356df57d908f09c6c"> 4067</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1                        ((uint32_t)0x00000038)        </span></div><div class="line"><a name="l04068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dfa13ec123c583136e24b7890add45b"> 4068</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_0                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265e32c4fc43310acdf3ebea01376766"> 4069</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_1                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa625d7638422e90a616ac93edd4bf408"> 4070</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL1_2                      ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90491f31219d07175629eecdcdc9271e"> 4072</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1                        ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0871e6466e3a7378103c431832ae525a"> 4073</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_0                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48e167ae02d2ad5bc9fd30c2f8ea5b37"> 4074</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE1_1                      ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bcf611b2f0b975513325895bf16e085"> 4076</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1                        ((uint32_t)0x00000F00)        </span></div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4225dcce22b440fcd3a8ad96c5f2baec"> 4077</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_0                      ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6cc15817842cb7992d449c448684f68d"> 4078</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_1                      ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fefef1d798a2685b03e44bd9fdac06b"> 4079</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_2                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc83b4feb742c632ba66f55d102432b"> 4080</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP1_3                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga995c19d8c8de9ee09057ec6151154e17"> 4082</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN1                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa65db2420e02fc6813842f57134d898f"> 4083</a></span>&#160;<span class="preprocessor">#define  DAC_CR_EN2                          ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6f660a5f15262beca06b9098a559e9"> 4084</a></span>&#160;<span class="preprocessor">#define  DAC_CR_BOFF2                        ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8fc527f6ddb787123da09d2085b772f"> 4085</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TEN2                         ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b4d0ccff78f7c3862903e7b0e66302"> 4087</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2                        ((uint32_t)0x00380000)        </span></div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9753b87f31e7106ecf77b2f01a99b237"> 4088</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_0                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79323a6c81bfa5c8239b23cd3db737a"> 4089</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_1                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ad3da8a9c5fe9566d8ffe38916caaff"> 4090</a></span>&#160;<span class="preprocessor">#define  DAC_CR_TSEL2_2                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf24e48cf288db4a4643057dd09e3a7b"> 4092</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2                        ((uint32_t)0x00C00000)        </span></div><div class="line"><a name="l04093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d97d8bcbfdd72d5aeb9e9fbc0d592d"> 4093</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_0                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4798bf254010b442b4ac4288c2f1b65f"> 4094</a></span>&#160;<span class="preprocessor">#define  DAC_CR_WAVE2_1                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cf03fe2359cb0f11c33f793c2e92bdd"> 4096</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2                        ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l04097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d952192721dbdcea8d707d43096454"> 4097</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_0                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga860032e8196838cd36a655c1749139d6"> 4098</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_1                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04099"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2147ffa3282e9ff22475e5d6040f269e"> 4099</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_2                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0fe77a2029873111cbe723a5cba9c57"> 4100</a></span>&#160;<span class="preprocessor">#define  DAC_CR_MAMP2_3                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f905c2ac89f976df6c4beffdde58b53"> 4102</a></span>&#160;<span class="preprocessor">#define  DAC_CR_DMAEN2                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04104"></a><span class="lineno"> 4104</span>&#160;<span class="preprocessor">#if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_HD_VL)</span></div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;<span class="preprocessor"> #define  DAC_CR_DMAUDRIE1                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;<span class="preprocessor"> #define  DAC_CR_DMAUDRIE2                   ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;</div><div class="line"><a name="l04109"></a><span class="lineno"> 4109</span>&#160;<span class="comment">/*****************  Bit definition for DAC_SWTRIGR register  ******************/</span></div><div class="line"><a name="l04110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga970ef02dffaceb35ff1dd7aceb67acdd"> 4110</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG1                 ((uint8_t)0x01)               </span></div><div class="line"><a name="l04111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0e53585b505d21f5c457476bd5a18f8"> 4111</a></span>&#160;<span class="preprocessor">#define  DAC_SWTRIGR_SWTRIG2                 ((uint8_t)0x02)               </span></div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5295b5cb7f5d71ed2e8a310deb00013d"> 4114</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R1_DACC1DHR                ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d34667f8f4b753689c8c936c28471c5"> 4117</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L1_DACC1DHR                ((uint16_t)0xFFF0)            </span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1fc9f022fe4a08f67c51646177b26cb"> 4120</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R1_DACC1DHR                 ((uint8_t)0xFF)               </span></div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7506e369b37d55826042b540b10e44c7"> 4123</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12R2_DACC2DHR                ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l04125"></a><span class="lineno"> 4125</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12L2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f66bd794202221e1a55547673b7abab"> 4126</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12L2_DACC2DHR                ((uint16_t)0xFFF0)            </span></div><div class="line"><a name="l04128"></a><span class="lineno"> 4128</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7da94dc053e6637efb9ccb57b7ae481c"> 4129</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8R2_DACC2DHR                 ((uint8_t)0xFF)               </span></div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca45719f3d365c9495bdcf6364ae59f8"> 4132</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC1DHR                ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l04133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3edd68db1697af93027e05f6b764c540"> 4133</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12RD_DACC2DHR                ((uint32_t)0x0FFF0000)        </span></div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for DAC_DHR12LD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga203db656bfef6fedee17b99fb77b1bdd"> 4136</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC1DHR                ((uint32_t)0x0000FFF0)        </span></div><div class="line"><a name="l04137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8421d613b182aab8d6c58592bcda6c17"> 4137</a></span>&#160;<span class="preprocessor">#define  DAC_DHR12LD_DACC2DHR                ((uint32_t)0xFFF00000)        </span></div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DAC_DHR8RD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9aee01ad181fa5b541864ed62907d70d"> 4140</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC1DHR                 ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae31631eaac76ebecb059918c351ef3c9"> 4141</a></span>&#160;<span class="preprocessor">#define  DAC_DHR8RD_DACC2DHR                 ((uint16_t)0xFF00)            </span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b4192938e039dc25a7df8fcc5f3932a"> 4144</a></span>&#160;<span class="preprocessor">#define  DAC_DOR1_DACC1DOR                   ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for DAC_DOR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaaa39c1e82279918918b072fd56db04"> 4147</a></span>&#160;<span class="preprocessor">#define  DAC_DOR2_DACC2DOR                   ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for DAC_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d2048d6b521fb0946dc8c4e577a49c0"> 4150</a></span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR1                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16e48ab85d9261c5b599c56b14aea5d"> 4151</a></span>&#160;<span class="preprocessor">#define  DAC_SR_DMAUDR2                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="comment">/*                                    CEC                                     */</span></div><div class="line"><a name="l04156"></a><span class="lineno"> 4156</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04157"></a><span class="lineno"> 4157</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04158"></a><span class="lineno"> 4158</span>&#160;<span class="comment">/********************  Bit definition for CEC_CFGR register  ******************/</span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57341732e9fca2df3bd9aa4ea53e14c7"> 4159</a></span>&#160;<span class="preprocessor">#define  CEC_CFGR_PE              ((uint16_t)0x0001)     </span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69eca6654f89f8b05bb296938678ac68"> 4160</a></span>&#160;<span class="preprocessor">#define  CEC_CFGR_IE              ((uint16_t)0x0002)     </span></div><div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b06cd4e47f4235d8880e1ba0e56e2d7"> 4161</a></span>&#160;<span class="preprocessor">#define  CEC_CFGR_BTEM            ((uint16_t)0x0004)     </span></div><div class="line"><a name="l04162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48c747693ec4dac8e4288ae4c0949def"> 4162</a></span>&#160;<span class="preprocessor">#define  CEC_CFGR_BPEM            ((uint16_t)0x0008)     </span></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CEC_OAR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab595a306043fe57ad4f406f828e483a5"> 4165</a></span>&#160;<span class="preprocessor">#define  CEC_OAR_OA               ((uint16_t)0x000F)     </span></div><div class="line"><a name="l04166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc49513cee6e3c966d67819c7b589030"> 4166</a></span>&#160;<span class="preprocessor">#define  CEC_OAR_OA_0             ((uint16_t)0x0001)     </span></div><div class="line"><a name="l04167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae67025eb59c746c006768c62325bb8ca"> 4167</a></span>&#160;<span class="preprocessor">#define  CEC_OAR_OA_1             ((uint16_t)0x0002)     </span></div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5801ac8c40252b9561f4a171ba3eb6b7"> 4168</a></span>&#160;<span class="preprocessor">#define  CEC_OAR_OA_2             ((uint16_t)0x0004)     </span></div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75ba741d39e9aa86c1c54e379e90dd67"> 4169</a></span>&#160;<span class="preprocessor">#define  CEC_OAR_OA_3             ((uint16_t)0x0008)     </span></div><div class="line"><a name="l04171"></a><span class="lineno"> 4171</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CEC_PRES register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc6a97186c20fa01ef6439ec7081fdae"> 4172</a></span>&#160;<span class="preprocessor">#define  CEC_PRES_PRES            ((uint16_t)0x3FFF)   </span></div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CEC_ESR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7650b5b89cdd9e209b4c4bd532f74390"> 4175</a></span>&#160;<span class="preprocessor">#define  CEC_ESR_BTE              ((uint16_t)0x0001)     </span></div><div class="line"><a name="l04176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f50871fd72eb2e36cc5183964cda970"> 4176</a></span>&#160;<span class="preprocessor">#define  CEC_ESR_BPE              ((uint16_t)0x0002)     </span></div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b75f5557eecd4526136f408c853beb0"> 4177</a></span>&#160;<span class="preprocessor">#define  CEC_ESR_RBTFE            ((uint16_t)0x0004)     </span></div><div class="line"><a name="l04178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26159aa09e800f3fff5943ad7c2c9164"> 4178</a></span>&#160;<span class="preprocessor">#define  CEC_ESR_SBE              ((uint16_t)0x0008)     </span></div><div class="line"><a name="l04179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8872cc458e6dcdad0e035e40a032a0c9"> 4179</a></span>&#160;<span class="preprocessor">#define  CEC_ESR_ACKE             ((uint16_t)0x0010)     </span></div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c1c0faf5849a25b87fcc39cb445c1e4"> 4180</a></span>&#160;<span class="preprocessor">#define  CEC_ESR_LINE             ((uint16_t)0x0020)     </span></div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga439598667c9acbf8f9dcac180a57f790"> 4181</a></span>&#160;<span class="preprocessor">#define  CEC_ESR_TBTFE            ((uint16_t)0x0040)     </span></div><div class="line"><a name="l04183"></a><span class="lineno"> 4183</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CEC_CSR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0614d5d57649b31b3c67b364dc85d5fd"> 4184</a></span>&#160;<span class="preprocessor">#define  CEC_CSR_TSOM             ((uint16_t)0x0001)     </span></div><div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3af6df3394c54bb06e82048c091524e8"> 4185</a></span>&#160;<span class="preprocessor">#define  CEC_CSR_TEOM             ((uint16_t)0x0002)     </span></div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga273caacb035cb2ec64c721fa6c747c35"> 4186</a></span>&#160;<span class="preprocessor">#define  CEC_CSR_TERR             ((uint16_t)0x0004)     </span></div><div class="line"><a name="l04187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga650bba50140fa01d98abe80bf004a9b6"> 4187</a></span>&#160;<span class="preprocessor">#define  CEC_CSR_TBTRF            ((uint16_t)0x0008)     </span></div><div class="line"><a name="l04188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41a286b098018a445b59aefc40372e5a"> 4188</a></span>&#160;<span class="preprocessor">#define  CEC_CSR_RSOM             ((uint16_t)0x0010)     </span></div><div class="line"><a name="l04189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3291304e54d4f0b7e57cc5b8af4c8d"> 4189</a></span>&#160;<span class="preprocessor">#define  CEC_CSR_REOM             ((uint16_t)0x0020)     </span></div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e33f1d4724efa45fce87ae2fcba6cff"> 4190</a></span>&#160;<span class="preprocessor">#define  CEC_CSR_RERR             ((uint16_t)0x0040)     </span></div><div class="line"><a name="l04191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa325807f8f3d4bdf8e989eeef208ca5a"> 4191</a></span>&#160;<span class="preprocessor">#define  CEC_CSR_RBTF             ((uint16_t)0x0080)     </span></div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CEC_TXD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1693b38f41ead796577ab031d46083d4"> 4194</a></span>&#160;<span class="preprocessor">#define  CEC_TXD_TXD              ((uint16_t)0x00FF)     </span></div><div class="line"><a name="l04196"></a><span class="lineno"> 4196</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CEC_RXD register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e626c018504658ba7515ad1693895b"> 4197</a></span>&#160;<span class="preprocessor">#define  CEC_RXD_RXD              ((uint16_t)0x00FF)     </span></div><div class="line"><a name="l04199"></a><span class="lineno"> 4199</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04200"></a><span class="lineno"> 4200</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;<span class="comment">/*                                    TIM                                     */</span></div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04204"></a><span class="lineno"> 4204</span>&#160;</div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;<span class="comment">/*******************  Bit definition for TIM_CR1 register  ********************/</span></div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d86355e5e3b399ed45e1ca83abed2a"> 4206</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CEN                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2a9f0cf7b60e3c623af451f141f3c"> 4207</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_UDIS                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06c997c2c23e8bef7ca07579762c113b"> 4208</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_URS                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d3d1488296350af6d36fbbf71905d29"> 4209</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_OPM                         ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea10770904af189f3aaeb97b45722aa"> 4210</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_DIR                         ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga352b3c389bde13dd6049de0afdd874f1"> 4212</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS                         ((uint16_t)0x0060)            </span></div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83ca6f7810aba73dc8c12f22092d97a2"> 4213</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_0                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ee4adcde3c001d3b97d2eae1730ea9"> 4214</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CMS_1                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a3ad409f6b147cdcbafbfe29102f3fd"> 4216</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_ARPE                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacacc4ff7e5b75fd2e4e6b672ccd33a72"> 4218</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD                         ((uint16_t)0x0300)            </span></div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458d536d82aa3db7d227b0f00b36808f"> 4219</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_0                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ff2d6c2c350e8b719a8ad49c9a6bcbe"> 4220</a></span>&#160;<span class="preprocessor">#define  TIM_CR1_CKD_1                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04222"></a><span class="lineno"> 4222</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae22c9c1197107d6fa629f419a29541e"> 4223</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCPC                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0328c1339b2b1633ef7a8db4c02d0d5"> 4224</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCUS                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade656832d3ec303a2a7a422638dd560e"> 4225</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_CCDS                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa6987d980e5c4c71c7d0faa1eb97a45"> 4227</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS                         ((uint16_t)0x0070)            </span></div><div class="line"><a name="l04228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55308e84106d6501201e66bd46ab6"> 4228</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_0                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1036929b0a4ba5bd5cced9b8e0f4c3"> 4229</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_1                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb74a815afdd856d51cfcf1ddf3fce6a"> 4230</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_MMS_2                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad07504497b70af628fa1aee8fe7ef63c"> 4232</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_TI1S                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31b26bf058f88d771c33aff85ec89358"> 4233</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae61f8d54923999fffb6db381e81f2b69"> 4234</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS1N                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61467648a433bd887683b9a4760021fa"> 4235</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2                        ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga769146db660b832f3ef26f892b567bd4"> 4236</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS2N                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad974d7c91edf6f1bd47e892b3b6f7565"> 4237</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3                        ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20fb9b62a7e8d114fbd180abd9f8ceae"> 4238</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS3N                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad644f2f4b26e46587abedc8d3164e56e"> 4239</a></span>&#160;<span class="preprocessor">#define  TIM_CR2_OIS4                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l04241"></a><span class="lineno"> 4241</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_SMCR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae92349731a6107e0f3a251b44a67c7ea"> 4242</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS                        ((uint16_t)0x0007)            </span></div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d1ebece401aeb12abd466d2eafa78b2"> 4243</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_0                      ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa980a3121ab6cda5a4a42b959da8421e"> 4244</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_1                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63847fc3c71f582403e6301b1229c3ed"> 4245</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_SMS_2                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8680e719bca2b672d850504220ae51fc"> 4247</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS                         ((uint16_t)0x0070)            </span></div><div class="line"><a name="l04248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d1f040f9259acb3c2fba7b0c7eb3d96"> 4248</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_0                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb82212fcc89166a43ff97542da9182d"> 4249</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_1                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0dbaf4a2ec8759f283f82a958ef6a8"> 4250</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_TS_2                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52101db4ca2c7b3003f1b16a49b2032c"> 4252</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_MSM                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2ed8b32d9eb8eea251bd1dac4f34668"> 4254</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF                        ((uint16_t)0x0F00)            </span></div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43745c2894cfc1e5ee619ac85d8d5a62"> 4255</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_0                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga661e6cce23553cf0ad3a60d8573b9a2c"> 4256</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_1                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb5528381fb64ffbcc719de478391ae2"> 4257</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_2                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6082700946fc61a6f9d6209e258fcc14"> 4258</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETF_3                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ebb9e631876435e276211d88e797386"> 4260</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS                       ((uint16_t)0x3000)            </span></div><div class="line"><a name="l04261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00b43cd09557a69ed10471ed76b228d8"> 4261</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_0                     ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf12f04862dbc92ca238d1518b27b16b"> 4262</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETPS_1                     ((uint16_t)0x2000)            </span></div><div class="line"><a name="l04264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga331a1d5f39d5f47b5409054e693fc651"> 4264</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ECE                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l04265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a5f335c3d7a4f82d1e91dc1511e3322"> 4265</a></span>&#160;<span class="preprocessor">#define  TIM_SMCR_ETP                        ((uint16_t)0x8000)            </span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DIER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c6d3e0495e6c06da4bdd0ad8995a32b"> 4268</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UIE                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ba7f7ca97eeaf6cc23cd6765c6bf678"> 4269</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1IE                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga757c59b690770adebf33e20d3d9dec15"> 4270</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2IE                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edf003f04bcf250bddf5ed284201c2e"> 4271</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3IE                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ad0f562a014572793b49fe87184338b"> 4272</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4IE                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8a374e04740aac1ece248b868522fe"> 4273</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMIE                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa755fef2c4e96c63f2ea1cd9a32f956a"> 4274</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TIE                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fcb0d6d9fb7486a5901032fd81aef6a"> 4275</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_BIE                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f47792b1c2f123464a2955f445c811"> 4276</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_UDE                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae181bb16ec916aba8ba86f58f745fdfd"> 4277</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC1DE                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58f97064991095b28c91028ca3cca28e"> 4278</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC2DE                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1567bff5dc0564b26a8b3cff1f0fe0a4"> 4279</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC3DE                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba034412c54fa07024e516492748614"> 4280</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_CC4DE                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79c3fab9d33de953a0a7f7d6516c73bc"> 4281</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_COMDE                      ((uint16_t)0x2000)            </span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a752d4295f100708df9b8be5a7f439d"> 4282</a></span>&#160;<span class="preprocessor">#define  TIM_DIER_TDE                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l04284"></a><span class="lineno"> 4284</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for TIM_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8c03fabc10654d2a3f76ea40fcdbde6"> 4285</a></span>&#160;<span class="preprocessor">#define  TIM_SR_UIF                          ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449a61344a97608d85384c29f003c0e9"> 4286</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1IF                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25a48bf099467169aa50464fbf462bd8"> 4287</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2IF                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3cf234a1059c0a04799e88382cdc0f2"> 4288</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3IF                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacade8a06303bf216bfb03140c7e16cac"> 4289</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4IF                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91775c029171c4585e9cca6ebf1cd57a"> 4290</a></span>&#160;<span class="preprocessor">#define  TIM_SR_COMIF                        ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8b16f3ced6ec03e9001276b134846e"> 4291</a></span>&#160;<span class="preprocessor">#define  TIM_SR_TIF                          ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d52cd5a57c9a26b0d993c93d9875097"> 4292</a></span>&#160;<span class="preprocessor">#define  TIM_SR_BIF                          ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga819c4b27f8fa99b537c4407521f9780c"> 4293</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC1OF                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b7798da5863d559ea9a642af6658050"> 4294</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC2OF                        ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7a2d4c831eb641ba082156e41d03358"> 4295</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC3OF                        ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ba979e8309b66808e06e4de34bc740"> 4296</a></span>&#160;<span class="preprocessor">#define  TIM_SR_CC4OF                        ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04298"></a><span class="lineno"> 4298</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_EGR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16f52a8e9aad153223405b965566ae91"> 4299</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_UG                          ((uint8_t)0x01)               </span></div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1318609761df5de5213e9e75b5aa6a"> 4300</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC1G                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5423de00e86aeb8a4657a509af485055"> 4301</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC2G                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga064d2030abccc099ded418fd81d6aa07"> 4302</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC3G                        ((uint8_t)0x08)               </span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c4e5555dd3be8ab1e631d1053f4a305"> 4303</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_CC4G                        ((uint8_t)0x10)               </span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb06f8bb364307695c7d6a028391de7b"> 4304</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_COMG                        ((uint8_t)0x20)               </span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabface433d6adaa2dee3df49852585"> 4305</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_TG                          ((uint8_t)0x40)               </span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08c5635a0ac0ce5618485319a4fa0f18"> 4306</a></span>&#160;<span class="preprocessor">#define  TIM_EGR_BG                          ((uint8_t)0x80)               </span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95291df1eaf532c5c996d176648938eb"> 4309</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S                      ((uint16_t)0x0003)            </span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4968b5500d58d1aebce888da31eb5d"> 4310</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_0                    ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga299207b757f31c9c02471ab5f4f59dbe"> 4311</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC1S_1                    ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9c5878e85ce02c22d8a374deebd1b6e"> 4313</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1FE                     ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1aa54ddf87a4b339881a8d5368ec80eb"> 4314</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1PE                     ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddb3dc889733e71d812baa3873cb13b"> 4316</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M                      ((uint16_t)0x0070)            </span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410a4752a98081bad8ab3f72b28e7c5f"> 4317</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_0                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b5f6ec25063483641d6dc065d96d2b5"> 4318</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_1                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac024f6b9972b940925ab5786ee38701b"> 4319</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1M_2                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f44c50cf9928d2afab014e2ca29baba"> 4321</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC1CE                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb0986b78bea5b53ea61e4ddd667cbf"> 4323</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52bb0e50c11c35dcf42aeff7f1c22874"> 4324</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78303c37fdbe0be80f5fc7d21e9eba45"> 4325</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_CC2S_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bf610cf77c3c6c936ce7c4f85992e6c"> 4327</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2FE                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabddbf508732039730125ab3e87e9d370"> 4328</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2PE                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2326bafe64ba2ebdde908d66219eaa6f"> 4330</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M                      ((uint16_t)0x7000)            </span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbb68b91da16ffd509a6c7a2a397083c"> 4331</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedb673b7e2c016191579de704eb842e4"> 4332</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad039a41e5fe97ddf904a0f9f95eb539e"> 4333</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2M_2                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19a8dd4ea04d262ec4e97b5c7a8677a5"> 4335</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_OC2CE                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l04337"></a><span class="lineno"> 4337</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l04338"></a><span class="lineno"> 4338</span>&#160;</div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab46b7186665f5308cd2ca52acfb63e72"> 4339</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC                    ((uint16_t)0x000C)            </span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05673358a44aeaa56daefca67341b29d"> 4340</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_0                  ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf42b75da9b2f127dca98b6ca616f7add"> 4341</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1PSC_1                  ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0ee123675d8b8f98b5a6eeeccf37912"> 4343</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F                      ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7dde4afee556d2d8d22885f191da65a6"> 4344</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_0                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga201491465e6864088210bccb8491be84"> 4345</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_1                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa55ab1e0109b055cabef579c32d67b"> 4346</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_2                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23da95530eb6d6451c7c9e451a580f42"> 4347</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC1F_3                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e8e704f9ce5742f45e15e3b3126aa9d"> 4349</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC                    ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39206b27b5b1c5941b2a14ee8e2f1223"> 4350</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_0                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae861d74943f3c045421f9fdc8b966841"> 4351</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2PSC_1                  ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b942752d686c23323880ff576e7dffb"> 4353</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F                      ((uint16_t)0xF000)            </span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d75acd7072f28844074702683d8493f"> 4354</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e49318b54b16bda6fd7feea7c9a7dd"> 4355</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga932148c784f5cbee4dfcafcbadaf0107"> 4356</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_2                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l04357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafece48b6f595ef9717d523fa23cea1e8"> 4357</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR1_IC2F_3                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l04359"></a><span class="lineno"> 4359</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for TIM_CCMR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2eabcc7e322b02c9c406b3ff70308260"> 4360</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S                      ((uint16_t)0x0003)            </span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c04aea2e89f1e89bd323d6d6e5e6c0"> 4361</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_0                    ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bed6648aad6e8d16196246b355452dc"> 4362</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC3S_1                    ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6d8d2847058747ce23a648668ce4dba"> 4364</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3FE                     ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga276fd2250d2b085b73ef51cb4c099d24"> 4365</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3PE                     ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52095cae524adb237339bfee92e8168a"> 4367</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M                      ((uint16_t)0x0070)            </span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga899b26ffa9c5f30f143306b8598a537f"> 4368</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_0                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91476ae2cc3449facafcad82569e14f8"> 4369</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_1                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20394da7afcada6c3fc455b05004cff5"> 4370</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3M_2                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4209d414df704ce96c54abb2ea2df66a"> 4372</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC3CE                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga294e216b50edd1c2f891143e1f971048"> 4374</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S                      ((uint16_t)0x0300)            </span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabebaa6bffd90b32563bd0fc1ff4a9499"> 4375</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_0                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6386ec77a3a451954325a1512d44f893"> 4376</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_CC4S_1                    ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70dc197250c2699d470aea1a7a42ad57"> 4378</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4FE                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e951cd3f6593e321cf79b662a1deaaa"> 4379</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4PE                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbed61ff3ba57c7fe6d3386ce3b7af2b"> 4381</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M                      ((uint16_t)0x7000)            </span></div><div class="line"><a name="l04382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad866f52cce9ce32e3c0d181007b82de5"> 4382</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd97b1c86dd4953f3382fea317d165af"> 4383</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l04384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga431e5cdc0f3dc02fa5a54aa5193ddbab"> 4384</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4M_2                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l04386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1447dfe94bdd234382bb1f43307ea5c3"> 4386</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_OC4CE                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l04389"></a><span class="lineno"> 4389</span>&#160;</div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3d11f2e968752bc9ec7131c986c3a6"> 4390</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC                    ((uint16_t)0x000C)            </span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga588513395cbf8be6f4749c140fbf811c"> 4391</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_0                  ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd27b9bdcc161c90dc1712074a66f29d"> 4392</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3PSC_1                  ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad218af6bd1de72891e1b85d582b766cd"> 4394</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F                      ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d5450ebc9ac6ea833a2b341ceea061"> 4395</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_0                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f92a3f831685d6df7ab69e68181849"> 4396</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_1                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e7d7a3c2686a6e31adc1adf2ce65df9"> 4397</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_2                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9696c3da027f2b292d077f1ab4cdd14b"> 4398</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC3F_3                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7591e2de10272f7fafb08cdd1b7b0"> 4400</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC                    ((uint16_t)0x0C00)            </span></div><div class="line"><a name="l04401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80f7d206409bc551eab06819e17451e4"> 4401</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_0                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6690f5e98e02addd5e75643767c6d66"> 4402</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4PSC_1                  ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad51653fd06a591294d432385e794a19e"> 4404</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F                      ((uint16_t)0xF000)            </span></div><div class="line"><a name="l04405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5fc8b9a6ea27582cb6c25f9654888c"> 4405</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4dcc1562c0c017493e4ee6b32354e85"> 4406</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l04407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b96de7db8b71ac7e414f247b871a53c"> 4407</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_2                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l04408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d0f55e5b751f2caed6a943f5682a09"> 4408</a></span>&#160;<span class="preprocessor">#define  TIM_CCMR2_IC4F_3                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f494b9881e7b97bb2d79f7ad4e79937"> 4411</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1E                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ca0aedba14241caff739afb3c3ee291"> 4412</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1P                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga813056b3f90a13c4432aeba55f28957e"> 4413</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NE                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga403fc501d4d8de6cabee6b07acb81a36"> 4414</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC1NP                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76392a4d63674cd0db0a55762458f16c"> 4415</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2E                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3136c6e776c6066509d298b6a9b34912"> 4416</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2P                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a784649120eddec31998f34323d4156"> 4417</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NE                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga387de559d8b16b16f3934fddd2aa969f"> 4418</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC2NP                      ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1da114e666b61f09cf25f50cdaa7f81f"> 4419</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3E                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6220a5cd34c7a7a39e10c854aa00d2e5"> 4420</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3P                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad46cce61d3bd83b64257ba75e54ee1aa"> 4421</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NE                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4029686d3307111d3f9f4400e29e4521"> 4422</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC3NP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga940b041ab5975311f42f26d314a4b621"> 4423</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4E                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3faf23dc47e1b0877352d7f5a00f72e1"> 4424</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4P                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l04425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b88bff3f38cec0617ce66fa5aef260"> 4425</a></span>&#160;<span class="preprocessor">#define  TIM_CCER_CC4NP                      ((uint16_t)0x8000)            </span></div><div class="line"><a name="l04427"></a><span class="lineno"> 4427</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CNT register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bc45c0315de82c1c3a38a243bcd00fc"> 4428</a></span>&#160;<span class="preprocessor">#define  TIM_CNT_CNT                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04430"></a><span class="lineno"> 4430</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_PSC register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb85e4000ddab0ada67c5964810da35"> 4431</a></span>&#160;<span class="preprocessor">#define  TIM_PSC_PSC                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04433"></a><span class="lineno"> 4433</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_ARR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace50256fdecc38f641050a4a3266e4d9"> 4434</a></span>&#160;<span class="preprocessor">#define  TIM_ARR_ARR                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04436"></a><span class="lineno"> 4436</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_RCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcef8f28580e36cdfda3be1f7561afc7"> 4437</a></span>&#160;<span class="preprocessor">#define  TIM_RCR_REP                         ((uint8_t)0xFF)               </span></div><div class="line"><a name="l04439"></a><span class="lineno"> 4439</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac927cc11eff415210dcf94657d8dfbe0"> 4440</a></span>&#160;<span class="preprocessor">#define  TIM_CCR1_CCR1                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04442"></a><span class="lineno"> 4442</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga751e5efd90bdd1fd5f38609f3f5762ba"> 4443</a></span>&#160;<span class="preprocessor">#define  TIM_CCR2_CCR2                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04445"></a><span class="lineno"> 4445</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e85064d37d387851e95c5c1f35315a1"> 4446</a></span>&#160;<span class="preprocessor">#define  TIM_CCR3_CCR3                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04448"></a><span class="lineno"> 4448</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_CCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15c9dd67a6701b5498926ae536773eca"> 4449</a></span>&#160;<span class="preprocessor">#define  TIM_CCR4_CCR4                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04451"></a><span class="lineno"> 4451</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_BDTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf985e9c78f15e1e44b2bc4d2bafc67"> 4452</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG                        ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b575cca31b0e22ef1d5b842aa162bfc"> 4453</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_0                      ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f33ae1e9b7847a60032a60d0cc7f81d"> 4454</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_1                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f06a132eba960bd6cc972e3580d537c"> 4455</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_2                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7868643a65285fc7132f040c8950f43"> 4456</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_3                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga503b44e30a5fb77c34630d1faca70213"> 4457</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_4                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a12ecb0a8dd21bc164d9a345ea564f"> 4458</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_5                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7d418cbd0db89991522cb6be34a017e"> 4459</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_6                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac945c8bcf5567912a88eb2acee53c45b"> 4460</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_DTG_7                      ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4215d17f0548dfcf0b15fe4d0f4651"> 4462</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK                       ((uint16_t)0x0300)            </span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd1736c8172e7cd098bb591264b07bf"> 4463</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_0                     ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga756df80ff8c34399435f52dca18e6eee"> 4464</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_LOCK_1                     ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1cf04e70ccf3d4aba5afcf2496a411a"> 4466</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSI                       ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9435f36d53c6be1107e57ab6a82c16e"> 4467</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_OSSR                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74250b040dd9fd9c09dcc54cdd6d86d8"> 4468</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKE                        ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3247abbbf0d00260be051d176d88020e"> 4469</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_BKP                        ((uint16_t)0x2000)            </span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59f15008050f91fa3ecc9eaaa971a509"> 4470</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_AOE                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l04471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga277a096614829feba2d0a4fbb7d3dffc"> 4471</a></span>&#160;<span class="preprocessor">#define  TIM_BDTR_MOE                        ((uint16_t)0x8000)            </span></div><div class="line"><a name="l04473"></a><span class="lineno"> 4473</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf9051ecac123cd89f9d2a835e4cde2e"> 4474</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA                         ((uint16_t)0x001F)            </span></div><div class="line"><a name="l04475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaaf610e5fe4bb4b10736242df3b62bba"> 4475</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_0                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a0185643c163930e30f0a1cf5fe364e"> 4476</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_1                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa5a89b93b97b0968a7d5563a18ab9d1"> 4477</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_2                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga105f44ff18cbbd4ff4d60368c9184430"> 4478</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_3                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1bc4b6dd7265dee2857f23d835b2dc"> 4479</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBA_4                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e197a78484567d4c6093c28265f3eb"> 4481</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL                         ((uint16_t)0x1F00)            </span></div><div class="line"><a name="l04482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga677195c0b4892bb6717564c0528126a9"> 4482</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_0                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad427ba987877e491f7a2be60e320dbea"> 4483</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_1                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga369926f2a8ca5cf635ded9bb4619189c"> 4484</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_2                       ((uint16_t)0x0400)            </span></div><div class="line"><a name="l04485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f1ec849c41d1abd46c528a4ac378c03"> 4485</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_3                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l04486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga607d7b87b1b4bf167aabad36f922a8f9"> 4486</a></span>&#160;<span class="preprocessor">#define  TIM_DCR_DBL_4                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l04488"></a><span class="lineno"> 4488</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for TIM_DMAR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1afa2fc02bcd75c15122c4eb87d6cf83"> 4489</a></span>&#160;<span class="preprocessor">#define  TIM_DMAR_DMAB                       ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04491"></a><span class="lineno"> 4491</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;<span class="comment">/*                             Real-Time Clock                                */</span></div><div class="line"><a name="l04494"></a><span class="lineno"> 4494</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04495"></a><span class="lineno"> 4495</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04496"></a><span class="lineno"> 4496</span>&#160;</div><div class="line"><a name="l04497"></a><span class="lineno"> 4497</span>&#160;<span class="comment">/*******************  Bit definition for RTC_CRH register  ********************/</span></div><div class="line"><a name="l04498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dd52d261f99a969d9841a4426152b85"> 4498</a></span>&#160;<span class="preprocessor">#define  RTC_CRH_SECIE                       ((uint8_t)0x01)               </span></div><div class="line"><a name="l04499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga990a6b449f70249a1a4baf19f64617d9"> 4499</a></span>&#160;<span class="preprocessor">#define  RTC_CRH_ALRIE                       ((uint8_t)0x02)               </span></div><div class="line"><a name="l04500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e23d339e15dbf883dbedb054cd1706"> 4500</a></span>&#160;<span class="preprocessor">#define  RTC_CRH_OWIE                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_CRL register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c039206fc5c1506aba666387c5d34c8"> 4503</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_SECF                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l04504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca9bce7cb58e637876d1154710305563"> 4504</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_ALRF                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l04505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad801db5fbfc407b1959647765076b299"> 4505</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_OWF                         ((uint8_t)0x04)               </span></div><div class="line"><a name="l04506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6fefe3020ad4d61b54a516e8a65f30d"> 4506</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_RSF                         ((uint8_t)0x08)               </span></div><div class="line"><a name="l04507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3829687c89579c020665c19b8937a820"> 4507</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_CNF                         ((uint8_t)0x10)               </span></div><div class="line"><a name="l04508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc57b1110a53b82e4445c4770203fe8"> 4508</a></span>&#160;<span class="preprocessor">#define  RTC_CRL_RTOFF                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l04510"></a><span class="lineno"> 4510</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_PRLH register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5209d66a77da940d9a187bbaf73dc8a0"> 4511</a></span>&#160;<span class="preprocessor">#define  RTC_PRLH_PRL                        ((uint16_t)0x000F)            </span></div><div class="line"><a name="l04513"></a><span class="lineno"> 4513</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_PRLL register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1cd2db7134d6b3e21477ed466dd4d7c"> 4514</a></span>&#160;<span class="preprocessor">#define  RTC_PRLL_PRL                        ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_DIVH register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae88e723f16ec20925d0bc545428a6670"> 4517</a></span>&#160;<span class="preprocessor">#define  RTC_DIVH_RTC_DIV                    ((uint16_t)0x000F)            </span></div><div class="line"><a name="l04519"></a><span class="lineno"> 4519</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_DIVL register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe06c3de2b371556e207e5079feb9afd"> 4520</a></span>&#160;<span class="preprocessor">#define  RTC_DIVL_RTC_DIV                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_CNTH register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256cb0c8e461f345df89d77dae7c31a9"> 4523</a></span>&#160;<span class="preprocessor">#define  RTC_CNTH_RTC_CNT                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04525"></a><span class="lineno"> 4525</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_CNTL register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa079440c3cb1b864f226231f11664e5e"> 4526</a></span>&#160;<span class="preprocessor">#define  RTC_CNTL_RTC_CNT                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04528"></a><span class="lineno"> 4528</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_ALRH register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c6fab9b1d06bb3f26eb038a1d7e55f5"> 4529</a></span>&#160;<span class="preprocessor">#define  RTC_ALRH_RTC_ALR                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for RTC_ALRL register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27e762953f42cf0a323a4372cd780c22"> 4532</a></span>&#160;<span class="preprocessor">#define  RTC_ALRL_RTC_ALR                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04534"></a><span class="lineno"> 4534</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04535"></a><span class="lineno"> 4535</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04536"></a><span class="lineno"> 4536</span>&#160;<span class="comment">/*                           Independent WATCHDOG                             */</span></div><div class="line"><a name="l04537"></a><span class="lineno"> 4537</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04538"></a><span class="lineno"> 4538</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04539"></a><span class="lineno"> 4539</span>&#160;</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="comment">/*******************  Bit definition for IWDG_KR register  ********************/</span></div><div class="line"><a name="l04541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga957f7d5f8a0ec1a6956a7f05cfbd97c2"> 4541</a></span>&#160;<span class="preprocessor">#define  IWDG_KR_KEY                         ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l04543"></a><span class="lineno"> 4543</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_PR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4de39c5672f17d326fceb5adc9adc090"> 4544</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR                          ((uint8_t)0x07)               </span></div><div class="line"><a name="l04545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b727e7882603df1684cbf230520ca76"> 4545</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_0                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l04546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafba2551b90c68d95c736a116224b473e"> 4546</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_1                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l04547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a1d7fde4e3e724a8644652ba9bb2b9"> 4547</a></span>&#160;<span class="preprocessor">#define  IWDG_PR_PR_2                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l04549"></a><span class="lineno"> 4549</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_RLR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87024bbb19f26def4c4c1510b22d3033"> 4550</a></span>&#160;<span class="preprocessor">#define  IWDG_RLR_RL                         ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for IWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga269bd5618ba773d32275b93be004c554"> 4553</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_PVU                         ((uint8_t)0x01)               </span></div><div class="line"><a name="l04554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadffb8339e556a3b10120b15f0dacc232"> 4554</a></span>&#160;<span class="preprocessor">#define  IWDG_SR_RVU                         ((uint8_t)0x02)               </span></div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="comment">/*                            Window WATCHDOG                                 */</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04560"></a><span class="lineno"> 4560</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04561"></a><span class="lineno"> 4561</span>&#160;</div><div class="line"><a name="l04562"></a><span class="lineno"> 4562</span>&#160;<span class="comment">/*******************  Bit definition for WWDG_CR register  ********************/</span></div><div class="line"><a name="l04563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga400774feb33ed7544d57d6a0a76e0f70"> 4563</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T                           ((uint8_t)0x7F)               </span></div><div class="line"><a name="l04564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d510237467b8e10ca1001574671ad8e"> 4564</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T0                          ((uint8_t)0x01)               </span></div><div class="line"><a name="l04565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed4b5d3f4d2e0540058fd2253a8feb95"> 4565</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T1                          ((uint8_t)0x02)               </span></div><div class="line"><a name="l04566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4e9559da387f10bac2dc8ab0d4f6e6c"> 4566</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T2                          ((uint8_t)0x04)               </span></div><div class="line"><a name="l04567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1e344f4a12c60e57cb643511379b261"> 4567</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T3                          ((uint8_t)0x08)               </span></div><div class="line"><a name="l04568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1f89d17eb4b3bb1b67c2b0185061e45"> 4568</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T4                          ((uint8_t)0x10)               </span></div><div class="line"><a name="l04569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc9870e0e3a5c171b9c1db817afcf0ee"> 4569</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T5                          ((uint8_t)0x20)               </span></div><div class="line"><a name="l04570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a493575c9a7c6006a3af9d13399268"> 4570</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_T6                          ((uint8_t)0x40)               </span></div><div class="line"><a name="l04572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab647e9997b8b8e67de72af1aaea3f52f"> 4572</a></span>&#160;<span class="preprocessor">#define  WWDG_CR_WDGA                        ((uint8_t)0x80)               </span></div><div class="line"><a name="l04574"></a><span class="lineno"> 4574</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_CFR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfbb9991bd6a3699399ca569c71fe8c9"> 4575</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W                          ((uint16_t)0x007F)            </span></div><div class="line"><a name="l04576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae37e08098d003f44eb8770a9d9bd40d0"> 4576</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W0                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l04577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga698b68239773862647ef5f9d963b80c4"> 4577</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W1                         ((uint16_t)0x0002)            </span></div><div class="line"><a name="l04578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166845425e89d01552bac0baeec686d9"> 4578</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W2                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l04579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga344253edc9710aa6db6047b76cce723b"> 4579</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W3                         ((uint16_t)0x0008)            </span></div><div class="line"><a name="l04580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec3a0817a2dcde78414d02c0cb5d201d"> 4580</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W4                         ((uint16_t)0x0010)            </span></div><div class="line"><a name="l04581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8032c21626b10fcf5cd8ad36bc051663"> 4581</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W5                         ((uint16_t)0x0020)            </span></div><div class="line"><a name="l04582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106cdb96da03ce192628f54cefcbec2f"> 4582</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_W6                         ((uint16_t)0x0040)            </span></div><div class="line"><a name="l04584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga067b1d8238f1d5613481aba71a946638"> 4584</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB                      ((uint16_t)0x0180)            </span></div><div class="line"><a name="l04585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4858525604534e493b8a09e0b04ace61"> 4585</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB0                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l04586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d53e6fa74c43522ebacd6dd6f450d33"> 4586</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_WDGTB1                     ((uint16_t)0x0100)            </span></div><div class="line"><a name="l04588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931941dc5d795502371ac5dd8fbac1e9"> 4588</a></span>&#160;<span class="preprocessor">#define  WWDG_CFR_EWI                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l04590"></a><span class="lineno"> 4590</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for WWDG_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96cf9ddd91b6079c5aceef6f3e857b69"> 4591</a></span>&#160;<span class="preprocessor">#define  WWDG_SR_EWIF                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l04593"></a><span class="lineno"> 4593</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04594"></a><span class="lineno"> 4594</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04595"></a><span class="lineno"> 4595</span>&#160;<span class="comment">/*                       Flexible Static Memory Controller                    */</span></div><div class="line"><a name="l04596"></a><span class="lineno"> 4596</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l04597"></a><span class="lineno"> 4597</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l04598"></a><span class="lineno"> 4598</span>&#160;</div><div class="line"><a name="l04599"></a><span class="lineno"> 4599</span>&#160;<span class="comment">/******************  Bit definition for FSMC_BCR1 register  *******************/</span></div><div class="line"><a name="l04600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad154cab86ce34cebfe1f76e5c2f78e61"> 4600</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28dd9f93d8687cdc08745df9fcc38e89"> 4601</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bab7a47703902d187502ac765ebb05d"> 4603</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l04604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b921567bd5a422c51f9a0f426ac3f6"> 4604</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe2fd14b3c0d88aecfb9cf5b44995a0"> 4605</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa12297787a0580fedbd5244f0caa0a76"> 4607</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a6fe3b4b28a31c4bbf26a838695fd0c"> 4608</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65592a6a20efa6aed5b59fe1eba508d8"> 4609</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14aaca2a8bccab73c7726cf73ee9be16"> 4611</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94857a0177ae12f1172da65d8708ae97"> 4612</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57dbc565fbc7d8ec20fda7ef0da30df4"> 4613</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad215e95feee8339393bd93a2bcea11f1"> 4614</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga141a337e3f1479e79d62b567ba685bcf"> 4615</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7349a91da7ba38277a068f4e8eea314"> 4616</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe4611a02a4fa635b66d5b5e52328fc5"> 4617</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7936ff74a1cfba880a9b5bc943dc8661"> 4618</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5673d96c0fb27c7faed335e05ad41c1"> 4619</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_ASYNCWAIT                 ((uint32_t)0x00008000)       </span></div><div class="line"><a name="l04620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga015672f5aa2132a55e316f5b7a577174"> 4620</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR1_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04622"></a><span class="lineno"> 4622</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9c99df3c6cebc68f6695ad7bc13f717"> 4623</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f65c4348ab55c12695730bde8be8986"> 4624</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdf82247710aaeff72fb37113bff3daf"> 4626</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l04627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac595e1e3045aad0b379367f47bf10a84"> 4627</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b9e5b00171ea739ba67a627a2484f47"> 4628</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4099746e30f71a98ea71d1048a5d028a"> 4630</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8501d3ce728f6a074061294a9e5a54cf"> 4631</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74276c5828d545cf4b2db2d568c60627"> 4632</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a4e1ad30533ab54b45987cab30d51a0"> 4634</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d8202b9b40d3912a6294fe2a0e28ebf"> 4635</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0f59e7aa2664f9c767ce22bec369698"> 4636</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e93e4e902a636d4d75a1fd7e884afea"> 4637</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5141640b4dcb78a524740b681819f9f1"> 4638</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad446f2fcb7909b80a8c1731141be5186"> 4639</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad015d2aa1c58b48681f35a4f92eaf7f7"> 4640</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76d3e5d899ba2399d3318da577d58ac6"> 4641</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad45d1b552ba61ccbb1dc4ebfc556285a"> 4642</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_ASYNCWAIT                 ((uint32_t)0x00008000)       </span></div><div class="line"><a name="l04643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae64b1874f1ab83a1d0224cb66e504dff"> 4643</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR2_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04645"></a><span class="lineno"> 4645</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d7810ad338086a1ec9b15f339ed6f4d"> 4646</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadaae648c8591e7650cba828910638d3d"> 4647</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga319fb6069b651eb947b4d0ba3c9f6196"> 4649</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l04650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf33b80510e653dd32de2ae1ec1a1dfb5"> 4650</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a038553e3a30df4b6e331cad504069b"> 4651</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51097cfe8d4263a30d292e7e9dc73cd2"> 4653</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373b764c1a4104300eb587aa4510c1f1"> 4654</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c7292c185269cc11d986f3ae0ceb24"> 4655</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga380c39b95426ac9a18c70e3f56016c81"> 4657</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9badf60f5caa010e041d66d40af596a"> 4658</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbca3d0aa315f3e9bc6bacf244bdb747"> 4659</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fc6e205695d39b63c0f5b18c3cd214"> 4660</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab845515c37adae28d0e1452596cca7ea"> 4661</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22c9b0145aa62cafd915a4c7da1931b5"> 4662</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9665b36b791862c464f07ad49dea315c"> 4663</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ab23550b17dca7ede57f8b5ef05f2e7"> 4664</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e16fb6b68a8adb7722871ccdd2d9a44"> 4665</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_ASYNCWAIT                 ((uint32_t)0x00008000)       </span></div><div class="line"><a name="l04666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70c6da37696af84767f82efd0df3a7da"> 4666</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR3_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04668"></a><span class="lineno"> 4668</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1ea2c2967cda7ef1597c4fb1a9dd9a"> 4669</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MBKEN                     ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d644d34b59762d0b48f7784d3aed4b"> 4670</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MUXEN                     ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f9bf2c236b772e76174aff4388a1b6f"> 4672</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP                      ((uint32_t)0x0000000C)        </span></div><div class="line"><a name="l04673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66d358ec27a34fe13131d852b950643e"> 4673</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP_0                    ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5abffefdc124215182346aba701183"> 4674</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MTYP_1                    ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c4ce32ca454c42344cfe73f71abd274"> 4676</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l04677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c8f397cfb1f07421abeaf3060f7a329"> 4677</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5cd3a31190eb0cea8a72b55d8369970"> 4678</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_MWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf769d7958a8c610ccca912600e61f30"> 4680</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_FACCEN                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c6ffdcee5dc3de1402bd8b644d6ecf4"> 4681</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_BURSTEN                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga485976f8857949064d060374031cad3d"> 4682</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WAITPOL                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa35333cfffc35c7948ee0aa0e5672c3c"> 4683</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WRAPMOD                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c35ab0ee9ee23a5352218b4b84a258"> 4684</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WAITCFG                   ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2eef4eb8e6bb99cace5145b6ad09ee"> 4685</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WREN                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga458727d27c2bc7cede05f6537bfc1bd8"> 4686</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_WAITEN                    ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6794966a05855913923294f5c2ab69ed"> 4687</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_EXTMOD                    ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga158eeaca2258bc25beae918d01e01dd8"> 4688</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_ASYNCWAIT                 ((uint32_t)0x00008000)       </span></div><div class="line"><a name="l04689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19293300b8230e38afa1c16c526b3f29"> 4689</a></span>&#160;<span class="preprocessor">#define  FSMC_BCR4_CBURSTRW                  ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04691"></a><span class="lineno"> 4691</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab457e5d3a33d80db3ad070b1cf57669a"> 4692</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae29ca17c63df62cc12c06e6cfa3429e3"> 4693</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaefb98ce348ba665f122e44ddc0390b45"> 4694</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5e5c5b00c91aca1cc266622d3f30bf0"> 4695</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0105afe671cd62730cf879072c80f3"> 4696</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc4a3860c48a62ff0290622e1937072d"> 4698</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l04699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga222a16d5a1a8deebaf39a96d94d3c3f0"> 4699</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ad1f9164644c4ff4c6ae5a655478abc"> 4700</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f9d68df0fd84b77342a565e9faad929"> 4701</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e88e45163e76f529b5a94937526f45c"> 4702</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae39175370a991b500962fd084230e389"> 4704</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4488a428f33d96263a00a30af42b849b"> 4705</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad53bd6a1decfafdb420a37453b3b5545"> 4706</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacce8f6cf5a9ba24943b3e762bde00aee"> 4707</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99638cc2cbe0dead029c201e5f30c3a8"> 4708</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46c64dd27460218f4398f84f8a1eb050"> 4709</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_4                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d19491b3e729c6aac0fea41cc62b695"> 4710</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_5                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c28cb325d28369d1a9ef764c63887b"> 4711</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_6                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f54453aa732f52cbb5a1562d2eddd23"> 4712</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATAST_7                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec9346bbaf845f1dffe33c4a625c0ac"> 4714</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l04715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c1578a85c4f2cef9e034c7b5da6d454"> 4715</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf873cbfe4827496215eb08bb33ae4784"> 4716</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad768d3ff0a5159e552663c9489b977f6"> 4717</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3ecfd25fb64efb3745ee96b2877a017"> 4718</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7c4dbd43df84559e30a9c332b265ad5"> 4720</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l04721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe9c9e09de00afad666ace28c608032f"> 4721</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafffebd7a0cf6e6d80b65804c2c50ce62"> 4722</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43afa754305cc1a7ff3075cdd4309990"> 4723</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a146aec5d723a84945ae6da6c0692f"> 4724</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ef6dcccdb11a1b094966be0c019124b"> 4726</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l04727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2d832593697ba108d99a97e4fdfd159"> 4727</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7e4efc546c1c9d16c750a4542e1c55"> 4728</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22e7d41e0f94ab896c6eea199eb0aef1"> 4729</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b42f22fc488e0ed0d06832118773123"> 4730</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027548b6b5971a2c56558932c956fa4c"> 4732</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l04733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf77aa4936dc4f35d1b426d147c643c80"> 4733</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b336cf3ae23cfda19895927b63af558"> 4734</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR1_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04736"></a><span class="lineno"> 4736</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23697810b99730ddf52834a5066c1ba5"> 4737</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827398dc098f2d08bb77a04b2e7d6ba3"> 4738</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b40f47f2db0db78de6fe2df58b5d591"> 4739</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga558185a28aeedbb098890348a041a74d"> 4740</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbd4d42459a990825b61962d9118cd7b"> 4741</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac37c974d0260ba1dbd1acaf6fceb425c"> 4743</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l04744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf56fc3a549d1e68d56e1587123bd27"> 4744</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b7d19f02444ce8b3286d44258c6caef"> 4745</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e9433e15e301d5d3f0dd6b73c9db2f7"> 4746</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc538e46145ed4947194f3ad63e211b7"> 4747</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe1d3fe096ea53ea073b78bd6ddbff58"> 4749</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa066dab45a22ebd3a7102b92dcd251bd"> 4750</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68c15ca5fdd13efb5499f0e86bd5bc88"> 4751</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36cfe553d431ca6976f0d36c73045836"> 4752</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga874499b29d2b72a75265f16a2d8ed834"> 4753</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4856fb97d7d04d612f24d7267e6c9b76"> 4754</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_4                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb50ada649984a8bde5535cc3163344c"> 4755</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_5                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4784549001168b5ab21a93852100d0"> 4756</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_6                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bdd6994cb33a10447cbce5c563746da"> 4757</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATAST_7                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ae7c94522af51d2f96a0fa715dfa9b0"> 4759</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l04760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2617a99e5eab8b31ff168557f93852a3"> 4760</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83871fa5cde9d72ec840d29d43aa2e57"> 4761</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacada2902f8612df1e5ac6e224bcf8d3c"> 4762</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66ad543195f36fdb3efdf7550381f982"> 4763</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fdb25c494cf314cb680f84c5e0a503"> 4765</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l04766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ac8729c8ac330f6ade93a6a15a4ba70"> 4766</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31920e8bf2d83ad3c2849f8e942bb6e4"> 4767</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5ba3172687049c687e3a38ec08d6c5a"> 4768</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453c2a90dc3340596c9d34672cede6a0"> 4769</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3247db1653b31df0c34ab7898400bb5"> 4771</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l04772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0510047c932d2833f6cbe0a4a5d7b9b5"> 4772</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e1852b706b3c719c0eab8ef863b39e0"> 4773</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ace24f50d1c51c978af55d47c13c0e9"> 4774</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99389b63c4dee3c54aa1de36a4119add"> 4775</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b93600977cde6e31a9464f87606043"> 4777</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l04778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9383d89d5e557a166f6b8290892b89b3"> 4778</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad200e1dc2d1835e3dc0fa8f0483eb2c0"> 4779</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR2_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04781"></a><span class="lineno"> 4781</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_BTR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3e55daf436a25fadae7384611aa0f89"> 4782</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6a21211dd7a3445e944af0fe1a4b600"> 4783</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51c23d36fa8e7e38048d94830bf0f74f"> 4784</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93be4171cb7d0b66d8d4d12e61b07b88"> 4785</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab01cf0b1c88857669d10fee8d7ba4d85"> 4786</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7833ee760b2400e6fb483b1d83cbdff3"> 4788</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l04789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad417ccae1c4018d0ff5c76c942aeb2ca"> 4789</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60d0ae6af13ef088367cef06c7f207d3"> 4790</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac029aaed48e2a3e2eedf767fe0ce0b92"> 4791</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6aab5907bc42e140ca5a4d60fcd64c"> 4792</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e9ac671a510ee06e86c41d7876ffe10"> 4794</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65fe87d29c1a4ee0b08014ed8e0423e1"> 4795</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad33e3df5c80255cb5e11ba427e9c224f"> 4796</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a31f070e41c6785ebc606d4f25d103a"> 4797</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad220fbd264261a37eac09d4f6c0b79a2"> 4798</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab78ca925e07c24a308b1e603ed42aae1"> 4799</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_4                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b61775591ffb8faef03a13435fd98b8"> 4800</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_5                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d58607a3de993f0f7227a14b81ab56c"> 4801</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_6                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10dc7226824fa6ad00380417b3ba095d"> 4802</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATAST_7                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8a3ad9f940c6942682d8d97b1eb0ca4"> 4804</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l04805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga739f2db66e52626aa9a5ee02c11d7a34"> 4805</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e4c4102ea6e6cf2082e78168edfc18e"> 4806</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5eab2601ae3cd040bf44feb3e70c459"> 4807</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf61e23804e0fa3ca45f851ca98de371"> 4808</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47a8d8e279c50995143ecf4124580703"> 4810</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l04811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd9c93b0ee64856981394a63d6a3a964"> 4811</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98fa7611b4ae197ab25cdf1cae9f8ee1"> 4812</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf806c044b2a3d1417acc79907dcaef4b"> 4813</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9bf0683d046f9bcfb0d55a065ae69ab"> 4814</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88a80458ddd56b0dfa7cf3599b986dd"> 4816</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l04817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655083fdb0e563b9a4d6ea589194ba02"> 4817</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga486280713c8f07d7033bce4e74825130"> 4818</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8314e30c84dccd983de04fdeeb57c360"> 4819</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7e7da5269a2dac164c9d1d01da2bc28"> 4820</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56c8f213e437ceed2140f2c16a0416cd"> 4822</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l04823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d50e71940995d42c5f9fadcb7cd61f2"> 4823</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8bbfd5e08b73d1c5de53ee0ff0ddb9a"> 4824</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR3_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04826"></a><span class="lineno"> 4826</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BTR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44cc2146b4cf6bc8f43292512fd8cf8"> 4827</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET                    ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0ee1ab3716b0ab1a4e7b51234af7c63"> 4828</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd427c001c5b17a3e083c81f6b228a50"> 4829</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae722fdaa69bfb7622aa80c82e3772949"> 4830</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8ab4a1c7fe6e7dc2b093add88c274e"> 4831</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDSET_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e52ae9a5d59507bdf9f4f9da19444ed"> 4833</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD                    ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l04834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6200f13c3eed1e9646750897a987a2"> 4834</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_0                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0803bc2ad60138e0eef53a53ca5bf537"> 4835</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_1                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893711250b9d3ea2e5e48ca53d1e0147"> 4836</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_2                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75c73d4bb0ddcac383ca610a604d95b3"> 4837</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ADDHLD_3                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c28625ee031527a29f7cb7db1bb97cf"> 4839</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdb0212604c6c58c9524adc7931e2897"> 4840</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_0                  ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2353d753ca5532703b4f822b7d2a7382"> 4841</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_1                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d82a6f3fcf69d6b96968118db7b8216"> 4842</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_2                  ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e0860f92bb204c4b5902d3e34b8b30a"> 4843</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_3                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d6f871ca941d2beed194d2fc5190183"> 4844</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_4                  ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa798a7170769793b25d5cc37e9eff679"> 4845</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_5                  ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c89f39ac5a74bdd3fc406da173fe79"> 4846</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_6                  ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633b76f7fce6507cf044dcb3d82a0d8d"> 4847</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATAST_7                  ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga207a9eedfc1b244c393be3c34ea60a15"> 4849</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN                   ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l04850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dec1fa50fca6639be7179d445aacfe4"> 4850</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l04851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1db211382068251dc5cfe44a175e639"> 4851</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l04852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5391a8c2a1e8cd6abb81fa5b2836464"> 4852</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l04853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbfd74790a1e25339151de440e3a93e5"> 4853</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_BUSTURN_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l04855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ac39964e3792653e454538407b11504"> 4855</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV                    ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l04856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacee394c98ac568fe1d6df61c887ed53"> 4856</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_0                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c7cd1d1a4954d494bd107400925f86f"> 4857</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_1                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93b0ab3235ffacca24e6b285460c5dd3"> 4858</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_2                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga931463443390c5a706303e87a538d1ce"> 4859</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_CLKDIV_3                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa53cb7c299e794915d3aba803374adca"> 4861</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT                    ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l04862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2315f17d1cd7dd9da1b0ee2f7e4ea29"> 4862</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga808a7d758e6ca75c573d08ee92228745"> 4863</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac376a62779292d64bfac24d572b743e9"> 4864</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc558894dcb263451dbac13f48fffe1"> 4865</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_DATLAT_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbf731d99007936586f9e15f17c3c771"> 4867</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD                    ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l04868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e69759ab89b16573bafd2f6ded95bfb"> 4868</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD_0                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e486b11f6af0f566f8843a5c95c6a6c"> 4869</a></span>&#160;<span class="preprocessor">#define  FSMC_BTR4_ACCMOD_1                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04871"></a><span class="lineno"> 4871</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aa5ee153cb4bf79f0d4ae2c47f365c4"> 4872</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacb80aeedb6d0d9cb09e7b4d3ff8b541"> 4873</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20dbbdff1e2f1d57727dabbc4b03c840"> 4874</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga411f0d164c26dda8132ff22856757470"> 4875</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e2bc67999e8d2b63771fa223ffa8e4d"> 4876</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3d8ff62f87ab6aeb5170dd67de15cf"> 4878</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l04879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e24880c23375636d7504d42077a400a"> 4879</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb90dec93198b1d3077feb5fe508f004"> 4880</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26ef7d6cd5ec547a349462e4f31963b6"> 4881</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a961ecd844e14a90d1b2f6c5d59196"> 4882</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2641a6f415d03df324667662bd3dcf"> 4884</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga162800452847dd98d27a4078370518b2"> 4885</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16476bfbbcb9726c1fbc593d3568a514"> 4886</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga623de376d9f5189d73068d0865a5049e"> 4887</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade0627f53e3df25fdaa973db6159bd70"> 4888</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b5d7ddf6673ff23684c147c192f61b"> 4889</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga211042c480c7d87941b584a591f7d0ab"> 4890</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62232d4ec2bbbf375cfa555f947345fa"> 4891</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7768908f2843432c6e4a4eb8e5153539"> 4892</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATAST_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04894"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab3c524b3e47327b24fa560feb93487"> 4894</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV                   ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l04895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa16b4376e693343cf65ab05808398b7f"> 4895</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga632860254f0019e87c2e73c872d8d0c3"> 4896</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9debedb9d28dc78574eafc829cde91fe"> 4897</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67c483e37ed994b71337a0e0777c1290"> 4898</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f05e337758cdb98cfc833e43bd6d674"> 4900</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT                   ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l04901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd6a7a7678ef3afbbed587cf318d1540"> 4901</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT_0                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga515ba99da829728fa7128161786c933d"> 4902</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT_1                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d22659082e66df3f0497057cf7dda5"> 4903</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT_2                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3af303f1131ff3de0894ec908de252c4"> 4904</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_DATLAT_3                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa676b8e4f48602c27ea8edab61ce5db0"> 4906</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l04907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87cae14e6bb4403b420fc9e4084d6e2"> 4907</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0cddde5db2e0bb09f1c8938afd6ac98"> 4908</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR1_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04910"></a><span class="lineno"> 4910</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6553bd9ad305aa42341e08b1736260"> 4911</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga593fe1987e8c6052cdb992e629f1d059"> 4912</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc23a2314a44b6ad9f293716f0c8a11"> 4913</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e9c799b36f45cad86a3f98d262baa6d"> 4914</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95abc246eb528275d894346c0665e930"> 4915</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae879db1879650f99b1c75635884bda17"> 4917</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l04918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5826c5d5c544cd59210c071358fb8e9"> 4918</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga258acf47f7706a1cd0b0a914e63cbe17"> 4919</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f1a9ccc80d1218935936539a000b84"> 4920</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81de376a21fc25a7e1c31db341dfcd3f"> 4921</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab280652524006fbb3820597112136f14"> 4923</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78a0f0466162848135313296ebf44890"> 4924</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e43e17e99141c9009c779cc359323a"> 4925</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f8791c2a33f740f905d45e3754e3353"> 4926</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2a5797dd14b5b89581c5fb08872fae"> 4927</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04928"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59727cc45244014c0837b63b79787ef8"> 4928</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7bb34356cc805ef2354194307e4119c"> 4929</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga348a18f1a4b0c5463a8692a9f12464a9"> 4930</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6497892b70d765d6f54b43351140d9c8"> 4931</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATAST_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf62bb3c772353b551de22915814115b6"> 4933</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV                   ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l04934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d5aaffe4b4c549b247c31dead5585c6"> 4934</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6caca8a04c9768a84bcd958656ea8209"> 4935</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae608705cf36abaf22e96e9c4c63d4363"> 4936</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cb607738f2c3aa4dae4990d0754f73"> 4937</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f04b7ebcecadd4b515cac94159ea8d3"> 4939</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT                   ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l04940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5b453a7316f378f6bf222d5de5b515"> 4940</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT_0                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5e6363ecbd1c23b1f49a9cfb3301d2"> 4941</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT_1                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf028fc0c3148bf9075c09ad311afee65"> 4942</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT_2                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9984c8161469dd0922de2d8c4cd9dbe5"> 4943</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_DATLAT_3                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga320be3e2e266dc25bd02e10787b2ba0d"> 4945</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l04946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabe5419d99a7ad4d4eb761c82077d958"> 4946</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6cdd284ad94abfef0f24fcb813b4558"> 4947</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR2_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04949"></a><span class="lineno"> 4949</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga455ba53d0f18173b0694d71757a084ff"> 4950</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dddd5ba924b56867c9cb39484ef498d"> 4951</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd242d768da1f9ab4304e91e5dabb5a9"> 4952</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef99967dc66814cf5d732365c40daebb"> 4953</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471ebb2d47fb951340df6ba22b40a788"> 4954</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3d031a0d71677932a68639ba88bd13e"> 4956</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l04957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3948c407a5a4be6a21cccad0a8d12d"> 4957</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea21d05228f7771c6306726af5da5a4a"> 4958</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa574b3a1efe581d195789dcc8bba01f8"> 4959</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae8216cf865785468af58dbce0002a7c"> 4960</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l04962"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae93d9fee8a67491918526019b439a00f"> 4962</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l04963"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1ec40c6360faeb133cb224a6789bb51"> 4963</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l04964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacaf23316e44d731620f0cbde29ae9a93"> 4964</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l04965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31686e755ef0f98078d96c08891cf8f4"> 4965</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l04966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a291f74abf021a7fe66ce8afd714c39"> 4966</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l04967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd5b6e11c52314eb07772d72353002fa"> 4967</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l04968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga590322c15eb3fb579edec41fd4a86ea5"> 4968</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l04969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aec6604821cd38fafbceeaf81556d63"> 4969</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l04970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e7035f0bb60e6082f699ee98d2ffc2"> 4970</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATAST_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l04972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a270daf60bba0a4a9de6607635b0264"> 4972</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV                   ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l04973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0e2f5c1eb92f5dba7c2d76b6267805a"> 4973</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l04974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad909c7569c4740c823bf4b31f93d4edb"> 4974</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l04975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab17fdae6a3e63acc21280497e0761d15"> 4975</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l04976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56fbdeda5582325eb5eea0061209adc9"> 4976</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l04978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05b769f726e31038cfa6bf4897453088"> 4978</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT                   ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l04979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga900f347cf4b9debe88252ff1d453098e"> 4979</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT_0                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l04980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb44640d0ccf25b8c8ec4b24b3600d26"> 4980</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT_1                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l04981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a6405794f28617802ba7bd3586a5f50"> 4981</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT_2                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l04982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974cf9ed84e54c78ee995b02cc605706"> 4982</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_DATLAT_3                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l04984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa32a792c0c93d854a90bfbc36fa1329b"> 4984</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l04985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64d4e414ea73b47e07364e1a121af6a4"> 4985</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l04986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada733b2bda718299345fd0191b25b49f"> 4986</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR3_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l04988"></a><span class="lineno"> 4988</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_BWTR4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l04989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8c3c14faf87768beced4e297edc7bfd"> 4989</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET                   ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l04990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65ba73495f6192e409cc00f3e26e27e0"> 4990</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_0                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l04991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cc9fa3c1ceae0724f5005bb1e101775"> 4991</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_1                 ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l04992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2007941f4869504bfef23edbcc18bfa"> 4992</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_2                 ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l04993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcde23639f64241d95b02f5b950ef3cc"> 4993</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDSET_3                 ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l04995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafe1198e70d843c883260d354b7ce7b5"> 4995</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD                   ((uint32_t)0x000000F0)        </span></div><div class="line"><a name="l04996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac62786f538820baa3f0f8edb17ef1b74"> 4996</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_0                 ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l04997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa69aa2d9cafe8f952721c88083c8a94e"> 4997</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_1                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l04998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c6d991498c385991b461832fb093399"> 4998</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_2                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l04999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac744bdeb5b9ae048b1fa1a07ce9ce9d1"> 4999</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ADDHLD_3                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6656c89aac87fc226c0e80f8f753abeb"> 5001</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5636aaec144530e1c46e819b62c95f09"> 5002</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19eb9fccff444a00caf75b9d20a143ed"> 5003</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa40f9fa60ddb69fdcdcdface743f2c26"> 5004</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa173c5ff9a7d316cd67897f8e36dbf5"> 5005</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c8dde48be5fa0ea0e920d72e7b43ad0"> 5006</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ff7e92fad8d55c205ee1225868c54a4"> 5007</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2dbfd952e906c67ec6bb813d220638f9"> 5008</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67a7e379e49efcdb4a42ed45eb20c620"> 5009</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATAST_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace3c57c780586c96ef5756d642c3bd01"> 5011</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV                   ((uint32_t)0x00F00000)        </span></div><div class="line"><a name="l05012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eae837a65cdce995c6fc43afd196e76"> 5012</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_0                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga265d50716e1b6ae2395f0da696b4d12a"> 5013</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_1                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga095f121a1739bcc61e40f2fbb5e8b6a0"> 5014</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_2                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11d5deb7f2aed21baeb4df3015440bc2"> 5015</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_CLKDIV_3                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6f7e16866ecede5f4258c05d95f571b"> 5017</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT                   ((uint32_t)0x0F000000)        </span></div><div class="line"><a name="l05018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9841723700d2b9611be2e7a7b0f19c33"> 5018</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT_0                 ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad628c523ceee80e41c02dd4502baee2c"> 5019</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT_1                 ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee2951c0bea4329727767db1bb96a4f"> 5020</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT_2                 ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1020e605f8a52d9fd857d3b91d23bf7a"> 5021</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_DATLAT_3                 ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d13f46a945d5daf6ec339781d3926a9"> 5023</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD                   ((uint32_t)0x30000000)        </span></div><div class="line"><a name="l05024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e30f51c68b4ac4f9efee2cd5a45943c"> 5024</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_0                 ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7ba26fb09f035addbe1e4c3b0d093c9"> 5025</a></span>&#160;<span class="preprocessor">#define  FSMC_BWTR4_ACCMOD_1                 ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05027"></a><span class="lineno"> 5027</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26f3ae80c9bbede6929c20004804476d"> 5028</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWAITEN                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a2bfd8de14f8c726439ba8f494b38a1"> 5029</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PBKEN                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05030"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175ab8f61bbc0bb5692fb62691db1ce3"> 5030</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PTYP                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga656155275dc1c2f690687d07717e017a"> 5032</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae36f67be67a473c318fa937246c6de17"> 5033</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6180d3899a37f7e518b1e4b8bf935baa"> 5034</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_PWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa528d578aec8bc0f77a2550d4e48438"> 5036</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCEN                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4f2c6c5ed8cd459a0822c35ea9e6800"> 5038</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR                      ((uint32_t)0x00001E00)        </span></div><div class="line"><a name="l05039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1edc7eec1b5a76a851175e5a7caa6c5c"> 5039</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8baae9949bd0f294a698721da24808f"> 5040</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ba36d067efffcfe5ecea3af1411675"> 5041</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4999b81ed8783cca5f3b25500183ff9a"> 5042</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TCLR_3                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6513b62e23afdbadc4b25697378a0f2"> 5044</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR                       ((uint32_t)0x0001E000)        </span></div><div class="line"><a name="l05045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd7e456c24f5978e8cb1078c633f0d23"> 5045</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR_0                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f0b2191750ab21af10f009e1a97ca13"> 5046</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR_1                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3de27b9eb559156b7ed87407206b7a17"> 5047</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR_2                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c70f852bb8809e8ea4800a7dd616266"> 5048</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_TAR_3                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2adbc7b4149193452b69bc55a968cd1"> 5050</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS                     ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l05051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0e06e76b0dd7cc1f6b765b4c3ecfacb"> 5051</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS_0                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b947299d05921085b531f12db860f41"> 5052</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS_1                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199db72eae8707aba0b22ff18bd8bcd0"> 5053</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR2_ECCPS_2                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05055"></a><span class="lineno"> 5055</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3f15324eb8692ddf3f294f358b1d8c"> 5056</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWAITEN                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac1334587ebb2f313078aab2c2f76cf7"> 5057</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PBKEN                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade562589d0572ba223d2f6df265fe5b8"> 5058</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PTYP                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6f9b4e4449f105aa9bd3630f0466b9f"> 5060</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae07191f4d5e3c3ec38b271b30cd1ee07"> 5061</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8819a742324c0523f3dc6b8959bcdd5"> 5062</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_PWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05064"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga723c4c8c3b97cd1ce18c3b5c888e5b4e"> 5064</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCEN                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga478e4371d8baf2a0b2675b3113edb071"> 5066</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR                      ((uint32_t)0x00001E00)        </span></div><div class="line"><a name="l05067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadedb0d10b5b53656dc152b9264faffbd"> 5067</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5536285f03b1732aed999d20c0e25aa"> 5068</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7d40ba9c0f0da58948ee2cc546b634c"> 5069</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63f96a640afa85d7521b05458f590a19"> 5070</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TCLR_3                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199c4b0e690f0da0de46e372183da642"> 5072</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR                       ((uint32_t)0x0001E000)        </span></div><div class="line"><a name="l05073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0f17bcc683a5a6249348a63004e225"> 5073</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR_0                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4afb373f6f1cb1bedd653d8ea1dca78"> 5074</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR_1                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga597698c6059f70f61310456e83353738"> 5075</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR_2                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bd7aaf7ffcad9f4477ac4f2927a0912"> 5076</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_TAR_3                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8d92853ca6f97f72682c2f53f686998"> 5078</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS                     ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l05079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506daa911151e1b9de3ed2b5030d1a5a"> 5079</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS_0                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6403c557bd93b5297fa7fbbf8dc49cc9"> 5080</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS_1                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf041e921fb9af07e9c709d79bbfaec89"> 5081</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR3_ECCPS_2                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05083"></a><span class="lineno"> 5083</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PCR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab07ce7c785eb296a615b2c50415de21b"> 5084</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWAITEN                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f4a72bae5da27f8da23c13a54fe9622"> 5085</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PBKEN                     ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe2d6f4e9bdef35436d521ebbdca5e40"> 5086</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PTYP                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9486b2b7346570ecc5715f1d551c168a"> 5088</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWID                      ((uint32_t)0x00000030)        </span></div><div class="line"><a name="l05089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0995cb320e6293ea435df275ce67359f"> 5089</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWID_0                    ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b6be32b3844a299a2c92089e81e27e9"> 5090</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_PWID_1                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga646509f8bebb0d662c730ed4cabe741f"> 5092</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCEN                     ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c7164974019263cacbc7dda2fc14126"> 5094</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR                      ((uint32_t)0x00001E00)        </span></div><div class="line"><a name="l05095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0dd78ad0c755190a69b37ebac75a11dd"> 5095</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR_0                    ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0ea2e2287999d3c7d6583aab492514d"> 5096</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR_1                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34dd56ee892fc187e105e4d820ce3b9a"> 5097</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR_2                    ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb8dc60a469cfa96b3b3b7fad25ac92"> 5098</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TCLR_3                    ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c583f305906f19b15ce3dc177fa21bd"> 5100</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR                       ((uint32_t)0x0001E000)        </span></div><div class="line"><a name="l05101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62fe4ede4c658b788596e8ea6f325c9f"> 5101</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR_0                     ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a9958cbf815ac97c3500a46aaf573f5"> 5102</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR_1                     ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga669e16ecd48c92f65bd66f2da63fe53f"> 5103</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR_2                     ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad298ef64d36721696517ed0d4ac12d32"> 5104</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_TAR_3                     ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2308baba97f307b8beb6239702471038"> 5106</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS                     ((uint32_t)0x000E0000)        </span></div><div class="line"><a name="l05107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76514698225c0734c1e9be46b6dbd298"> 5107</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS_0                   ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c43076003bbf01f95765125e19ab94d"> 5108</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS_1                   ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4ba96304e6618d4eb7672cdc3bd8f01"> 5109</a></span>&#160;<span class="preprocessor">#define  FSMC_PCR4_ECCPS_2                   ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05111"></a><span class="lineno"> 5111</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19f1b90b2da89b68aa754d0a89d60de9"> 5112</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_IRS                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l05113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga664d6e1440c12e76dfa34f716af85ed1"> 5113</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_ILS                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l05114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6492ad6afe175283d07de38978936dc"> 5114</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_IFS                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l05115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3216bd665a118239e6ef0b58ec5e8a8e"> 5115</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_IREN                       ((uint8_t)0x08)               </span></div><div class="line"><a name="l05116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e9df0edd35d0ad6a35ff3a3b045b47c"> 5116</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_ILEN                       ((uint8_t)0x10)               </span></div><div class="line"><a name="l05117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga755c088c58b27f79108675f56ea9d196"> 5117</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_IFEN                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l05118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae2e544a4a515303f49815cdbd5ebbb"> 5118</a></span>&#160;<span class="preprocessor">#define  FSMC_SR2_FEMPT                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l05120"></a><span class="lineno"> 5120</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad929e4a8c1fdb49ee6f690121336afea"> 5121</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_IRS                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l05122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9803b4ab5b8cce213a80abc11c751d21"> 5122</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_ILS                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l05123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafadff6b6f9e6430ada2f56bc9921dd7d"> 5123</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_IFS                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l05124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12baad15533ecbc57db95ea4939bc782"> 5124</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_IREN                       ((uint8_t)0x08)               </span></div><div class="line"><a name="l05125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86ac8f1f9f99c81a26fb54b597b57f12"> 5125</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_ILEN                       ((uint8_t)0x10)               </span></div><div class="line"><a name="l05126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7355e5368013759dbfabfec8b609ca8"> 5126</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_IFEN                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l05127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga230562cf231dc79cd9354933b39ae7de"> 5127</a></span>&#160;<span class="preprocessor">#define  FSMC_SR3_FEMPT                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l05129"></a><span class="lineno"> 5129</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FSMC_SR4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163f7143d51b516af0d46b142222957f"> 5130</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_IRS                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l05131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e19feccd1553911d08be673c4af72ad"> 5131</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_ILS                        ((uint8_t)0x02)               </span></div><div class="line"><a name="l05132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e7d71b32a0b70d772fbdc85f7053fc"> 5132</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_IFS                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l05133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f5f17d22e07bb6674cbd68740b9708a"> 5133</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_IREN                       ((uint8_t)0x08)               </span></div><div class="line"><a name="l05134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9b8d7c7b68723a4ef01843d547d95bc"> 5134</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_ILEN                       ((uint8_t)0x10)               </span></div><div class="line"><a name="l05135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf97394e42be634cb441204f6bfffb504"> 5135</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_IFEN                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l05136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae7081cdf26e75bccfac1b6a29c04124"> 5136</a></span>&#160;<span class="preprocessor">#define  FSMC_SR4_FEMPT                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l05138"></a><span class="lineno"> 5138</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEM2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50a34195ddb7ab7aebc2acac39b27536"> 5139</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga529858550113070878ce680da0a6bf7d"> 5140</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28517c1f5aeded21b3f0326247b0bbe1"> 5141</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f59339df091ad8a00d75c32b335b711"> 5142</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7715c089272c9709e8f94590b46be609"> 5143</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0e44106c1ec87375054be15b1cb84"> 5144</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga221edf50060c5dad91de3c0b877fdbfc"> 5145</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dc6beefe3ea22a84dbc44fd30843778"> 5146</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae14181cbd85100c2b3b104525c42ee6c"> 5147</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMSET2_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7affee760cfe5d04a58bda9cd7fc5f72"> 5149</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ee1c7f3347678dff204e6ac8c6eaf4f"> 5150</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56de464fa3f895e75f0ec2ff3f9e1e1e"> 5151</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga922a823292054746923fb13b8f4c1b5c"> 5152</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44f9c0141f457b0ef0ff42c1645d7337"> 5153</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d15645ffe422f3e35cc03efd93361cb"> 5154</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga640d5866b22b11924b7e4c9bfc608624"> 5155</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51d69f501306eae03db719cb52065b3c"> 5156</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127b0e01d15f1007cfa67247a99da26f"> 5157</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMWAIT2_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2c79ef9df8b619e93c15b506f4fd7d"> 5159</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd16a720c69fcac1f6b798cf6f9bbb7e"> 5160</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4630e2bdb842914d0f7b53d4ed610122"> 5161</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf699fd414971d0c52159c21652f5e58"> 5162</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3e1f50389b82f8737a12ef6d1683c4f"> 5163</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00c7b1a8cbcbcbcc0495ebd7c877ca9e"> 5164</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9cd7c5637824522c2bd0f2cd165ca218"> 5165</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52ee3806d174025ab98d6c9148f17ae2"> 5166</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1afae5788b827aebc3df92c74754b38"> 5167</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHOLD2_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a7783e155a688bf79e68ebf570421c4"> 5169</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8bb51ecefa94c1ab3b91c7a14705b8c8"> 5170</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c0d8bf861d9918763b7391d4ad287b0"> 5171</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebd6a4457fa0ac4f1b98fdc58bef9999"> 5172</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaded9a6b1b516fa2595988c84c5465f9b"> 5173</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b1831fb25422c7a126a7d029223394"> 5174</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae828a4dde56e15f78ab156feeb329af9"> 5175</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf5464a2e8aeec6eb06c58283168ef97"> 5176</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c5ca1880a516478e1b8f1142066c004"> 5177</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM2_MEMHIZ2_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05179"></a><span class="lineno"> 5179</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEM3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf69ac574f9be3c11ada1e2dc4c3abe4f"> 5180</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee68bc7ff3e4cf11c2ca826541858c6a"> 5181</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa10132605ec4a4be1ab48ee6b36080e"> 5182</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd867b06de7c7a49244b6a35570d2cd2"> 5183</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292a8826723614aa2504a376f4a2e5d5"> 5184</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98703fee6465ba580b052ef76f2c63f2"> 5185</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea28a64fc9a7e0df35826b4ec372361"> 5186</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea51bbe866574be10bdc1d2d16bb9810"> 5187</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga702eeb8c3930ea564af728cc3bb9044b"> 5188</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMSET3_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4243cb8b53a10143621872c0d0ed318b"> 5190</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d8aad77f584d1c380b6d04d4984ac5"> 5191</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacf4638838e3cf2dfa076ef795596967"> 5192</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1c65a1027062f3fff04dfdd24c33e64"> 5193</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae23146168ddc8e06defd6e75390dde1d"> 5194</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79640d63c03f94bd4f38859c46bad820"> 5195</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8d36841fa1730bbbc825278cffd623f3"> 5196</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bd34f98ee23b7a58ac63cd195c00d70"> 5197</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f485579592b7fdf2e480523ee220418"> 5198</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMWAIT3_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05200"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ef1e0f4db1e2792b0939f9058a149b"> 5200</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1abd4698bb45c784b23b8d431eb90f1"> 5201</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a93e71d784bdb1cd115805feac42d6b"> 5202</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20a5443b5236e71b8dfe0620abffbd68"> 5203</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b330eabb266b26cf6aa93b12bfe7b38"> 5204</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d1864268bb87124d127d92e8db54dc"> 5205</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8968569a91c0b5d6c456074ddfc98aa3"> 5206</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40967f9e19b41e2692b7fe1177b8629"> 5207</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0da29e1e300e47aebb0bd47bf5f0563"> 5208</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHOLD3_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a77d54c66589f233792d30fc83e7f12"> 5210</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8453ab8a7488ff13c681154bfd293c"> 5211</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf023951ad4fd31a691cc26fc3c27ec46"> 5212</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf8d790834161e0224c878cd8eab190e"> 5213</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26daeb039123824e2de5fdd64cb3a1ff"> 5214</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd06d96e44933ce665b2af8c2a4098e4"> 5215</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef1254b2e2251da2b30aa297d1d0a1f8"> 5216</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf33c72c5ab0747d587a801835cf1a897"> 5217</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7304d0d28edd32a70be474e656fbf8e"> 5218</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM3_MEMHIZ3_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05220"></a><span class="lineno"> 5220</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PMEM4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5cb5385ce2cef772ee4493c25617aa"> 5221</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df1a1190522593b71da113c7ea8cfab"> 5222</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa76a9c077f40e973df8fe6903c69c4"> 5223</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03ddc1ecb61313593976bf70aec06e9f"> 5224</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4280253a6049c7739c6b70a6d7940998"> 5225</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga153d7b557dc40b797f93bf5593808279"> 5226</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8fc6eadc2e952227c121b6d6114834"> 5227</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecce633b6da6db82000f1d39dc23bb3b"> 5228</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c68698ff6f47551244ae5a26893059"> 5229</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMSET4_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9673f81abf15ad70d09520db9ddfc58d"> 5231</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c88b294c963e5be76da4bf3048af411"> 5232</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24d45891fa0a503d81f68f62f5fd18e5"> 5233</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05234"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1fa35a7722b6339a7cef85b5be2280d"> 5234</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga929f7f1066e3f2d69c72126615d06cb0"> 5235</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5282e3d9205f778b67ef00c27beb2918"> 5236</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1eed44a0b89a9f14b08c4ab2578ca5cc"> 5237</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2429913d3b7993dfda75413f0a72bf4"> 5238</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga247eb296ad16d1c7f2ebea0ca85619f9"> 5239</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMWAIT4_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5028f0c2a642b7faedf602f0b2c0d64c"> 5241</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf07eef15a372886fda3182f49e2e912e"> 5242</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa05a691ca81b6fe6df07adb1c5142597"> 5243</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafd4f50c33f4ec69e878983fb6065c73"> 5244</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3cf67d6699d41fc042aed2be6d6aef0"> 5245</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga963acb8aef1a1e3f7f369421a3f9bfd9"> 5246</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3ca8c6eb5fde2be7d38bde8aedb5522"> 5247</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0352f9aa02c4037d690b516d7385d27"> 5248</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga880aa86c933687f7565b7ab79776923e"> 5249</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHOLD4_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b194500112e61e5dd41ded843bb08c6"> 5251</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9298e847d13d24cbe87a3c477af9f02c"> 5252</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga591eb0822bbb91c4ba12f80d35424c4c"> 5253</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db858408154b3694bb1fdc995f7e069"> 5254</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e38ef7ec628928bea867de00af9b206"> 5255</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81a86c24f41bd5363793953df972d941"> 5256</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08a6ec2df1aa20cfcfacaed7e60417a0"> 5257</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga443fff9e0a661cce0d3fe96886eceb0b"> 5258</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90cf92af2475f9f7cadbb9553225260d"> 5259</a></span>&#160;<span class="preprocessor">#define  FSMC_PMEM4_MEMHIZ4_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05261"></a><span class="lineno"> 5261</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATT2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab6cd1418de73ee3b214be589912e45f"> 5262</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab4718770edfb1b9b96df7410a58f79b"> 5263</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cde8c8360b22a3fb63615b4274653c9"> 5264</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae80034b8760da9dd1faaf7e326b6002a"> 5265</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11924ff951b3e939d2d20807901a82bf"> 5266</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1b81efbb998d5e86685075396fd83b0"> 5267</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e89896b03049ad636484b44c7ecd670"> 5268</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac751391f5acb1f3229ca65a3424d316d"> 5269</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0f3115642332e5aef5cfa1b6b719d8"> 5270</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTSET2_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fda97184969b04e909ac97d31da48e6"> 5272</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf43a2874230fbe9b87f9495a736b9363"> 5273</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad30fbb45343ced8deb9bbc062dba46b"> 5274</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78c7794f66cd2063464ab2e6ef2bd07"> 5275</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82c2de9009c75560a342122937b25853"> 5276</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae80b6a2fc197435f6b50b4ba035fb5fe"> 5277</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac924773c5fcbee73186600247618d10b"> 5278</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70b22c0b9a32e473f0eb56952ba58d95"> 5279</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ade8feb15ddcef159ccf3ff55fb0c24"> 5280</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTWAIT2_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad007c3c6fbef432a5e6bb08bd6e0b1ce"> 5282</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b5e19eb38592e84b9c0f3f57df51892"> 5283</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13dface112bf1300689a4f00ba31abac"> 5284</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea0e1b34ac27f20c85db0f96eaeff994"> 5285</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1582860673c5e72f9441095d5af7b8ad"> 5286</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdd679f3b80617291639cafcdd8f77d1"> 5287</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34e89cd935ec26279bc9876d9dd07b07"> 5288</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12c42d6d5746ef8d763d36b04f6e4644"> 5289</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93558ba1372a3709316b4734160b3874"> 5290</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHOLD2_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae2726cd505612675158551fd9eed763f"> 5292</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1ff9b8faa8372116ca931826d18a9c7"> 5293</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac4081b55783073164985488c9d4d6b8"> 5294</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3cc10b4217452bae11c69ed9f6f1844"> 5295</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93e2929a1bcde578f374bbebaa9482d1"> 5296</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac536419b5ef258fa3f9140387e2f134f"> 5297</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5deab3153671ff06832dd651372f9ca7"> 5298</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga047723a357976aca5bdf6575327986d2"> 5299</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga859a5af02e12a11e7548085e9e186547"> 5300</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT2_ATTHIZ2_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05302"></a><span class="lineno"> 5302</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATT3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0487c57e948411f16c3a35927e60dd5"> 5303</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e68a5b1bb5996422eac084d586359d4"> 5304</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8bd09ad36ab8cae67f87cb930ea428"> 5305</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29b9389601899ce2731c612ad05d9a96"> 5306</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97893656a7b65ec5420382de0b264a11"> 5307</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a6993a1cc304b9300bdc365c2827d43"> 5308</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cf65f61ce823183c3866607cab6bd09"> 5309</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d5a3dd16094a6279766692694aa16b"> 5310</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7668853b7956cdb13fd73ed10faf4526"> 5311</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTSET3_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8aaf4c77a663cab07ac6c365a271599"> 5313</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5c5500a07e7885de5c372c55f147836"> 5314</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddddbd0a403b2aeefcfdb28a7da56bf0"> 5315</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34cbe7e282e1074e6c4b9645e48db2f"> 5316</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga771f2a5acde98a9760eb8a1338f416a3"> 5317</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bcc944836a379b2b878d5129ff94ddb"> 5318</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf722482193ca6a1bf90f17af567e019"> 5319</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2cc3ce135f309f7574f0c3d1a0ffe88"> 5320</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa66342cc1db5dcad99153b5a2f22140e"> 5321</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTWAIT3_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3a2e634d0f5e3c9716c0910e1efda60"> 5323</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad34a9f1b84d670c4132c56fa30ca26f0"> 5324</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b2ed392d654694fc330c6721bed5728"> 5325</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga679d3ea50788981dac810ec62bc372f0"> 5326</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75d74cf52f238826e87d3a3c27b52acc"> 5327</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d656d40279e1655a6682dcc2762e92"> 5328</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafee75f2fcf37e20e983732f258f85371"> 5329</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777b93e1e3c802ede605644d3ff3bba7"> 5330</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39acada8d54a7a14d3838d042397bd74"> 5331</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHOLD3_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea9d34b131aa7db353eef060ca37788c"> 5333</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bc6736af23f6f033568e0085cd19964"> 5334</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41270d0ae8670f39b886b49e47e8195b"> 5335</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga988ec453492aafacf205895c5398caf2"> 5336</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48885375147c060687bbccc6a234ce39"> 5337</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ea193881223470d7b6a6ca3e3474a84"> 5338</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ab1f4cb68cfb8717d2b29e3a84987b1"> 5339</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44fd348b342ec248b821123f3310f475"> 5340</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ff1a3acc9bbab229000d48845ea1863"> 5341</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT3_ATTHIZ3_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05343"></a><span class="lineno"> 5343</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PATT4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4d8fb0d47b4a3fddf55c2532dd3159"> 5344</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4                  ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dac8bcf03610eb2d43b557f4d81532a"> 5345</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_0                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac2576c2a95871cbf9babd0778372571"> 5346</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_1                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88e760bbe9714ac07f381de3af0abc36"> 5347</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_2                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b472fd4848733a921998f0305b5bc02"> 5348</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_3                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7d0c69190a0d78fedc875c3dc6b9037"> 5349</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_4                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga168c6f16be9721a5ea0e31230bd1939b"> 5350</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_5                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72fe744c036b2acc4fff8733ac48b0ae"> 5351</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_6                ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4529b17de7cb4eeeff25496620978adc"> 5352</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTSET4_7                ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01edeaedc31867997a188fa89cab2ec0"> 5354</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4                 ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da7db34cd23f3126f224a0b845a66a8"> 5355</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_0               ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14644aa2ed55afe2094015d74843a994"> 5356</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_1               ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1023d5ae8fab70e7fdfbaff4ed46657"> 5357</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_2               ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga906c9684ffcd8f0f9222cbfd0e21885a"> 5358</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_3               ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8d341a7448f645a2f849e591515f020"> 5359</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_4               ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf278272c5fdaa8fa7c84e1c095690632"> 5360</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_5               ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3126347e126717a761af0b6e44b9d72d"> 5361</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_6               ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34afb78710ca450ac7065f0bc263075c"> 5362</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTWAIT4_7               ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf06c395d55c775b4fbe202bac517a6"> 5364</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4                 ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5c97b102bd1f2b61dcfb793c0d61d66"> 5365</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_0               ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga738c8d87ebcdff68725a54ff7f39675d"> 5366</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_1               ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d9610198e4710ca394e3aeb32aa229f"> 5367</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_2               ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd14059e9f658f37b3a1f18786395717"> 5368</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_3               ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a39fa40e2d4990097e31b47ad85283a"> 5369</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_4               ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga239e412f20305d58416f10a79e253a87"> 5370</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_5               ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05371"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff1aac62acdf71077ee4a9e8e9e6d2d6"> 5371</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_6               ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga836fd2ad42b0c9f6d0eb651589d04123"> 5372</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHOLD4_7               ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35948e4e9e5ce9d674e9e70ca2aeafe3"> 5374</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b746d7b655f6379af4dd4d5ba842492"> 5375</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_0                ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2dd87929111fc0c888dd7c311f8eba3"> 5376</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_1                ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353c0709e22a06998f05b908a597f525"> 5377</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_2                ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa777a5d42ac1e36044d7b18ffdd61a21"> 5378</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_3                ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65c1778d08bfe2a40961f6acf023b9d4"> 5379</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_4                ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadb7001986c9a4c28052b46657ad7a7e"> 5380</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_5                ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa11a8d896354bd1c6645ac096db8e065"> 5381</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_6                ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a054f48705ec3fef0686c576f414f29"> 5382</a></span>&#160;<span class="preprocessor">#define  FSMC_PATT4_ATTHIZ4_7                ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05384"></a><span class="lineno"> 5384</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_PIO4 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf14b77f09f496a1325b5384eef54dd4a"> 5385</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4                    ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l05386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29c07a816f3065ae0c9287b6e3e0e967"> 5386</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_0                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac31898a52e172935f354819c50d3ef8d"> 5387</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_1                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35797347825725faef495c676269927"> 5388</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_2                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45109e3dcc3c3a15efd13eddffdd8c9"> 5389</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_3                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga349e3a58f832fbc9de16955521355c29"> 5390</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_4                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3304545838a6e20742b0203e0cb023a"> 5391</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_5                  ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga800ab779078734ca86eedb6c9e77bc57"> 5392</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_6                  ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e29b066726c486c6503d417d18904b1"> 5393</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOSET4_7                  ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga035a0645caab3851714123302dd0af1c"> 5395</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4                   ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l05396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb868a5bf3d33997c782f296440cabf7"> 5396</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_0                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa48c96fedf31c6ab444828d60e471da"> 5397</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_1                 ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga342e42235a123ea11544b1a230b07a75"> 5398</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_2                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c012d7c41f51516580766d6ac36d82f"> 5399</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_3                 ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5331b528505a31a2b39deca7a5ddba02"> 5400</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_4                 ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabbfbc377efde5170ac484795a0a4215"> 5401</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_5                 ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0be64ff24a6ccb7eef471ad2ad0e283b"> 5402</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_6                 ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e3fc1b8cfa57116c0521cafd7e733cc"> 5403</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOWAIT4_7                 ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab55064df0d9fab8a072da6baa7b85878"> 5405</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4                   ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l05406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1a288b385fcf83bfa95da479d387a4"> 5406</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_0                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga402d7221ee27ce71d1b8bb18539d8307"> 5407</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_1                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga274c5b835ec95c97c4f1c6ebbf72a096"> 5408</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_2                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga519b9b4ae5b136769278eb98eb10c3a6"> 5409</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_3                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d013be2823d9ea9b81f8f76331c11d"> 5410</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_4                 ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a14c965f1ff993e0976aaefe638e2f6"> 5411</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_5                 ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49411f21445032ad8eaca19e89d204bc"> 5412</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_6                 ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga323dcc3be986d57d14b794cca0038953"> 5413</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHOLD4_7                 ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cce93379430df64fd697ad772bc477d"> 5415</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l05416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf3b5c59e3eb4e259ddb722b1e536e5c"> 5416</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_0                  ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l05417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e8c66264d4ec7b69de613cb528cfee2"> 5417</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_1                  ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l05418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab943b8acd274a8892e691ffab36a6a21"> 5418</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_2                  ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l05419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4184c40fd57a850605ac12c73553b6ba"> 5419</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_3                  ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l05420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f966bdf26f7fa0f52076438219df7ee"> 5420</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_4                  ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l05421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ba68883e73a331543a2990a76d1e91a"> 5421</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_5                  ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l05422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b2c084a1dfbf7fb7bd922faa48bad8a"> 5422</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_6                  ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l05423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8aef29e6eaecd3ff2c13bae143b8b4"> 5423</a></span>&#160;<span class="preprocessor">#define  FSMC_PIO4_IOHIZ4_7                  ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l05425"></a><span class="lineno"> 5425</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_ECCR2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43da355ad2eb7d974488a02921b1b2ba"> 5426</a></span>&#160;<span class="preprocessor">#define  FSMC_ECCR2_ECC2                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l05428"></a><span class="lineno"> 5428</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FSMC_ECCR3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga798b288a17d84edc99ff1f5f81cf70be"> 5429</a></span>&#160;<span class="preprocessor">#define  FSMC_ECCR3_ECC3                     ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l05431"></a><span class="lineno"> 5431</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05432"></a><span class="lineno"> 5432</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05433"></a><span class="lineno"> 5433</span>&#160;<span class="comment">/*                          SD host Interface                                 */</span></div><div class="line"><a name="l05434"></a><span class="lineno"> 5434</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05435"></a><span class="lineno"> 5435</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05436"></a><span class="lineno"> 5436</span>&#160;</div><div class="line"><a name="l05437"></a><span class="lineno"> 5437</span>&#160;<span class="comment">/******************  Bit definition for SDIO_POWER register  ******************/</span></div><div class="line"><a name="l05438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf125c56eeb40163b617c9fb6329da67f"> 5438</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL                  ((uint8_t)0x03)               </span></div><div class="line"><a name="l05439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa82b7689b02f54318d3f629d70b85098"> 5439</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL_0                ((uint8_t)0x01)               </span></div><div class="line"><a name="l05440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd149efb1d6062f37165ac01268a875e"> 5440</a></span>&#160;<span class="preprocessor">#define  SDIO_POWER_PWRCTRL_1                ((uint8_t)0x02)               </span></div><div class="line"><a name="l05442"></a><span class="lineno"> 5442</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_CLKCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga316271d0147b22c6267fc563d4c24424"> 5443</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKDIV                   ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l05444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf27847573683f91dbfe387a2571b514f"> 5444</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_CLKEN                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb618f32aef2970fd8b8b285f7b4118"> 5445</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_PWRSAV                   ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f362c1d228156c50639d79b9be99c9b"> 5446</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_BYPASS                   ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9d57d7917c39bdc5309506e8c28b7d7"> 5448</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS                   ((uint16_t)0x1800)            </span></div><div class="line"><a name="l05449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab532dbf366c3fb731488017b0a794151"> 5449</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_0                 ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f3e7998bca487f5354ef6f8dffbb21"> 5450</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_WIDBUS_1                 ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad124bd76f6543497c90372e182ec48a2"> 5452</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_NEGEDGE                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga693d7b533dd5a5a668bc13b4365b18dc"> 5453</a></span>&#160;<span class="preprocessor">#define  SDIO_CLKCR_HWFC_EN                  ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05455"></a><span class="lineno"> 5455</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ARG register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d917a4fdc7442e270c2c727df78b819"> 5456</a></span>&#160;<span class="preprocessor">#define  SDIO_ARG_CMDARG                     ((uint32_t)0xFFFFFFFF)            </span></div><div class="line"><a name="l05458"></a><span class="lineno"> 5458</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_CMD register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf91b593b5681a68db5ff9fd11600c9c8"> 5459</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CMDINDEX                   ((uint16_t)0x003F)            </span></div><div class="line"><a name="l05461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d617f0e08d697c3b263e6a79f417d0f"> 5461</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP                   ((uint16_t)0x00C0)            </span></div><div class="line"><a name="l05462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5797a389fecf611dccd483658b822fa"> 5462</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP_0                 ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f5457b48feda0056466e5c380c44373"> 5463</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITRESP_1                 ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b037f34e297f38d56b14d46d008ef58"> 5465</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITINT                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4118c9200bae6732764f6c87a0962a9"> 5466</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_WAITPEND                   ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga982f3fd09ce7e31709e0628b1fae86b8"> 5467</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CPSMEN                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad560080c3e7ab5aeafe151dafcc64368"> 5468</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_SDIOSUSPEND                ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga905b78ecf464857e6501ef5fd5e6ef1b"> 5469</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_ENCMDCOMPL                 ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a9d5b2366ec7ca38db9d6d9f0f63f81"> 5470</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_NIEN                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87422225274de986e7abe6b2a91a79c5"> 5471</a></span>&#160;<span class="preprocessor">#define  SDIO_CMD_CEATACMD                   ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05473"></a><span class="lineno"> 5473</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_RESPCMD register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27f9a6cbfd364bbb050b526ebc01d2d7"> 5474</a></span>&#160;<span class="preprocessor">#define  SDIO_RESPCMD_RESPCMD                ((uint8_t)0x3F)               </span></div><div class="line"><a name="l05476"></a><span class="lineno"> 5476</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP0 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56a55231f7a91cfd2cefaca0f6135cbc"> 5477</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP0_CARDSTATUS0              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l05479"></a><span class="lineno"> 5479</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d20abddfc99835a2954eda5899f6db1"> 5480</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP1_CARDSTATUS1              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l05482"></a><span class="lineno"> 5482</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a482ff36bde1df56ab603c864c4066"> 5483</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP2_CARDSTATUS2              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l05485"></a><span class="lineno"> 5485</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1075c96b5818b0500d5cce231ace89cf"> 5486</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP3_CARDSTATUS3              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l05488"></a><span class="lineno"> 5488</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_RESP4 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga407ab1e46a80426602ab36e86457da26"> 5489</a></span>&#160;<span class="preprocessor">#define  SDIO_RESP4_CARDSTATUS4              ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l05491"></a><span class="lineno"> 5491</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DTIMER register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27e45eea9ce17b7251f10ea763180690"> 5492</a></span>&#160;<span class="preprocessor">#define  SDIO_DTIMER_DATATIME                ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l05494"></a><span class="lineno"> 5494</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DLEN register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b07bca9aec8ef5456ba9b73f13adb"> 5495</a></span>&#160;<span class="preprocessor">#define  SDIO_DLEN_DATALENGTH                ((uint32_t)0x01FFFFFF)        </span></div><div class="line"><a name="l05497"></a><span class="lineno"> 5497</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCTRL register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa03ff8fb9ff70e0a623a5c1f7aa2bc9a"> 5498</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTEN                     ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga801fe27f7175a308d56776db19776c93"> 5499</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTDIR                    ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa90cd50ae364b992ca8ccab319eb5513"> 5500</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DTMODE                   ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a2148910ae02dde7e4cd63e0f5e008"> 5501</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DMAEN                    ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga948072d8a6db53d0c377944523a4b15a"> 5503</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE               ((uint16_t)0x00F0)            </span></div><div class="line"><a name="l05504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2cb99cf325bb32c8910204b1507db"> 5504</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_0             ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0add3ad2b72a21e7f8d48da3ea0b3d0f"> 5505</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_1             ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93825036eceb86872e2ca179c63163ec"> 5506</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_2             ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2025aa63b595bfccc747b99caec8799"> 5507</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_DBLOCKSIZE_3             ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe9600da3e751118d49ea14ce44e91b9"> 5509</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTART                  ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f1b5b6a32ce712fbb3767090b1b045e"> 5510</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWSTOP                   ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bf721a25f656b3de6fa0b0fe32edb6a"> 5511</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_RWMOD                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa16b4c4037cf974162a591aea753fc21"> 5512</a></span>&#160;<span class="preprocessor">#define  SDIO_DCTRL_SDIOEN                   ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05514"></a><span class="lineno"> 5514</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_DCOUNT register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f8ab9dfe9d4f809b61fa2b7826adbde"> 5515</a></span>&#160;<span class="preprocessor">#define  SDIO_DCOUNT_DATACOUNT               ((uint32_t)0x01FFFFFF)        </span></div><div class="line"><a name="l05517"></a><span class="lineno"> 5517</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_STA register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6dbe59c4bdd8b9a12b092cf84a9daef"> 5518</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CCRCFAIL                   ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga554d1f9986bf5c715dd6f27a6493ce31"> 5519</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DCRCFAIL                   ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae72c4f34bb3ccffeef1d7cdcb7415bdc"> 5520</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CTIMEOUT                   ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a2cad7ef3406a46ddba51f7ab5df94b"> 5521</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DTIMEOUT                   ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b9dcdb8b90d8266eb0c5a2be81238aa"> 5522</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXUNDERR                   ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4b91289c9f6b773f928706ae8a5ddfc"> 5523</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXOVERR                    ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga096f11117736a2252f1cd5c4cccdc6e6"> 5524</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDREND                    ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa550641dc6aa942e1b524ad0e557a284"> 5525</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDSENT                    ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe7e354a903b957943cf5b6bed4cdf6b"> 5526</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DATAEND                    ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9ef8e72604e9997da23601a2dd84a4"> 5527</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_STBITERR                   ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2fabf2c02cba6d4de1e90d8d1dc9793c"> 5528</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_DBCKEND                    ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccdac7a223635ee5b38a4bae8f30cc"> 5529</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CMDACT                     ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908feb4957f48390bc2fc0bde47ac784"> 5530</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXACT                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2f52b50765fa449dcfabc39b099796"> 5531</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXACT                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62b9e38be5956dde69049154facc62fd"> 5532</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOHE                   ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7916c47ee972376a0eaee584133ca36d"> 5533</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOHF                   ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1497b46f9a906001dabb7d7604f6c05"> 5534</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOF                    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85f46f873ca5fe91a1e8206d157b9446"> 5535</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOF                    ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4624f95c5224c631f99571b5454acd86"> 5536</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXFIFOE                    ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44bf9f7321d65a3effd2df469a58a464"> 5537</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXFIFOE                    ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19b374518e813f7a1ac4aec3b24b7517"> 5538</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_TXDAVL                     ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcad9b8c0e3ccba1aa389d7713db6803"> 5539</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_RXDAVL                     ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5df3c10c37285faedb2d853aea4e63dc"> 5540</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_SDIOIT                     ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d8ef3b4157374fd2b5fc8ed12b77a0c"> 5541</a></span>&#160;<span class="preprocessor">#define  SDIO_STA_CEATAEND                   ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05543"></a><span class="lineno"> 5543</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SDIO_ICR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44708c45f675cf065f1c7fc9311d6e43"> 5544</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CCRCFAILC                  ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb6cde5f88a5d2b635a830dd401c4e0"> 5545</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DCRCFAILC                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4d128bee8a97ae9971d42f844d2e297"> 5546</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CTIMEOUTC                  ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcb64d3d07a5841ee9f18ff6bc75350b"> 5547</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DTIMEOUTC                  ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9628d77973f35d628924172831b029f8"> 5548</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_TXUNDERRC                  ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2513d040c7695b152b0b423ad6f5c81e"> 5549</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_RXOVERRC                   ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb5c67aef48d5ee27b60107d938a58f"> 5550</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CMDRENDC                   ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa27fe45ef7461caf704186630b26a196"> 5551</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CMDSENTC                   ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga527e1f9cd295845d5be9975cf26bae7e"> 5552</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DATAENDC                   ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae614b5ab8a8aecbc3c1ce74645cdc28c"> 5553</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_STBITERRC                  ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05554"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc5518c07e39dc1f91603737d1a7180b"> 5554</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_DBCKENDC                   ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05555"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2990db729fb017dfd659dc6cf8823761"> 5555</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_SDIOITC                    ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f1cebd40fd1eafb59635b284c5a3f34"> 5556</a></span>&#160;<span class="preprocessor">#define  SDIO_ICR_CEATAENDC                  ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05558"></a><span class="lineno"> 5558</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_MASK register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e24d12a6c9af91337cb391d3ba698f3"> 5559</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CCRCFAILIE                ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l05560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e2e106a1f7792f054c6cc1f60906a09"> 5560</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DCRCFAILIE                ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l05561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f5a8c06e289522af0a679b08bdb014"> 5561</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CTIMEOUTIE                ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l05562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b4cc63338fe72abd76e5b399c47379b"> 5562</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DTIMEOUTIE                ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l05563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e02e525dc6ca1bb294b174e7391753d"> 5563</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXUNDERRIE                ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l05564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39f494cf2a6af6ced9eaeac751ea81e4"> 5564</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXOVERRIE                 ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l05565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdedfc60a2019ff5f64533fcdd0c3f1"> 5565</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDRENDIE                 ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l05566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d541aea02974c03bd8a8426125c35ff"> 5566</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDSENTIE                 ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l05567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6398bd3e8312eea3b986ab59b80b466"> 5567</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DATAENDIE                 ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l05568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4194bed51eb4a951a58a5d4062ba978f"> 5568</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_STBITERRIE                ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l05569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga947e5da36c9eeca0b48f3356067dff00"> 5569</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_DBCKENDIE                 ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l05570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad63b504f02ea0b1e5ec48962799fde88"> 5570</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CMDACTIE                  ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l05571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9bbfbc3f69ab77171eb1a0058783b1e0"> 5571</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXACTIE                   ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l05572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9768c39a5d9d3c5519eb522c62a75eae"> 5572</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXACTIE                   ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l05573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9cf28de8489fee023ea353df0e13fa7"> 5573</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOHEIE                ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l05574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04d50028fc671494508aecb04e727102"> 5574</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOHFIE                ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l05575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a602b975ce16ef03083947aded0172"> 5575</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOFIE                 ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l05576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18c4bdf8fa4ee85596a89de00158fbb"> 5576</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOFIE                 ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l05577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11e1d67150fad62dc1ca7783f3a19372"> 5577</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXFIFOEIE                 ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l05578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadbc23fa1c153a9e5216baeef7922e412"> 5578</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXFIFOEIE                 ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l05579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a1988093a6df087ebb8ff41a51962da"> 5579</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_TXDAVLIE                  ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l05580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa9da7d15902e6f94b79968a07250696"> 5580</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_RXDAVLIE                  ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l05581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad73b7c7d480d2d71613995cfecc59138"> 5581</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_SDIOITIE                  ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l05582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a19dd3039888ebdc40b2406be400749"> 5582</a></span>&#160;<span class="preprocessor">#define  SDIO_MASK_CEATAENDIE                ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l05584"></a><span class="lineno"> 5584</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for SDIO_FIFOCNT register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa45f5e0a2be89267f79cad57f456f0a2"> 5585</a></span>&#160;<span class="preprocessor">#define  SDIO_FIFOCNT_FIFOCOUNT              ((uint32_t)0x00FFFFFF)        </span></div><div class="line"><a name="l05587"></a><span class="lineno"> 5587</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SDIO_FIFO register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fc0d1e12c55398e2881fe917672da25"> 5588</a></span>&#160;<span class="preprocessor">#define  SDIO_FIFO_FIFODATA                  ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l05590"></a><span class="lineno"> 5590</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05591"></a><span class="lineno"> 5591</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05592"></a><span class="lineno"> 5592</span>&#160;<span class="comment">/*                                   USB Device FS                            */</span></div><div class="line"><a name="l05593"></a><span class="lineno"> 5593</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l05594"></a><span class="lineno"> 5594</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l05595"></a><span class="lineno"> 5595</span>&#160;</div><div class="line"><a name="l05597"></a><span class="lineno"> 5597</span>&#160;<span class="comment">/*******************  Bit definition for USB_EP0R register  *******************/</span></div><div class="line"><a name="l05598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3b67942accae8b35e4f00d92945b223"> 5598</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga862576f20495c01e326a65cc0c112a57"> 5600</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga919b04e2492db0466720a7168694d3b4"> 5601</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a0a17f3ca6007ab54c75287c3c1d12"> 5602</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac929aa81564d7eafc42a47a521c21092"> 5604</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4e367bf70fe158bc233b2360cc6460"> 5605</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2589d948496337123baa2e93a63f440"> 5606</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25d066c87ce1f2dbf47eb69a858a1ca6"> 5608</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga186c25e6f0ae006d8de549a8b1b064b4"> 5609</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba9cc9e33a37333cc8e66fe898c891a5"> 5610</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac48254a5caf1609d76013d3b1936293e"> 5612</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6734066538fd757f47f0efb9ad7ca14"> 5614</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02d4ffe4917e7e0d2700799427c4f08"> 5615</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3639d1306965e7bae933109d0b2a2690"> 5616</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6435c568d9d0360237121ac23815be7c"> 5618</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae90a903ea5f0b585499692fddd0696f"> 5619</a></span>&#160;<span class="preprocessor">#define  USB_EP0R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05621"></a><span class="lineno"> 5621</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61bfd17ec724c408a2fb89499949892b"> 5622</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4365d763bcc7ec722cea3daad40c5e72"> 5624</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07ebc48561a0c72e0912aead4bfbb524"> 5625</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b8c1dc47238a31ff9141be84af85b3c"> 5626</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef4e3d8503c38d4b4b13a4505dd19977"> 5628</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2ede79abfcf2fb75f22124fbab4f6c"> 5629</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga936b9ec917ee6fb7bd187e319d2abdd3"> 5630</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a77c1bb653218eb77c8bc7b730a559b"> 5632</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17f830c11fd819376d53c3d566809816"> 5633</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac907cd092feda721460e04fbeb04a234"> 5634</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53eff2fff5357ba65cb4b0d412ee8716"> 5636</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cef1455ce114d301ac3abe67e286cc8"> 5638</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79e7aa9bc85d3bc00776a607ddae3b4b"> 5639</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e2b70ba0e02883b5625d716551707e2"> 5640</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4afe4e239397c4d8b8907684918bdddf"> 5642</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac95bae64df91e841f74220a851bfb30f"> 5643</a></span>&#160;<span class="preprocessor">#define  USB_EP1R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05645"></a><span class="lineno"> 5645</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP2R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffc4382ff093763783047c432fe09a12"> 5646</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72f1f93adc3349b90a2945a01cad0919"> 5648</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabadb70a506a9cf0b55eb068b3ac0b00f"> 5649</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae90b53c11f221d755ea4580d5f1c1272"> 5650</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa05c1c21c954c62f693262b673150938"> 5652</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7edfd23fc4691ebdb71644f473d6d135"> 5653</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac7584ca4756416b5bc6d033f4c1696ec"> 5654</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e42c6e450ff133d48721cfd674e2f6b"> 5656</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga543a5d09d3c3b2abcc16d793a0c71367"> 5657</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd2fd604944ab1664f86e65652af1164"> 5658</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga437b0f44882cc16d5828198bd488056f"> 5660</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497ea16b0ed9e0992e4c896032304df8"> 5662</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a3f003cf99146d6e081937528b55414"> 5663</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79fbc5adeb91de8cebc00420a8dbf973"> 5664</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga326b63c254cb1c8ebc398344cb02d1d8"> 5666</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa01818d183df56ba169b41f9cb92693e"> 5667</a></span>&#160;<span class="preprocessor">#define  USB_EP2R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05669"></a><span class="lineno"> 5669</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP3R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8103ec24894479d4215ea1f73a1def2d"> 5670</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43442a705ddb3716213aeed77cb2c202"> 5672</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c150a6637cf9cf296644d0444295902"> 5673</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3c0a133713e0f757e8747b2991351c9"> 5674</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83a06d117379ef703154fa597a16a153"> 5676</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72e92978d1718ed42354990dda6aade6"> 5677</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77d4af5f3ff4983a17615aa6ba5d28a2"> 5678</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac551f5a107469c923c8e8e89c707d280"> 5680</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd48b4b976c45806d032ce78a5f76d3"> 5681</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa2bc881917c5d7809842c32f49d8a0f"> 5682</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcc3dd0a7eb110e4bfaf6120a1ce4d68"> 5684</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacea3f225ef6c9d9a4689f93a8de2cf19"> 5686</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga910b585e43e597a50f2e526faa648ee2"> 5687</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9766d9c6cfb0bdd7e408d06d26d6b801"> 5688</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05690"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c2a17608b681cb8e787e18ce2dc1ac"> 5690</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05691"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d65ea974a9dd9cc481de80c11d3675"> 5691</a></span>&#160;<span class="preprocessor">#define  USB_EP3R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05693"></a><span class="lineno"> 5693</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP4R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8d0f2c5284ca348cc99e3e5c4294668"> 5694</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacf811e41751fefda5d9077cad2ba60b"> 5696</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5e6b3c1e98e1413500545da080595e46"> 5697</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67bbda2420d5fdb9f8892ed5c9e68549"> 5698</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29acf144e69977a5cf0ca9374f79cb27"> 5700</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9454e43b3d9813ddc09475ab09855ca"> 5701</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2a9a454cb564b08e3bb62359d4092f9"> 5702</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1044c4ac3997a06e29a1681b922d702"> 5704</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacafaf594d7356d1a4d971d32a41722d2"> 5705</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff26b871511d2ab485af97d52f1f0623"> 5706</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7087793d622a63056920f112fca7615"> 5708</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab0512a877b5b5705f0fcf9b9a30bc597"> 5710</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36a7fcb65f04cb50ad4c6a02de4d0731"> 5711</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52086da3ad4981cef263854bdde59846"> 5712</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac166ef194c7f31377a4f17958f7639cf"> 5714</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14f2784a645fc6e657035150b6a3d9d7"> 5715</a></span>&#160;<span class="preprocessor">#define  USB_EP4R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05717"></a><span class="lineno"> 5717</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP5R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad14f464f2f9fb4191c28cf62c1562b40"> 5718</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a66a56092148b1468f7739d966a88e6"> 5720</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40a56951790502a094b0ca005f059d04"> 5721</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga562ee96f7835677e479a8b0e3e4fff3a"> 5722</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55a4774972a2264a41dc414fcc63fa49"> 5724</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3458aa82347b2509fe87e1b372c79d24"> 5725</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41083108d46af2976d56c78bb3d2ac2d"> 5726</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53060d1aa68286e5cd9896d54a47b297"> 5728</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga08ae60a01bef3a95d1ba57dbbc6ec2b6"> 5729</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42091c492178dd4d3855df3d94c78ff9"> 5730</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3f5e59be6b6ec7e7b4350df7bde1c3e"> 5732</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae708de938ec30cdb7d69dcb67d7b88d"> 5734</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b412c07cfdd1de667d8d5a87b75edf0"> 5735</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc6885776f3f10c9b60b425a7160e02"> 5736</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ef8b07bce336d51ce1e38c9eba6a4d4"> 5738</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b154f94e7c1c8f90a654181439fc25"> 5739</a></span>&#160;<span class="preprocessor">#define  USB_EP5R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05741"></a><span class="lineno"> 5741</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP6R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab580a153e80a29d9a9e3bf092e3f9b18"> 5742</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28dfec5b19802ed681ff9b61f31a3b6f"> 5744</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4603d6adc29d8c5f424dae1624752e"> 5745</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6cc32a6857d84de8c378718adbf01d2"> 5746</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga856ec5e4b02785b27b947bfd3ea2347c"> 5748</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b40906a07a144c1e85befee6a52f8ae"> 5749</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38ccd0cc4d5fbfa074145bdc8b5f4364"> 5750</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2f3826ba70579298c3c65e04d906034"> 5752</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf594c2e471ad52d40258609f41391744"> 5753</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44020d31623bb3926810aa2ac37d6b1f"> 5754</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa457c6b4828efcdd0776701d5674b18a"> 5756</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga716323a13ae3dcf191477adaf541c543"> 5758</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga892f49ced775693aaef2a4a1dc587356"> 5759</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c92886f22d28a575c5af29c8cfd0333"> 5760</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f5529ee2b7f146c5fe8f1211c6d654a"> 5762</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac33fef6492f76bfd9226e50690c2aeb9"> 5763</a></span>&#160;<span class="preprocessor">#define  USB_EP6R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05765"></a><span class="lineno"> 5765</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_EP7R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d3552066cff58ccb5d14e6544376bf2"> 5766</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EA                         ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa54931d69b103edd1645da14aa95cd2f"> 5768</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_TX                    ((uint16_t)0x0030)            </span></div><div class="line"><a name="l05769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82501bdb4d24970c55d1665419f0fd08"> 5769</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_TX_0                  ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52da5e2f3fe1ef908d1cab542453e439"> 5770</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_TX_1                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l05772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6314cddfd8f778397052c4cfb7a564e"> 5772</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_DTOG_TX                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l05773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c66ffcbfaa2ef979d04c608f16d61b1"> 5773</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_CTR_TX                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l05774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f45620f93bc35cdc97f49c2296c4c5a"> 5774</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_KIND                    ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8008f19cb9807a33e251ede8634bba92"> 5776</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_TYPE                    ((uint16_t)0x0600)            </span></div><div class="line"><a name="l05777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad35be686df9d41fe31b97dcbbb4121ac"> 5777</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_TYPE_0                  ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa71ac160279048c68a8fa9dc9418b68f"> 5778</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_EP_TYPE_1                  ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6542407d1b4fc193be57fef798f5b40"> 5780</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_SETUP                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a6297f8f4d92d046da5f5ed0b7df8bf"> 5782</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_RX                    ((uint16_t)0x3000)            </span></div><div class="line"><a name="l05783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1c69e0a08464ae204eeda0d32a0e5cf"> 5783</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_RX_0                  ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28a0b7a215abd309bd235b94e7105d0e"> 5784</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_STAT_RX_1                  ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3cf359b15d3ae41c1687b8adc92bd4b"> 5786</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_DTOG_RX                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57462394edc3a3da2f06671ec5532500"> 5787</a></span>&#160;<span class="preprocessor">#define  USB_EP7R_CTR_RX                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05790"></a><span class="lineno"> 5790</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_CNTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36c68275445560edf0ccb7aa76bc769f"> 5791</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_FRES                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l05792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2829af32a785e947b469b2bb0702ac8d"> 5792</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_PDWN                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l05793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f1470b7921ac311a949ec100cf0228a"> 5793</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_LP_MODE                    ((uint16_t)0x0004)            </span></div><div class="line"><a name="l05794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec679add6d4151c3b39e43a33e05466a"> 5794</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_FSUSP                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l05795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dfc6611f4a04fd70dbe993d81d421e3"> 5795</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_RESUME                     ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71fe7bddc1d39bf24e1bca420210f31c"> 5796</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_ESOFM                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21d26a7822bae0b6cc512782a75d44e"> 5797</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_SOFM                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4542414ab68ac0a722f9f3853b5c7a84"> 5798</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_RESETM                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ae46eb0e83618bc7267543b7e6beaea"> 5799</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_SUSPM                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa88ca8d955846272e2541b8e13f29343"> 5800</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_WKUPM                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f7187f084256a9445a3cac84b11cb5"> 5801</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_ERRM                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf2a125a2e5bc4362faa7be62f6dafc6"> 5802</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_PMAOVRM                    ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf00ba2990a5f24fb0e05802d82f24abc"> 5803</a></span>&#160;<span class="preprocessor">#define  USB_CNTR_CTRM                       ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05805"></a><span class="lineno"> 5805</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_ISTR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7aaa1c2bc97b02f8eac69a9a565ad73f"> 5806</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_EP_ID                      ((uint16_t)0x000F)            </span></div><div class="line"><a name="l05807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81c3cbe7072f6821b808037365962a93"> 5807</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_DIR                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l05808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b163b7bdc25b4f0671ec2c79cf10c88"> 5808</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_ESOF                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l05809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91395f98d9e70d3addcfa2aaca531529"> 5809</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_SOF                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l05810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga937fa6afcc3a8fa3b3597ac81b39216b"> 5810</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_RESET                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4853d529d9326e3d24ef5fd2861b7d1"> 5811</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_SUSP                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84e13c7c106d028a20a8af0244f66532"> 5812</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_WKUP                       ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50875e0075a050305a676eadcf6a5c3a"> 5813</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_ERR                        ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4581fce2e7008ea4be136cdfc3936e0"> 5814</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_PMAOVR                     ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f60ffd5846c9e50d93ae095290c575"> 5815</a></span>&#160;<span class="preprocessor">#define  USB_ISTR_CTR                        ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05817"></a><span class="lineno"> 5817</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USB_FNR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d3be7ef58e1f59a72987d64aa5659b7"> 5818</a></span>&#160;<span class="preprocessor">#define  USB_FNR_FN                          ((uint16_t)0x07FF)            </span></div><div class="line"><a name="l05819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea5d4b642e7fb5143bbc4e87c1bcf77"> 5819</a></span>&#160;<span class="preprocessor">#define  USB_FNR_LSOF                        ((uint16_t)0x1800)            </span></div><div class="line"><a name="l05820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1a3b491dc96066d1123013fad4d2212"> 5820</a></span>&#160;<span class="preprocessor">#define  USB_FNR_LCK                         ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111fda8e4479562f1de1891f33e795e2"> 5821</a></span>&#160;<span class="preprocessor">#define  USB_FNR_RXDM                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac5d46bbb39223fc1b5fda13cfa8f933"> 5822</a></span>&#160;<span class="preprocessor">#define  USB_FNR_RXDP                        ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05824"></a><span class="lineno"> 5824</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USB_DADDR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabcd696a8caca19577208704a7e42052"> 5825</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD                       ((uint8_t)0x7F)               </span></div><div class="line"><a name="l05826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ce88073eb71108badb92a5c78f64ef7"> 5826</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD0                      ((uint8_t)0x01)               </span></div><div class="line"><a name="l05827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cba15bd7622f022c8ecf9c23996cda"> 5827</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD1                      ((uint8_t)0x02)               </span></div><div class="line"><a name="l05828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13884e03fce0c07a3d69a55bf12134f9"> 5828</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD2                      ((uint8_t)0x04)               </span></div><div class="line"><a name="l05829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac29a04a09ac0fab54a52b088baf23020"> 5829</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD3                      ((uint8_t)0x08)               </span></div><div class="line"><a name="l05830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6215ffd761b5a28b9f43b872341d16b6"> 5830</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD4                      ((uint8_t)0x10)               </span></div><div class="line"><a name="l05831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdad478022df6c623e3b30a730e299e"> 5831</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD5                      ((uint8_t)0x20)               </span></div><div class="line"><a name="l05832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade8dd96de36c30a85715f117b924d47c"> 5832</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_ADD6                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l05834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6ef86b3dba82f6bd83c6ae7d02645a"> 5834</a></span>&#160;<span class="preprocessor">#define  USB_DADDR_EF                        ((uint8_t)0x80)               </span></div><div class="line"><a name="l05836"></a><span class="lineno"> 5836</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USB_BTABLE register  ******************/</span><span class="preprocessor">    </span></div><div class="line"><a name="l05837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36f0fc4eae4218739ae19da47d529829"> 5837</a></span>&#160;<span class="preprocessor">#define  USB_BTABLE_BTABLE                   ((uint16_t)0xFFF8)            </span></div><div class="line"><a name="l05840"></a><span class="lineno"> 5840</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR0_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae45ee53c334b9a5b7a76c6a67a8cb5b9"> 5841</a></span>&#160;<span class="preprocessor">#define  USB_ADDR0_TX_ADDR0_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05843"></a><span class="lineno"> 5843</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR1_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a69f827b92180ac727ef2b71053ffe9"> 5844</a></span>&#160;<span class="preprocessor">#define  USB_ADDR1_TX_ADDR1_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05846"></a><span class="lineno"> 5846</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR2_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3e5882d2f9c800f802d512460f64cc27"> 5847</a></span>&#160;<span class="preprocessor">#define  USB_ADDR2_TX_ADDR2_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05849"></a><span class="lineno"> 5849</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR3_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b688d42257abdcc81b89db80a2ff92"> 5850</a></span>&#160;<span class="preprocessor">#define  USB_ADDR3_TX_ADDR3_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05852"></a><span class="lineno"> 5852</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR4_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83f5b7d19cee8505299d4878ccc5575e"> 5853</a></span>&#160;<span class="preprocessor">#define  USB_ADDR4_TX_ADDR4_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05855"></a><span class="lineno"> 5855</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR5_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87638ae40365a8baf258baeccb812129"> 5856</a></span>&#160;<span class="preprocessor">#define  USB_ADDR5_TX_ADDR5_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05858"></a><span class="lineno"> 5858</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR6_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1083183ce6a94d63d89476d2578f17d7"> 5859</a></span>&#160;<span class="preprocessor">#define  USB_ADDR6_TX_ADDR6_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05861"></a><span class="lineno"> 5861</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR7_TX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga058df52c30718664b5d445d549305904"> 5862</a></span>&#160;<span class="preprocessor">#define  USB_ADDR7_TX_ADDR7_TX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05864"></a><span class="lineno"> 5864</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l05865"></a><span class="lineno"> 5865</span>&#160;</div><div class="line"><a name="l05866"></a><span class="lineno"> 5866</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT0_TX register  ****************/</span></div><div class="line"><a name="l05867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6466be66a32084aa426aeeca5ef74611"> 5867</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_TX_COUNT0_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05869"></a><span class="lineno"> 5869</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT1_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe051d0cb7517877860a5a38e5e31373"> 5870</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_TX_COUNT1_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05872"></a><span class="lineno"> 5872</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT2_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43a846405c7a0852212ddc1f517a6138"> 5873</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_TX_COUNT2_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05875"></a><span class="lineno"> 5875</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT3_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b61342117bb4f9b3d638dfb564c7d1f"> 5876</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_COUNT3_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05878"></a><span class="lineno"> 5878</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT4_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga799bcab3d651b3c536783fc28d45deb2"> 5879</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_TX_COUNT4_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05881"></a><span class="lineno"> 5881</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT5_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa522aa2e3452118989393fa7559516e"> 5882</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_TX_COUNT5_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05884"></a><span class="lineno"> 5884</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT6_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5336a8af382a4f44bd02ff947ae5208"> 5885</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_TX_COUNT6_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05887"></a><span class="lineno"> 5887</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT7_TX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5902b57e1a62b4184f390b268aeb39a4"> 5888</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_TX_COUNT7_TX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05890"></a><span class="lineno"> 5890</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l05891"></a><span class="lineno"> 5891</span>&#160;</div><div class="line"><a name="l05892"></a><span class="lineno"> 5892</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_TX_0 register  ***************/</span></div><div class="line"><a name="l05893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e05d74911c3f2f4b1cddcb38460614c"> 5893</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_TX_0_COUNT0_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05895"></a><span class="lineno"> 5895</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT0_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66b03301f59b970f09fff74d2a791cf9"> 5896</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_TX_1_COUNT0_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05898"></a><span class="lineno"> 5898</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a8a1a09e0f6db50066db6392ad29ada"> 5899</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_TX_0_COUNT1_TX_0          ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05901"></a><span class="lineno"> 5901</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f97f69dd4118bdd98b6c61348a3897b"> 5902</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_TX_1_COUNT1_TX_1          ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05904"></a><span class="lineno"> 5904</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga01ceedf8b93ee2c7db35dd48f7d5829a"> 5905</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_TX_0_COUNT2_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05907"></a><span class="lineno"> 5907</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5704e964fed758eb96b09997c19abad5"> 5908</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_TX_1_COUNT2_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05910"></a><span class="lineno"> 5910</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23ab40e0542ae1c6ddd21d9610c7414e"> 5911</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_0_COUNT3_TX_0         ((uint16_t)0x000003FF)        </span></div><div class="line"><a name="l05913"></a><span class="lineno"> 5913</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a7d9d78950ebdf3ca4a6eaa7dd6b909"> 5914</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_TX_1_COUNT3_TX_1         ((uint16_t)0x03FF0000)        </span></div><div class="line"><a name="l05916"></a><span class="lineno"> 5916</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c7e3c3111a01a49b24a6023deb2a27"> 5917</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_TX_0_COUNT4_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05919"></a><span class="lineno"> 5919</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga497d72946c17156a3c4e5fab4f04bbcb"> 5920</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_TX_1_COUNT4_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05922"></a><span class="lineno"> 5922</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd2ce8e3c7946944039c8da300fa9f4f"> 5923</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_TX_0_COUNT5_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05925"></a><span class="lineno"> 5925</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga903de2a6593e8623df0265a3aa7d2c3f"> 5926</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_TX_1_COUNT5_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05928"></a><span class="lineno"> 5928</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05929"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga557e5d43b7249340751c6d1739c8c329"> 5929</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_TX_0_COUNT6_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05931"></a><span class="lineno"> 5931</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3d9b88dad4428712bf8f65d8ae989ba"> 5932</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_TX_1_COUNT6_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05934"></a><span class="lineno"> 5934</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga626d9c1b9d1d457cc24b0f41657e60de"> 5935</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_TX_0_COUNT7_TX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l05937"></a><span class="lineno"> 5937</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT7_TX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114e69ac70c1cf101121af0db3fe128"> 5938</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_TX_1_COUNT7_TX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l05940"></a><span class="lineno"> 5940</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l05941"></a><span class="lineno"> 5941</span>&#160;</div><div class="line"><a name="l05942"></a><span class="lineno"> 5942</span>&#160;<span class="comment">/*****************  Bit definition for USB_ADDR0_RX register  *****************/</span></div><div class="line"><a name="l05943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee2b98ee0d9a41d8836f8580e863ca11"> 5943</a></span>&#160;<span class="preprocessor">#define  USB_ADDR0_RX_ADDR0_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05945"></a><span class="lineno"> 5945</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR1_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f6f7121f0fcf86c1f6cb40320c9fce3"> 5946</a></span>&#160;<span class="preprocessor">#define  USB_ADDR1_RX_ADDR1_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05948"></a><span class="lineno"> 5948</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR2_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ce92de63cc930b0686aa703451670e7"> 5949</a></span>&#160;<span class="preprocessor">#define  USB_ADDR2_RX_ADDR2_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05951"></a><span class="lineno"> 5951</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR3_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c912baa8640f44ffdad020a9cf3eda7"> 5952</a></span>&#160;<span class="preprocessor">#define  USB_ADDR3_RX_ADDR3_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05954"></a><span class="lineno"> 5954</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR4_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a18d4c41c96e4d6030040017e5749c5"> 5955</a></span>&#160;<span class="preprocessor">#define  USB_ADDR4_RX_ADDR4_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05957"></a><span class="lineno"> 5957</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR5_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd684a969affde01213327484282ad85"> 5958</a></span>&#160;<span class="preprocessor">#define  USB_ADDR5_RX_ADDR5_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05960"></a><span class="lineno"> 5960</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR6_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fc7d1677761257a68f9fbdd9f0cfea6"> 5961</a></span>&#160;<span class="preprocessor">#define  USB_ADDR6_RX_ADDR6_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05963"></a><span class="lineno"> 5963</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_ADDR7_RX register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54a15bf0bc533eb9b0f9277287b40006"> 5964</a></span>&#160;<span class="preprocessor">#define  USB_ADDR7_RX_ADDR7_RX               ((uint16_t)0xFFFE)            </span></div><div class="line"><a name="l05966"></a><span class="lineno"> 5966</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l05967"></a><span class="lineno"> 5967</span>&#160;</div><div class="line"><a name="l05968"></a><span class="lineno"> 5968</span>&#160;<span class="comment">/*****************  Bit definition for USB_COUNT0_RX register  ****************/</span></div><div class="line"><a name="l05969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88b8f138bd79d878fd6bc75781b31e3d"> 5969</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_COUNT0_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf16db460f896a78fecb0a08268b722cb"> 5971</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l05972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e9f21700e6a42c1da83c03b3a171c6a"> 5972</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ae8fd5c6023a7ca3055b4e1b6dface0"> 5973</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace62d96a61d74274875079d890a9d505"> 5974</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8df50dc4c9e28592e9571abab3be48c"> 5975</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8598416841142daa1bd67e7d111a5443"> 5976</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c255da617493dfc6a1ad5368683e90"> 5978</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05980"></a><span class="lineno"> 5980</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT1_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad111b8464ce99b4eafce3627f3f6290a"> 5981</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_COUNT1_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ab1be6d4747c02c471043d8e54bb217"> 5983</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l05984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb6ed54fd59e77e756bad640d49c69cc"> 5984</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga790c6f6b1abb553b10c72f3004d9446d"> 5985</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa42d8c47d90f4262eb6f156b2cfaf7c"> 5986</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681a6d2ddd4de93d7cf1a573d1901351"> 5987</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l05988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0650bffd6e1c4fa53614884f036cd85"> 5988</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l05990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24d9a6da5f07f6e2d315877c5fb0925"> 5990</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l05992"></a><span class="lineno"> 5992</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT2_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l05993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91afa91a2ee7defcdf8d1ba838b73807"> 5993</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_COUNT2_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l05995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1902896254353e9344b99390c9443000"> 5995</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l05996"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5bad5394270a8023743caef811f8d0"> 5996</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l05997"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30874750b9a8b3a1234dd9e75d80a141"> 5997</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l05998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b60b2edd03d164ca17f45d2c45bd866"> 5998</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l05999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa9dffc0dd597466cff67431ff448acbc"> 5999</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l06000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd2741b81e7c3962b75be28af6a35f6"> 6000</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l06002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8133ed1eea2001d225d3d67ae3c6d295"> 6002</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l06004"></a><span class="lineno"> 6004</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT3_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae601b49c9405e0bb464eb3e277159df7"> 6005</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_COUNT3_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l06007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga695b15f680c6f8555949762243c9b0a7"> 6007</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l06008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa6d0f75680d4cfd19385b9c6bdceaa66"> 6008</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l06009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0013e71026d28f4a9b8ebb2a3e517227"> 6009</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l06010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada52f2f25530d758c807ee6ba0e57231"> 6010</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l06011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdf31fea84640d7fbe1adb6e655e669d"> 6011</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l06012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97e3089882278553b8f339e87bfb6241"> 6012</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l06014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ea88c4bc2909e5acc57d07df0d695c2"> 6014</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l06016"></a><span class="lineno"> 6016</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT4_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga009652e83a062c259d733ae599a4eaae"> 6017</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_COUNT4_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l06019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13a044c52a7d4be49f4d2d7ae4608384"> 6019</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l06020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7410cb901e0b33303b76443b23c5512c"> 6020</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l06021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44c381cb684c140dfab2cb611eb8480d"> 6021</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l06022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fd9e641148320c33274dc03a36bbbb6"> 6022</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l06023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeaaf2ec212c84d7210afbbeff64e2dba"> 6023</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l06024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166cf86b8b0997653df6a3c6469dbf5d"> 6024</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l06026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb387270d441cbcacf45ccbbed7d2a61"> 6026</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l06028"></a><span class="lineno"> 6028</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT5_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6d5932d0ea6fd0cd6f6a4a2f728abba"> 6029</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_COUNT5_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l06031"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1f344dca8655341d8926797f3537c689"> 6031</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l06032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8dddaf43acc52251aad974a51b65fe2"> 6032</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l06033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3c671b0d9ade6209c05911faf87bae8"> 6033</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l06034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e799bdd938d11cab9a3e102ed78fd99"> 6034</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l06035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c34e5ad0c5f961f4cec16fdf9db4340"> 6035</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l06036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54cbef96667d9c2f7e82439bd07610c2"> 6036</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l06038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b21a5926cbbc55f725e2716ea9b7285"> 6038</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l06040"></a><span class="lineno"> 6040</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT6_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d9459e0a3d09d92824e687b25dfb3d6"> 6041</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_COUNT6_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l06043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b10eabb1a809d4dbac50b911375f8ac"> 6043</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l06044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb0fc6c7402a8ad5857e7691be53cb9"> 6044</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l06045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9580b86793273d583a6cd07e54ea5ccb"> 6045</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l06046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91eab0bf0cdbf7223c1ebc96d5f0e79a"> 6046</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l06047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7792b0da10d5e581b9e9231145bbd04f"> 6047</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l06048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc3ccda8ec7f383d0c27f426c7f83ed6"> 6048</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l06050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1e34be42a892ec8f0b988b44da37b94"> 6050</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l06052"></a><span class="lineno"> 6052</span>&#160;<span class="preprocessor"></span><span class="comment">/*****************  Bit definition for USB_COUNT7_RX register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga180febe3d2c719fb8ef109f9a3a8fe8d"> 6053</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_COUNT7_RX             ((uint16_t)0x03FF)            </span></div><div class="line"><a name="l06055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd49ea7e0ca6bf9cc57ac1be7f9f7ac4"> 6055</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK             ((uint16_t)0x7C00)            </span></div><div class="line"><a name="l06056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc8f0fd2141ec00e10d01e04f24cee21"> 6056</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_0           ((uint16_t)0x0400)            </span></div><div class="line"><a name="l06057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga908809b30f09108564c4518a2cc25be4"> 6057</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_1           ((uint16_t)0x0800)            </span></div><div class="line"><a name="l06058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga236e1b6a97d604e4a2b2ec6f9228524e"> 6058</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_2           ((uint16_t)0x1000)            </span></div><div class="line"><a name="l06059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga140528868074ec157520690a019eea52"> 6059</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_3           ((uint16_t)0x2000)            </span></div><div class="line"><a name="l06060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga961582548acbf74eb4c2b19d8e172bdf"> 6060</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_NUM_BLOCK_4           ((uint16_t)0x4000)            </span></div><div class="line"><a name="l06062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf97183e1c68fbd42f79f5f85d6edb61"> 6062</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_BLSIZE                ((uint16_t)0x8000)            </span></div><div class="line"><a name="l06064"></a><span class="lineno"> 6064</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l06065"></a><span class="lineno"> 6065</span>&#160;</div><div class="line"><a name="l06066"></a><span class="lineno"> 6066</span>&#160;<span class="comment">/****************  Bit definition for USB_COUNT0_RX_0 register  ***************/</span></div><div class="line"><a name="l06067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd0a98aea86fdfacc1cfe9cadad7ee07"> 6067</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_COUNT0_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb82ead106e311e0c84619fa34587bcd"> 6069</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga506b3fb239fbb87afa7d2efb1f2a2ce7"> 6070</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29484bb25ef911e36e082cdc4f5a0fa4"> 6071</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcc8d932a7d2487102ed799ac702e555"> 6072</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf76b3ced5cc0ccfea96d770f0149f219"> 6073</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga449760d8d9d094c5c19bf18c3e46a689"> 6074</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeefaa008964bdd59f0ed9ddf4cd2ed2e"> 6076</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06078"></a><span class="lineno"> 6078</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT0_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8f135196c703a71f4e326d01bf1a0c7"> 6079</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_COUNT0_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05050fce6b3909c5895758a441d280ed"> 6081</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7daa0d84fff66a85cc3f92d77cbbc767"> 6082</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77b11974ba84ca452333b84de23a683d"> 6083</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga784adbc265dd5ba53a298d1cc2ee50ab"> 6084</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e21d2a0bf4043ca49f13bd502386f2"> 6085</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3031e3c73a24634493bdadcb1ae024b9"> 6086</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5c46a3ac9c5283e9a3ee59ba06d2e94"> 6088</a></span>&#160;<span class="preprocessor">#define  USB_COUNT0_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06090"></a><span class="lineno"> 6090</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad806854db64e804920a3005cad144e33"> 6091</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_COUNT1_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga142a1df236a2d80950df352a5cd8ab49"> 6093</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0518f94c4361d4124217e6a65a868b00"> 6094</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a2eaf3f44c1fae9411f562e5824a7b9"> 6095</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8496248f78af8e025722724b505c2d3"> 6096</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af9576d467858984f67791a248e6e7"> 6097</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06098"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf75af61fa3d097673e3962d5328759d"> 6098</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadebc7a5b54043adb49da9b9e51e00d39"> 6100</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06102"></a><span class="lineno"> 6102</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT1_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad02d00bc945a618aeace5e452c4ba253"> 6103</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_COUNT1_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548b49b414b09518b7d53aa8d909dd3e"> 6105</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40fd3bcecfad1f9e86d62e9821f5b975"> 6106</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf02e58910d5f8eb1b19747de91644f36"> 6107</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd017cd17e28cfa3e91b20f1ef6fce80"> 6108</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a344c7f66f4b101c7791d5fcc4b9387"> 6109</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9e0aee385a54249b15731e1e2bc0ebb"> 6110</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4fb7ab13751b1bb20927f93407e78d65"> 6112</a></span>&#160;<span class="preprocessor">#define  USB_COUNT1_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06114"></a><span class="lineno"> 6114</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad29fa5a39578290c4559d812c68751a6"> 6115</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_COUNT2_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51249f809be2ee225513613e6b8189dd"> 6117</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace1831486761d9efda4d1bb44899cb62"> 6118</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae2d71c7457670bc3e73864f6652e34"> 6119</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9510ae0cc724af72c3b6abe96438613c"> 6120</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab703e72c99a86356fc94975661ee3dfa"> 6121</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0348126db3c9e40f3ed4eb77d256fd4f"> 6122</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ed7be1ce46ae7952d51d38618d7a82"> 6124</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06126"></a><span class="lineno"> 6126</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT2_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa3a9d85f8530c4249512470bf14a09a"> 6127</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_COUNT2_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f6d2a2f6909cbf3543629548ba51fc2"> 6129</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0998980832f7ef957bec3547d041d8"> 6130</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga224166bbab0f16a95962d3c1e704e14e"> 6131</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06132"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b53c6be129906d7d63d9b88384e7ed2"> 6132</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06133"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga50c773e3a2503f6c5e3e88b2d56f1d1d"> 6133</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb0cf76c39101eab6b9bd733c1f33716"> 6134</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e9c03223bb6f8e2977672a33e67510"> 6136</a></span>&#160;<span class="preprocessor">#define  USB_COUNT2_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06138"></a><span class="lineno"> 6138</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35f86e7dd0bdaa14454613ce773b36be"> 6139</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_COUNT3_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf80e5e92027d75c9c2e7bae05304759a"> 6141</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7a399d2c4a6677ccf3f7388f0ec1af5"> 6142</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga364d64e94330be32c1d29f7b4da2d84f"> 6143</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88c90043536e912ad1d906b736b12eb2"> 6144</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02813cf6149e593a06e76366a574f5bb"> 6145</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636cbba20c6dd1d0d47dab9ae9bad04"> 6146</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95ab0273f7e420e1c718fb591d44142f"> 6148</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06150"></a><span class="lineno"> 6150</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT3_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac983eb2e53866d74ea8c7423294e27f0"> 6151</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_COUNT3_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3dc8cad5df5e048f6ce420926dfa3a7"> 6153</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b72ae69111227f1cae04168c721aaa"> 6154</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2712471ea0c1eac0fa900568205daa9"> 6155</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b56366bb66ae13c62492efa9cd087a0"> 6156</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga921481514c0bda9e887de808998ed359"> 6157</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfc2bc433f3b457cac18bb781ab3c254"> 6158</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga292e02c41e73a31a9670c91271700031"> 6160</a></span>&#160;<span class="preprocessor">#define  USB_COUNT3_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06162"></a><span class="lineno"> 6162</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3e118f03aff3fef293d7a1a29a77952"> 6163</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_COUNT4_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66145d20783f563b08b083b220863ff7"> 6165</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06166"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4c31be1adf15d7d9cc85befdaf68b89"> 6166</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_0      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06167"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb598992bac6e703dd91fde8e618771b"> 6167</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_1      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacda75878ba97e8cb6f55f9eec73c16d1"> 6168</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_2      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa3ba819eb08c96e36961cf27dd5047b"> 6169</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_3      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33f27fc34dcbb6bcfbcdc57cc1145ee9"> 6170</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_NUM_BLOCK_0_4      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab637abe54b3de44707513cde5bcb8424"> 6172</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06174"></a><span class="lineno"> 6174</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT4_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga341680c85474ae283122dbfda527f7eb"> 6175</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_COUNT4_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga311a144c7f2f97a7a8a07e60fddc539e"> 6177</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab75df097c1a96dec6eda7aaee267d007"> 6178</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf386033654fc3d717fee3125998874f"> 6179</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa192016d2af94ffbc4e2527911782e64"> 6180</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fdfeb4ecc9bc9209d52050799053a4e"> 6181</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fa689a90257ee009b2fcf8fdd892853"> 6182</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga552fd27d3768fe7bfa860b97e9d1321d"> 6184</a></span>&#160;<span class="preprocessor">#define  USB_COUNT4_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06186"></a><span class="lineno"> 6186</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_0 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d891204b7a783b7a0f48758e9bc3801"> 6187</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_COUNT5_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e3189bb99916c8f1de960f195c64204"> 6189</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f8960839d232792e5f03018573ac166"> 6190</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4045ebc4e99ca0a87904934c609f94"> 6191</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6b0476f026153dd0ce4b1b3958ec68f"> 6192</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf685080c4ad7960cdc491bab14646219"> 6193</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9074f5cc42e2ff6281f4122815edccd5"> 6194</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafedf3bc905d24c1a183464de1eb37d0e"> 6196</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06198"></a><span class="lineno"> 6198</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT5_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c36cc476f3adadd448e0513b6bf39c6"> 6199</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_COUNT5_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06201"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55c2f8f6a6433e61264d950139824c03"> 6201</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac154eb9b4430398a9f6cec73735cf696"> 6202</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c0407a2d6f64e51a9bf29a1f73eee55"> 6203</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64f0457e141894a4285f2aff5e523861"> 6204</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce90baf290473b81235f97c4a418ab2"> 6205</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0af1794e0b7503d7f0122d9f5d11b1d7"> 6206</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc337769fdfdae8dbca3859e6c73dce"> 6208</a></span>&#160;<span class="preprocessor">#define  USB_COUNT5_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06210"></a><span class="lineno"> 6210</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT6_RX_0  register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1314f10984417f05b9e25252a21a9bd9"> 6211</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_COUNT6_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72c65778170a0351203fedff5fbb6d4"> 6213</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae3c43ca573b0f3075486a96d3f83bff"> 6214</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9955b4c33f02416fed3ed6162311e5ad"> 6215</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a43edac299903129ec17cfe823f7a1"> 6216</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d368e0d6c069f261402e886162da67e"> 6217</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb5277d3cc2e53537cf7fb6c53c8fafa"> 6218</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb1bd8accdbf73d1461531d23ca1bc5c"> 6220</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06222"></a><span class="lineno"> 6222</span>&#160;<span class="preprocessor"></span><span class="comment">/****************  Bit definition for USB_COUNT6_RX_1 register  ***************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac865707698b11877beb6186db91e45d6"> 6223</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_COUNT6_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45ce1f6227038549f4a52f979f82ee81"> 6225</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0554791da2f68333d97599361c7b5992"> 6226</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac946eecdd872c11b3ac1ef0f7ebaa225"> 6227</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf58afc8b1560c1ffae4e98f43eea1b14"> 6228</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7076eee4a7fb33d3bdbb328c8f19ecbc"> 6229</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga051bf5ecf7ebf29cebcda705be29aab6"> 6230</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95e60cccbd4eb561d4b3415f483f9d82"> 6232</a></span>&#160;<span class="preprocessor">#define  USB_COUNT6_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06234"></a><span class="lineno"> 6234</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_0 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06235"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1ea08477bbfbdebb3e018687800cbd9"> 6235</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_COUNT7_RX_0         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41fa51030416044612addae0b6553f99"> 6237</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0         ((uint32_t)0x00007C00)        </span></div><div class="line"><a name="l06238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a8f7f4b9208d685a5298d03fee6fa0"> 6238</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_0       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3aab70fc0d9fd8bd091e6757f672251f"> 6239</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_1       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f5f362f5ee77b5ec03a025aeaba0e79"> 6240</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_2       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga256fb30d499aec4ac5b3466dda535dbd"> 6241</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_3       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8855ec0bd405f30270cecf5f8368cf3b"> 6242</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_NUM_BLOCK_0_4       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0931f0ac0d4e96fdfb5b49ecd7f513be"> 6244</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_0_BLSIZE_0            ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06246"></a><span class="lineno"> 6246</span>&#160;<span class="preprocessor"></span><span class="comment">/***************  Bit definition for USB_COUNT7_RX_1 register  ****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cc32a38662dbefcd8d1ddd5e7c9f8d"> 6247</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_COUNT7_RX_1         ((uint32_t)0x03FF0000)        </span></div><div class="line"><a name="l06249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga987278b8b59704e6ff1458d6448b0ab9"> 6249</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1         ((uint32_t)0x7C000000)        </span></div><div class="line"><a name="l06250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559fd55f00344b85c0adcf4457b0b07"> 6250</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_0       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf85d83040fdce1d47c2bb4bd1a1af97"> 6251</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_1       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b2119f2d24e00121f40a20de6114094"> 6252</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_2       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c340bb4814868819551a054e43636a3"> 6253</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_3       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4424fb27d6dd5fc0af3e9e45893cbb4a"> 6254</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_NUM_BLOCK_1_4       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c83c047d53c5609b057b673205b84ff"> 6256</a></span>&#160;<span class="preprocessor">#define  USB_COUNT7_RX_1_BLSIZE_1            ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06258"></a><span class="lineno"> 6258</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06259"></a><span class="lineno"> 6259</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06260"></a><span class="lineno"> 6260</span>&#160;<span class="comment">/*                         Controller Area Network                            */</span></div><div class="line"><a name="l06261"></a><span class="lineno"> 6261</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l06262"></a><span class="lineno"> 6262</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l06263"></a><span class="lineno"> 6263</span>&#160;</div><div class="line"><a name="l06265"></a><span class="lineno"> 6265</span>&#160;<span class="comment">/*******************  Bit definition for CAN_MCR register  ********************/</span></div><div class="line"><a name="l06266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0cf12be5661908dbe38aa14cd4c3a356"> 6266</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_INRQ                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l06267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf9602dfb2f95b481b6e642b95991176"> 6267</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_SLEEP                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l06268"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e7e66f9cd8cb6efa6a80367d2294a9"> 6268</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_TXFP                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l06269"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga501125ff257a7d02c35a0d6dcbaa2ba8"> 6269</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_RFLM                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l06270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2774f04e286942d36a5b6135c8028049"> 6270</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_NART                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l06271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2745f1a565c3f2ec5b16612d1fd66e0"> 6271</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_AWUM                        ((uint16_t)0x0020)            </span></div><div class="line"><a name="l06272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7aff5c0a3ead7f937849ab66eba7490"> 6272</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_ABOM                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l06273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32b2eda9cad8a969c5d2349bd1d853bb"> 6273</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_TTCM                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l06274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga410fdbad37a9dbda508b8c437277e79f"> 6274</a></span>&#160;<span class="preprocessor">#define  CAN_MCR_RESET                       ((uint16_t)0x8000)            </span></div><div class="line"><a name="l06276"></a><span class="lineno"> 6276</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_MSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2871cee90ebecb760bab16e9c039b682"> 6277</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_INAK                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l06278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1611badb362f0fd9047af965509f074"> 6278</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SLAK                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l06279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c424768e9e963402f37cb95ae87a1ae"> 6279</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_ERRI                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l06280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f4c753b96d21c5001b39ad5b08519fc"> 6280</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_WKUI                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l06281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47ab62ae123c791de27ad05dde5bee91"> 6281</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SLAKI                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l06282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga651580d35b658e90ea831cb13b8a8988"> 6282</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_TXM                         ((uint16_t)0x0100)            </span></div><div class="line"><a name="l06283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67f8e1140b0304930d5b4f2a041a7884"> 6283</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_RXM                         ((uint16_t)0x0200)            </span></div><div class="line"><a name="l06284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf68038824bb78c4a5c4dee1730848f69"> 6284</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_SAMP                        ((uint16_t)0x0400)            </span></div><div class="line"><a name="l06285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6564a1d2f23f246053188a454264eb4b"> 6285</a></span>&#160;<span class="preprocessor">#define  CAN_MSR_RX                          ((uint16_t)0x0800)            </span></div><div class="line"><a name="l06287"></a><span class="lineno"> 6287</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TSR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4809b8908618df57e6393cc7fe0f52"> 6288</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacedb237b31d29aef7f38475e9a6b297"> 6289</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK0                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b94ea5001d70a26ec32d9dc6ff76e47"> 6290</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST0                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga805d2dab5b1d4618492b1cf2a3f5e1e0"> 6291</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR0                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdac6b87a303b0d0ec9b0d94a54ae31f"> 6292</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ0                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd3118dec59c3a45d2f262b090699538"> 6293</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP1                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea918e510c5471b1ac797350b7950151"> 6294</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK1                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a34d996177f23148c9b4cd6b0a80529"> 6295</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST1                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b01eca562bdb60e5416840fca47fff6"> 6296</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR1                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c44a4e585b3ab1c37a6c2c28c90d6cd"> 6297</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ1                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cf9e83cec96164f1dadf4e43411ebf0"> 6298</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_RQCP2                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga782c591bb204d751b470dd53a37d240e"> 6299</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TXOK2                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75db1172038ebd72db1ed2fedc6108ff"> 6300</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ALST2                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26a85626eb26bf99413ba80c676d0af8"> 6301</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TERR2                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06302"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3b7e4be7cebb35ad66cb85b82901bb"> 6302</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_ABRQ2                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06303"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac00145ea43822f362f3d473bba62fa13"> 6303</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_CODE                        ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l06305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61ab11e97b42c5210109516e30af9b05"> 6305</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME                         ((uint32_t)0x1C000000)        </span></div><div class="line"><a name="l06306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7500e491fe82e67ed5d40759e8a50f0"> 6306</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME0                        ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ba2b51def4b1683fd050e43045306ea"> 6307</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME1                        ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6523fac51d3aed2e36de4c2f07c2a21"> 6308</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_TME2                        ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96c6453caa447cc4a9961d6ee5dea74e"> 6310</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW                         ((uint32_t)0xE0000000)        </span></div><div class="line"><a name="l06311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ff582efea1d7be2d1de7a1fd1a2b65"> 6311</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW0                        ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1e550c2e6a5f8425322f9943fd7c7ed"> 6312</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW1                        ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd1db2c2ce76b732fdb71df65fb8124f"> 6313</a></span>&#160;<span class="preprocessor">#define  CAN_TSR_LOW2                        ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06315"></a><span class="lineno"> 6315</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e23f3d7947e58531524d77b5c4741cc"> 6316</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FMP0                       ((uint8_t)0x03)               </span></div><div class="line"><a name="l06317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae934674f6e22a758e430f32cfc386d70"> 6317</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FULL0                      ((uint8_t)0x08)               </span></div><div class="line"><a name="l06318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2a3d15b3abab8199c16e26a3dffdc8b8"> 6318</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_FOVR0                      ((uint8_t)0x10)               </span></div><div class="line"><a name="l06319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74d2db4b9b7d52712e47557dcc61964d"> 6319</a></span>&#160;<span class="preprocessor">#define  CAN_RF0R_RFOM0                      ((uint8_t)0x20)               </span></div><div class="line"><a name="l06321"></a><span class="lineno"> 6321</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RF1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f9254d05043df6f21bf96234a03f72f"> 6322</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FMP1                       ((uint8_t)0x03)               </span></div><div class="line"><a name="l06323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabdaa12fe4d14254cc4a6a4de749a7d0a"> 6323</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FULL1                      ((uint8_t)0x08)               </span></div><div class="line"><a name="l06324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5eeaabd4db3825bc53d860aca8d7590"> 6324</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_FOVR1                      ((uint8_t)0x10)               </span></div><div class="line"><a name="l06325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6930f860de4a90e3344e63fbc209b9ab"> 6325</a></span>&#160;<span class="preprocessor">#define  CAN_RF1R_RFOM1                      ((uint8_t)0x20)               </span></div><div class="line"><a name="l06327"></a><span class="lineno"> 6327</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_IER register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe027af7acd051f5a52db78608a36e26"> 6328</a></span>&#160;<span class="preprocessor">#define  CAN_IER_TMEIE                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga59eecd1bb7d1d0e17422a26ae89cf39d"> 6329</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FMPIE0                      ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf926ae29d98a8b72ef48f001fda07fc3"> 6330</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FFIE0                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c423699fdcd2ddddb3046a368505679"> 6331</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FOVIE0                      ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b8492d1b8ce13fead7869a0e4ef39ed"> 6332</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FMPIE1                      ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5a7e9d13e8d96bef2ac1972520b1c4f"> 6333</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FFIE1                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3734d9bf5cd08ff219b2d8c2f8300dbf"> 6334</a></span>&#160;<span class="preprocessor">#define  CAN_IER_FOVIE1                      ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa80103eca53d74a2b047f761336918e3"> 6335</a></span>&#160;<span class="preprocessor">#define  CAN_IER_EWGIE                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06336"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e3307992cabee858287305a64e5031b"> 6336</a></span>&#160;<span class="preprocessor">#define  CAN_IER_EPVIE                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06337"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d953fd5b625af04f95f5414259769ef"> 6337</a></span>&#160;<span class="preprocessor">#define  CAN_IER_BOFIE                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81514ecf1b6596e9930906779c4bdf39"> 6338</a></span>&#160;<span class="preprocessor">#define  CAN_IER_LECIE                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga962968c3ee1f70c714a5b12442369d9a"> 6339</a></span>&#160;<span class="preprocessor">#define  CAN_IER_ERRIE                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37f3438e80288c1791de27042df9838e"> 6340</a></span>&#160;<span class="preprocessor">#define  CAN_IER_WKUIE                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82389b79f21410f5d5f6bef38d192812"> 6341</a></span>&#160;<span class="preprocessor">#define  CAN_IER_SLKIE                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06343"></a><span class="lineno"> 6343</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for CAN_ESR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c0c02829fb41ac2a1b1852c19931de8"> 6344</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_EWGF                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga633c961d528cbf8093b0e05e92225ff0"> 6345</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_EPVF                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga619d49f67f1835a7efc457205fea1225"> 6346</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_BOFF                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f86741dd89034900e300499ae2272e"> 6348</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC                         ((uint32_t)0x00000070)        </span></div><div class="line"><a name="l06349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga054ebb41578d890d4d9dffb4828f02e7"> 6349</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_0                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae570e9ba39dbe11808db929392250cf4"> 6350</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_1                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4998e7bfd002999413c68107911c6e8c"> 6351</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_LEC_2                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae3de2080f48cc851c20d920acfd1737d"> 6353</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_TEC                         ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0df5b2ea3f419182e9bd885f55ee5dc9"> 6354</a></span>&#160;<span class="preprocessor">#define  CAN_ESR_REC                         ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06356"></a><span class="lineno"> 6356</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_BTR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a5522b4c06551856f7185bdd448b02"> 6357</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_BRP                         ((uint32_t)0x000003FF)        </span></div><div class="line"><a name="l06358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7ae8f06f8fbbf5dcfbbbb887057be9"> 6358</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS1                         ((uint32_t)0x000F0000)        </span></div><div class="line"><a name="l06359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac006aa2ab26c50227ccaa18e0a79bff3"> 6359</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_TS2                         ((uint32_t)0x00700000)        </span></div><div class="line"><a name="l06360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04c8b91ddacdcbb779bae42398c94cf2"> 6360</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SJW                         ((uint32_t)0x03000000)        </span></div><div class="line"><a name="l06361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6c0a81d8dcde61a1f2772232f5343b8"> 6361</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_LBKM                        ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa36bc23e833190cbee9b8cf5cf49159d"> 6362</a></span>&#160;<span class="preprocessor">#define  CAN_BTR_SILM                        ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06365"></a><span class="lineno"> 6365</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TI0R register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b79cbb7ebb7f3419aa6ac04bd76899a"> 6366</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_TXRQ                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5556f2ceb5b71b8afa76a18a31cbb6a"> 6367</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06f761a877f8ad39f878284f69119c0b"> 6368</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga894df6ad0d2976fe643dcb77052672f5"> 6369</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l06370"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d3b5882e1f9f76f5cfebffb5bc2f717"> 6370</a></span>&#160;<span class="preprocessor">#define  CAN_TI0R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l06372"></a><span class="lineno"> 6372</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDT0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf812eaee11f12863773b3f8e95ae6e2"> 6373</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2d329960b527a62fab099a084bfa906"> 6374</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_TGT                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga104ba91151bf88edd44593b1690b879a"> 6375</a></span>&#160;<span class="preprocessor">#define  CAN_TDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l06377"></a><span class="lineno"> 6377</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDL0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadec3350607b41410ddb6e00a71a4384e"> 6378</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1cd20d218027e7432178c67414475830"> 6379</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa04384f0a7c5026c91a33a005c755d68"> 6380</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga283a1bfa52851ea4ee45f45817985752"> 6381</a></span>&#160;<span class="preprocessor">#define  CAN_TDL0R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06383"></a><span class="lineno"> 6383</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_TDH0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0114ae75b33f978ca7825f7bcd836982"> 6384</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf5b6a0742ac1bcd5ef0408cb0f92ef75"> 6385</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8ea7090da55c7cc9993235efa1c4a02"> 6386</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6021a4045fbfd71817bf9aec6cbc731c"> 6387</a></span>&#160;<span class="preprocessor">#define  CAN_TDH0R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06389"></a><span class="lineno"> 6389</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0adf4a08415673753fafedf463f93bee"> 6390</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_TXRQ                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga476cde56b1a2a13cde8477d5178ba34b"> 6391</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f338f3e295b7b512ed865b3f9a8d6de"> 6392</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c660943fa3c70c4974c2dacd3e4ca2e"> 6393</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l06394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga842071768c2f8f5eae11a764a77dd0dd"> 6394</a></span>&#160;<span class="preprocessor">#define  CAN_TI1R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l06396"></a><span class="lineno"> 6396</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68ef8b6cb43a80d29c5fc318a67acd3b"> 6397</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35757787e6481553885fdf4fd2738c4b"> 6398</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_TGT                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad28ac334a59a6679c362611d65666910"> 6399</a></span>&#160;<span class="preprocessor">#define  CAN_TDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l06401"></a><span class="lineno"> 6401</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21abc05257bcdfa47fc824b4d806a105"> 6402</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bf459dee1be706b38141722be67e4ab"> 6403</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06404"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb92a65c225432fab0daa30808d5065c"> 6404</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06405"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga482506faa59360c6a48aa9bc55a024c4"> 6405</a></span>&#160;<span class="preprocessor">#define  CAN_TDL1R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06407"></a><span class="lineno"> 6407</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c3f19eea0d63211f643833da984c90"> 6408</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35cbe73d2ce87b6aaf19510818610d16"> 6409</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b731ca095cbad8e56ba4147c14d7128"> 6410</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec56ce4aba46e836d44e2c034a9ed817"> 6411</a></span>&#160;<span class="preprocessor">#define  CAN_TDH1R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06413"></a><span class="lineno"> 6413</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TI2R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4edd8438a684e353c497f80cb37365f"> 6414</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_TXRQ                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga980cfab3daebb05da35b6166a051385d"> 6415</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac1d888a2225c77452f73bf66fb0e1b78"> 6416</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae62678bd1dc39aae5a153e9c9b3c3f3b"> 6417</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l06418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41c8bd734dd29caa40d34ced3981443a"> 6418</a></span>&#160;<span class="preprocessor">#define  CAN_TI2R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l06420"></a><span class="lineno"> 6420</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDT2R register  ******************/</span><span class="preprocessor">  </span></div><div class="line"><a name="l06421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52898eb9fa3bcf0b8086220971af49f5"> 6421</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c51b43d309b56e8a64724ef1517033e"> 6422</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_TGT                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga508aea584f7c81700b485916a13431fa"> 6423</a></span>&#160;<span class="preprocessor">#define  CAN_TDT2R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l06425"></a><span class="lineno"> 6425</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDL2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a9852d0f6058c19f0e678228ea14a21"> 6426</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5be1bcda68f562be669184b30727be1"> 6427</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62cd5e7f3e98fe5b247998d39ebdd6fb"> 6428</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d76ed3982f13fb34a54d62f0caa3fa2"> 6429</a></span>&#160;<span class="preprocessor">#define  CAN_TDL2R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06431"></a><span class="lineno"> 6431</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_TDH2R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23a93a13da2f302ecd2f0c462065428d"> 6432</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9f372328c8d1e4fe2503d45aed50fb6"> 6433</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae96248bcf102a3c6f39f72cdcf8e4fe5"> 6434</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga895341b943e4b01938857b84a0b0dbda"> 6435</a></span>&#160;<span class="preprocessor">#define  CAN_TDH2R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06437"></a><span class="lineno"> 6437</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI0R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06438"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41f4780b822a42834bf1927eb92b4fba"> 6438</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06439"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga688074182caafff289c921548bc9afca"> 6439</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d81487e8b340810e3193cd8f1386240"> 6440</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l06441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga101aa355c83b8c7d068f02b7dcc5b98f"> 6441</a></span>&#160;<span class="preprocessor">#define  CAN_RI0R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l06443"></a><span class="lineno"> 6443</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17ca0af4afd89e6a1c43ffd1430359b7"> 6444</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5081739b6e21e033b95e68af9331a6d1"> 6445</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_FMI                       ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae20b7a72690033591eeda7a511ac4a2e"> 6446</a></span>&#160;<span class="preprocessor">#define  CAN_RDT0R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l06448"></a><span class="lineno"> 6448</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44313106efc3a5a65633168a2ad1928d"> 6449</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73d4025ce501af78db93761e8b8c3b9e"> 6450</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga52b3c31ad72881e11a4d3cae073a0df8"> 6451</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad637a53ae780998f95f2bb570d5cd05a"> 6452</a></span>&#160;<span class="preprocessor">#define  CAN_RDL0R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06454"></a><span class="lineno"> 6454</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH0R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4dc7309c31cda93d05bb1fe1c923646c"> 6455</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga577eba5ab3a66283f5c0837e91f1776a"> 6456</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27a0bd49dc24e59b776ad5a00aabb97b"> 6457</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga243b8a3632812b2f8c7b447ed635ce5f"> 6458</a></span>&#160;<span class="preprocessor">#define  CAN_RDH0R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06460"></a><span class="lineno"> 6460</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RI1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbd0ecd9579a339bffb95ea3b7c9f1e8"> 6461</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_RTR                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dcedeb4250767a66a4d60c67e367cf8"> 6462</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_IDE                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca45b282f2582c91450d4e1204121cf"> 6463</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_EXID                       ((uint32_t)0x001FFFF8)        </span></div><div class="line"><a name="l06464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f3c3aab0f24533821188d14901b3980"> 6464</a></span>&#160;<span class="preprocessor">#define  CAN_RI1R_STID                       ((uint32_t)0xFFE00000)        </span></div><div class="line"><a name="l06466"></a><span class="lineno"> 6466</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDT1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga964b0fa7c70a24a74165c57b3486aae8"> 6467</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_DLC                       ((uint32_t)0x0000000F)        </span></div><div class="line"><a name="l06468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7f72aec91130a20e3a855e78eabb48b"> 6468</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_FMI                       ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac112cba5a4cd0b541c1150263132c68a"> 6469</a></span>&#160;<span class="preprocessor">#define  CAN_RDT1R_TIME                      ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l06471"></a><span class="lineno"> 6471</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDL1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06472"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e399fed282a5aac0b25b059fcf04020"> 6472</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06473"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27ec34e08f87e8836f32bbfed52e860a"> 6473</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA1                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea34eded40932d364743969643a598c4"> 6474</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA2                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80bfe3e724b28e8d2a5b7ac4393212cf"> 6475</a></span>&#160;<span class="preprocessor">#define  CAN_RDL1R_DATA3                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06477"></a><span class="lineno"> 6477</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_RDH1R register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc2a55c1b5195cf043ef33e79d736255"> 6478</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA4                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l06479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d25a1ea5ad28e7db4a2adbb8a651ad"> 6479</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA5                     ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l06480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39212ea40388510bde1931f7b3a064ae"> 6480</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA6                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l06481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdfbb90b5ef2ac1e7f23a5f15c0287eb"> 6481</a></span>&#160;<span class="preprocessor">#define  CAN_RDH1R_DATA7                     ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l06484"></a><span class="lineno"> 6484</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FMR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5eb5b835ee11a78bd391b9d1049f2549"> 6485</a></span>&#160;<span class="preprocessor">#define  CAN_FMR_FINIT                       ((uint8_t)0x01)               </span></div><div class="line"><a name="l06487"></a><span class="lineno"> 6487</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FM1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga481099e17a895e92cfbcfca617d52860"> 6488</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM                        ((uint16_t)0x3FFF)            </span></div><div class="line"><a name="l06489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d95ff05ed6ef9a38e9af9c0d3db3687"> 6489</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM0                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l06490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac2839d73344a7601aa22b5ed3fc0e5d1"> 6490</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM1                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l06491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba7963ac4eb5b936c444258c13f8940"> 6491</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM2                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l06492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d129b27c2af41ae39e606e802a53386"> 6492</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM3                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l06493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf0c94e5f4dcceea510fc72b86128aff3"> 6493</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM4                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l06494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d7fb7c366544a1ef7a85481d3e6325d"> 6494</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM5                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l06495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ff70e74447679a0d1cde1aa69ea2db1"> 6495</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM6                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l06496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657fc12fd334bc626b2eb53fb03457b0"> 6496</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM7                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l06497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab6bc390ed9a658014fd09fd1073e3037"> 6497</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM8                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l06498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga375758246b99234dda725b7c64daff32"> 6498</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM9                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l06499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a98c6bde07c570463b6c0e32c0f6805"> 6499</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM10                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l06500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab88796333c19954176ef77208cae4964"> 6500</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM11                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l06501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga858eaac0a8e23c03e13e5c1736bf9842"> 6501</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM12                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l06502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf03b553802edd3ae23b70e97228b6dcc"> 6502</a></span>&#160;<span class="preprocessor">#define  CAN_FM1R_FBM13                      ((uint16_t)0x2000)            </span></div><div class="line"><a name="l06504"></a><span class="lineno"> 6504</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FS1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab41471f35878bcdff72d9cd05acf4714"> 6505</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC                        ((uint16_t)0x3FFF)            </span></div><div class="line"><a name="l06506"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab5ea9e0ed17df35894fff7828c89cad"> 6506</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC0                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l06507"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83304e93d2e75c1cd8bfe7c2ec30c1c8"> 6507</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC1                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l06508"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ba1fa61fcf851188a6f16323dda1358"> 6508</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC2                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l06509"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2175f52f4308c088458f9e54a1f1354"> 6509</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC3                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l06510"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga791ac090d6a8f2c79cd72f9072aef30f"> 6510</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC4                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l06511"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb4ef2030ec70a4635ca4ac38cca76cb"> 6511</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC5                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l06512"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf015be41f803007b9d0b2f3371e3621b"> 6512</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC6                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l06513"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga206d175417e2c787b44b0734708a5c9a"> 6513</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC7                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l06514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7209f008874dadf147cb5357ee46c226"> 6514</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC8                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l06515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58b4d8fa56d898ad6bf66ba8a4e098eb"> 6515</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC9                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l06516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93162a66091ffd4829ed8265f53fe977"> 6516</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC10                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l06517"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2e0bf399ea9175123c95c7010ef527d"> 6517</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC11                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l06518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ea9e9c914052e2aecab16d57f2569d"> 6518</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC12                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l06519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf2df1f2a554fc014529da34620739bc4"> 6519</a></span>&#160;<span class="preprocessor">#define  CAN_FS1R_FSC13                      ((uint16_t)0x2000)            </span></div><div class="line"><a name="l06521"></a><span class="lineno"> 6521</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for CAN_FFA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06522"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16fa4bf13579d29b57f7602489d043fe"> 6522</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA                       ((uint16_t)0x3FFF)            </span></div><div class="line"><a name="l06523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b1a0f95bac4fed1a801da0cdbf2a833"> 6523</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA0                      ((uint16_t)0x0001)            </span></div><div class="line"><a name="l06524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba35e135e17431de861e57b550421386"> 6524</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA1                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l06525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b64393197f5cd0bd6e4853828a98065"> 6525</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA2                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l06526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga111ce1e4500e2c0f543128dddbe941e9"> 6526</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA3                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l06527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a824c777e7fea25f580bc313ed2ece6"> 6527</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA4                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l06528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabd571c9c746225e9b856ce3a46c3bb2f"> 6528</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA5                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l06529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2afec157fe9684f1fa4b4401500f035"> 6529</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA6                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l06530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d70e150cfd4866ea6b0a264ad45f51b"> 6530</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA7                      ((uint16_t)0x0080)            </span></div><div class="line"><a name="l06531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafa802583aa70aadeb46366ff98eccaf1"> 6531</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA8                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l06532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee7da4c7e42fa7576d965c4bf94c089"> 6532</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA9                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l06533"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ac0384eab9b0cfdb491a960279fc438"> 6533</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA10                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l06534"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd7e79ab503ec5143b5848edac71817"> 6534</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA11                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l06535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7873f1526050f5e666c22fb6a7e68b65"> 6535</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA12                     ((uint16_t)0x1000)            </span></div><div class="line"><a name="l06536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac74339b69a2e6f67df9b6e136089c0ee"> 6536</a></span>&#160;<span class="preprocessor">#define  CAN_FFA1R_FFA13                     ((uint16_t)0x2000)            </span></div><div class="line"><a name="l06538"></a><span class="lineno"> 6538</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_FA1R register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa571445875b08a9514e1d1b410a93ebd"> 6539</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT                       ((uint16_t)0x3FFF)            </span></div><div class="line"><a name="l06540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3ec1e2f9b9ccf2b4869cdf7c7328e60"> 6540</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT0                      ((uint16_t)0x0001)            </span></div><div class="line"><a name="l06541"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2457026460aecb52dba7ea17237b4dbe"> 6541</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT1                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l06542"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66354c26d0252cc86729365b315a69ee"> 6542</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT2                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l06543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga087dc5f2bdfe084eb98d2a0d06a29f1d"> 6543</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT3                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l06544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c46367b7e5ea831e34ba4cf824a63da"> 6544</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT4                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l06545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga548238c7babf34116fdb44b4575e2664"> 6545</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT5                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l06546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae403370a70f9ea2b6f9b449cafa6a91c"> 6546</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT6                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l06547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33e9f4334cf3bf9e7e30d5edf278a02b"> 6547</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT7                      ((uint16_t)0x0080)            </span></div><div class="line"><a name="l06548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0ccbdd2932828bfa1d68777cb595f12e"> 6548</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT8                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l06549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8e4011791e551feeae33c47ef2b6a6a"> 6549</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT9                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l06550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19696d8b702b33eafe7f18aa0c6c1955"> 6550</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT10                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l06551"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e5e3ccd4250ad2360b91ef51248a66"> 6551</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT11                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l06552"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae78ec392640f05b20a7c6877983588ae"> 6552</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT12                     ((uint16_t)0x1000)            </span></div><div class="line"><a name="l06553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa722eeef87f8a3f58ebfcb531645cc05"> 6553</a></span>&#160;<span class="preprocessor">#define  CAN_FA1R_FACT13                     ((uint16_t)0x2000)            </span></div><div class="line"><a name="l06555"></a><span class="lineno"> 6555</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga38014ea45b62975627f8e222390f6819"> 6556</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06557"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e01c05df79304035c7aab1c7295bf3f"> 6557</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06558"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga083282146d4db7f757fef86cf302eded"> 6558</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a1adc2e4e550a38649a2bfd3662680"> 6559</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06560"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0bfa15bf30fefb21f351228cde87981"> 6560</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06561"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5381c154ba89611bf4381657305ecb85"> 6561</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae224160853946732608f00ad008a6b1a"> 6562</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06563"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c44034b5f42fa8250dbb8e46bc83eb"> 6563</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06564"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga465e092af3e73882f9eaffad13f36dea"> 6564</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1cb7ff6d513fec365eb5a830c3746f0"> 6565</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06566"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b8a688856ca6b53417948f79932534d"> 6566</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72b81011a2d626ac398a387c89055935"> 6567</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac178a6710aeb6c58f725dd7f00af5d5a"> 6568</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8aee1182bef65da056242c4ed49dd0ef"> 6569</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06570"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe16c95f454da44949977e4225590658"> 6570</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb07dca9fddf64a3476f25f227e33e1f"> 6571</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06572"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf019423a4b07e564dfe917b859e68e80"> 6572</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ee508d40637a9d558d2ab85753395bd"> 6573</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827a459cd51a193d571a16e1d38fac22"> 6574</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ecfbfd6f5e129d690f1cb62ee344d78"> 6575</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06576"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a0568e276f245e1f167e673a1f5b92e"> 6576</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb71599bae1e35e750524708ac5824f1"> 6577</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06578"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7589f9a62f9f5406934266820a265f3a"> 6578</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a0db2ff3fcf3ecd929d61e548905685"> 6579</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2161321c3b0857a9ca07bc45ac9cd1be"> 6580</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa85c1d5ccfd6241059822a3aadc1053d"> 6581</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06582"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d82ba565f065b4dec733d002c02498b"> 6582</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199d63d7155cb5212982d4902e31e70c"> 6583</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac82d92ad6fb51b340e8a52da903e1009"> 6584</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06585"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa0a651933135336bc14baa3e0a56ab1"> 6585</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06586"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad2a1d8bb83dfcd9f13d25e8ed098b54"> 6586</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c9745bc78a65538cbe0fb0d09911554"> 6587</a></span>&#160;<span class="preprocessor">#define  CAN_F0R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06589"></a><span class="lineno"> 6589</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06590"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf74bbd84aff2eb3891f6f6d0c418793c"> 6590</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06591"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2cb33663f4220e5a0d416cbddcec193"> 6591</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06592"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga86d75200e9ead1afbe88add086ac4bb4"> 6592</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06593"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4dbe3b567fca94f5d5e4c877e0383d4"> 6593</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06594"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab74c1e5fba0af06b783289d56a8d743a"> 6594</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06595"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga163dda15630c6f057bac420a8cb393d8"> 6595</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06596"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd27041e24d500c940abed9aaa53910d"> 6596</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06597"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadfffc15f309b85cc3abd7439ea4b8c6"> 6597</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf2588b13464de27f12768d33a75d2ba"> 6598</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga979839e5c63f94eb294a09b74f5c09bf"> 6599</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f049fa606d557a8a468747c6d285357"> 6600</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43409866ee9e6ea1712f50679a4bb212"> 6601</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f86fb2f2080f513d8392d389cdaa1fd"> 6602</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c1b7aeeb196a6564b2b3f049590520e"> 6603</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45bad406315318f9cecb0c783ac7218d"> 6604</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b105deaf668c0e04950be0de975bcde"> 6605</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84fabcf9736d7ef78587ff63cb6b1373"> 6606</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga966d41aca2269fd8cb6830dbbd176140"> 6607</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a53cd0cf8722dc63b8ff26d4b0fa0f7"> 6608</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fb64b2b59f73045b3ead12ab1211b4b"> 6609</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad558faeeeaf748bdface31d4bd3ed5b6"> 6610</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab16bc53f206b1f318e5fe8c248294fec"> 6611</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06612"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42841c82744146dc70e8e679b5904e02"> 6612</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06613"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1f961b642e42faaaf495c9ec099c128"> 6613</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96670686c71a15631ec2f772973dd7d5"> 6614</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa2d8b1a30c3a6ae1f75369abc445ab7d"> 6615</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf027c958889ab93acfb1b86988269874"> 6616</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32400e283bc0037da21f0c913bb860b6"> 6617</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb0467d664f27b3ca8ef4ad220593c46"> 6618</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c3e3090ab67a54830be208a628efd8f"> 6619</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85034e026be1af5e45e5d15537449e6d"> 6620</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06621"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ddfc083d58a190057fb67e4eb31136b"> 6621</a></span>&#160;<span class="preprocessor">#define  CAN_F1R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06623"></a><span class="lineno"> 6623</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf17f4c3e553020ee893415796bd29d84"> 6624</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae97de172023462e5f40d4b420209809b"> 6625</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23008ac61893eb6a65ab9041c53a84ee"> 6626</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06627"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad559580b386d0c621a6bf7292c706e36"> 6627</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06628"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e52ca421788d68f3edb9a52434374dd"> 6628</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96a97a9711a0a53a7ee18907e95d8887"> 6629</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f73f1bd0d3246f27d7a91a620fb3cc7"> 6630</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06631"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga72bf4a6050af614eb1ac85c76feb95cc"> 6631</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad484c083bc2023deda5840facc549908"> 6632</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0e05e4824f05e2cf12b3d0a0b7f319"> 6633</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga022da7a86e8174aff1054eb1aef2c73c"> 6634</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedf715fa1ef43c8461408944e4aecec7"> 6635</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47960a79c582cbc9bfef85c411a2be94"> 6636</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8c6e3cf3a4d1e9d722e820a3a0c1b6a"> 6637</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421a366074fb422686461a92abd1259e"> 6638</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga178a0308db954b97818401be1f28a990"> 6639</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab60aef7e45f8d12777032321a33cdb38"> 6640</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0483dac5b6986246a3ba106fbeb8e3bd"> 6641</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06642"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga259b472c9c9f158e1701c8b8d5a940b9"> 6642</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23db612c79422bee815e437d6aaf5a6c"> 6643</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06644"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef9a469e877bfa29f4edb66730c43d43"> 6644</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06645"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4edc4a54cc13f63afe8dbe3aa37776a5"> 6645</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga169f5fb3dd35ae2b048c8c05c3e202d7"> 6646</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0073b206235b3c33a9b831e5027e3bf0"> 6647</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06648"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga459caea38417d17c042e52ba38eb3c1b"> 6648</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06649"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0da8cd8657f6e67f1d86fc9f695bb4e"> 6649</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c9ae7f2eca3db813737c49d49f2b08"> 6650</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06651"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d6b6c109e359e3d2a07e6626c2b4aff"> 6651</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06652"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c4d05997d8930291c8ab2bb19545714"> 6652</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5431f98aafd2a7f8158a335d65ebea1"> 6653</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad79345a758898023543bd5384be09758"> 6654</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaada8442f47c1fffb00c13e404d036122"> 6655</a></span>&#160;<span class="preprocessor">#define  CAN_F2R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06657"></a><span class="lineno"> 6657</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bc065319a9862c1f5ca7326b790ef53"> 6658</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42e636521c72a20aa8380fe4fe150b91"> 6659</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217f5b77e4fefb2d1135187ee2b5bbf2"> 6660</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7693dcf6c0011bbeb19e0413a5ce1f56"> 6661</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bffde5d3e1e2e75f4facc98903620f7"> 6662</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30ccdfd3676f314e749cc205ffcfe1cf"> 6663</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b2aa80397b4961a33b41303aa348ea1"> 6664</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b7072c9b829c7df660eb2dea05ee8d8"> 6665</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad016208d1aa9008aaba9a887a1e8b6fa"> 6666</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06667"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad4f4f0d2b56860e36f7777ab397e8609"> 6667</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06668"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadcfc2559b456c3af3804a22e0fb5c50d"> 6668</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7df8031e3a2f661b45fdbde58a26c6b6"> 6669</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c6baa9ac6a1cdd55c2d51ee40cf8f2d"> 6670</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95fc8c778ffa6deac5a202985fdd98ae"> 6671</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0c4a4998f2ddc12771da116b1c20d765"> 6672</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5fb6157fc48147e6c74ed348d156bfa1"> 6673</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaadcf2a14e752519bf8a90129fb9d42b1"> 6674</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47c5296c991b481548302478df85e477"> 6675</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657b8cda94fd736a4831ab4086ae746f"> 6676</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06677"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga435edc4b2055ac2d1c3ce616a9c1b236"> 6677</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06678"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa508de7087eb832ecaf353a4b6821ef"> 6678</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga643ceb9293665b8307e63ae0e1700d91"> 6679</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91f5887e884fcf423d680798f4e372bb"> 6680</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6adc9c7706f39f7c33760fe6b8c5d17e"> 6681</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06682"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7581186f0241f6db9f63a0a0db22919"> 6682</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06683"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43b4c084e802398ad265ceb69cfd7519"> 6683</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade732503a8d41e3f1bb338a2a8103bd2"> 6684</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06685"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7539a7f651425a757a549205544e508c"> 6685</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06686"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ec25e4ba3ebaf53780e2b8da63e4a3b"> 6686</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06687"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae8268be8b5477f813c165e851acd41a2"> 6687</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06688"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga494ad7f35d8552b8494379916a987074"> 6688</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06689"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga15bbe0d2d24dc95e10156c2541feb4c4"> 6689</a></span>&#160;<span class="preprocessor">#define  CAN_F3R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06691"></a><span class="lineno"> 6691</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06692"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0eb0d4d21c082c8381271ab146431993"> 6692</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91922c78bf92f051b8e8abbf9cc1f6e9"> 6693</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae56f77f869114e69525353f96004f955"> 6694</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga951a8213e55b01ecedcef870c85841e7"> 6695</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga453f90cdd0b520b7d65e19af3868d4ec"> 6696</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace348ba56c1f9676e5b605a6fe0cd52e"> 6697</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99d36b50a16c38b2006fdba4683ddd9"> 6698</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5d61ae4af9acc61476493b640cfb4745"> 6699</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89ded00ec0b6c0918b019457d6cf43f5"> 6700</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac658a1ced873fd9dff54833d8c413536"> 6701</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad06bc748776a78f008895be9e0cc7a1d"> 6702</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06703"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf612f239dcf45bd933136a5c8c5909f9"> 6703</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06704"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6dc611a52acf6dfa1df7ebf867bc7e2f"> 6704</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1736bc2808a37aa82358fe1c36c963a6"> 6705</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06706"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d7ec466bbf196a41f6da2a7b506675d"> 6706</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06707"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad30ff7e7b0c0f7e56821ecbcd6fcc23c"> 6707</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga199bd29b6f3ff56150a9dcd71c8ea13f"> 6708</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga893837534cbc7a043fa995de4619e2da"> 6709</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06710"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga551e80c41958417cbcf1d0c53e4947a3"> 6710</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06711"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80d9a946bd39dae4b0a862cf21f262ed"> 6711</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5646609987ce174cf3b94bb4538172f4"> 6712</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga356faa77de97c61e9b5f6b763173a987"> 6713</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6b246b3df35cc1db06e8c809137562f"> 6714</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4882da3ee5be3aed3d5eb46923859674"> 6715</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e178aa8c6f98a866aaae511b9da86c8"> 6716</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a5ca327060530761d71362d39b2d364"> 6717</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeabe4836aed74af4adba72b2c7684a6e"> 6718</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8e7d74919e74723f7df71357cc994a"> 6719</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2b2b9bd5b397e58d57fb379546110b"> 6720</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb165ede225dc35a825647e5efcab437"> 6721</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7898b1f422424fd7fc0896b908748e7c"> 6722</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92d7e6a44e87911e9cc14f6bff854fa2"> 6723</a></span>&#160;<span class="preprocessor">#define  CAN_F4R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06725"></a><span class="lineno"> 6725</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5cdf98e317662e286ad2a3344ee516df"> 6726</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06727"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac814c424ed2ccc11645da6e62f3fb81"> 6727</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06728"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b0af1936dd43bd319614e3298fd28d1"> 6728</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga013f84e3f3f0e148d3a9a071ccbf6738"> 6729</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7cfc330921811d76ed6476d6935e84e7"> 6730</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf9aebaa8e61198240c1564ce73acb1d2"> 6731</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea331fb6273fda80a8f5a3dc8eaf6f4"> 6732</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc7dfaacfba6a42a17b16281f690f952"> 6733</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba0938e0f55773406fd59c2a0bd7c46e"> 6734</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9715c4445159d0068172309092e574e3"> 6735</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06736"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae7de15e73395473569a447023dae53c4"> 6736</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39b60e0befdf681694bc4123b4b7f7bd"> 6737</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bc4598d0d603c802b7140f967d84e5c"> 6738</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8b4439ac4bc79ff74d21060ff533b12"> 6739</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06740"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d117ee64d9c1673f22f12f24bd481a4"> 6740</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf761c448bf29c4d93f4c2a75981fa049"> 6741</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06742"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga87543e5b7c48580ca9925402ab6ca5a7"> 6742</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06743"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b9c39ec4649cd68a540c88c3c64d506"> 6743</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4992301536d388de215273769708b843"> 6744</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21c0b793d7aff03497a95d5c6528ab2"> 6745</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf1c4c5d06a9da5f853aaede3470b07f4"> 6746</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91214f1f7dbb4b75b0c425624640fd76"> 6747</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b24151a68c59fe0f3aa15e498fdc739"> 6748</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadea89ef2e5c3dafae174b671c8e083d2"> 6749</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2acccf9ab5708116cd888f2d65da54cc"> 6750</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c0b9425117a2409b61032a9c746c2b5"> 6751</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a0d31d96e75ea32299e78845f584632"> 6752</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5db4ad8b19580b895356fff66bb6be"> 6753</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4acec834c3eaf55af5e745d6988ddc1e"> 6754</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923a0086ada8e09a9202338b588f27d1"> 6755</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06756"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga840d2b3f751753e9d21b2e23506e6995"> 6756</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06757"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8d28066798958e5730a95353690bcd0"> 6757</a></span>&#160;<span class="preprocessor">#define  CAN_F5R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06759"></a><span class="lineno"> 6759</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacb57fe42259bd37deffe11eded640c76"> 6760</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1de288e28d5547106645ecc5b0c47f2a"> 6761</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8662caaa28aee37b2689f55400b75c"> 6762</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4ccedde67989fcbaa84cae9cae4b1eb"> 6763</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45b063b3c14fd27bd63c03f878ac6cfc"> 6764</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32f8566fab72dec6d52ad7262e67cbcc"> 6765</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8636ecdacc3ca05d69e66737b7f2e7cf"> 6766</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06767"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb555ddab4853625c9b48b24e88d0dd8"> 6767</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e7ca2d014d77152ff0e6bbb8d5fb63"> 6768</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06769"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dc5e57c209eb4d3c5ed94b3a2e897"> 6769</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06770"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa63ca9ec114f553d68e0b0d38ae57ff0"> 6770</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06771"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf3394a2675a7cb30556a40cc5b77c08"> 6771</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06772"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c9c04edb492e48619de926196ab695"> 6772</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06773"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070e91897e07ae11a9d2f60ff31e196a"> 6773</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06774"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3479321a85f1f55e24a1b56d13226a22"> 6774</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06775"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a998a2b37fde5207b286a58c115a9e8"> 6775</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06776"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891ad3d341cee397d49fc982c509f7d5"> 6776</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4a70606f1b07a6bbb5ae4fe8ad374e5"> 6777</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06778"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1542ea54030e3052c8991b249cd0e504"> 6778</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e1a7c680bcfc57c6cc521cbaa0749d6"> 6779</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fba31d938ab3492c8855c26bebfbef2"> 6780</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga556f3b08cee839e038109e604e5bba4c"> 6781</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc41162219ed6f5be1b5ae7ba328754"> 6782</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89f4fd5c28d2fd7475081b39b2b358c6"> 6783</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5eb9d0f3cad0eeea398f2ba5fd83cf2"> 6784</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3fa46e9d1fafcb3eb1189d6d43692cd"> 6785</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9168b4d12ddb654b397ce3ffb66af4c"> 6786</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga610fdf301fb1cff5af38f83b4e0c81b1"> 6787</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a3e033aae51ff31b75fb801599232f5"> 6788</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga868ae6fc3bbe273b44d250791a80df58"> 6789</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe08696e215f9e8f1605e60e4817dd8b"> 6790</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69b2dffd9969ff8658b45a7a2bb1c5ee"> 6791</a></span>&#160;<span class="preprocessor">#define  CAN_F6R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06793"></a><span class="lineno"> 6793</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2217bcc5b82de25751d3984884b0e0c1"> 6794</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf71cbdd5cbe109fde119adb86d64f0a7"> 6795</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06796"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0a7a004058a6b10b5cb3374eb82dd1d"> 6796</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06797"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2224329373b490c8dd4f0c148ef58997"> 6797</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3574ea4882319ac08e0df065bdd3566"> 6798</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f63e712a9a57dacab2874dd695254d"> 6799</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22d969f17f8a25a63cb056ee2cb622d3"> 6800</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae89ec51b51c83c108880e361caf17ac"> 6801</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06802"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga67fca99c67cab6713605e14d96a9df62"> 6802</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaacd1ef8f0870bc5a5422a6bedbb61d40"> 6803</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf56408d9914f566396d64609830e2d4f"> 6804</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65947100832111c7fb427d1982f801eb"> 6805</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06806"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga175ed9cdbbf756ec76b9c6fb1f69adff"> 6806</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91af48b8cd11f119d257311dcf2cc291"> 6807</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7108bc449a6e328748dd8d2209b83753"> 6808</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc47acac1bb59603f58d9aef661d9334"> 6809</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b07b4ebfaac9e60d6042b1bff98ec33"> 6810</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3328e95d8ae911adc0e5dd4128f8161"> 6811</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga473e4917f35772cd08b06e166d6e475e"> 6812</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf40a4dd0979fb7ffba4b4192fe6dde5f"> 6813</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5854aa102655334a6242e43c0b25aede"> 6814</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505dbdeaf89d103795046fb689b81664"> 6815</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga692f7a0bbc73be14e9d554394dceb176"> 6816</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a93f243e7acf3f749f2b6ec8ae7bc5f"> 6817</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68815c969c231268a63c8809a55bc866"> 6818</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7055881b4a6d9fe51e8dcfb99a546139"> 6819</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19ab918d9499635e8199a143833c6fdb"> 6820</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8360f2a2ba21a1b2f361d4330026edfd"> 6821</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga681e922052442801310265bab7356fc4"> 6822</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab12aa3a716a85bf96a1496ecaeae0cec"> 6823</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6774583920f7cd42976daa4cf389eff3"> 6824</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9990b9fd20bbe0ff114acace0cb47ad7"> 6825</a></span>&#160;<span class="preprocessor">#define  CAN_F7R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06827"></a><span class="lineno"> 6827</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13cd870005a4712c3a8b9675a962c642"> 6828</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49082d55960382ded8b2f7235dd3b33d"> 6829</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06830"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdb99f376b40d3933ce6a28ad31f496a"> 6830</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06831"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cd97fc37fa6ffadbb7af4f9ddf1d014"> 6831</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06832"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5842614b55172086992fc085955168d7"> 6832</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06833"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga373c77cab88912e816a6e12195bd3205"> 6833</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06834"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5937607627dd44c4fb79f9063534e2b1"> 6834</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06835"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b6765194a47f1a6d7dfbf78e0b4139c"> 6835</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06836"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa79159b413994d12b593cc4f1b23d1fa"> 6836</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06837"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b959e903cdac33f5da71aa5c7477a0d"> 6837</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab5de7f304ca7bfcb9e78c9c2d346d300"> 6838</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d5a19fa7032ef2b68e2feebd0db15e6"> 6839</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga943a685663474ed7aa509eaccbda2ffb"> 6840</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga668cb8a75c4166b5287a09ba98c8ec70"> 6841</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06842"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga84727d6a0fdcb2870529d7a371a0b660"> 6842</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb9c851eb03c49bc02f686aee490a28"> 6843</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4ccc46770c70da8546bbbcf492bcdd95"> 6844</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24b0628e89b2c27cb9e13b0492876eb"> 6845</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06846"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36b946c123c3c3f1cdbd1272db24c58b"> 6846</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06847"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab91129b8b7746111a31a968c1f1a8b19"> 6847</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19663b29868ae926896961451768d748"> 6848</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06849"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19d8c89621a78de5177481d217bb5033"> 6849</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06850"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab265fadfeb8674b869264ad25bedcac4"> 6850</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga102fdb92fecd6aa86e5dbd2fea2b2e79"> 6851</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b73f4ab4941e6d920e75f7197ed025b"> 6852</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d72a1b4728fa13d4a2a3f7478f8398b"> 6853</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06854"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5826d272442cf9b69336172a039bc439"> 6854</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06855"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacdb656881f89c0da122383403a816ce1"> 6855</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d8c536aab73553ff1913ba806be351c"> 6856</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06857"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8fb8328cdbf23c9982b769bd39a24113"> 6857</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06858"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga78861665c78657330f9fcfc17283529f"> 6858</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2fa38175302b2d91f2b45ae16c5db7"> 6859</a></span>&#160;<span class="preprocessor">#define  CAN_F8R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06861"></a><span class="lineno"> 6861</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930a17d830cb9a95a79531dac2220785"> 6862</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06863"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8671eac978ebea75e6345adbcdf78026"> 6863</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06864"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee3585fb5ee4081dffeb2a2dda1ce72f"> 6864</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807e831fafa69e9df65618de855ea186"> 6865</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddce646e28626a508b2f98c4f35148b3"> 6866</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ea72662e0243714ace5c0b48e7912f6"> 6867</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b08ddbc0bed91c6a1933e6485ded5e2"> 6868</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae21fd9c8c790d4bc229c7ccb6d99dd36"> 6869</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf1a8f02576caccfddc12f2ead734762"> 6870</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80a2594aaa275fd88225927e7115085b"> 6871</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db445a3214057317d84269116c9a3de"> 6872</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf09c1d038af593122315a878c15f608"> 6873</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12b2a29143ddf47eb1eddf76f9289cb9"> 6874</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06875"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga691bc907b71c30dffdf246c95240ac9b"> 6875</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06876"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8669ceaa46f5aecada88accedfb4dbb"> 6876</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga35e8769a1e21c4cf3714667e07201804"> 6877</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06878"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7060a1863aa5b08ce8469001d46c630"> 6878</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06879"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf015fb7231bd315f82948019dcfc725"> 6879</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02c06b01abb3414394747a7cf8eac888"> 6880</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99a1a20417252e33a4817c0530745239"> 6881</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06882"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09c0f503e2ef85b3b6332ccbca7b0251"> 6882</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacab12d06dee3d6dad5fd7c56c23c70d1"> 6883</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c72a8d17db1de69086f19579b169c04"> 6884</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4bb3ba674ec6c82ed108f6c0bfb2f854"> 6885</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaba13bd7fa1e4c2eaef3de31d933cbc10"> 6886</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa72247fe16d8f777c26726063fa43536"> 6887</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06888"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga32d7c1678449ff8f4e4b6f548ba85be4"> 6888</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06889"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678d4a0a39b379db5c2e0285782c686f"> 6889</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6033aa5f4d140dc48ddb4a777583163c"> 6890</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06891"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fda159c684d7361094da1883473b544"> 6891</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06892"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83cf4080564c51a0123b97840576c0ab"> 6892</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06893"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga127c155bc5c5236f04cfdcf96ff66cc5"> 6893</a></span>&#160;<span class="preprocessor">#define  CAN_F9R1_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06895"></a><span class="lineno"> 6895</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d5b5b7bc147da430d9c8fbe03679ca3"> 6896</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06897"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ed7be0180fd7096f10cfde27261ecc9"> 6897</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06898"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad099442eb6b71912a81d1f6fccbaec0a"> 6898</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4024c53b7b0cec550baed99ae92e3465"> 6899</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1859eaac9ae1220c752218e5ad526179"> 6900</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06901"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5683dc25f0aae9a802a5f57c88bec856"> 6901</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06902"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae83dd9ce8a2c7917e278ce4755f8f43e"> 6902</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93ad070c9f5abca3c9b9095e3a13db9c"> 6903</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd32db3ffec3536cd842e17c34c210d9"> 6904</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06905"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85673ce7a92ae8ca9a13ed2fb5574a76"> 6905</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06906"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6d525825fe4bfc1d4ffccc21ab89a3fa"> 6906</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga33336e283eeee9b77f1f289d77f2304e"> 6907</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf74ee01e72b3de69d6e8fcc092f7461"> 6908</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06909"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8ee416ff22b47bb289bab34afbc74f19"> 6909</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06910"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97a8d8586c64910b0f6c09fef44c4ea7"> 6910</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e8e43adc56ba1e593b97e062c79075"> 6911</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa64a0b16c073b51cb5e90b94c638fd95"> 6912</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06913"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65f5cc396cfcf3bad71a71326e64f7d9"> 6913</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06914"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga424940f535aa9a1520e25df53673d01f"> 6914</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga166a4035770c58147d583c3dc571d10a"> 6915</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga302214ece439e8913b47949bd07d118a"> 6916</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06917"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9abe6ae1dcb2bd140e7e28d37fd8abb"> 6917</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06918"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99063956b41c4dcf6c78cc29305b1cd1"> 6918</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81ae64786c3a83bdd21cf72c560c7c1e"> 6919</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f9083faf8395701c892814694b45d2c"> 6920</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06921"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaeb6942affe306b407940fdf01534e4a"> 6921</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06922"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e4ee946a9614316f666852bc266c1f7"> 6922</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99153cddc8fc7e846fcc44383936541f"> 6923</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e2ba1740577246368e60d94fd3d7c69"> 6924</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06925"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca062686821fba26a0e5e5b0a6c5b855"> 6925</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06926"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8981f420ef4c8fe1976a09f27a9c13f1"> 6926</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06927"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0424bf38917058b166a8bfd861d22b40"> 6927</a></span>&#160;<span class="preprocessor">#define  CAN_F10R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06929"></a><span class="lineno"> 6929</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06930"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad059cc9b2fe5634b9330b44c37dadf06"> 6930</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06931"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad74b116cda63fcd1a662c4de835616e7"> 6931</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06932"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e05bb0c2a5bdcebb974f7dd409724bc"> 6932</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06933"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17242aed4365034dc660ef9e8b9f1bf"> 6933</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06934"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450dbed19882423d70ed7606aada2453"> 6934</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06935"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7ace73f2d3db1e2a1e55257d210fa04"> 6935</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06936"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1459d395a3b08a948c3f5002e0914516"> 6936</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06937"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30fc2236c2a18b7cb6e493fad36d8efe"> 6937</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06938"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74ab4a6f6b5a751acda410e0c39b87af"> 6938</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06939"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e69f7001534264fd027371fa188ac52"> 6939</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06940"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e858dd29f741910c8ed8c512cae81b1"> 6940</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06941"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ba167c6cd5bc080065430e24c3a866"> 6941</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06942"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4629ab1e8632c82f3fb2648a574963b1"> 6942</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06943"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga833c408a165cc4ac87a242c08d4ba9b9"> 6943</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06944"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabfecd6bbe1a15cd341942d1840b476cc"> 6944</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06945"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf50e1747d1d9369b7b22c5d591ae82b9"> 6945</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06946"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga603d63333a621594a15696cb03f59eeb"> 6946</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06947"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb361a00177e6aa2ee19aa5a2d1781aa"> 6947</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06948"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf111110e0f5dbda31962f7732e3480c7"> 6948</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06949"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf2c4828b07b2b315d27b382818de285"> 6949</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06950"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afa52941bb68a03ec9804b817d5a90e"> 6950</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06951"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac042471dbcb1a32ce161f38a144ac5aa"> 6951</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06952"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac46f233c9692cb2a2e246daf6547a38"> 6952</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06953"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8b379e3832482f2b18f01713d3338d5"> 6953</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06954"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60eabd8db9ec6b439d60dbc2374ce84d"> 6954</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06955"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga351a183cfab10d3daab415c85cc16203"> 6955</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06956"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb854a85c7a575a45cdade37efb4edee"> 6956</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06957"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga131776c359f81500d3d2a97535d7e718"> 6957</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06958"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga680d7e4c7ebc431a8c72c00e9f110563"> 6958</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06959"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c1fa00ee18804c169541d18995dc3c1"> 6959</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06960"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec35d8d1097816c5ef8e28ff61469669"> 6960</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06961"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga96180b8c64aabd33f016fb97ba152f07"> 6961</a></span>&#160;<span class="preprocessor">#define  CAN_F11R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06963"></a><span class="lineno"> 6963</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06964"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccbe3637fb55f28496ca7f692a69f6ca"> 6964</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06965"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae625d21947ae82cc3509b06363ad0635"> 6965</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l06966"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9de7cc313f2b6b16a564b13b1bc30157"> 6966</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l06967"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac039cc1ce2281cf10be62cbc44748f5f"> 6967</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l06968"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc3a35b6f6b3a46c176398ec322fd6fb"> 6968</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l06969"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d005c10fe75169336104c3155294000"> 6969</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l06970"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51256bfed734a95da3e7880e279432bf"> 6970</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l06971"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c967f124b03968372d801e1393fa209"> 6971</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l06972"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga592f9953deeb56888144c72060d04e24"> 6972</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l06973"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d1613eac2aaeafda711cf3308ccd44c"> 6973</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l06974"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b8594ab0c5d9124accd2d6ca85cf4bd"> 6974</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l06975"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4025ed76892f23e5a63d0d8ac6a2be5f"> 6975</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l06976"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e2e318cc14828c118bd40d982922e14"> 6976</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l06977"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e0ff698b5e9f3f99a421166611b041d"> 6977</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l06978"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b0666538a7646ddc0fcd882a261f5d9"> 6978</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l06979"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga846d84b3d53e305b093198379f442528"> 6979</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l06980"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad7940c0898c2ef1d9f829bf1b6b5fcf3"> 6980</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l06981"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6bdc7bd4dbad1f8e3bb622343bd7c522"> 6981</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l06982"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c870a6fbae41b4f1c6d66ab690789d6"> 6982</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l06983"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09e179b38460e47b81616c46a5f356f8"> 6983</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l06984"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42e298d4d97c98cc5149bc552a598fa"> 6984</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l06985"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga318e2a6ae62d5172dcdb45e011d5e0c4"> 6985</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l06986"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga90e95cb0020289335acd5d7f4b62a880"> 6986</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l06987"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e2720e18fdff00c9fb75d5136e485dc"> 6987</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l06988"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae4a87123ae5ff76992162152fbb4c92a"> 6988</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l06989"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9582717e16455f97c7dff65f7beadd6e"> 6989</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l06990"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf15e362beb5a3b733c08c8c2ab81efcb"> 6990</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l06991"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d600a7a39c7069c216db511d3a5d866"> 6991</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l06992"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9a6addc248c6db2118d1ce6e049d331"> 6992</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l06993"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31d3a46845cd9ca6670472aae2aa2ebe"> 6993</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l06994"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa06596dcbb545fbeea2ec20f629d9555"> 6994</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l06995"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac441b11b1be9b3608b9a09c2b8069722"> 6995</a></span>&#160;<span class="preprocessor">#define  CAN_F12R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l06997"></a><span class="lineno"> 6997</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l06998"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20d063950ad122a1965527a17d93c37"> 6998</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l06999"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf60decd61c8a8dc9e4342de8ad67ea76"> 6999</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07000"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7863b3af06385d0e9037c57a5d2091e2"> 7000</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07001"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga043282b30813ce88dbdb320936ff6aca"> 7001</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07002"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3bbc9e9866f20d9d2f3cea1c6777c673"> 7002</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07003"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga885b36e017b013ab6deedd91d9ac2c66"> 7003</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07004"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa389b53582e5cacf326fff4512626d68"> 7004</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07005"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad09b75feeda08b16962db7da6a32dc9b"> 7005</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07006"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaba75675c019979882ecd8c6ef82d7a4"> 7006</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07007"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac579473f666edec0e0fcce278b642a9d"> 7007</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07008"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14640c225c434428ef1870f462eb9bbd"> 7008</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07009"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8c9f5879cc4e31fe2e63f82febbc69"> 7009</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07010"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e0e3cfe033bb34f62312cfe47d1b84a"> 7010</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07011"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93d91a28c1ffca3f72f10e0b44040791"> 7011</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07012"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga355b438a5abccec89e13bdd00206b36f"> 7012</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07013"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89b23d147d2c040eb2317633b3ef46da"> 7013</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07014"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d184cd46306fe24b46087a90e8f8f2"> 7014</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07015"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga151a0e903046edc92bddcd0ef4a23449"> 7015</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07016"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9e95e6d0d060fb2cfdf31e1b5fdfe3de"> 7016</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07017"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e0fb1cf032c57f954dd2679a05f8115"> 7017</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07018"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb775bb1ded6a8f55f2a0849bec2eeac"> 7018</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07019"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8743dfb60255d98911ea66605efd3b2f"> 7019</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07020"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga54b067c38f3be3ad6041ea12fec15700"> 7020</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07021"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga00fe1942d9a8767a76f139bd74eafea0"> 7021</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07022"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga05db1c0a2e6e051d616b59f386dc7b1e"> 7022</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07023"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66dd0da9fd8ef27b30f1ad56a9982caf"> 7023</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07024"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b8381bc6ce5ab107cc1a92e565387a"> 7024</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07025"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91c99de5ae099ecdee50ebd62e552df5"> 7025</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07026"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga83713f9e2c3c90f001ab378d9ca1f488"> 7026</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07027"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga050fb1e9555d0d24f81682e194677684"> 7027</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07028"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga761164856a25bc246396c7c82fdeb447"> 7028</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07029"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a750d71e94876d2f6e73a0e8b7217b2"> 7029</a></span>&#160;<span class="preprocessor">#define  CAN_F13R1_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07031"></a><span class="lineno"> 7031</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F0R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07032"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34282ddec559ecea4b613f2430334237"> 7032</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07033"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f23fc3814e0eb6af35c01e22c5dc6a7"> 7033</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07034"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ee32b6ec44d763b4364fa032d3439c"> 7034</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07035"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7867b1d377088c63cdcc615932101997"> 7035</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07036"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37fc5c9115eb669f1ac493b1c7296250"> 7036</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07037"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae04b27aad09a3027f20a4eb48884c463"> 7037</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07038"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae58d87c9513c11593041c3d43b955e8b"> 7038</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07039"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga03a6328d408b8015bb472c76f96a4dd8"> 7039</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07040"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga92fd1acf48665f966b670a0457456deb"> 7040</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07041"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa853cff5493c4e857b7bb1ad28678ed4"> 7041</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07042"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa43bba65dd777c71e07130fde3fa6216"> 7042</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07043"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9077b9c35c6721d2a0e090a42af0eaaf"> 7043</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07044"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23af8df7d4e843a6e196b1542421ef45"> 7044</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07045"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fe7776af3adce7d203aeb16d55d86d4"> 7045</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07046"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81168efb90a776e44a96d1fe5e3b88c3"> 7046</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07047"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9708e7cde70a19e8e8fa33291e1b9d5"> 7047</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07048"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2f2154c3030cebcfc3f1e4aed74fbf1"> 7048</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07049"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae87c14b75911aa0a9d0349d02d342711"> 7049</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07050"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6fd7859cfc05300f68b175f520ddc31e"> 7050</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07051"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaea36db8fcada46357137efeea256457"> 7051</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07052"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57872dcfea1f8a56170640842edf9c1a"> 7052</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07053"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc01e7f26d0e85da93ca78d0d71a4fed"> 7053</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07054"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07d8c3c8c3eb3c97b5979388c548e2fc"> 7054</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07055"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade31bd75624afeaef9b5ab45a5057db9"> 7055</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07056"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa78ff8fcfe0f14655aaf94ecc92d7532"> 7056</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07057"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaad577ebd9a8cedd1b8b13d5a41d2fbab"> 7057</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07058"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab814105bcd2a2c636c26197b21ead2b0"> 7058</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07059"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea82daeaa71ecddb187613df9517e51c"> 7059</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07060"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5036edf5bd310e5e06f3ea5cb818a2"> 7060</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07061"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c2db96ddbcfa1b838c283e20ca554b"> 7061</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07062"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5afb46a2d4ccb3f28e8579b26e2b2e2e"> 7062</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07063"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1ace83e798931f35c123507e1ef59fbb"> 7063</a></span>&#160;<span class="preprocessor">#define  CAN_F0R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07065"></a><span class="lineno"> 7065</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F1R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07066"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ea3c5d8ab8962d9cd0e2b067167d3d4"> 7066</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07067"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacfa5449488e7330d8f11f75fcf3e75cd"> 7067</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07068"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe49a3e224459f1bd9b3279ebfa8803b"> 7068</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07069"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77cf2217ec29e2043bada827249dedd5"> 7069</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07070"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf35643f0148ed0f93e3ba52e95a4cf6b"> 7070</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07071"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae08798adabd9cc0fb2b07eaff6444878"> 7071</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07072"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06659c9a418d7f4a8729d87bc397be23"> 7072</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07073"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36bb9ca8dadd6714052f8d31cb01cb7b"> 7073</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07074"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d400044261146be3deb722d9cf3d5c1"> 7074</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07075"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab3e5769ea8faaed16c6cb2ce979d28a9"> 7075</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07076"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga915236a6b5081c2c30bd4d49144bc463"> 7076</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07077"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabf1aa2e62d4eede199196f81795d309c"> 7077</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07078"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7db0ae3dcaab35e4c496c8a800b5c994"> 7078</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07079"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga02cdb71c56a5d9994ecd2dee668c7184"> 7079</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07080"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac66691ca840db6c861460d311a942a87"> 7080</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07081"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcdd57022e26859db1f81f2df08c8725"> 7081</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07082"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga211795b36769a0b87044f0d82a7a72b1"> 7082</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07083"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc8c427731f33c76fad0873bb29a4b4c"> 7083</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07084"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10a3e6be9968b8007562e7afe6b3b342"> 7084</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07085"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4aac6ab4bd4cdeecbe621adf1d11b95a"> 7085</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07086"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30140ced3da0d0a526c4f4f5881987c1"> 7086</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07087"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49f36aec2e851ed18c5a382a0708bbcb"> 7087</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07088"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ccab06a8a97616a2fc3e026f36351d"> 7088</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07089"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa408889ff6478d6558d4c53c9114bde"> 7089</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07090"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga032dd8dc11aa9013cc0e824e31932951"> 7090</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07091"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76f29020524ec6403a40de4e260a2ea8"> 7091</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07092"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0bb51cd27fea671be51a59ce7a83008e"> 7092</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07093"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga085c38b511aa4895b6c939a06070c916"> 7093</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07094"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe299378c771da8d7d8e72a6f6e41f7f"> 7094</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07095"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaabc8bef79b09bcfcb0df6ba467ed906b"> 7095</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07096"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc4aba2c95f27229987d9eb4cda9890c"> 7096</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07097"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21cbfc217d67062d265753964c871065"> 7097</a></span>&#160;<span class="preprocessor">#define  CAN_F1R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07099"></a><span class="lineno"> 7099</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F2R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07100"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga36964e4bf6aa10467b3d95781da56814"> 7100</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07101"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d0541eb1a4f8ae0afe429ac0757de6a"> 7101</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07102"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga14fd5aff8767df509b396190ddf7fa28"> 7102</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07103"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7283e2a71983078144fa9a8e5ae563a9"> 7103</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07104"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeba1324d32b084c477a0ece7b904a4cd"> 7104</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07105"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1a367cf9f2f7e604e9f5e30b5ed30779"> 7105</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07106"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b92ac9785e2f7c890130e9b7d792c79"> 7106</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07107"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac969a33d20353d5cd7fb317f5fa71138"> 7107</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07108"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeaac84fa5eec0173c531e9940327f86"> 7108</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07109"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga532413ea309fa031e65397a5b31ac92c"> 7109</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07110"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga360e02860472400a9000ef2fc8ba7bb1"> 7110</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07111"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c917a5b5e1a010229caaa5b3a41d7a6"> 7111</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07112"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0956873246e63b41c0a640bc8d117319"> 7112</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07113"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53202218de27d073d577c27427fe0cbe"> 7113</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07114"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga960a1ffd4b153168494d91df69e30742"> 7114</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07115"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafc81e9ab9ab926d1ca30c5b6060a126b"> 7115</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07116"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa5f9a5279398454a3a2493b3e1783f52"> 7116</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07117"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0275ec7527a223a33289118f9e0a2edd"> 7117</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07118"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34028a240868ca7dd365ce98e31e84ca"> 7118</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07119"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga807cfa122b6c74d85fdab233dd9ed502"> 7119</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07120"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1187f1ab7514c90af34b44eff80858fa"> 7120</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07121"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacecb18e779a44989b724901f6c2af84f"> 7121</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07122"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f2a6017895d8d139dcbc3d0e6e69e69"> 7122</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07123"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaceff2f283cbd4935ec5d45ceaa18efe0"> 7123</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07124"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3086667a209f91ed6d6b496b83111044"> 7124</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07125"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8c7b240bb0dd2a3ec8b6c4c25af7ba"> 7125</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07126"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51498379a1e3b81a83bf8d164c4f7e5e"> 7126</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07127"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1f78e7c530a3ef26d44b9353fa9ee36"> 7127</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07128"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7e30d0e50fca346ca8cb427a6c85f9dc"> 7128</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07129"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77586d252cad5a0a866b1d9deb6835ba"> 7129</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07130"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a10903e507b35b7425b3ae98a8c6800"> 7130</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07131"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac34bca92730b6f7cd0de8af1a2d0014f"> 7131</a></span>&#160;<span class="preprocessor">#define  CAN_F2R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07133"></a><span class="lineno"> 7133</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F3R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07134"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga46730b7e64aa771087b6c9d5deb273e1"> 7134</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07135"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeb12b61624912b90382a4ad95281e7f4"> 7135</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07136"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6621759dddc575c01f5bbaab43d1f04e"> 7136</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07137"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga29d052fc2597171767d8cf5d72388ad5"> 7137</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07138"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga731e9949d77054ba176340652083ad46"> 7138</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07139"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93c52f51fe9eefe7f0cf094522a592b6"> 7139</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07140"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad675c2d3f72d8bc42e0f3088ddbcc3c9"> 7140</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07141"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1734cf6a5a72d403cd043eb704246c85"> 7141</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07142"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d82554ce38567e44cd87ed99175928"> 7142</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07143"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga505f85fadba4397e6d9a241bbc9229bc"> 7143</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07144"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb635843951fb42ffeb776d8564d7e14"> 7144</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07145"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5db557239646008004286de15847ced4"> 7145</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07146"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga118b2044dae4c93c66aaa4f28c5b695c"> 7146</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07147"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c041a2b8162a8055a1894d0a0b3d682"> 7147</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07148"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb6e0947fcb7594d12dcbca38d60c9f8"> 7148</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07149"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1dae8addc6fa59e824e1a67fc8c91ddd"> 7149</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07150"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga992795c5e0b3b8a8c5d4d6e9eceb7366"> 7150</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07151"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1637eff70416eb85d5d2a54e1f5d412e"> 7151</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07152"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7bbfdfa29b84ea60e67d41f775c6ffc6"> 7152</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07153"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga827747e8cc66e4dcd22498c59e45c776"> 7153</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07154"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe0bb6919615ec6311e8c39f62bca618"> 7154</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07155"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3c3e4716d3e52ec99451a942dceb59de"> 7155</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07156"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaffefb44a948d36dcd94248f63aa68d2b"> 7156</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07157"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79ce25d44a38f520b4a93384d6f5ac40"> 7157</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07158"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3fe1ced752dc811f9418181275c8c3fe"> 7158</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07159"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fb2f469246193f6fc9e4ade42192d28"> 7159</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07160"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae85be7f7d7a9ddb8a60edb30d2a5727"> 7160</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07161"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga850c21b26100c68b9cb57608c0249543"> 7161</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07162"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga82ec6ad2ad1b6115496adcb3e66fae25"> 7162</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07163"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4fa34cc998edfdd1b3db93395ee6500"> 7163</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07164"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f4fea5ecec28e7f47647067b75cb24e"> 7164</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07165"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58a154f4d0cb787f23429b3f7cf70fd6"> 7165</a></span>&#160;<span class="preprocessor">#define  CAN_F3R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07167"></a><span class="lineno"> 7167</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F4R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07168"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97250d3eed2504846f39c50dce71c9d0"> 7168</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07169"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga145e11678ee6062df5164894ad8f80b1"> 7169</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07170"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d19193baf5412ec2e38822d062196b8"> 7170</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07171"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga94b8b1428b640932aced6446f8b41f83"> 7171</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07172"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93164ec00412eb5eed168e8a30557f25"> 7172</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07173"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga04e44c5a14e44c20f3b81044a915db13"> 7173</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07174"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga37e57dec99c33f462a2dbb6273df2f57"> 7174</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07175"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6c7d3ec0375e356192583142f7fccca"> 7175</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07176"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad33f7d788aea161826a86bc2c5567450"> 7176</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07177"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab998448b0bd20ff6384c26ad9e6baaf"> 7177</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07178"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8794112fcbb0dca0c7d0316ac8725e8"> 7178</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07179"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0d22e782a9ca087f99ab9f53b2626aed"> 7179</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07180"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa8d5c2635a62bdfa6e3a5a12b127fc8"> 7180</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07181"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad491689799985f0c8f17b270cd8873c4"> 7181</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07182"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab1b80d40d87204de4687735de852f47f"> 7182</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07183"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0994b341ba8a73b950f01d83d012780d"> 7183</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07184"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ae8b77d791ba7403618989a77e62922"> 7184</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07185"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabc116988117a7e7fabc722855351d257"> 7185</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07186"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07b1fc6ee0dc4cc892d69ed496b59007"> 7186</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07187"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa58785812f0d3e73a657426b81f0b78b"> 7187</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07188"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga363da353073d7ee6421cf171688ef52b"> 7188</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07189"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f22695359aa9a1b07763aef44a9a1c4"> 7189</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07190"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0f8c1ef382225198407474f2b7fa073"> 7190</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07191"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9476c54044db3182ee789e9df1d1aa19"> 7191</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07192"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73158a3669d2ef96db84e4f196d040bf"> 7192</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07193"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17d36fcf8e08c76597a7b2c05e831f98"> 7193</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07194"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa683635426f418ead45032c25e0179ee"> 7194</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07195"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23c77145ea84805a785b49c0a7f31774"> 7195</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07196"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18492e954ec07174a1b140104062f941"> 7196</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07197"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaf94626a8450c20e241ad6298660ec23"> 7197</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07198"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4d7da9aa234705aff3ddc9845b1589d4"> 7198</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07199"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70293ff8a71e353d84a3da134eb427d9"> 7199</a></span>&#160;<span class="preprocessor">#define  CAN_F4R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07201"></a><span class="lineno"> 7201</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F5R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07202"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17b264aaa84a3c6ab5a35014eb5dfb09"> 7202</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07203"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa871f5bc692996efc8c1bad1d08b43c5"> 7203</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07204"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf44a72156023a5889a1c22d77e188e2e"> 7204</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07205"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d8828885a79299bc65c2011f71240e2"> 7205</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07206"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfa978108927c827e3021499a20d0372"> 7206</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07207"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3b3c48011935170a9bd120b724030fe"> 7207</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07208"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56cf7f6d0bf48847f3d8f72777774e58"> 7208</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07209"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2cb8a5551d90c8d79b09b4d82f3f59c2"> 7209</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07210"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga423b7b77bfd5dd6791f1b1dd16e9807a"> 7210</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07211"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c50420a128a70341e63ad23b0bedba5"> 7211</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07212"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga392844657c800d2e16e7916ed5fb9891"> 7212</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07213"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb35a3bbc447c46929643115490e250d"> 7213</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07214"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga974bae58f9819eee0377d709c985bcbe"> 7214</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07215"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2823bb25e138cc52d11b154456947ab7"> 7215</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07216"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga98cf223bdcc1a106f7573b57f836f9ed"> 7216</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07217"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26bfd14720495dd180f1524f2fdb3743"> 7217</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07218"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga41b457c721dc855d05b2f353c22a83a7"> 7218</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07219"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1bc89534aaf3f810a2151b04b0086717"> 7219</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07220"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga070940536728fad3c0e5336926131b4b"> 7220</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07221"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaddf2e4aa8107150a86d37ce03a0e1c0e"> 7221</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07222"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1788704faad47f1d45017df41a35f053"> 7222</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07223"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11c4aeffb6646643c412e19e6f5cc015"> 7223</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07224"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef348c2d37f96f5e5324368f90c80d42"> 7224</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07225"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga398d842cfcb2d441d999e1407fc54f83"> 7225</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07226"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6575f8d4d154e2e8342b3f88352a9d52"> 7226</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07227"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9e6ad77b1d8ac7303e920658aceb354"> 7227</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07228"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga911ade78e30d1a037d35dda5eb7cbd4b"> 7228</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07229"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga49542b9334bc4917e25d6808c78787d1"> 7229</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07230"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga255da64f4a66ff888f6633d6e51658c6"> 7230</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07231"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8335d23f9fd156f40dc7fd63ba6783cb"> 7231</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07232"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf81786b7519b39f705729de2c55e4faa"> 7232</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07233"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4f7122b0ad8cb4fc1797d0dbecbb4a05"> 7233</a></span>&#160;<span class="preprocessor">#define  CAN_F5R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07235"></a><span class="lineno"> 7235</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F6R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07236"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71ad6452660daed3d6c436533a25efc2"> 7236</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07237"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9e24abd8d2f0775661415b6565f4f6d"> 7237</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07238"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6dc3f6ce4dde435743aadbe17cc78b9"> 7238</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07239"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1f5163490dffe1f4d7c635458359c2f"> 7239</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07240"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga89e9191d214d05f4d90fbcd38daa73e1"> 7240</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07241"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97d29588281c546d98e09760cc5ef593"> 7241</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07242"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53f5717aca9932255049b133661765bf"> 7242</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07243"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ec93958e936379d891bc3450dba3d1d"> 7243</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07244"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f97c7eb9d6e69d589db38d745ae321c"> 7244</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07245"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga372ebb5d42d147d41688f7c0fcf467d2"> 7245</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07246"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47baa2c9c05c7c422a49994b8f80016f"> 7246</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07247"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga55d7665b118e98586c2a9b1900ce7292"> 7247</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07248"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5095a203d07244e75dd6deca125b4468"> 7248</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07249"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga533dbb10e8fce9aa6ec23573fb49c339"> 7249</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07250"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b95be922291e534609302c0c833f1f7"> 7250</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07251"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17301d50c7b6ad30ffc05ee2c63f6171"> 7251</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07252"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23dfb03247544122ed01472b8a31b4d"> 7252</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07253"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf8d35fbfa677fc446da68f4043b633e"> 7253</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07254"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6c81a1972ec8d87421c6113bb9747c3e"> 7254</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07255"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga11ea1bd4bae8b27a5fd73d210eb83d39"> 7255</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07256"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4c48dcd1ac5e23827813ed695bdff0d1"> 7256</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07257"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacd115d29d9f0a8fddc13a32c013af26b"> 7257</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07258"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3f116b2e31dd40bcdd6617fee83907e"> 7258</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07259"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga090da76d2d9379dbfc54f7c3fcf69fe4"> 7259</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07260"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9c8a59a8065400f4a75be49a78e2a9e"> 7260</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07261"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3854a1a11c72e64d3c4722494f463421"> 7261</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07262"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b5ceb9d7ae0c6e34490b8d8659919c9"> 7262</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07263"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac01a4accedd624ceccf8f8976a043177"> 7263</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07264"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc2d754207055a5a87696eb1bb7d8cae"> 7264</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07265"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga471631ee112af3bde77d848c22d743ef"> 7265</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07266"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9574ec7dddcea6b80368778c01f62598"> 7266</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07267"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga64bcb159347ad8e2a2609ce89ed030df"> 7267</a></span>&#160;<span class="preprocessor">#define  CAN_F6R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07269"></a><span class="lineno"> 7269</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F7R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07270"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaec0803330590bf9aba9d09342034b2c1"> 7270</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07271"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8c633d4cbfdf79f09ae1df5e75c98439"> 7271</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07272"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31a0c4ece8b73760ad295344b8558ddb"> 7272</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07273"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe2fc15309540b87538ea3e8460d8d11"> 7273</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07274"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81d4c021f4579021ddf9485472a84f5"> 7274</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07275"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5dd6a00bb403a3e19e66c68f5ee308e2"> 7275</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07276"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9b5eaf37458d0426fd7f847775fd41e9"> 7276</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07277"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga780440ce173cde12fd117b519419424c"> 7277</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07278"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga99ae0e27d14b42fef4551d83ee88b4ac"> 7278</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07279"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace90c0624446480421fac233739413dc"> 7279</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07280"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaae60d566699df87580584ed496681562"> 7280</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07281"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6325b37cc369b92b2334e482dbe3bf06"> 7281</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07282"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace846d293ac11d535ee2aad17cf099bc"> 7282</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07283"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91b26397a75fc4c0124e84903d31221e"> 7283</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07284"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada2e01c05c216ba6ff4756d043297c0e"> 7284</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07285"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeef08aa6565ff24bd9863b4b8a9c2ff5"> 7285</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07286"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16c3ccb033b9541b57c338b9737f18dd"> 7286</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07287"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad898ca382f57efb1842884d46217245c"> 7287</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07288"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf419938e132cc1a0bf59a6c058e2c7c5"> 7288</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07289"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae991abb6f2e64443be7e39633f192aba"> 7289</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07290"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3738a42e2767c928de21a2f784ce6bce"> 7290</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07291"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae5cb252582e6b7bd706b37447f71d6cd"> 7291</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07292"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae616e53b9d961571eea4ff2df31f8399"> 7292</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07293"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2049c9bb27af3cde01334b1901aa417"> 7293</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07294"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e69c2fd32e2c523c9e939df825fc605"> 7294</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07295"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga659cc84b9186e279c37e88b94e1c9829"> 7295</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07296"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43c9da5ad4c2d261858f73b779cc3dae"> 7296</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07297"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0a1ea8d66ada6cea7268fba151c00d91"> 7297</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07298"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabbd6032652515423412ad73b8a004bbb"> 7298</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07299"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a991a0bb5a81748b091d6b96c59fc37"> 7299</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07300"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaedae5e816af0dd734311bf44be7571f2"> 7300</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07301"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f88a239b8a39ff3343b1cfe70b06139"> 7301</a></span>&#160;<span class="preprocessor">#define  CAN_F7R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07303"></a><span class="lineno"> 7303</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F8R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07304"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3cfe399fb494ff6ab1d5b91258c42764"> 7304</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07305"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ca04b514b4d6a3b19619932513b8953"> 7305</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07306"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac4c3c099bf7db702b7bf5f71cddaaec2"> 7306</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07307"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1e53037e7f7171d8a7358590f0e7420"> 7307</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07308"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga51e2af45725e06538c4d09ad07296316"> 7308</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07309"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ee5e9d68190f0d41a5b8603d1933922"> 7309</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07310"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66c636150cfad43a32652dba3ded8383"> 7310</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07311"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0fc81a4ee32f76ce3a6fdbb3fc49425c"> 7311</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07312"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga68a36336242e8259c779f1c8f4544737"> 7312</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07313"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0014717b3c4c65afb7542308980803d"> 7313</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07314"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga315a7e30b95c05db01b7f56f4d825e62"> 7314</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07315"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga353aad2279bf6b72bd861f6c79253635"> 7315</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07316"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25193c4b44d05db08ba40f0e0f2c45e1"> 7316</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07317"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4469bfc90525f84d9d04d3a4996997e6"> 7317</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07318"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b17ebf3dd1e53d8417f955ebcf743b3"> 7318</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07319"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6db6c2262434fc76213a441d8ce2edf1"> 7319</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07320"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a1e1e9aa84af36845402d19236c1214"> 7320</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07321"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae0a9ee665444a6b42e98e0f988d1ba7a"> 7321</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07322"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga16cde37565a3d3ec3a8c41013df6f6f1"> 7322</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07323"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57ca000fea3be225ddf5f295437b6e36"> 7323</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07324"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad60ee9ebdce23be6d2adca113ca918e8"> 7324</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07325"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae186c9794783eb47b460532801afe43a"> 7325</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07326"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga106a5e5b8ae8d683fcec85b076688f34"> 7326</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07327"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1643a77c219a9b2706f438c5123bccc8"> 7327</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07328"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab21aa6ed09bed09347e07dbcbd0e9e93"> 7328</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07329"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8267e4cdc484abd75634469f9b255c5"> 7329</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07330"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga697d286473e81666c91f28e853aab4ad"> 7330</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07331"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga295c26638700a849ee3c6504caf6ceab"> 7331</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07332"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0f8469008983b405bfc5855258f4f6e6"> 7332</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07333"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad18d894a75ebe73c0185d905cfb81dbf"> 7333</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07334"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaccdf92a69572b56641ddd2967c034a7a"> 7334</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07335"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0636c9c9fd84e5e8d12e78f236f2a56c"> 7335</a></span>&#160;<span class="preprocessor">#define  CAN_F8R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07337"></a><span class="lineno"> 7337</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F9R2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07338"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1209cec0d1199b7f74bb2e2b1cca424"> 7338</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB0                        ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07339"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fd983be0f74b7f183261f21cd2f6910"> 7339</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB1                        ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07340"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e363da951c1191e733a8bc603cda3f5"> 7340</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB2                        ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07341"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabab5a59d405ae1684853988e95ab9844"> 7341</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB3                        ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07342"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b5b46878001f43618c726b3429e4b50"> 7342</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB4                        ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07343"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga582895a48cfeb8d7ecf6c9757ba0aa39"> 7343</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB5                        ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07344"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe18a44ac1a9c4cf2a6e94bb946af17f"> 7344</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB6                        ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07345"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae497ffa0ef246a52e57a394fa57e616d"> 7345</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB7                        ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07346"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4eedc431183ceae7240d11afc05bacfa"> 7346</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB8                        ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07347"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71d1294050a77f52ecd4b00568cd7477"> 7347</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB9                        ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07348"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5adc0ffeba391461d887f5d176a9b5bd"> 7348</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB10                       ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07349"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga989f1dea5a35e78b08649ac699955563"> 7349</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB11                       ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07350"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b71e1b7db02ef8c5853534921b33aee"> 7350</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB12                       ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07351"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga48cff2713910823bbf9c8aeb399d6695"> 7351</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB13                       ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07352"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e0057c4eb0f7238d2ec98ae0702ff3"> 7352</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB14                       ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07353"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc16f71c9ee3bc56be17f7488c1df807"> 7353</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB15                       ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07354"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3909a33262113171b7d4dc11fcf8c3b1"> 7354</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB16                       ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07355"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8cead3f8d10075aa34c9446859356e2d"> 7355</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB17                       ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07356"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7730d43a2cf07a1568ed738a4f69692"> 7356</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB18                       ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07357"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b2f5ba8403cbd679694cf9665e2690f"> 7357</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB19                       ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07358"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca5a17ed59696ed0572b80767c4bef81"> 7358</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB20                       ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07359"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac318672024cefb98843d473cbb2d46b2"> 7359</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB21                       ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07360"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3523d55c8cf0a308fea4837b00f89abb"> 7360</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB22                       ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07361"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga21d8d812323030dd39f417318c36b8dc"> 7361</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB23                       ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07362"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga065bba6dde8a5b81b42c2618204bf0be"> 7362</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB24                       ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07363"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade5290535026c192f7e94a4cb98e48b4"> 7363</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB25                       ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07364"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaac7e7544d60c3084da344ee20ab6a760"> 7364</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB26                       ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07365"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae965845f1e45d1f45831be60829e63bc"> 7365</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB27                       ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07366"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga63bbecf009bf6bd61dc9e8fe0603da73"> 7366</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB28                       ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07367"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga834cf606ef4b69b0c459b8cb9e836a9b"> 7367</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB29                       ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07368"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c833e07b7a842ba7425291f628c9a11"> 7368</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB30                       ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07369"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga18ef7c7bae75406a267e6a333c549a9f"> 7369</a></span>&#160;<span class="preprocessor">#define  CAN_F9R2_FB31                       ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07371"></a><span class="lineno"> 7371</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F10R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07372"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616898121d5befed0eb5ab61492872f2"> 7372</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07373"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa24b6ba1e723098e55e4affc793558c5"> 7373</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07374"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b7fc9db4e77e216f37bf088d7b7703c"> 7374</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07375"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2348cdfff622628147e2c1df0a35363c"> 7375</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07376"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebde0ea1e0aaf38fdcf1584e9c9b2063"> 7376</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07377"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b5b32b71c86c6dc7040b3044be61af7"> 7377</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07378"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9df7daa799c7c73d9a56de5f92285aca"> 7378</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07379"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed755173b9d4375b40d73cab90396adc"> 7379</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07380"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a8d08fea6e7307f6d1d602e113a6d27"> 7380</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07381"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6aecdda55a484aa0e96c89f5d0f42aba"> 7381</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07382"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4da658bf0a044b327c5efcc592e0ebe1"> 7382</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07383"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6ec91db97da763ae1da98ef3a3f7fea"> 7383</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07384"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62bba82d177602a29448acf481a7f691"> 7384</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07385"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6ce79aa37f7a175695fb910f986b7d81"> 7385</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07386"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf31488587e33ea32b60a5c21f3e3aff"> 7386</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07387"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad8c7c289c07afb023bb3eedfe4d5a9b1"> 7387</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07388"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74258ab493246fefc21ddc475dcfda4a"> 7388</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07389"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabcf9f2daaa27f340a8cd4e64533f5caf"> 7389</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07390"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b8ad53931f4cb3bebb3f557d8686066"> 7390</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07391"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9f0b00c508bddf59fd290091e738a340"> 7391</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07392"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb9db852d4bf1332f748a0cfc0063364"> 7392</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07393"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga616164fcd20341e4eed5b10a8fd2837c"> 7393</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07394"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae70893925ea53547e9ce780c0480587b"> 7394</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07395"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed74e80c74c6c5e12d26abbc0d923787"> 7395</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07396"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaecb5b90d073107f3c5612379aaffa7ce"> 7396</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07397"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga678702522f87f63edfcad21194be3c53"> 7397</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07398"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf4523c34e7f333636fade643b895b8f5"> 7398</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07399"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacf0e55fcb496970abe8fea481561f886"> 7399</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07400"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e4683223d46d60897b2c46b02addec5"> 7400</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07401"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6df50371abf968f0638faf7e0bf76cc8"> 7401</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07402"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab294aa73a3fdfc60672b206bd57a1e08"> 7402</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07403"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2de1906dc4119b37b29bbe25e3e6dbe0"> 7403</a></span>&#160;<span class="preprocessor">#define  CAN_F10R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07405"></a><span class="lineno"> 7405</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F11R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07406"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacad6560088b586891d446952bbd8fbbe"> 7406</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07407"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac81bc667cb0c63aa0448f6e0eb1d105d"> 7407</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07408"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dab8868637d6d6fb707b6a37a5989b5"> 7408</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07409"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga559246cfa4658a5adaa282e4a3b35dd5"> 7409</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07410"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499aebdfc0c14b9c399698e28fde3e50"> 7410</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07411"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1613d097fe5b7107ff36f97a9263bd38"> 7411</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07412"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9db1830185822d66619059a644d86ffe"> 7412</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07413"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab35bedade0c9f71455abfbbac2edee14"> 7413</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07414"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac79ac007ffed536eedddffdd2615c5f7"> 7414</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07415"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad5900c2273c405ce35b9bd52b189c102"> 7415</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07416"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dad5ea347a6a928997a0a1c149369ce"> 7416</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07417"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9285109080a523012f27b3bdbabc6949"> 7417</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07418"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65cdf759738f8b0cb8c4c3231453aad8"> 7418</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07419"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24a40efa6debcdcfef0f7ab6d8b3eb04"> 7419</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07420"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa923634a3432436c4c84e65be1fd39d6"> 7420</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07421"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65bae4ee01f83fe051acee8ee4c8a10e"> 7421</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07422"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7b6762f3642ce7a06fff58270ac9f53f"> 7422</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07423"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69c7d6a41708543278980035b64bd31b"> 7423</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07424"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga88d6d67020cbc5a4d5f0b7c5dc488aa6"> 7424</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07425"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga07f4a8d606f2063be35b52e1fc5e4b58"> 7425</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07426"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga58c6e5b0076c31b7bee1c9aea94e11fb"> 7426</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07427"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga93bf815d462dc3a40725f73e107e11f5"> 7427</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07428"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaeebe934727476f5fde11c888c424c417"> 7428</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07429"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8324877e56a61c15119f2ebf929894cc"> 7429</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07430"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadfd994c36da11529ac494df973b5759c"> 7430</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07431"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8f3e9d272b625f7d6269057aee5d7761"> 7431</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07432"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5da4d794a9797d14536197679b7b2b14"> 7432</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07433"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad9b9a815f36e7c2929f4313ca424c83a"> 7433</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07434"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf162471f4c070d13fa409d44467373fc"> 7434</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07435"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c301fd37e3fa27d3bd28a1f3f553e77"> 7435</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07436"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bdc4ba1d0e44ba4d7a03cfd3197b687"> 7436</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07437"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6525c1ff364a229c9ea1b353b11be8c3"> 7437</a></span>&#160;<span class="preprocessor">#define  CAN_F11R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07439"></a><span class="lineno"> 7439</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F12R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07440"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5fd095552b3108c685514e78e43e52d"> 7440</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07441"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga450e88e19b2e478e73cbc5eef74a72d2"> 7441</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07442"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga17875db304b98c38e627f7d7db339136"> 7442</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07443"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2960fee8bc56574e1b51975da7d2f041"> 7443</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07444"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6b3b6f518fae0cb1123aa187138d90b6"> 7444</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07445"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga39cedc414fa80ef987825daf32e11ac4"> 7445</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07446"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10aa07474c2e7cf7f2845d0d2b2bd383"> 7446</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07447"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga227ef5f36f6e03969cd952d62a3bc0a9"> 7447</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07448"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a946c991cee617b322ff9a372af3512"> 7448</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07449"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad0ab582743e96fcd36662a9434b875bd"> 7449</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07450"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga854c2b7108e33d263cc8269648f8bbbe"> 7450</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07451"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ed3de0039e458bac5530d08c2e9af51"> 7451</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07452"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadad0db6fe916794156f773e98b524b07"> 7452</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07453"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7a50bd0de8b4e85d9e90c1f48ef7bc8"> 7453</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07454"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c5558cc37c62c5570a5e2716e30ed99"> 7454</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07455"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9fa511d56f90a2ee10e44e56e378f7ed"> 7455</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07456"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga77ae08ea078773a1aecbf74e89dc2a5d"> 7456</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07457"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a94ac3d4ba5c16a98fc04144ae3bb86"> 7457</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07458"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae9070c9b9eec5dea6b5c4cdbaa1d5918"> 7458</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07459"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga758cacc8b96577bb3663da1fae36040b"> 7459</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07460"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80db4704807d6df4aaee2eebfcf5210a"> 7460</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07461"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3d3fb3a9b4b6b90139024bef933bc3d"> 7461</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07462"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24e87973f51235e81195d84f78489cb0"> 7462</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07463"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4e917f2a362569d86a75a34eddce636c"> 7463</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07464"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad6e5f2c5de8981fbfc152926fc8fb057"> 7464</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07465"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaad1149501e8f926a247aa532405c0b9"> 7465</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07466"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga53538969afd7e43cc7fed4c400ab6f5a"> 7466</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07467"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74e04fa5d17a7cc7687c0ca40dd571ce"> 7467</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07468"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadc1d97354c1649fa5ddc46f4271297d9"> 7468</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07469"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga71b870003e469dcb24979e835a2f81a4"> 7469</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07470"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2894b732a9683d32620fb90b06ba9f62"> 7470</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07471"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab11cddebcb4e1ab70b7222a999d0c58a"> 7471</a></span>&#160;<span class="preprocessor">#define  CAN_F12R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07473"></a><span class="lineno"> 7473</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for CAN_F13R2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07474"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0b6865be0c757b49a250a537d73ae85e"> 7474</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB0                       ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07475"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18df9b2fd549b8991fdd9f8f94e7cbb"> 7475</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB1                       ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07476"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga034e8f5b7675ce34eb2792531c7e174d"> 7476</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB2                       ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07477"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf19767c0892dffb6eff8c5a3b0e254f5"> 7477</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB3                       ((uint32_t)0x00000008)        </span></div><div class="line"><a name="l07478"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad03b0ab4d686a1ad858f1ba4b679fff9"> 7478</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB4                       ((uint32_t)0x00000010)        </span></div><div class="line"><a name="l07479"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e37522978ae2e88c27f5604c5517d42"> 7479</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB5                       ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07480"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bf6fff2ca4adf6e093a13b2db77adbb"> 7480</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB6                       ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07481"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabca970c306c9c9b576ef3424f686f324"> 7481</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB7                       ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07482"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae44e1d120c773c9dc26f418acf3cb6de"> 7482</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB8                       ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07483"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga891d1d97e1a57c4cfa1a714b61b083eb"> 7483</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB9                       ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07484"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb4be9c1da46b251c43c0aafe7b04497"> 7484</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB10                      ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07485"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47f5215de00574378a489f90eb11eff4"> 7485</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB11                      ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07486"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac3bbd5350aeb18966e2a40e2dc4223e3"> 7486</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB12                      ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07487"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab2d97199e363dd56cd9a455aec75ef1c"> 7487</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB13                      ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07488"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0731f4e60125130bebf88d33fd4ae3ca"> 7488</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB14                      ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07489"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1683c0cc3b3143a919f4dd59243eba9f"> 7489</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB15                      ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07490"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad2ed74a0929c6d397c14f49f114f13bf"> 7490</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB16                      ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07491"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafde6cdff22bf29d31b5be1b309fe4dde"> 7491</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB17                      ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07492"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabb873fa1c32fbf6c5a2f3be93ba2f2e6"> 7492</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB18                      ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07493"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf82a4dfd4d3c7a13232479be997ed1f9"> 7493</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB19                      ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07494"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7bf4384e44f002392339a71bc9c912c"> 7494</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB20                      ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07495"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7023986be02dd8f736e04e658844061"> 7495</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB21                      ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07496"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd059121f2a882342a409ebef8a96999"> 7496</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB22                      ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07497"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5ef57f88bf1e6e34b0096013278926c0"> 7497</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB23                      ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07498"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4847de9f5b54fc5ce00e0fba69564d2d"> 7498</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB24                      ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07499"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c415fa87c556bd8a4fc0f680d25f160"> 7499</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB25                      ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07500"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga20487222c41a08fe68b9ce58dfd52fff"> 7500</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB26                      ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07501"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0d5ca021778a6e84fd3c0ad8981255d"> 7501</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB27                      ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07502"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2f0c8c09be20a14f29ab46d53dd712ba"> 7502</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB28                      ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07503"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26161b84a5fc507f959b620c8e380703"> 7503</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB29                      ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07504"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e753550a0a8547c7f64346e22925012"> 7504</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB30                      ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07505"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga305ac04b1c5198a4f82c78c570ce7f97"> 7505</a></span>&#160;<span class="preprocessor">#define  CAN_F13R2_FB31                      ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07507"></a><span class="lineno"> 7507</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07508"></a><span class="lineno"> 7508</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07509"></a><span class="lineno"> 7509</span>&#160;<span class="comment">/*                        Serial Peripheral Interface                         */</span></div><div class="line"><a name="l07510"></a><span class="lineno"> 7510</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07511"></a><span class="lineno"> 7511</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07512"></a><span class="lineno"> 7512</span>&#160;</div><div class="line"><a name="l07513"></a><span class="lineno"> 7513</span>&#160;<span class="comment">/*******************  Bit definition for SPI_CR1 register  ********************/</span></div><div class="line"><a name="l07514"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3"> 7514</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPHA                        ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07515"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124"> 7515</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CPOL                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07516"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55"> 7516</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_MSTR                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07518"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga261af22667719a32b3ce566c1e261936"> 7518</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR                          ((uint16_t)0x0038)            </span></div><div class="line"><a name="l07519"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321"> 7519</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_0                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07520"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46"> 7520</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_1                        ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07521"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622"> 7521</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BR_2                        ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07523"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac5a646d978d3b98eb7c6a5d95d75c3f9"> 7523</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SPE                         ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07524"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8"> 7524</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_LSBFIRST                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07525"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e"> 7525</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSI                         ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07526"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382"> 7526</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_SSM                         ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07527"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883"> 7527</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_RXONLY                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l07528"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd"> 7528</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_DFF                         ((uint16_t)0x0800)            </span></div><div class="line"><a name="l07529"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga57072f13c2e54c12186ae8c5fdecb250"> 7529</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCNEXT                     ((uint16_t)0x1000)            </span></div><div class="line"><a name="l07530"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac9339b7c6466f09ad26c26b3bb81c51b"> 7530</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_CRCEN                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l07531"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f"> 7531</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIOE                      ((uint16_t)0x4000)            </span></div><div class="line"><a name="l07532"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e"> 7532</a></span>&#160;<span class="preprocessor">#define  SPI_CR1_BIDIMODE                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l07534"></a><span class="lineno"> 7534</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07535"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf23c590d98279634af05550702a806da"> 7535</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXDMAEN                     ((uint8_t)0x01)               </span></div><div class="line"><a name="l07536"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3eee671793983a3bd669c9173b2ce210"> 7536</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXDMAEN                     ((uint8_t)0x02)               </span></div><div class="line"><a name="l07537"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd"> 7537</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_SSOE                        ((uint8_t)0x04)               </span></div><div class="line"><a name="l07538"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b"> 7538</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_ERRIE                       ((uint8_t)0x20)               </span></div><div class="line"><a name="l07539"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea"> 7539</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_RXNEIE                      ((uint8_t)0x40)               </span></div><div class="line"><a name="l07540"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c"> 7540</a></span>&#160;<span class="preprocessor">#define  SPI_CR2_TXEIE                       ((uint8_t)0x80)               </span></div><div class="line"><a name="l07542"></a><span class="lineno"> 7542</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_SR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07543"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48"> 7543</a></span>&#160;<span class="preprocessor">#define  SPI_SR_RXNE                         ((uint8_t)0x01)               </span></div><div class="line"><a name="l07544"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c"> 7544</a></span>&#160;<span class="preprocessor">#define  SPI_SR_TXE                          ((uint8_t)0x02)               </span></div><div class="line"><a name="l07545"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81bd052f0b2e819ddd6bb16c2292a2de"> 7545</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CHSIDE                       ((uint8_t)0x04)               </span></div><div class="line"><a name="l07546"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6"> 7546</a></span>&#160;<span class="preprocessor">#define  SPI_SR_UDR                          ((uint8_t)0x08)               </span></div><div class="line"><a name="l07547"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b"> 7547</a></span>&#160;<span class="preprocessor">#define  SPI_SR_CRCERR                       ((uint8_t)0x10)               </span></div><div class="line"><a name="l07548"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf"> 7548</a></span>&#160;<span class="preprocessor">#define  SPI_SR_MODF                         ((uint8_t)0x20)               </span></div><div class="line"><a name="l07549"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232"> 7549</a></span>&#160;<span class="preprocessor">#define  SPI_SR_OVR                          ((uint8_t)0x40)               </span></div><div class="line"><a name="l07550"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf"> 7550</a></span>&#160;<span class="preprocessor">#define  SPI_SR_BSY                          ((uint8_t)0x80)               </span></div><div class="line"><a name="l07552"></a><span class="lineno"> 7552</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for SPI_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07553"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa4da7d7f05a28d1aaa52ec557e55e1ad"> 7553</a></span>&#160;<span class="preprocessor">#define  SPI_DR_DR                           ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l07555"></a><span class="lineno"> 7555</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for SPI_CRCPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07556"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae968658ab837800723eafcc21af10247"> 7556</a></span>&#160;<span class="preprocessor">#define  SPI_CRCPR_CRCPOLY                   ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l07558"></a><span class="lineno"> 7558</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_RXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07559"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a01a578c2c7bb4e587a8f1610843181"> 7559</a></span>&#160;<span class="preprocessor">#define  SPI_RXCRCR_RXCRC                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l07561"></a><span class="lineno"> 7561</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_TXCRCR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07562"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1c69dc721e89e40056999b64572dff09"> 7562</a></span>&#160;<span class="preprocessor">#define  SPI_TXCRCR_TXCRC                    ((uint16_t)0xFFFF)            </span></div><div class="line"><a name="l07564"></a><span class="lineno"> 7564</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SCFGR register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07565"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f"> 7565</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CHLEN                   ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07567"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacc12f9d2003ab169a3f68e9d809f84ae"> 7567</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN                  ((uint16_t)0x0006)            </span></div><div class="line"><a name="l07568"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa"> 7568</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_0                ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07569"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412"> 7569</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_DATLEN_1                ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07571"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f"> 7571</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_CKPOL                   ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07573"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a822a80be3a51524b42491248f8031f"> 7573</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD                  ((uint16_t)0x0030)            </span></div><div class="line"><a name="l07574"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8"> 7574</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_0                ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07575"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a"> 7575</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SSTD_1                ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07577"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b"> 7577</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_PCMSYNC                 ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07579"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf09fd11f6f97000266b30b015bf2cb68"> 7579</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG                  ((uint16_t)0x0300)            </span></div><div class="line"><a name="l07580"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e"> 7580</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_0                ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07581"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352"> 7581</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SCFG_1                ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07583"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga30d76c7552c91bbd5cbac70d9c56ebb3"> 7583</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SE                    ((uint16_t)0x0400)            </span></div><div class="line"><a name="l07584"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae99763414b3c2f11fcfecb1f93eb6701"> 7584</a></span>&#160;<span class="preprocessor">#define  SPI_I2SCFGR_I2SMOD                  ((uint16_t)0x0800)            </span></div><div class="line"><a name="l07586"></a><span class="lineno"> 7586</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for SPI_I2SPR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07587"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga406ce88b2580a421f5b28bdbeb303543"> 7587</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_I2SDIV                    ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l07588"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a"> 7588</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_ODD                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07589"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25669c3686c0c577d2d371ac09200ff0"> 7589</a></span>&#160;<span class="preprocessor">#define  SPI_I2SPR_MCKOE                     ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07591"></a><span class="lineno"> 7591</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07592"></a><span class="lineno"> 7592</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07593"></a><span class="lineno"> 7593</span>&#160;<span class="comment">/*                      Inter-integrated Circuit Interface                    */</span></div><div class="line"><a name="l07594"></a><span class="lineno"> 7594</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07595"></a><span class="lineno"> 7595</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07596"></a><span class="lineno"> 7596</span>&#160;</div><div class="line"><a name="l07597"></a><span class="lineno"> 7597</span>&#160;<span class="comment">/*******************  Bit definition for I2C_CR1 register  ********************/</span></div><div class="line"><a name="l07598"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga953b0d38414808db79da116842ed3262"> 7598</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PE                          ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07599"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4cfee7b020a49bd037fa7cf27c796abc"> 7599</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBUS                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07600"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga001198ff898802888edf58f56d5371c9"> 7600</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SMBTYPE                     ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07601"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4598185d9092edfbf943464bcbb342ac"> 7601</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENARP                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07602"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga40d2eb849f9d55e6298035b61e84ca42"> 7602</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENPEC                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07603"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d8c219193b11f8507d7b85831d14912"> 7603</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ENGC                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07604"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga197aaca79f64e832af3a0a0864c2a08c"> 7604</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_NOSTRETCH                   ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07605"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2ca7f18dd5bc1130dbefae4ff8736143"> 7605</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_START                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07606"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gace70293f3dfa24d448b600fc58e45223"> 7606</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_STOP                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07607"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf933b105259a4bc46a957576adb8d96d"> 7607</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ACK                         ((uint16_t)0x0400)            </span></div><div class="line"><a name="l07608"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34721958229a5983f2e95dfeaa8e55c3"> 7608</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_POS                         ((uint16_t)0x0800)            </span></div><div class="line"><a name="l07609"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab4d0119253d93a106b5ca704e5020c12"> 7609</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_PEC                         ((uint16_t)0x1000)            </span></div><div class="line"><a name="l07610"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga56729ccf93c5d9f5b5b05002e3a2323c"> 7610</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_ALERT                       ((uint16_t)0x2000)            </span></div><div class="line"><a name="l07611"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8dc661ef13da02e5bcb943f2003d576d"> 7611</a></span>&#160;<span class="preprocessor">#define  I2C_CR1_SWRST                       ((uint16_t)0x8000)            </span></div><div class="line"><a name="l07613"></a><span class="lineno"> 7613</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07614"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga293fbe15ed5fd1fc95915bd6437859e7"> 7614</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ                        ((uint16_t)0x003F)            </span></div><div class="line"><a name="l07615"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09d944f5260f40a0eb714d41859e0d23"> 7615</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_0                      ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07616"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga25ab0ef2a7795e3326900b277479d89c"> 7616</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_1                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07617"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga657af5a02534cc900cbddc260319d845"> 7617</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_2                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07618"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga655214f8327fd1322998c9d8bffe308d"> 7618</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_3                      ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07619"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3382a7262743bc824985af7339449386"> 7619</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_4                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07620"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3b1a2b777fcf158c9e4264485682a20"> 7620</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_FREQ_5                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07622"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f14ae48e4609c2b3645211234cba974"> 7622</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITERREN                     ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07623"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1ebaf8173090ec469b055b98e585d2"> 7623</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITEVTEN                     ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07624"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2efbe5d96ed0ce447a45a62e8317a68a"> 7624</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_ITBUFEN                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l07625"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadb81d5c91486b873bd0bf279a4ffcf69"> 7625</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_DMAEN                       ((uint16_t)0x0800)            </span></div><div class="line"><a name="l07626"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6a0955008cbabbb6b726ba0b4f8da609"> 7626</a></span>&#160;<span class="preprocessor">#define  I2C_CR2_LAST                        ((uint16_t)0x1000)            </span></div><div class="line"><a name="l07628"></a><span class="lineno"> 7628</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07629"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8250616a993a5f2bb04cd0f116005864"> 7629</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1_7                     ((uint16_t)0x00FE)            </span></div><div class="line"><a name="l07630"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab8141dcd63a8429a64d488cc78ef3ec1"> 7630</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8_9                     ((uint16_t)0x0300)            </span></div><div class="line"><a name="l07632"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b7c20c81f79d17921718412b8fca6d7"> 7632</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD0                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07633"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga499a61f0013c5c6fe38b848901f58769"> 7633</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD1                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07634"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab44a263e36a7f34d922ff124aebd99c3"> 7634</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD2                       ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07635"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9584dca3b1b414a63cf7ba75e557155b"> 7635</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD3                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07636"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga110b915b907f4bf29ff03da1f077bd97"> 7636</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD4                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07637"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0856dee2657cf0a04d79084da86988ca"> 7637</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD5                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07638"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5507af6154f60125dadc4654f57776ca"> 7638</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD6                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07639"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaca710515f0aac5abdac02a630e09097c"> 7639</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD7                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07640"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab945eba8b842a253cc64cce722537264"> 7640</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD8                       ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07641"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga10cf2dfc6b1ed55413be06acca413430"> 7641</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADD9                       ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07643"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d8df80cd27313c896e887aae81fa639"> 7643</a></span>&#160;<span class="preprocessor">#define  I2C_OAR1_ADDMODE                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l07645"></a><span class="lineno"> 7645</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_OAR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07646"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab83ed1ee64439cb2734a708445f37e94"> 7646</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ENDUAL                     ((uint8_t)0x01)               </span></div><div class="line"><a name="l07647"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gadd3d8fd1de1f16d051efb52dd3d657c4"> 7647</a></span>&#160;<span class="preprocessor">#define  I2C_OAR2_ADD2                       ((uint8_t)0xFE)               </span></div><div class="line"><a name="l07649"></a><span class="lineno"> 7649</span>&#160;<span class="preprocessor"></span><span class="comment">/********************  Bit definition for I2C_DR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07650"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac43021a4a7f79672d27c36a469b301d5"> 7650</a></span>&#160;<span class="preprocessor">#define  I2C_DR_DR                           ((uint8_t)0xFF)               </span></div><div class="line"><a name="l07652"></a><span class="lineno"> 7652</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR1 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07653"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6935c920da59d755d0cf834548a70ec4"> 7653</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SB                          ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07654"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3db361a4d9dd84b187085a11d933b45d"> 7654</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADDR                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07655"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafb279f85d78cfe5abd3eeb0b40a65ab1"> 7655</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BTF                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07656"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6faaa55a1e48aa7c1f2b69669901445d"> 7656</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ADD10                       ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07657"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafcea4cdbe2f6da31566c897fa893a7c"> 7657</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_STOPF                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07658"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf6ebe33c992611bc2e25bbb01c1441a5"> 7658</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_RXNE                        ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07659"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafdc4da49c163910203255e384591b6f7"> 7659</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TXE                         ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07660"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d12990c90ab0757dcfea150ea50b227"> 7660</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_BERR                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07661"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gacbc52f6ec6172c71d8b026a22c2f69d2"> 7661</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_ARLO                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07662"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga62aa2496d4b3955214a16a7bd998fd88"> 7662</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_AF                          ((uint16_t)0x0400)            </span></div><div class="line"><a name="l07663"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad42d2435d2e64bf710c701c9b17adfb4"> 7663</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_OVR                         ((uint16_t)0x0800)            </span></div><div class="line"><a name="l07664"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b2976279024e832e53ad12796a7bb71"> 7664</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_PECERR                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l07665"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef3a1e4921d7c509d1b639c67882c4c9"> 7665</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_TIMEOUT                     ((uint16_t)0x4000)            </span></div><div class="line"><a name="l07666"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8df36c38deb8791d0ac3cb5881298c1c"> 7666</a></span>&#160;<span class="preprocessor">#define  I2C_SR1_SMBALERT                    ((uint16_t)0x8000)            </span></div><div class="line"><a name="l07668"></a><span class="lineno"> 7668</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_SR2 register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07669"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga75cc361adf0e72e33d6771ebfa17b52d"> 7669</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_MSL                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07670"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3b1e75a82da73ae2873cff1cd27c3179"> 7670</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_BUSY                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07671"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga288b20416b42a79e591aa80d9a690fca"> 7671</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_TRA                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07672"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf3aeb79cbe04f7ec1e3c2615921c4fab"> 7672</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_GENCALL                     ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07673"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafcf50334903013177a8c6f4e36b8d6fe"> 7673</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBDEFAULT                  ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07674"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa07cf3e404f9f57e98d1ba3793079c80"> 7674</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_SMBHOST                     ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07675"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga79a6a21835e06d9bc48009f4269b7798"> 7675</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_DUALF                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07676"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a4fd5d9c9e2593be920d19a5f6ae732"> 7676</a></span>&#160;<span class="preprocessor">#define  I2C_SR2_PEC                         ((uint16_t)0xFF00)            </span></div><div class="line"><a name="l07678"></a><span class="lineno"> 7678</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for I2C_CCR register  ********************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07679"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c8cb2bd83dd7dbdcf6ca4bbf4a841de"> 7679</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_CCR                         ((uint16_t)0x0FFF)            </span></div><div class="line"><a name="l07680"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga851c8a6b598d54c1a805b1632a4078e5"> 7680</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_DUTY                        ((uint16_t)0x4000)            </span></div><div class="line"><a name="l07681"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaea64e5d7eba609ac9a84964bc0bc2def"> 7681</a></span>&#160;<span class="preprocessor">#define  I2C_CCR_FS                          ((uint16_t)0x8000)            </span></div><div class="line"><a name="l07683"></a><span class="lineno"> 7683</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for I2C_TRISE register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07684"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff77a39aba630647af62dc7f1a5dc218"> 7684</a></span>&#160;<span class="preprocessor">#define  I2C_TRISE_TRISE                     ((uint8_t)0x3F)               </span></div><div class="line"><a name="l07686"></a><span class="lineno"> 7686</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07687"></a><span class="lineno"> 7687</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07688"></a><span class="lineno"> 7688</span>&#160;<span class="comment">/*         Universal Synchronous Asynchronous Receiver Transmitter            */</span></div><div class="line"><a name="l07689"></a><span class="lineno"> 7689</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07690"></a><span class="lineno"> 7690</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07691"></a><span class="lineno"> 7691</span>&#160;</div><div class="line"><a name="l07692"></a><span class="lineno"> 7692</span>&#160;<span class="comment">/*******************  Bit definition for USART_SR register  *******************/</span></div><div class="line"><a name="l07693"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac88be3484245af8c1b271ae5c1b97a14"> 7693</a></span>&#160;<span class="preprocessor">#define  USART_SR_PE                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07694"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9eb6fd3f820bd12e0b5a981de1894804"> 7694</a></span>&#160;<span class="preprocessor">#define  USART_SR_FE                         ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07695"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8938468c5666a8305ade6d80d467c572"> 7695</a></span>&#160;<span class="preprocessor">#define  USART_SR_NE                         ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07696"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4560fc7a60df4bdf402fc7219ae7b558"> 7696</a></span>&#160;<span class="preprocessor">#define  USART_SR_ORE                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07697"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga336fa8c9965ce18c10972ac80ded611f"> 7697</a></span>&#160;<span class="preprocessor">#define  USART_SR_IDLE                       ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07698"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0c99e2bb265b3d58a91aca7a93f7836"> 7698</a></span>&#160;<span class="preprocessor">#define  USART_SR_RXNE                       ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07699"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga76229b05ac37a5a688e6ba45851a29f1"> 7699</a></span>&#160;<span class="preprocessor">#define  USART_SR_TC                         ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07700"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga65e9cddf0890113d405342f1d8b5b980"> 7700</a></span>&#160;<span class="preprocessor">#define  USART_SR_TXE                        ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07701"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5b868b59576f42421226d35628c6b628"> 7701</a></span>&#160;<span class="preprocessor">#define  USART_SR_LBD                        ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07702"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9250ae2793db0541e6c4bb8837424541"> 7702</a></span>&#160;<span class="preprocessor">#define  USART_SR_CTS                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07704"></a><span class="lineno"> 7704</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for USART_DR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07705"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad84ad1e1d0202b41021e2d6e40486bff"> 7705</a></span>&#160;<span class="preprocessor">#define  USART_DR_DR                         ((uint16_t)0x01FF)            </span></div><div class="line"><a name="l07707"></a><span class="lineno"> 7707</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_BRR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07708"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9dfae31be4ec2c8a3b0905eff30c7046"> 7708</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Fraction              ((uint16_t)0x000F)            </span></div><div class="line"><a name="l07709"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60cfa3802798306b86231f828ed2e71e"> 7709</a></span>&#160;<span class="preprocessor">#define  USART_BRR_DIV_Mantissa              ((uint16_t)0xFFF0)            </span></div><div class="line"><a name="l07711"></a><span class="lineno"> 7711</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR1 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07712"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac457c519baa28359ab7959fbe0c5cda1"> 7712</a></span>&#160;<span class="preprocessor">#define  USART_CR1_SBK                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07713"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa7d61ab5a4e2beaa3f591c56bd15a27b"> 7713</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RWU                       ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07714"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gada0d5d407a22264de847bc1b40a17aeb"> 7714</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RE                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07715"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7f090b04fd78b755b43357ecaa9622"> 7715</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TE                        ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07716"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5221d09eebd12445a20f221bf98066f8"> 7716</a></span>&#160;<span class="preprocessor">#define  USART_CR1_IDLEIE                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07717"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga91118f867adfdb2e805beea86666de04"> 7717</a></span>&#160;<span class="preprocessor">#define  USART_CR1_RXNEIE                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07718"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa17130690a1ca95b972429eb64d4254e"> 7718</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TCIE                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07719"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga70422871d15f974b464365e7fe1877e9"> 7719</a></span>&#160;<span class="preprocessor">#define  USART_CR1_TXEIE                     ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07720"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27405d413b6d355ccdb076d52fef6875"> 7720</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PEIE                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07721"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e159d36ab2c93a2c1942df60e9eebbe"> 7721</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PS                        ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07722"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f8fcf084f9a8514efafb617c70b074"> 7722</a></span>&#160;<span class="preprocessor">#define  USART_CR1_PCE                       ((uint16_t)0x0400)            </span></div><div class="line"><a name="l07723"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad831dfc169fcf14b7284984dbecf322d"> 7723</a></span>&#160;<span class="preprocessor">#define  USART_CR1_WAKE                      ((uint16_t)0x0800)            </span></div><div class="line"><a name="l07724"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga95f0288b9c6aaeca7cb6550a2e6833e2"> 7724</a></span>&#160;<span class="preprocessor">#define  USART_CR1_M                         ((uint16_t)0x1000)            </span></div><div class="line"><a name="l07725"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2bb650676aaae4a5203f372d497d5947"> 7725</a></span>&#160;<span class="preprocessor">#define  USART_CR1_UE                        ((uint16_t)0x2000)            </span></div><div class="line"><a name="l07726"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaed6caeb0cb48f1a7b34090f31a92a8e2"> 7726</a></span>&#160;<span class="preprocessor">#define  USART_CR1_OVER8                     ((uint16_t)0x8000)            </span></div><div class="line"><a name="l07728"></a><span class="lineno"> 7728</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR2 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07729"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3ee77fac25142271ad56d49685e518b3"> 7729</a></span>&#160;<span class="preprocessor">#define  USART_CR2_ADD                       ((uint16_t)0x000F)            </span></div><div class="line"><a name="l07730"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7f9bc41700717fd93548e0e95b6072ed"> 7730</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDL                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07731"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa02ef5d22553f028ea48e5d9f08192b4"> 7731</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBDIE                     ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07732"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a62e93ae7864e89622bdd92508b615e"> 7732</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LBCL                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07733"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga362976ce813e58310399d113d2cf09cb"> 7733</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPHA                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07734"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafbb4336ac93d94d4e78f9fb7b3a0dc68"> 7734</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CPOL                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l07735"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga42a396cde02ffa0c4d3fd9817b6af853"> 7735</a></span>&#160;<span class="preprocessor">#define  USART_CR2_CLKEN                     ((uint16_t)0x0800)            </span></div><div class="line"><a name="l07737"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf993e483318ebcecffd18649de766dc6"> 7737</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP                      ((uint16_t)0x3000)            </span></div><div class="line"><a name="l07738"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee6ee01c6e5325b378b2209ef20d0a61"> 7738</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_0                    ((uint16_t)0x1000)            </span></div><div class="line"><a name="l07739"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2b24d14f0e5d1c76c878b08aad44d02b"> 7739</a></span>&#160;<span class="preprocessor">#define  USART_CR2_STOP_1                    ((uint16_t)0x2000)            </span></div><div class="line"><a name="l07741"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac8931efa62c29d92f5c0ec5a05f907ef"> 7741</a></span>&#160;<span class="preprocessor">#define  USART_CR2_LINEN                     ((uint16_t)0x4000)            </span></div><div class="line"><a name="l07743"></a><span class="lineno"> 7743</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_CR3 register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07744"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaed1a39c551b1641128f81893ff558d0"> 7744</a></span>&#160;<span class="preprocessor">#define  USART_CR3_EIE                       ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07745"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga31c66373bfbae7724c836ac63b8411dd"> 7745</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IREN                      ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07746"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga22af8d399f1adda62e31186f0309af80"> 7746</a></span>&#160;<span class="preprocessor">#define  USART_CR3_IRLP                      ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07747"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac71129810fab0b46d91161a39e3f8d01"> 7747</a></span>&#160;<span class="preprocessor">#define  USART_CR3_HDSEL                     ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07748"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3f3b70b2ee9ff0b59e952fd7ab04373c"> 7748</a></span>&#160;<span class="preprocessor">#define  USART_CR3_NACK                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07749"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9180b9249a26988f71d4bb2b0c3eec27"> 7749</a></span>&#160;<span class="preprocessor">#define  USART_CR3_SCEN                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07750"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff130f15493c765353ec2fd605667c5a"> 7750</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAR                      ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07751"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5bb515d3814d448f84e2c98bf44f3993"> 7751</a></span>&#160;<span class="preprocessor">#define  USART_CR3_DMAT                      ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07752"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7c5d6fcd84a4728cda578a0339b4cac2"> 7752</a></span>&#160;<span class="preprocessor">#define  USART_CR3_RTSE                      ((uint16_t)0x0100)            </span></div><div class="line"><a name="l07753"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa125f026b1ca2d76eab48b191baed265"> 7753</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSE                      ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07754"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga636d5ec2e9556949fc68d13ad45a1e90"> 7754</a></span>&#160;<span class="preprocessor">#define  USART_CR3_CTSIE                     ((uint16_t)0x0400)            </span></div><div class="line"><a name="l07755"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9a96fb1a7beab602cbc8cb0393593826"> 7755</a></span>&#160;<span class="preprocessor">#define  USART_CR3_ONEBIT                    ((uint16_t)0x0800)            </span></div><div class="line"><a name="l07757"></a><span class="lineno"> 7757</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for USART_GTPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07758"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa0b423f0f4baf7d510ea70477e5c9203"> 7758</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC                      ((uint16_t)0x00FF)            </span></div><div class="line"><a name="l07759"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c49c90d83a0e3746b56b2a0a3b0ddcb"> 7759</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_0                    ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07760"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8eab5000ab993991d0da8ffbd386c92b"> 7760</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_1                    ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07761"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9d74604b6e1ab08a45ea4fe6b3f6b5cd"> 7761</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_2                    ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07762"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1b6b237fcac675f8f047c4ff64248486"> 7762</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_3                    ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07763"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad1c0e92df8edb974008b3d37d12f655a"> 7763</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_4                    ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07764"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga12dda4877432bc181c9684b0830b1b7b"> 7764</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_5                    ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07765"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga045e834b03e7a06b2005a13923af424a"> 7765</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_6                    ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07766"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad3da67d3c9c3abf436098a86477d2dfc"> 7766</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_PSC_7                    ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07768"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e927fad0bfa430f54007e158e01f43b"> 7768</a></span>&#160;<span class="preprocessor">#define  USART_GTPR_GT                       ((uint16_t)0xFF00)            </span></div><div class="line"><a name="l07770"></a><span class="lineno"> 7770</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07771"></a><span class="lineno"> 7771</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07772"></a><span class="lineno"> 7772</span>&#160;<span class="comment">/*                                 Debug MCU                                  */</span></div><div class="line"><a name="l07773"></a><span class="lineno"> 7773</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07774"></a><span class="lineno"> 7774</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07775"></a><span class="lineno"> 7775</span>&#160;</div><div class="line"><a name="l07776"></a><span class="lineno"> 7776</span>&#160;<span class="comment">/****************  Bit definition for DBGMCU_IDCODE register  *****************/</span></div><div class="line"><a name="l07777"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd961fcddc40341a817a9ec85b7c80ac"> 7777</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_DEV_ID                ((uint32_t)0x00000FFF)        </span></div><div class="line"><a name="l07779"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga887eb26364a8693355024ca203323165"> 7779</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID                ((uint32_t)0xFFFF0000)        </span></div><div class="line"><a name="l07780"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga223ec71b13697d1d94ac910d74dda1a4"> 7780</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_0              ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07781"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c43be5f3bf427d9e5c5cb53c71c56c5"> 7781</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_1              ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07782"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd0c09bab9658d492fadbb6d8e926ead"> 7782</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_2              ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07783"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1591e5e3e0ac1cf9a677e4ee7de14736"> 7783</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_3              ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07784"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6c2934497d6e9611d0f0de63705a45d"> 7784</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_4              ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07785"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2c2b20d6c7ba5ec12ed0aa8aacade921"> 7785</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_5              ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07786"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga777e36bfca8dbb754b1407be5d0f712b"> 7786</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_6              ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07787"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ebea4db4ccddeeacfecb181ec8763e3"> 7787</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_7              ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07788"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1fb637a05555ad0cf9f1308184822c0a"> 7788</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_8              ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07789"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf24a517f96a59284e5b7c27c521050f7"> 7789</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_9              ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07790"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga0770975f537cee88759c533cce1985c7"> 7790</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_10             ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07791"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga217da836fc3089b44a9d9c3daff40c75"> 7791</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_11             ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07792"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae27909354dd0b18756072ab3a3939e91"> 7792</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_12             ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07793"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga300efe7db3358b63a83133901ab507ac"> 7793</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_13             ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07794"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf7664e599c06b8f00398d9c84deec607"> 7794</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_14             ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07795"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga027015a672a0e61e0b8494b2f3d04c74"> 7795</a></span>&#160;<span class="preprocessor">#define  DBGMCU_IDCODE_REV_ID_15             ((uint32_t)0x80000000)        </span></div><div class="line"><a name="l07797"></a><span class="lineno"> 7797</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for DBGMCU_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07798"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga037c80fe1d7308cee68245715ef6cd9a"> 7798</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_SLEEP                 ((uint32_t)0x00000001)        </span></div><div class="line"><a name="l07799"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf511f21a8de5b0b66c862915eee8bf75"> 7799</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STOP                  ((uint32_t)0x00000002)        </span></div><div class="line"><a name="l07800"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga107a9396d63c892a8e614897c9d0b132"> 7800</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_STANDBY               ((uint32_t)0x00000004)        </span></div><div class="line"><a name="l07801"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga9034b6eb9d4dceadffc6a1d1959056c9"> 7801</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_IOEN                ((uint32_t)0x00000020)        </span></div><div class="line"><a name="l07803"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1395189e10bdbc37bce9ea480e22d10"> 7803</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE                ((uint32_t)0x000000C0)        </span></div><div class="line"><a name="l07804"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2d41a4027853783633d929a43f8d6d85"> 7804</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_0              ((uint32_t)0x00000040)        </span></div><div class="line"><a name="l07805"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7ba3a830051b53d43d850768242c503e"> 7805</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_TRACE_MODE_1              ((uint32_t)0x00000080)        </span></div><div class="line"><a name="l07807"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga06e02885e11d05135dd967b33fad68f1"> 7807</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_IWDG_STOP             ((uint32_t)0x00000100)        </span></div><div class="line"><a name="l07808"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga626bea771c7fdb87e515685104d3a562"> 7808</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_WWDG_STOP             ((uint32_t)0x00000200)        </span></div><div class="line"><a name="l07809"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a786a8fa8a1c85e30265e76cdea814d"> 7809</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM1_STOP             ((uint32_t)0x00000400)        </span></div><div class="line"><a name="l07810"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa1ee73c14e640c4e97041a9ce3e221a"> 7810</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM2_STOP             ((uint32_t)0x00000800)        </span></div><div class="line"><a name="l07811"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac6801756368b597301f4098b69bce4e7"> 7811</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM3_STOP             ((uint32_t)0x00001000)        </span></div><div class="line"><a name="l07812"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7d562f812de81b99c6701d74812818fa"> 7812</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM4_STOP             ((uint32_t)0x00002000)        </span></div><div class="line"><a name="l07813"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac503a3c7cb5acef966dc5b0b645944eb"> 7813</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_CAN1_STOP             ((uint32_t)0x00004000)        </span></div><div class="line"><a name="l07814"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga74c71dedb4221750d7e3d8237c8b7846"> 7814</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_I2C1_SMBUS_TIMEOUT    ((uint32_t)0x00008000)        </span></div><div class="line"><a name="l07815"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac13c4459ef41174c5f40b7f3f96bc075"> 7815</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_I2C2_SMBUS_TIMEOUT    ((uint32_t)0x00010000)        </span></div><div class="line"><a name="l07816"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gade7b4ae5a5e402aa66af991fb174b83a"> 7816</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM8_STOP             ((uint32_t)0x00020000)        </span></div><div class="line"><a name="l07817"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga81d1915feb949e71f129ace7519abfee"> 7817</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM5_STOP             ((uint32_t)0x00040000)        </span></div><div class="line"><a name="l07818"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga583b3b400b2ebf72da6cee21226d00e5"> 7818</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM6_STOP             ((uint32_t)0x00080000)        </span></div><div class="line"><a name="l07819"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26379796d6900f536c1860e252d195f5"> 7819</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM7_STOP             ((uint32_t)0x00100000)        </span></div><div class="line"><a name="l07820"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab66d79e9b95ef54e109aa7b069201b58"> 7820</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_CAN2_STOP             ((uint32_t)0x00200000)        </span></div><div class="line"><a name="l07821"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga923048ee6f3ae804ae377d2d259456e4"> 7821</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM15_STOP            ((uint32_t)0x00400000)        </span></div><div class="line"><a name="l07822"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga69023f8b781539ccb233f76de6284ce3"> 7822</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM16_STOP            ((uint32_t)0x00800000)        </span></div><div class="line"><a name="l07823"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga7a617b659cc61d947515e2d52f1f2f92"> 7823</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM17_STOP            ((uint32_t)0x01000000)        </span></div><div class="line"><a name="l07824"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gac0c0745ffe127802d59aa73b483dc744"> 7824</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM12_STOP            ((uint32_t)0x02000000)        </span></div><div class="line"><a name="l07825"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3a25f2fb948b645c00ed9f986aaa535a"> 7825</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM13_STOP            ((uint32_t)0x04000000)        </span></div><div class="line"><a name="l07826"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga24da33fc97703f7fb374615dbb0c705c"> 7826</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM14_STOP            ((uint32_t)0x08000000)        </span></div><div class="line"><a name="l07827"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaaa53454227eeb503a681d32049b07b74"> 7827</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM9_STOP             ((uint32_t)0x10000000)        </span></div><div class="line"><a name="l07828"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga44df04d2075cec31b160df59357168de"> 7828</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM10_STOP            ((uint32_t)0x20000000)        </span></div><div class="line"><a name="l07829"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa1e4ff4e5582e146f1fc6f6731fddc58"> 7829</a></span>&#160;<span class="preprocessor">#define  DBGMCU_CR_DBG_TIM11_STOP            ((uint32_t)0x40000000)        </span></div><div class="line"><a name="l07831"></a><span class="lineno"> 7831</span>&#160;<span class="preprocessor"></span><span class="comment">/******************************************************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07832"></a><span class="lineno"> 7832</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07833"></a><span class="lineno"> 7833</span>&#160;<span class="comment">/*                      FLASH and Option Bytes Registers                      */</span></div><div class="line"><a name="l07834"></a><span class="lineno"> 7834</span>&#160;<span class="comment">/*                                                                            */</span></div><div class="line"><a name="l07835"></a><span class="lineno"> 7835</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07836"></a><span class="lineno"> 7836</span>&#160;</div><div class="line"><a name="l07837"></a><span class="lineno"> 7837</span>&#160;<span class="comment">/*******************  Bit definition for FLASH_ACR register  ******************/</span></div><div class="line"><a name="l07838"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaef5e44cbb084160a6004ca9951ec7318"> 7838</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY                   ((uint8_t)0x07)               </span></div><div class="line"><a name="l07839"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6560c1d58df18c8740d70591bf7bc1ad"> 7839</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY_0                 ((uint8_t)0x00)               </span></div><div class="line"><a name="l07840"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga85155f5d3f34ebe83989513793498c72"> 7840</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY_1                 ((uint8_t)0x01)               </span></div><div class="line"><a name="l07841"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga61b5089d0c86db787ebef496c9057918"> 7841</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_LATENCY_2                 ((uint8_t)0x02)               </span></div><div class="line"><a name="l07843"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6e66d0fa94c019e9c27a3d79e8228cd9"> 7843</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_HLFCYA                    ((uint8_t)0x08)               </span></div><div class="line"><a name="l07844"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5285ab198307213dce0629f9b7c6fc86"> 7844</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_PRFTBE                    ((uint8_t)0x10)               </span></div><div class="line"><a name="l07845"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e73d25ffe7e7a258a873e1fbef17445"> 7845</a></span>&#160;<span class="preprocessor">#define  FLASH_ACR_PRFTBS                    ((uint8_t)0x20)               </span></div><div class="line"><a name="l07847"></a><span class="lineno"> 7847</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_KEYR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07848"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8a55ea632082aac5b60c62cc0eb0d556"> 7848</a></span>&#160;<span class="preprocessor">#define  FLASH_KEYR_FKEYR                    ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l07850"></a><span class="lineno"> 7850</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  FLASH Keys  **********************************************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07851"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga34ec82060edcc9a18bf804b07dec5881"> 7851</a></span>&#160;<span class="preprocessor">#define RDP_Key                  ((uint16_t)0x00A5)</span></div><div class="line"><a name="l07852"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafd77e7bf91765d891ce63e2f0084b019"> 7852</a></span>&#160;<span class="preprocessor">#define FLASH_KEY1               ((uint32_t)0x45670123)</span></div><div class="line"><a name="l07853"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaee83d0f557e158da52f4a205db6b60a7"> 7853</a></span>&#160;<span class="preprocessor">#define FLASH_KEY2               ((uint32_t)0xCDEF89AB)</span></div><div class="line"><a name="l07854"></a><span class="lineno"> 7854</span>&#160;</div><div class="line"><a name="l07855"></a><span class="lineno"> 7855</span>&#160;<span class="comment">/*****************  Bit definition for FLASH_OPTKEYR register  ****************/</span></div><div class="line"><a name="l07856"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8b8c555ae65817c33733f3bbbacf111d"> 7856</a></span>&#160;<span class="preprocessor">#define  FLASH_OPTKEYR_OPTKEYR               ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l07858"></a><span class="lineno"> 7858</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_SR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07859"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b86181a96fd2f1cc3828e9d8d83d368"> 7859</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_BSY                        ((uint8_t)0x01)               </span></div><div class="line"><a name="l07860"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga60f40ca765714598a62aa216a5ccd8e4"> 7860</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_PGERR                      ((uint8_t)0x04)               </span></div><div class="line"><a name="l07861"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga2e403606e5ac23cb07701aeebc1f73e5"> 7861</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_WRPRTERR                   ((uint8_t)0x10)               </span></div><div class="line"><a name="l07862"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae1301c6b487cfefa247c54a576a0c12b"> 7862</a></span>&#160;<span class="preprocessor">#define  FLASH_SR_EOP                        ((uint8_t)0x20)               </span></div><div class="line"><a name="l07864"></a><span class="lineno"> 7864</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_CR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07865"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga47754b39bd7a7c79c251d6376f97f661"> 7865</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_PG                         ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07866"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gad845355ade49d56cf70ad0ff09595a23"> 7866</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_PER                        ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07867"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4a287aa5a625125301306a02fb69c53a"> 7867</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_MER                        ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07868"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6736a5478a87f35a6a0cb66d8784a5ab"> 7868</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OPTPG                      ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07869"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga19fbf5dc4339b1ec8630675f03ad6fe0"> 7869</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OPTER                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07870"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gafe4dd28134f93f52b1d4ec5b36a99864"> 7870</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_STRT                       ((uint16_t)0x0040)            </span></div><div class="line"><a name="l07871"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab25f1fa4127fa015361b61a6f3180784"> 7871</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_LOCK                       ((uint16_t)0x0080)            </span></div><div class="line"><a name="l07872"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga27d44bc9617cc430de9413b385dfe0c3"> 7872</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_OPTWRE                     ((uint16_t)0x0200)            </span></div><div class="line"><a name="l07873"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga930897cecdaa9dbef8c640b84acbd8c2"> 7873</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_ERRIE                      ((uint16_t)0x0400)            </span></div><div class="line"><a name="l07874"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab9e69856f654ec430a42791a34799db0"> 7874</a></span>&#160;<span class="preprocessor">#define  FLASH_CR_EOPIE                      ((uint16_t)0x1000)            </span></div><div class="line"><a name="l07876"></a><span class="lineno"> 7876</span>&#160;<span class="preprocessor"></span><span class="comment">/*******************  Bit definition for FLASH_AR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07877"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaafc00fde8118ce03602d00d34a80fec4"> 7877</a></span>&#160;<span class="preprocessor">#define  FLASH_AR_FAR                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l07879"></a><span class="lineno"> 7879</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_OBR register  *******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07880"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab52c27d6657bd72f1860fa25a1faf8e3"> 7880</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_OPTERR                    ((uint16_t)0x0001)            </span></div><div class="line"><a name="l07881"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga052763d6c2daf0a422577a6c8a0be977"> 7881</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_RDPRT                     ((uint16_t)0x0002)            </span></div><div class="line"><a name="l07883"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1585552c59923cb1e1979cdfdc77b991"> 7883</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_USER                      ((uint16_t)0x03FC)            </span></div><div class="line"><a name="l07884"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5a18df54a9254985b1ee69c5666e68b6"> 7884</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_WDG_SW                    ((uint16_t)0x0004)            </span></div><div class="line"><a name="l07885"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga8e84d6c706420de2335619043a06760d"> 7885</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_nRST_STOP                 ((uint16_t)0x0008)            </span></div><div class="line"><a name="l07886"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga3d863a776a1d5a136e267bac209f6a85"> 7886</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_nRST_STDBY                ((uint16_t)0x0010)            </span></div><div class="line"><a name="l07887"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaf8df650a29c19a5792097cd14872f31b"> 7887</a></span>&#160;<span class="preprocessor">#define  FLASH_OBR_BFB2                      ((uint16_t)0x0020)            </span></div><div class="line"><a name="l07889"></a><span class="lineno"> 7889</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRPR register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07890"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1d3842e780ec47c1127de0ed4a93821d"> 7890</a></span>&#160;<span class="preprocessor">#define  FLASH_WRPR_WRP                        ((uint32_t)0xFFFFFFFF)        </span></div><div class="line"><a name="l07892"></a><span class="lineno"> 7892</span>&#160;<span class="preprocessor"></span><span class="comment">/*----------------------------------------------------------------------------*/</span><span class="preprocessor"></span></div><div class="line"><a name="l07893"></a><span class="lineno"> 7893</span>&#160;</div><div class="line"><a name="l07894"></a><span class="lineno"> 7894</span>&#160;<span class="comment">/******************  Bit definition for FLASH_RDP register  *******************/</span></div><div class="line"><a name="l07895"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaebd716ae96657c56919fe5047cc0d65d"> 7895</a></span>&#160;<span class="preprocessor">#define  FLASH_RDP_RDP                       ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l07896"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1145e521145389b9072e85252e54ca3d"> 7896</a></span>&#160;<span class="preprocessor">#define  FLASH_RDP_nRDP                      ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l07898"></a><span class="lineno"> 7898</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_USER register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07899"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaab0317a3e9f0e692213011164fb0d2de"> 7899</a></span>&#160;<span class="preprocessor">#define  FLASH_USER_USER                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l07900"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga6f0334d45dfeb5ab7fd84311ddd0379e"> 7900</a></span>&#160;<span class="preprocessor">#define  FLASH_USER_nUSER                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l07902"></a><span class="lineno"> 7902</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_Data0 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07903"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga09070b36e22fdb41e470c8a5a575f9a6"> 7903</a></span>&#160;<span class="preprocessor">#define  FLASH_Data0_Data0                   ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l07904"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae80c9345106d12db361ecd7a1b01900a"> 7904</a></span>&#160;<span class="preprocessor">#define  FLASH_Data0_nData0                  ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l07906"></a><span class="lineno"> 7906</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_Data1 register  *****************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07907"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gabe3394f74718c6f4d811b1e3c43aca5a"> 7907</a></span>&#160;<span class="preprocessor">#define  FLASH_Data1_Data1                   ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l07908"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga26ef6801f38525d6fdda034a130e5ee9"> 7908</a></span>&#160;<span class="preprocessor">#define  FLASH_Data1_nData1                  ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l07910"></a><span class="lineno"> 7910</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP0 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07911"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaa956fef145edf00d54046e44305a005a"> 7911</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP0_WRP0                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l07912"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gaff06814ffdd40e0f41b8abfb58a94533"> 7912</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP0_nWRP0                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l07914"></a><span class="lineno"> 7914</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP1 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07915"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gae6e79cb6593a9aac4cf4ac87903502bb"> 7915</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP1_WRP1                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l07916"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga4b856e9d7bb136f77c185cdf7a778810"> 7916</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP1_nWRP1                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l07918"></a><span class="lineno"> 7918</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP2 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07919"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga1e05a6cccc474ddd580c89ca35fab8f6"> 7919</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP2_WRP2                     ((uint32_t)0x000000FF)        </span></div><div class="line"><a name="l07920"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#gab31b050ba2b32d47ba500a9b2968790f"> 7920</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP2_nWRP2                    ((uint32_t)0x0000FF00)        </span></div><div class="line"><a name="l07922"></a><span class="lineno"> 7922</span>&#160;<span class="preprocessor"></span><span class="comment">/******************  Bit definition for FLASH_WRP3 register  ******************/</span><span class="preprocessor"></span></div><div class="line"><a name="l07923"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga5c60a5c1b02b5edb3e4ad04de3dea4c1"> 7923</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP3_WRP3                     ((uint32_t)0x00FF0000)        </span></div><div class="line"><a name="l07924"></a><span class="lineno"><a class="line" href="group___peripheral___registers___bits___definition.html#ga73b1ae40a4a63c467a202d505afd0beb"> 7924</a></span>&#160;<span class="preprocessor">#define  FLASH_WRP3_nWRP3                    ((uint32_t)0xFF000000)        </span></div><div class="line"><a name="l07926"></a><span class="lineno"> 7926</span>&#160;<span class="preprocessor">#ifdef STM32F10X_CL</span></div><div class="line"><a name="l07927"></a><span class="lineno"> 7927</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07928"></a><span class="lineno"> 7928</span>&#160;<span class="comment">/*                Ethernet MAC Registers bits definitions                     */</span></div><div class="line"><a name="l07929"></a><span class="lineno"> 7929</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l07930"></a><span class="lineno"> 7930</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Control Register register */</span></div><div class="line"><a name="l07931"></a><span class="lineno"> 7931</span>&#160;<span class="preprocessor">#define ETH_MACCR_WD      ((uint32_t)0x00800000)  </span><span class="comment">/* Watchdog disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l07932"></a><span class="lineno"> 7932</span>&#160;<span class="preprocessor">#define ETH_MACCR_JD      ((uint32_t)0x00400000)  </span><span class="comment">/* Jabber disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l07933"></a><span class="lineno"> 7933</span>&#160;<span class="preprocessor">#define ETH_MACCR_IFG     ((uint32_t)0x000E0000)  </span><span class="comment">/* Inter-frame gap */</span><span class="preprocessor"></span></div><div class="line"><a name="l07934"></a><span class="lineno"> 7934</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_96Bit     ((uint32_t)0x00000000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 96Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l07935"></a><span class="lineno"> 7935</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_88Bit     ((uint32_t)0x00020000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 88Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l07936"></a><span class="lineno"> 7936</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_80Bit     ((uint32_t)0x00040000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 80Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l07937"></a><span class="lineno"> 7937</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_72Bit     ((uint32_t)0x00060000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 72Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l07938"></a><span class="lineno"> 7938</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_64Bit     ((uint32_t)0x00080000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 64Bit */</span><span class="preprocessor">        </span></div><div class="line"><a name="l07939"></a><span class="lineno"> 7939</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_56Bit     ((uint32_t)0x000A0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 56Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l07940"></a><span class="lineno"> 7940</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_48Bit     ((uint32_t)0x000C0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 48Bit */</span><span class="preprocessor"></span></div><div class="line"><a name="l07941"></a><span class="lineno"> 7941</span>&#160;<span class="preprocessor">  #define ETH_MACCR_IFG_40Bit     ((uint32_t)0x000E0000)  </span><span class="comment">/* Minimum IFG between frames during transmission is 40Bit */</span><span class="preprocessor">              </span></div><div class="line"><a name="l07942"></a><span class="lineno"> 7942</span>&#160;<span class="preprocessor">#define ETH_MACCR_CSD     ((uint32_t)0x00010000)  </span><span class="comment">/* Carrier sense disable (during transmission) */</span><span class="preprocessor"></span></div><div class="line"><a name="l07943"></a><span class="lineno"> 7943</span>&#160;<span class="preprocessor">#define ETH_MACCR_FES     ((uint32_t)0x00004000)  </span><span class="comment">/* Fast ethernet speed */</span><span class="preprocessor"></span></div><div class="line"><a name="l07944"></a><span class="lineno"> 7944</span>&#160;<span class="preprocessor">#define ETH_MACCR_ROD     ((uint32_t)0x00002000)  </span><span class="comment">/* Receive own disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l07945"></a><span class="lineno"> 7945</span>&#160;<span class="preprocessor">#define ETH_MACCR_LM      ((uint32_t)0x00001000)  </span><span class="comment">/* loopback mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l07946"></a><span class="lineno"> 7946</span>&#160;<span class="preprocessor">#define ETH_MACCR_DM      ((uint32_t)0x00000800)  </span><span class="comment">/* Duplex mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l07947"></a><span class="lineno"> 7947</span>&#160;<span class="preprocessor">#define ETH_MACCR_IPCO    ((uint32_t)0x00000400)  </span><span class="comment">/* IP Checksum offload */</span><span class="preprocessor"></span></div><div class="line"><a name="l07948"></a><span class="lineno"> 7948</span>&#160;<span class="preprocessor">#define ETH_MACCR_RD      ((uint32_t)0x00000200)  </span><span class="comment">/* Retry disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l07949"></a><span class="lineno"> 7949</span>&#160;<span class="preprocessor">#define ETH_MACCR_APCS    ((uint32_t)0x00000080)  </span><span class="comment">/* Automatic Pad/CRC stripping */</span><span class="preprocessor"></span></div><div class="line"><a name="l07950"></a><span class="lineno"> 7950</span>&#160;<span class="preprocessor">#define ETH_MACCR_BL      ((uint32_t)0x00000060)  </span><span class="comment">/* Back-off limit: random integer number (r) of slot time delays before rescheduling</span></div><div class="line"><a name="l07951"></a><span class="lineno"> 7951</span>&#160;<span class="comment">                                                       a transmission attempt during retries after a collision: 0 =&lt; r &lt;2^k */</span><span class="preprocessor"></span></div><div class="line"><a name="l07952"></a><span class="lineno"> 7952</span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_10    ((uint32_t)0x00000000)  </span><span class="comment">/* k = min (n, 10) */</span><span class="preprocessor"></span></div><div class="line"><a name="l07953"></a><span class="lineno"> 7953</span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_8     ((uint32_t)0x00000020)  </span><span class="comment">/* k = min (n, 8) */</span><span class="preprocessor"></span></div><div class="line"><a name="l07954"></a><span class="lineno"> 7954</span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_4     ((uint32_t)0x00000040)  </span><span class="comment">/* k = min (n, 4) */</span><span class="preprocessor"></span></div><div class="line"><a name="l07955"></a><span class="lineno"> 7955</span>&#160;<span class="preprocessor">  #define ETH_MACCR_BL_1     ((uint32_t)0x00000060)  </span><span class="comment">/* k = min (n, 1) */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07956"></a><span class="lineno"> 7956</span>&#160;<span class="preprocessor">#define ETH_MACCR_DC      ((uint32_t)0x00000010)  </span><span class="comment">/* Defferal check */</span><span class="preprocessor"></span></div><div class="line"><a name="l07957"></a><span class="lineno"> 7957</span>&#160;<span class="preprocessor">#define ETH_MACCR_TE      ((uint32_t)0x00000008)  </span><span class="comment">/* Transmitter enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l07958"></a><span class="lineno"> 7958</span>&#160;<span class="preprocessor">#define ETH_MACCR_RE      ((uint32_t)0x00000004)  </span><span class="comment">/* Receiver enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l07959"></a><span class="lineno"> 7959</span>&#160;</div><div class="line"><a name="l07960"></a><span class="lineno"> 7960</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Frame Filter Register */</span></div><div class="line"><a name="l07961"></a><span class="lineno"> 7961</span>&#160;<span class="preprocessor">#define ETH_MACFFR_RA     ((uint32_t)0x80000000)  </span><span class="comment">/* Receive all */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07962"></a><span class="lineno"> 7962</span>&#160;<span class="preprocessor">#define ETH_MACFFR_HPF    ((uint32_t)0x00000400)  </span><span class="comment">/* Hash or perfect filter */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07963"></a><span class="lineno"> 7963</span>&#160;<span class="preprocessor">#define ETH_MACFFR_SAF    ((uint32_t)0x00000200)  </span><span class="comment">/* Source address filter enable */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07964"></a><span class="lineno"> 7964</span>&#160;<span class="preprocessor">#define ETH_MACFFR_SAIF   ((uint32_t)0x00000100)  </span><span class="comment">/* SA inverse filtering */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07965"></a><span class="lineno"> 7965</span>&#160;<span class="preprocessor">#define ETH_MACFFR_PCF    ((uint32_t)0x000000C0)  </span><span class="comment">/* Pass control frames: 3 cases */</span><span class="preprocessor"></span></div><div class="line"><a name="l07966"></a><span class="lineno"> 7966</span>&#160;<span class="preprocessor">  #define ETH_MACFFR_PCF_BlockAll                ((uint32_t)0x00000040)  </span><span class="comment">/* MAC filters all control frames from reaching the application */</span><span class="preprocessor"></span></div><div class="line"><a name="l07967"></a><span class="lineno"> 7967</span>&#160;<span class="preprocessor">  #define ETH_MACFFR_PCF_ForwardAll              ((uint32_t)0x00000080)  </span><span class="comment">/* MAC forwards all control frames to application even if they fail the Address Filter */</span><span class="preprocessor"></span></div><div class="line"><a name="l07968"></a><span class="lineno"> 7968</span>&#160;<span class="preprocessor">  #define ETH_MACFFR_PCF_ForwardPassedAddrFilter ((uint32_t)0x000000C0)  </span><span class="comment">/* MAC forwards control frames that pass the Address Filter. */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07969"></a><span class="lineno"> 7969</span>&#160;<span class="preprocessor">#define ETH_MACFFR_BFD    ((uint32_t)0x00000020)  </span><span class="comment">/* Broadcast frame disable */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07970"></a><span class="lineno"> 7970</span>&#160;<span class="preprocessor">#define ETH_MACFFR_PAM    ((uint32_t)0x00000010)  </span><span class="comment">/* Pass all mutlicast */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07971"></a><span class="lineno"> 7971</span>&#160;<span class="preprocessor">#define ETH_MACFFR_DAIF   ((uint32_t)0x00000008)  </span><span class="comment">/* DA Inverse filtering */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07972"></a><span class="lineno"> 7972</span>&#160;<span class="preprocessor">#define ETH_MACFFR_HM     ((uint32_t)0x00000004)  </span><span class="comment">/* Hash multicast */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07973"></a><span class="lineno"> 7973</span>&#160;<span class="preprocessor">#define ETH_MACFFR_HU     ((uint32_t)0x00000002)  </span><span class="comment">/* Hash unicast */</span><span class="preprocessor"></span></div><div class="line"><a name="l07974"></a><span class="lineno"> 7974</span>&#160;<span class="preprocessor">#define ETH_MACFFR_PM     ((uint32_t)0x00000001)  </span><span class="comment">/* Promiscuous mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l07975"></a><span class="lineno"> 7975</span>&#160;</div><div class="line"><a name="l07976"></a><span class="lineno"> 7976</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Hash Table High Register */</span></div><div class="line"><a name="l07977"></a><span class="lineno"> 7977</span>&#160;<span class="preprocessor">#define ETH_MACHTHR_HTH   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Hash table high */</span><span class="preprocessor"></span></div><div class="line"><a name="l07978"></a><span class="lineno"> 7978</span>&#160;</div><div class="line"><a name="l07979"></a><span class="lineno"> 7979</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Hash Table Low Register */</span></div><div class="line"><a name="l07980"></a><span class="lineno"> 7980</span>&#160;<span class="preprocessor">#define ETH_MACHTLR_HTL   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Hash table low */</span><span class="preprocessor"></span></div><div class="line"><a name="l07981"></a><span class="lineno"> 7981</span>&#160;</div><div class="line"><a name="l07982"></a><span class="lineno"> 7982</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC MII Address Register */</span></div><div class="line"><a name="l07983"></a><span class="lineno"> 7983</span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_PA   ((uint32_t)0x0000F800)  </span><span class="comment">/* Physical layer address */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07984"></a><span class="lineno"> 7984</span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_MR   ((uint32_t)0x000007C0)  </span><span class="comment">/* MII register in the selected PHY */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07985"></a><span class="lineno"> 7985</span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_CR   ((uint32_t)0x0000001C)  </span><span class="comment">/* CR clock range: 6 cases */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07986"></a><span class="lineno"> 7986</span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div42   ((uint32_t)0x00000000)  </span><span class="comment">/* HCLK:60-72 MHz; MDC clock= HCLK/42 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07987"></a><span class="lineno"> 7987</span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div16   ((uint32_t)0x00000008)  </span><span class="comment">/* HCLK:20-35 MHz; MDC clock= HCLK/16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07988"></a><span class="lineno"> 7988</span>&#160;<span class="preprocessor">  #define ETH_MACMIIAR_CR_Div26   ((uint32_t)0x0000000C)  </span><span class="comment">/* HCLK:35-60 MHz; MDC clock= HCLK/26 */</span><span class="preprocessor"></span></div><div class="line"><a name="l07989"></a><span class="lineno"> 7989</span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_MW   ((uint32_t)0x00000002)  </span><span class="comment">/* MII write */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07990"></a><span class="lineno"> 7990</span>&#160;<span class="preprocessor">#define ETH_MACMIIAR_MB   ((uint32_t)0x00000001)  </span><span class="comment">/* MII busy */</span><span class="preprocessor"> </span></div><div class="line"><a name="l07991"></a><span class="lineno"> 7991</span>&#160;  </div><div class="line"><a name="l07992"></a><span class="lineno"> 7992</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC MII Data Register */</span></div><div class="line"><a name="l07993"></a><span class="lineno"> 7993</span>&#160;<span class="preprocessor">#define ETH_MACMIIDR_MD   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MII data: read/write data from/to PHY */</span><span class="preprocessor"></span></div><div class="line"><a name="l07994"></a><span class="lineno"> 7994</span>&#160;</div><div class="line"><a name="l07995"></a><span class="lineno"> 7995</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Flow Control Register */</span></div><div class="line"><a name="l07996"></a><span class="lineno"> 7996</span>&#160;<span class="preprocessor">#define ETH_MACFCR_PT     ((uint32_t)0xFFFF0000)  </span><span class="comment">/* Pause time */</span><span class="preprocessor"></span></div><div class="line"><a name="l07997"></a><span class="lineno"> 7997</span>&#160;<span class="preprocessor">#define ETH_MACFCR_ZQPD   ((uint32_t)0x00000080)  </span><span class="comment">/* Zero-quanta pause disable */</span><span class="preprocessor"></span></div><div class="line"><a name="l07998"></a><span class="lineno"> 7998</span>&#160;<span class="preprocessor">#define ETH_MACFCR_PLT    ((uint32_t)0x00000030)  </span><span class="comment">/* Pause low threshold: 4 cases */</span><span class="preprocessor"></span></div><div class="line"><a name="l07999"></a><span class="lineno"> 7999</span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus4   ((uint32_t)0x00000000)  </span><span class="comment">/* Pause time minus 4 slot times */</span><span class="preprocessor"></span></div><div class="line"><a name="l08000"></a><span class="lineno"> 8000</span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus28  ((uint32_t)0x00000010)  </span><span class="comment">/* Pause time minus 28 slot times */</span><span class="preprocessor"></span></div><div class="line"><a name="l08001"></a><span class="lineno"> 8001</span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus144 ((uint32_t)0x00000020)  </span><span class="comment">/* Pause time minus 144 slot times */</span><span class="preprocessor"></span></div><div class="line"><a name="l08002"></a><span class="lineno"> 8002</span>&#160;<span class="preprocessor">  #define ETH_MACFCR_PLT_Minus256 ((uint32_t)0x00000030)  </span><span class="comment">/* Pause time minus 256 slot times */</span><span class="preprocessor">      </span></div><div class="line"><a name="l08003"></a><span class="lineno"> 8003</span>&#160;<span class="preprocessor">#define ETH_MACFCR_UPFD   ((uint32_t)0x00000008)  </span><span class="comment">/* Unicast pause frame detect */</span><span class="preprocessor"></span></div><div class="line"><a name="l08004"></a><span class="lineno"> 8004</span>&#160;<span class="preprocessor">#define ETH_MACFCR_RFCE   ((uint32_t)0x00000004)  </span><span class="comment">/* Receive flow control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08005"></a><span class="lineno"> 8005</span>&#160;<span class="preprocessor">#define ETH_MACFCR_TFCE   ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit flow control enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08006"></a><span class="lineno"> 8006</span>&#160;<span class="preprocessor">#define ETH_MACFCR_FCBBPA ((uint32_t)0x00000001)  </span><span class="comment">/* Flow control busy/backpressure activate */</span><span class="preprocessor"></span></div><div class="line"><a name="l08007"></a><span class="lineno"> 8007</span>&#160;</div><div class="line"><a name="l08008"></a><span class="lineno"> 8008</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC VLAN Tag Register */</span></div><div class="line"><a name="l08009"></a><span class="lineno"> 8009</span>&#160;<span class="preprocessor">#define ETH_MACVLANTR_VLANTC ((uint32_t)0x00010000)  </span><span class="comment">/* 12-bit VLAN tag comparison */</span><span class="preprocessor"></span></div><div class="line"><a name="l08010"></a><span class="lineno"> 8010</span>&#160;<span class="preprocessor">#define ETH_MACVLANTR_VLANTI ((uint32_t)0x0000FFFF)  </span><span class="comment">/* VLAN tag identifier (for receive frames) */</span><span class="preprocessor"></span></div><div class="line"><a name="l08011"></a><span class="lineno"> 8011</span>&#160;</div><div class="line"><a name="l08012"></a><span class="lineno"> 8012</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Remote Wake-UpFrame Filter Register */</span> </div><div class="line"><a name="l08013"></a><span class="lineno"> 8013</span>&#160;<span class="preprocessor">#define ETH_MACRWUFFR_D   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Wake-up frame filter register data */</span><span class="preprocessor"></span></div><div class="line"><a name="l08014"></a><span class="lineno"> 8014</span>&#160;<span class="comment">/* Eight sequential Writes to this address (offset 0x28) will write all Wake-UpFrame Filter Registers.</span></div><div class="line"><a name="l08015"></a><span class="lineno"> 8015</span>&#160;<span class="comment">   Eight sequential Reads from this address (offset 0x28) will read all Wake-UpFrame Filter Registers. */</span></div><div class="line"><a name="l08016"></a><span class="lineno"> 8016</span>&#160;<span class="comment">/* Wake-UpFrame Filter Reg0 : Filter 0 Byte Mask</span></div><div class="line"><a name="l08017"></a><span class="lineno"> 8017</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg1 : Filter 1 Byte Mask</span></div><div class="line"><a name="l08018"></a><span class="lineno"> 8018</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg2 : Filter 2 Byte Mask</span></div><div class="line"><a name="l08019"></a><span class="lineno"> 8019</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg3 : Filter 3 Byte Mask</span></div><div class="line"><a name="l08020"></a><span class="lineno"> 8020</span>&#160;<span class="comment">   Wake-UpFrame Filter Reg4 : RSVD - Filter3 Command - RSVD - Filter2 Command - </span></div><div class="line"><a name="l08021"></a><span class="lineno"> 8021</span>&#160;<span class="comment">                              RSVD - Filter1 Command - RSVD - Filter0 Command</span></div><div class="line"><a name="l08022"></a><span class="lineno"> 8022</span>&#160;<span class="comment">   Wake-UpFrame Filter Re5 : Filter3 Offset - Filter2 Offset - Filter1 Offset - Filter0 Offset</span></div><div class="line"><a name="l08023"></a><span class="lineno"> 8023</span>&#160;<span class="comment">   Wake-UpFrame Filter Re6 : Filter1 CRC16 - Filter0 CRC16</span></div><div class="line"><a name="l08024"></a><span class="lineno"> 8024</span>&#160;<span class="comment">   Wake-UpFrame Filter Re7 : Filter3 CRC16 - Filter2 CRC16 */</span></div><div class="line"><a name="l08025"></a><span class="lineno"> 8025</span>&#160;</div><div class="line"><a name="l08026"></a><span class="lineno"> 8026</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC PMT Control and Status Register */</span> </div><div class="line"><a name="l08027"></a><span class="lineno"> 8027</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_WFFRPR ((uint32_t)0x80000000)  </span><span class="comment">/* Wake-Up Frame Filter Register Pointer Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l08028"></a><span class="lineno"> 8028</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_GU     ((uint32_t)0x00000200)  </span><span class="comment">/* Global Unicast */</span><span class="preprocessor"></span></div><div class="line"><a name="l08029"></a><span class="lineno"> 8029</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_WFR    ((uint32_t)0x00000040)  </span><span class="comment">/* Wake-Up Frame Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l08030"></a><span class="lineno"> 8030</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_MPR    ((uint32_t)0x00000020)  </span><span class="comment">/* Magic Packet Received */</span><span class="preprocessor"></span></div><div class="line"><a name="l08031"></a><span class="lineno"> 8031</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_WFE    ((uint32_t)0x00000004)  </span><span class="comment">/* Wake-Up Frame Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08032"></a><span class="lineno"> 8032</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_MPE    ((uint32_t)0x00000002)  </span><span class="comment">/* Magic Packet Enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08033"></a><span class="lineno"> 8033</span>&#160;<span class="preprocessor">#define ETH_MACPMTCSR_PD     ((uint32_t)0x00000001)  </span><span class="comment">/* Power Down */</span><span class="preprocessor"></span></div><div class="line"><a name="l08034"></a><span class="lineno"> 8034</span>&#160;</div><div class="line"><a name="l08035"></a><span class="lineno"> 8035</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Status Register */</span></div><div class="line"><a name="l08036"></a><span class="lineno"> 8036</span>&#160;<span class="preprocessor">#define ETH_MACSR_TSTS      ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp trigger status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08037"></a><span class="lineno"> 8037</span>&#160;<span class="preprocessor">#define ETH_MACSR_MMCTS     ((uint32_t)0x00000040)  </span><span class="comment">/* MMC transmit status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08038"></a><span class="lineno"> 8038</span>&#160;<span class="preprocessor">#define ETH_MACSR_MMMCRS    ((uint32_t)0x00000020)  </span><span class="comment">/* MMC receive status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08039"></a><span class="lineno"> 8039</span>&#160;<span class="preprocessor">#define ETH_MACSR_MMCS      ((uint32_t)0x00000010)  </span><span class="comment">/* MMC status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08040"></a><span class="lineno"> 8040</span>&#160;<span class="preprocessor">#define ETH_MACSR_PMTS      ((uint32_t)0x00000008)  </span><span class="comment">/* PMT status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08041"></a><span class="lineno"> 8041</span>&#160;</div><div class="line"><a name="l08042"></a><span class="lineno"> 8042</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Interrupt Mask Register */</span></div><div class="line"><a name="l08043"></a><span class="lineno"> 8043</span>&#160;<span class="preprocessor">#define ETH_MACIMR_TSTIM     ((uint32_t)0x00000200)  </span><span class="comment">/* Time stamp trigger interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l08044"></a><span class="lineno"> 8044</span>&#160;<span class="preprocessor">#define ETH_MACIMR_PMTIM     ((uint32_t)0x00000008)  </span><span class="comment">/* PMT interrupt mask */</span><span class="preprocessor"></span></div><div class="line"><a name="l08045"></a><span class="lineno"> 8045</span>&#160;</div><div class="line"><a name="l08046"></a><span class="lineno"> 8046</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address0 High Register */</span></div><div class="line"><a name="l08047"></a><span class="lineno"> 8047</span>&#160;<span class="preprocessor">#define ETH_MACA0HR_MACA0H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address0 high */</span><span class="preprocessor"></span></div><div class="line"><a name="l08048"></a><span class="lineno"> 8048</span>&#160;</div><div class="line"><a name="l08049"></a><span class="lineno"> 8049</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address0 Low Register */</span></div><div class="line"><a name="l08050"></a><span class="lineno"> 8050</span>&#160;<span class="preprocessor">#define ETH_MACA0LR_MACA0L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address0 low */</span><span class="preprocessor"></span></div><div class="line"><a name="l08051"></a><span class="lineno"> 8051</span>&#160;</div><div class="line"><a name="l08052"></a><span class="lineno"> 8052</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address1 High Register */</span></div><div class="line"><a name="l08053"></a><span class="lineno"> 8053</span>&#160;<span class="preprocessor">#define ETH_MACA1HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08054"></a><span class="lineno"> 8054</span>&#160;<span class="preprocessor">#define ETH_MACA1HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div><div class="line"><a name="l08055"></a><span class="lineno"> 8055</span>&#160;<span class="preprocessor">#define ETH_MACA1HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control: bits to mask for comparison of the MAC Address bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08056"></a><span class="lineno"> 8056</span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08057"></a><span class="lineno"> 8057</span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08058"></a><span class="lineno"> 8058</span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08059"></a><span class="lineno"> 8059</span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08060"></a><span class="lineno"> 8060</span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08061"></a><span class="lineno"> 8061</span>&#160;<span class="preprocessor">  #define ETH_MACA1HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [7:0] */</span><span class="preprocessor"> </span></div><div class="line"><a name="l08062"></a><span class="lineno"> 8062</span>&#160;<span class="preprocessor">#define ETH_MACA1HR_MACA1H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address1 high */</span><span class="preprocessor"></span></div><div class="line"><a name="l08063"></a><span class="lineno"> 8063</span>&#160;</div><div class="line"><a name="l08064"></a><span class="lineno"> 8064</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address1 Low Register */</span></div><div class="line"><a name="l08065"></a><span class="lineno"> 8065</span>&#160;<span class="preprocessor">#define ETH_MACA1LR_MACA1L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address1 low */</span><span class="preprocessor"></span></div><div class="line"><a name="l08066"></a><span class="lineno"> 8066</span>&#160;</div><div class="line"><a name="l08067"></a><span class="lineno"> 8067</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address2 High Register */</span></div><div class="line"><a name="l08068"></a><span class="lineno"> 8068</span>&#160;<span class="preprocessor">#define ETH_MACA2HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08069"></a><span class="lineno"> 8069</span>&#160;<span class="preprocessor">#define ETH_MACA2HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div><div class="line"><a name="l08070"></a><span class="lineno"> 8070</span>&#160;<span class="preprocessor">#define ETH_MACA2HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control */</span><span class="preprocessor"></span></div><div class="line"><a name="l08071"></a><span class="lineno"> 8071</span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08072"></a><span class="lineno"> 8072</span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08073"></a><span class="lineno"> 8073</span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08074"></a><span class="lineno"> 8074</span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08075"></a><span class="lineno"> 8075</span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08076"></a><span class="lineno"> 8076</span>&#160;<span class="preprocessor">  #define ETH_MACA2HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [70] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08077"></a><span class="lineno"> 8077</span>&#160;<span class="preprocessor">#define ETH_MACA2HR_MACA2H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address1 high */</span><span class="preprocessor"></span></div><div class="line"><a name="l08078"></a><span class="lineno"> 8078</span>&#160;</div><div class="line"><a name="l08079"></a><span class="lineno"> 8079</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address2 Low Register */</span></div><div class="line"><a name="l08080"></a><span class="lineno"> 8080</span>&#160;<span class="preprocessor">#define ETH_MACA2LR_MACA2L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address2 low */</span><span class="preprocessor"></span></div><div class="line"><a name="l08081"></a><span class="lineno"> 8081</span>&#160;</div><div class="line"><a name="l08082"></a><span class="lineno"> 8082</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address3 High Register */</span></div><div class="line"><a name="l08083"></a><span class="lineno"> 8083</span>&#160;<span class="preprocessor">#define ETH_MACA3HR_AE       ((uint32_t)0x80000000)  </span><span class="comment">/* Address enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08084"></a><span class="lineno"> 8084</span>&#160;<span class="preprocessor">#define ETH_MACA3HR_SA       ((uint32_t)0x40000000)  </span><span class="comment">/* Source address */</span><span class="preprocessor"></span></div><div class="line"><a name="l08085"></a><span class="lineno"> 8085</span>&#160;<span class="preprocessor">#define ETH_MACA3HR_MBC      ((uint32_t)0x3F000000)  </span><span class="comment">/* Mask byte control */</span><span class="preprocessor"></span></div><div class="line"><a name="l08086"></a><span class="lineno"> 8086</span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_HBits15_8    ((uint32_t)0x20000000)  </span><span class="comment">/* Mask MAC Address high reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08087"></a><span class="lineno"> 8087</span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_HBits7_0     ((uint32_t)0x10000000)  </span><span class="comment">/* Mask MAC Address high reg bits [7:0] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08088"></a><span class="lineno"> 8088</span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits31_24   ((uint32_t)0x08000000)  </span><span class="comment">/* Mask MAC Address low reg bits [31:24] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08089"></a><span class="lineno"> 8089</span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits23_16   ((uint32_t)0x04000000)  </span><span class="comment">/* Mask MAC Address low reg bits [23:16] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08090"></a><span class="lineno"> 8090</span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits15_8    ((uint32_t)0x02000000)  </span><span class="comment">/* Mask MAC Address low reg bits [15:8] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08091"></a><span class="lineno"> 8091</span>&#160;<span class="preprocessor">  #define ETH_MACA3HR_MBC_LBits7_0     ((uint32_t)0x01000000)  </span><span class="comment">/* Mask MAC Address low reg bits [70] */</span><span class="preprocessor"></span></div><div class="line"><a name="l08092"></a><span class="lineno"> 8092</span>&#160;<span class="preprocessor">#define ETH_MACA3HR_MACA3H   ((uint32_t)0x0000FFFF)  </span><span class="comment">/* MAC address3 high */</span><span class="preprocessor"></span></div><div class="line"><a name="l08093"></a><span class="lineno"> 8093</span>&#160;</div><div class="line"><a name="l08094"></a><span class="lineno"> 8094</span>&#160;<span class="comment">/* Bit definition for Ethernet MAC Address3 Low Register */</span></div><div class="line"><a name="l08095"></a><span class="lineno"> 8095</span>&#160;<span class="preprocessor">#define ETH_MACA3LR_MACA3L   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* MAC address3 low */</span><span class="preprocessor"></span></div><div class="line"><a name="l08096"></a><span class="lineno"> 8096</span>&#160;</div><div class="line"><a name="l08097"></a><span class="lineno"> 8097</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08098"></a><span class="lineno"> 8098</span>&#160;<span class="comment">/*                Ethernet MMC Registers bits definition                      */</span></div><div class="line"><a name="l08099"></a><span class="lineno"> 8099</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08100"></a><span class="lineno"> 8100</span>&#160;</div><div class="line"><a name="l08101"></a><span class="lineno"> 8101</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Contol Register */</span></div><div class="line"><a name="l08102"></a><span class="lineno"> 8102</span>&#160;<span class="preprocessor">#define ETH_MMCCR_MCF        ((uint32_t)0x00000008)  </span><span class="comment">/* MMC Counter Freeze */</span><span class="preprocessor"></span></div><div class="line"><a name="l08103"></a><span class="lineno"> 8103</span>&#160;<span class="preprocessor">#define ETH_MMCCR_ROR        ((uint32_t)0x00000004)  </span><span class="comment">/* Reset on Read */</span><span class="preprocessor"></span></div><div class="line"><a name="l08104"></a><span class="lineno"> 8104</span>&#160;<span class="preprocessor">#define ETH_MMCCR_CSR        ((uint32_t)0x00000002)  </span><span class="comment">/* Counter Stop Rollover */</span><span class="preprocessor"></span></div><div class="line"><a name="l08105"></a><span class="lineno"> 8105</span>&#160;<span class="preprocessor">#define ETH_MMCCR_CR         ((uint32_t)0x00000001)  </span><span class="comment">/* Counters Reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l08106"></a><span class="lineno"> 8106</span>&#160;</div><div class="line"><a name="l08107"></a><span class="lineno"> 8107</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Receive Interrupt Register */</span></div><div class="line"><a name="l08108"></a><span class="lineno"> 8108</span>&#160;<span class="preprocessor">#define ETH_MMCRIR_RGUFS     ((uint32_t)0x00020000)  </span><span class="comment">/* Set when Rx good unicast frames counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08109"></a><span class="lineno"> 8109</span>&#160;<span class="preprocessor">#define ETH_MMCRIR_RFAES     ((uint32_t)0x00000040)  </span><span class="comment">/* Set when Rx alignment error counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08110"></a><span class="lineno"> 8110</span>&#160;<span class="preprocessor">#define ETH_MMCRIR_RFCES     ((uint32_t)0x00000020)  </span><span class="comment">/* Set when Rx crc error counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08111"></a><span class="lineno"> 8111</span>&#160;</div><div class="line"><a name="l08112"></a><span class="lineno"> 8112</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmit Interrupt Register */</span></div><div class="line"><a name="l08113"></a><span class="lineno"> 8113</span>&#160;<span class="preprocessor">#define ETH_MMCTIR_TGFS      ((uint32_t)0x00200000)  </span><span class="comment">/* Set when Tx good frame count counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08114"></a><span class="lineno"> 8114</span>&#160;<span class="preprocessor">#define ETH_MMCTIR_TGFMSCS   ((uint32_t)0x00008000)  </span><span class="comment">/* Set when Tx good multi col counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08115"></a><span class="lineno"> 8115</span>&#160;<span class="preprocessor">#define ETH_MMCTIR_TGFSCS    ((uint32_t)0x00004000)  </span><span class="comment">/* Set when Tx good single col counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08116"></a><span class="lineno"> 8116</span>&#160;</div><div class="line"><a name="l08117"></a><span class="lineno"> 8117</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Receive Interrupt Mask Register */</span></div><div class="line"><a name="l08118"></a><span class="lineno"> 8118</span>&#160;<span class="preprocessor">#define ETH_MMCRIMR_RGUFM    ((uint32_t)0x00020000)  </span><span class="comment">/* Mask the interrupt when Rx good unicast frames counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08119"></a><span class="lineno"> 8119</span>&#160;<span class="preprocessor">#define ETH_MMCRIMR_RFAEM    ((uint32_t)0x00000040)  </span><span class="comment">/* Mask the interrupt when when Rx alignment error counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08120"></a><span class="lineno"> 8120</span>&#160;<span class="preprocessor">#define ETH_MMCRIMR_RFCEM    ((uint32_t)0x00000020)  </span><span class="comment">/* Mask the interrupt when Rx crc error counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08121"></a><span class="lineno"> 8121</span>&#160;</div><div class="line"><a name="l08122"></a><span class="lineno"> 8122</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmit Interrupt Mask Register */</span></div><div class="line"><a name="l08123"></a><span class="lineno"> 8123</span>&#160;<span class="preprocessor">#define ETH_MMCTIMR_TGFM     ((uint32_t)0x00200000)  </span><span class="comment">/* Mask the interrupt when Tx good frame count counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08124"></a><span class="lineno"> 8124</span>&#160;<span class="preprocessor">#define ETH_MMCTIMR_TGFMSCM  ((uint32_t)0x00008000)  </span><span class="comment">/* Mask the interrupt when Tx good multi col counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08125"></a><span class="lineno"> 8125</span>&#160;<span class="preprocessor">#define ETH_MMCTIMR_TGFSCM   ((uint32_t)0x00004000)  </span><span class="comment">/* Mask the interrupt when Tx good single col counter reaches half the maximum value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08126"></a><span class="lineno"> 8126</span>&#160;</div><div class="line"><a name="l08127"></a><span class="lineno"> 8127</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames after Single Collision Counter Register */</span></div><div class="line"><a name="l08128"></a><span class="lineno"> 8128</span>&#160;<span class="preprocessor">#define ETH_MMCTGFSCCR_TGFSCC     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of successfully transmitted frames after a single collision in Half-duplex mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08129"></a><span class="lineno"> 8129</span>&#160;</div><div class="line"><a name="l08130"></a><span class="lineno"> 8130</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames after More than a Single Collision Counter Register */</span></div><div class="line"><a name="l08131"></a><span class="lineno"> 8131</span>&#160;<span class="preprocessor">#define ETH_MMCTGFMSCCR_TGFMSCC   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of successfully transmitted frames after more than a single collision in Half-duplex mode. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08132"></a><span class="lineno"> 8132</span>&#160;</div><div class="line"><a name="l08133"></a><span class="lineno"> 8133</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Transmitted Good Frames Counter Register */</span></div><div class="line"><a name="l08134"></a><span class="lineno"> 8134</span>&#160;<span class="preprocessor">#define ETH_MMCTGFCR_TGFC    ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of good frames transmitted. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08135"></a><span class="lineno"> 8135</span>&#160;</div><div class="line"><a name="l08136"></a><span class="lineno"> 8136</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Received Frames with CRC Error Counter Register */</span></div><div class="line"><a name="l08137"></a><span class="lineno"> 8137</span>&#160;<span class="preprocessor">#define ETH_MMCRFCECR_RFCEC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of frames received with CRC error. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08138"></a><span class="lineno"> 8138</span>&#160;</div><div class="line"><a name="l08139"></a><span class="lineno"> 8139</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Received Frames with Alignement Error Counter Register */</span></div><div class="line"><a name="l08140"></a><span class="lineno"> 8140</span>&#160;<span class="preprocessor">#define ETH_MMCRFAECR_RFAEC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of frames received with alignment (dribble) error */</span><span class="preprocessor"></span></div><div class="line"><a name="l08141"></a><span class="lineno"> 8141</span>&#160;</div><div class="line"><a name="l08142"></a><span class="lineno"> 8142</span>&#160;<span class="comment">/* Bit definition for Ethernet MMC Received Good Unicast Frames Counter Register */</span></div><div class="line"><a name="l08143"></a><span class="lineno"> 8143</span>&#160;<span class="preprocessor">#define ETH_MMCRGUFCR_RGUFC  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Number of good unicast frames received. */</span><span class="preprocessor"></span></div><div class="line"><a name="l08144"></a><span class="lineno"> 8144</span>&#160;</div><div class="line"><a name="l08145"></a><span class="lineno"> 8145</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08146"></a><span class="lineno"> 8146</span>&#160;<span class="comment">/*               Ethernet PTP Registers bits definition                       */</span></div><div class="line"><a name="l08147"></a><span class="lineno"> 8147</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08148"></a><span class="lineno"> 8148</span>&#160;</div><div class="line"><a name="l08149"></a><span class="lineno"> 8149</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Contol Register */</span></div><div class="line"><a name="l08150"></a><span class="lineno"> 8150</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSARU    ((uint32_t)0x00000020)  </span><span class="comment">/* Addend register update */</span><span class="preprocessor"></span></div><div class="line"><a name="l08151"></a><span class="lineno"> 8151</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSITE    ((uint32_t)0x00000010)  </span><span class="comment">/* Time stamp interrupt trigger enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08152"></a><span class="lineno"> 8152</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSSTU    ((uint32_t)0x00000008)  </span><span class="comment">/* Time stamp update */</span><span class="preprocessor"></span></div><div class="line"><a name="l08153"></a><span class="lineno"> 8153</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSSTI    ((uint32_t)0x00000004)  </span><span class="comment">/* Time stamp initialize */</span><span class="preprocessor"></span></div><div class="line"><a name="l08154"></a><span class="lineno"> 8154</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSFCU    ((uint32_t)0x00000002)  </span><span class="comment">/* Time stamp fine or coarse update */</span><span class="preprocessor"></span></div><div class="line"><a name="l08155"></a><span class="lineno"> 8155</span>&#160;<span class="preprocessor">#define ETH_PTPTSCR_TSE      ((uint32_t)0x00000001)  </span><span class="comment">/* Time stamp enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08156"></a><span class="lineno"> 8156</span>&#160;</div><div class="line"><a name="l08157"></a><span class="lineno"> 8157</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Sub-Second Increment Register */</span></div><div class="line"><a name="l08158"></a><span class="lineno"> 8158</span>&#160;<span class="preprocessor">#define ETH_PTPSSIR_STSSI    ((uint32_t)0x000000FF)  </span><span class="comment">/* System time Sub-second increment value */</span><span class="preprocessor"></span></div><div class="line"><a name="l08159"></a><span class="lineno"> 8159</span>&#160;</div><div class="line"><a name="l08160"></a><span class="lineno"> 8160</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp High Register */</span></div><div class="line"><a name="l08161"></a><span class="lineno"> 8161</span>&#160;<span class="preprocessor">#define ETH_PTPTSHR_STS      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* System Time second */</span><span class="preprocessor"></span></div><div class="line"><a name="l08162"></a><span class="lineno"> 8162</span>&#160;</div><div class="line"><a name="l08163"></a><span class="lineno"> 8163</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Low Register */</span></div><div class="line"><a name="l08164"></a><span class="lineno"> 8164</span>&#160;<span class="preprocessor">#define ETH_PTPTSLR_STPNS    ((uint32_t)0x80000000)  </span><span class="comment">/* System Time Positive or negative time */</span><span class="preprocessor"></span></div><div class="line"><a name="l08165"></a><span class="lineno"> 8165</span>&#160;<span class="preprocessor">#define ETH_PTPTSLR_STSS     ((uint32_t)0x7FFFFFFF)  </span><span class="comment">/* System Time sub-seconds */</span><span class="preprocessor"></span></div><div class="line"><a name="l08166"></a><span class="lineno"> 8166</span>&#160;</div><div class="line"><a name="l08167"></a><span class="lineno"> 8167</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp High Update Register */</span></div><div class="line"><a name="l08168"></a><span class="lineno"> 8168</span>&#160;<span class="preprocessor">#define ETH_PTPTSHUR_TSUS    ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Time stamp update seconds */</span><span class="preprocessor"></span></div><div class="line"><a name="l08169"></a><span class="lineno"> 8169</span>&#160;</div><div class="line"><a name="l08170"></a><span class="lineno"> 8170</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Low Update Register */</span></div><div class="line"><a name="l08171"></a><span class="lineno"> 8171</span>&#160;<span class="preprocessor">#define ETH_PTPTSLUR_TSUPNS  ((uint32_t)0x80000000)  </span><span class="comment">/* Time stamp update Positive or negative time */</span><span class="preprocessor"></span></div><div class="line"><a name="l08172"></a><span class="lineno"> 8172</span>&#160;<span class="preprocessor">#define ETH_PTPTSLUR_TSUSS   ((uint32_t)0x7FFFFFFF)  </span><span class="comment">/* Time stamp update sub-seconds */</span><span class="preprocessor"></span></div><div class="line"><a name="l08173"></a><span class="lineno"> 8173</span>&#160;</div><div class="line"><a name="l08174"></a><span class="lineno"> 8174</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Time Stamp Addend Register */</span></div><div class="line"><a name="l08175"></a><span class="lineno"> 8175</span>&#160;<span class="preprocessor">#define ETH_PTPTSAR_TSA      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Time stamp addend */</span><span class="preprocessor"></span></div><div class="line"><a name="l08176"></a><span class="lineno"> 8176</span>&#160;</div><div class="line"><a name="l08177"></a><span class="lineno"> 8177</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Target Time High Register */</span></div><div class="line"><a name="l08178"></a><span class="lineno"> 8178</span>&#160;<span class="preprocessor">#define ETH_PTPTTHR_TTSH     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Target time stamp high */</span><span class="preprocessor"></span></div><div class="line"><a name="l08179"></a><span class="lineno"> 8179</span>&#160;</div><div class="line"><a name="l08180"></a><span class="lineno"> 8180</span>&#160;<span class="comment">/* Bit definition for Ethernet PTP Target Time Low Register */</span></div><div class="line"><a name="l08181"></a><span class="lineno"> 8181</span>&#160;<span class="preprocessor">#define ETH_PTPTTLR_TTSL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Target time stamp low */</span><span class="preprocessor"></span></div><div class="line"><a name="l08182"></a><span class="lineno"> 8182</span>&#160;</div><div class="line"><a name="l08183"></a><span class="lineno"> 8183</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08184"></a><span class="lineno"> 8184</span>&#160;<span class="comment">/*                 Ethernet DMA Registers bits definition                     */</span></div><div class="line"><a name="l08185"></a><span class="lineno"> 8185</span>&#160;<span class="comment">/******************************************************************************/</span></div><div class="line"><a name="l08186"></a><span class="lineno"> 8186</span>&#160;</div><div class="line"><a name="l08187"></a><span class="lineno"> 8187</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Bus Mode Register */</span></div><div class="line"><a name="l08188"></a><span class="lineno"> 8188</span>&#160;<span class="preprocessor">#define ETH_DMABMR_AAB       ((uint32_t)0x02000000)  </span><span class="comment">/* Address-Aligned beats */</span><span class="preprocessor"></span></div><div class="line"><a name="l08189"></a><span class="lineno"> 8189</span>&#160;<span class="preprocessor">#define ETH_DMABMR_FPM        ((uint32_t)0x01000000)  </span><span class="comment">/* 4xPBL mode */</span><span class="preprocessor"></span></div><div class="line"><a name="l08190"></a><span class="lineno"> 8190</span>&#160;<span class="preprocessor">#define ETH_DMABMR_USP       ((uint32_t)0x00800000)  </span><span class="comment">/* Use separate PBL */</span><span class="preprocessor"></span></div><div class="line"><a name="l08191"></a><span class="lineno"> 8191</span>&#160;<span class="preprocessor">#define ETH_DMABMR_RDP       ((uint32_t)0x007E0000)  </span><span class="comment">/* RxDMA PBL */</span><span class="preprocessor"></span></div><div class="line"><a name="l08192"></a><span class="lineno"> 8192</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_1Beat    ((uint32_t)0x00020000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08193"></a><span class="lineno"> 8193</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_2Beat    ((uint32_t)0x00040000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08194"></a><span class="lineno"> 8194</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4Beat    ((uint32_t)0x00080000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08195"></a><span class="lineno"> 8195</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_8Beat    ((uint32_t)0x00100000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08196"></a><span class="lineno"> 8196</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_16Beat   ((uint32_t)0x00200000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08197"></a><span class="lineno"> 8197</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_32Beat   ((uint32_t)0x00400000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span><span class="preprocessor">                </span></div><div class="line"><a name="l08198"></a><span class="lineno"> 8198</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_4Beat   ((uint32_t)0x01020000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08199"></a><span class="lineno"> 8199</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_8Beat   ((uint32_t)0x01040000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08200"></a><span class="lineno"> 8200</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_16Beat  ((uint32_t)0x01080000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08201"></a><span class="lineno"> 8201</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_32Beat  ((uint32_t)0x01100000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08202"></a><span class="lineno"> 8202</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_64Beat  ((uint32_t)0x01200000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08203"></a><span class="lineno"> 8203</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RDP_4xPBL_128Beat ((uint32_t)0x01400000)  </span><span class="comment">/* maximum number of beats to be transferred in one RxDMA transaction is 128 */</span><span class="preprocessor">  </span></div><div class="line"><a name="l08204"></a><span class="lineno"> 8204</span>&#160;<span class="preprocessor">#define ETH_DMABMR_FB        ((uint32_t)0x00010000)  </span><span class="comment">/* Fixed Burst */</span><span class="preprocessor"></span></div><div class="line"><a name="l08205"></a><span class="lineno"> 8205</span>&#160;<span class="preprocessor">#define ETH_DMABMR_RTPR      ((uint32_t)0x0000C000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l08206"></a><span class="lineno"> 8206</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_1_1     ((uint32_t)0x00000000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l08207"></a><span class="lineno"> 8207</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_2_1     ((uint32_t)0x00004000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l08208"></a><span class="lineno"> 8208</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_3_1     ((uint32_t)0x00008000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor"></span></div><div class="line"><a name="l08209"></a><span class="lineno"> 8209</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_RTPR_4_1     ((uint32_t)0x0000C000)  </span><span class="comment">/* Rx Tx priority ratio */</span><span class="preprocessor">  </span></div><div class="line"><a name="l08210"></a><span class="lineno"> 8210</span>&#160;<span class="preprocessor">#define ETH_DMABMR_PBL    ((uint32_t)0x00003F00)  </span><span class="comment">/* Programmable burst length */</span><span class="preprocessor"></span></div><div class="line"><a name="l08211"></a><span class="lineno"> 8211</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_1Beat    ((uint32_t)0x00000100)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08212"></a><span class="lineno"> 8212</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_2Beat    ((uint32_t)0x00000200)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08213"></a><span class="lineno"> 8213</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4Beat    ((uint32_t)0x00000400)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08214"></a><span class="lineno"> 8214</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_8Beat    ((uint32_t)0x00000800)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08215"></a><span class="lineno"> 8215</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_16Beat   ((uint32_t)0x00001000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08216"></a><span class="lineno"> 8216</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_32Beat   ((uint32_t)0x00002000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span><span class="preprocessor">                </span></div><div class="line"><a name="l08217"></a><span class="lineno"> 8217</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_4Beat   ((uint32_t)0x01000100)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 4 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08218"></a><span class="lineno"> 8218</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_8Beat   ((uint32_t)0x01000200)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 8 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08219"></a><span class="lineno"> 8219</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_16Beat  ((uint32_t)0x01000400)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 16 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08220"></a><span class="lineno"> 8220</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_32Beat  ((uint32_t)0x01000800)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 32 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08221"></a><span class="lineno"> 8221</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_64Beat  ((uint32_t)0x01001000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 64 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08222"></a><span class="lineno"> 8222</span>&#160;<span class="preprocessor">  #define ETH_DMABMR_PBL_4xPBL_128Beat ((uint32_t)0x01002000)  </span><span class="comment">/* maximum number of beats to be transferred in one TxDMA (or both) transaction is 128 */</span><span class="preprocessor"></span></div><div class="line"><a name="l08223"></a><span class="lineno"> 8223</span>&#160;<span class="preprocessor">#define ETH_DMABMR_DSL       ((uint32_t)0x0000007C)  </span><span class="comment">/* Descriptor Skip Length */</span><span class="preprocessor"></span></div><div class="line"><a name="l08224"></a><span class="lineno"> 8224</span>&#160;<span class="preprocessor">#define ETH_DMABMR_DA        ((uint32_t)0x00000002)  </span><span class="comment">/* DMA arbitration scheme */</span><span class="preprocessor"></span></div><div class="line"><a name="l08225"></a><span class="lineno"> 8225</span>&#160;<span class="preprocessor">#define ETH_DMABMR_SR        ((uint32_t)0x00000001)  </span><span class="comment">/* Software reset */</span><span class="preprocessor"></span></div><div class="line"><a name="l08226"></a><span class="lineno"> 8226</span>&#160;</div><div class="line"><a name="l08227"></a><span class="lineno"> 8227</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Transmit Poll Demand Register */</span></div><div class="line"><a name="l08228"></a><span class="lineno"> 8228</span>&#160;<span class="preprocessor">#define ETH_DMATPDR_TPD      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Transmit poll demand */</span><span class="preprocessor"></span></div><div class="line"><a name="l08229"></a><span class="lineno"> 8229</span>&#160;</div><div class="line"><a name="l08230"></a><span class="lineno"> 8230</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Receive Poll Demand Register */</span></div><div class="line"><a name="l08231"></a><span class="lineno"> 8231</span>&#160;<span class="preprocessor">#define ETH_DMARPDR_RPD      ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Receive poll demand  */</span><span class="preprocessor"></span></div><div class="line"><a name="l08232"></a><span class="lineno"> 8232</span>&#160;</div><div class="line"><a name="l08233"></a><span class="lineno"> 8233</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Receive Descriptor List Address Register */</span></div><div class="line"><a name="l08234"></a><span class="lineno"> 8234</span>&#160;<span class="preprocessor">#define ETH_DMARDLAR_SRL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Start of receive list */</span><span class="preprocessor"></span></div><div class="line"><a name="l08235"></a><span class="lineno"> 8235</span>&#160;</div><div class="line"><a name="l08236"></a><span class="lineno"> 8236</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Transmit Descriptor List Address Register */</span></div><div class="line"><a name="l08237"></a><span class="lineno"> 8237</span>&#160;<span class="preprocessor">#define ETH_DMATDLAR_STL     ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Start of transmit list */</span><span class="preprocessor"></span></div><div class="line"><a name="l08238"></a><span class="lineno"> 8238</span>&#160;</div><div class="line"><a name="l08239"></a><span class="lineno"> 8239</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Status Register */</span></div><div class="line"><a name="l08240"></a><span class="lineno"> 8240</span>&#160;<span class="preprocessor">#define ETH_DMASR_TSTS       ((uint32_t)0x20000000)  </span><span class="comment">/* Time-stamp trigger status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08241"></a><span class="lineno"> 8241</span>&#160;<span class="preprocessor">#define ETH_DMASR_PMTS       ((uint32_t)0x10000000)  </span><span class="comment">/* PMT status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08242"></a><span class="lineno"> 8242</span>&#160;<span class="preprocessor">#define ETH_DMASR_MMCS       ((uint32_t)0x08000000)  </span><span class="comment">/* MMC status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08243"></a><span class="lineno"> 8243</span>&#160;<span class="preprocessor">#define ETH_DMASR_EBS        ((uint32_t)0x03800000)  </span><span class="comment">/* Error bits status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08244"></a><span class="lineno"> 8244</span>&#160;  <span class="comment">/* combination with EBS[2:0] for GetFlagStatus function */</span></div><div class="line"><a name="l08245"></a><span class="lineno"> 8245</span>&#160;<span class="preprocessor">  #define ETH_DMASR_EBS_DescAccess      ((uint32_t)0x02000000)  </span><span class="comment">/* Error bits 0-data buffer, 1-desc. access */</span><span class="preprocessor"></span></div><div class="line"><a name="l08246"></a><span class="lineno"> 8246</span>&#160;<span class="preprocessor">  #define ETH_DMASR_EBS_ReadTransf      ((uint32_t)0x01000000)  </span><span class="comment">/* Error bits 0-write trnsf, 1-read transfr */</span><span class="preprocessor"></span></div><div class="line"><a name="l08247"></a><span class="lineno"> 8247</span>&#160;<span class="preprocessor">  #define ETH_DMASR_EBS_DataTransfTx    ((uint32_t)0x00800000)  </span><span class="comment">/* Error bits 0-Rx DMA, 1-Tx DMA */</span><span class="preprocessor"></span></div><div class="line"><a name="l08248"></a><span class="lineno"> 8248</span>&#160;<span class="preprocessor">#define ETH_DMASR_TPS         ((uint32_t)0x00700000)  </span><span class="comment">/* Transmit process state */</span><span class="preprocessor"></span></div><div class="line"><a name="l08249"></a><span class="lineno"> 8249</span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Stopped         ((uint32_t)0x00000000)  </span><span class="comment">/* Stopped - Reset or Stop Tx Command issued  */</span><span class="preprocessor"></span></div><div class="line"><a name="l08250"></a><span class="lineno"> 8250</span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Fetching        ((uint32_t)0x00100000)  </span><span class="comment">/* Running - fetching the Tx descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l08251"></a><span class="lineno"> 8251</span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Waiting         ((uint32_t)0x00200000)  </span><span class="comment">/* Running - waiting for status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08252"></a><span class="lineno"> 8252</span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Reading         ((uint32_t)0x00300000)  </span><span class="comment">/* Running - reading the data from host memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l08253"></a><span class="lineno"> 8253</span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Suspended       ((uint32_t)0x00600000)  </span><span class="comment">/* Suspended - Tx Descriptor unavailabe */</span><span class="preprocessor"></span></div><div class="line"><a name="l08254"></a><span class="lineno"> 8254</span>&#160;<span class="preprocessor">  #define ETH_DMASR_TPS_Closing         ((uint32_t)0x00700000)  </span><span class="comment">/* Running - closing Rx descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l08255"></a><span class="lineno"> 8255</span>&#160;<span class="preprocessor">#define ETH_DMASR_RPS         ((uint32_t)0x000E0000)  </span><span class="comment">/* Receive process state */</span><span class="preprocessor"></span></div><div class="line"><a name="l08256"></a><span class="lineno"> 8256</span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Stopped         ((uint32_t)0x00000000)  </span><span class="comment">/* Stopped - Reset or Stop Rx Command issued */</span><span class="preprocessor"></span></div><div class="line"><a name="l08257"></a><span class="lineno"> 8257</span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Fetching        ((uint32_t)0x00020000)  </span><span class="comment">/* Running - fetching the Rx descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l08258"></a><span class="lineno"> 8258</span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Waiting         ((uint32_t)0x00060000)  </span><span class="comment">/* Running - waiting for packet */</span><span class="preprocessor"></span></div><div class="line"><a name="l08259"></a><span class="lineno"> 8259</span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Suspended       ((uint32_t)0x00080000)  </span><span class="comment">/* Suspended - Rx Descriptor unavailable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08260"></a><span class="lineno"> 8260</span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Closing         ((uint32_t)0x000A0000)  </span><span class="comment">/* Running - closing descriptor */</span><span class="preprocessor"></span></div><div class="line"><a name="l08261"></a><span class="lineno"> 8261</span>&#160;<span class="preprocessor">  #define ETH_DMASR_RPS_Queuing         ((uint32_t)0x000E0000)  </span><span class="comment">/* Running - queuing the recieve frame into host memory */</span><span class="preprocessor"></span></div><div class="line"><a name="l08262"></a><span class="lineno"> 8262</span>&#160;<span class="preprocessor">#define ETH_DMASR_NIS        ((uint32_t)0x00010000)  </span><span class="comment">/* Normal interrupt summary */</span><span class="preprocessor"></span></div><div class="line"><a name="l08263"></a><span class="lineno"> 8263</span>&#160;<span class="preprocessor">#define ETH_DMASR_AIS        ((uint32_t)0x00008000)  </span><span class="comment">/* Abnormal interrupt summary */</span><span class="preprocessor"></span></div><div class="line"><a name="l08264"></a><span class="lineno"> 8264</span>&#160;<span class="preprocessor">#define ETH_DMASR_ERS        ((uint32_t)0x00004000)  </span><span class="comment">/* Early receive status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08265"></a><span class="lineno"> 8265</span>&#160;<span class="preprocessor">#define ETH_DMASR_FBES       ((uint32_t)0x00002000)  </span><span class="comment">/* Fatal bus error status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08266"></a><span class="lineno"> 8266</span>&#160;<span class="preprocessor">#define ETH_DMASR_ETS        ((uint32_t)0x00000400)  </span><span class="comment">/* Early transmit status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08267"></a><span class="lineno"> 8267</span>&#160;<span class="preprocessor">#define ETH_DMASR_RWTS       ((uint32_t)0x00000200)  </span><span class="comment">/* Receive watchdog timeout status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08268"></a><span class="lineno"> 8268</span>&#160;<span class="preprocessor">#define ETH_DMASR_RPSS       ((uint32_t)0x00000100)  </span><span class="comment">/* Receive process stopped status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08269"></a><span class="lineno"> 8269</span>&#160;<span class="preprocessor">#define ETH_DMASR_RBUS       ((uint32_t)0x00000080)  </span><span class="comment">/* Receive buffer unavailable status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08270"></a><span class="lineno"> 8270</span>&#160;<span class="preprocessor">#define ETH_DMASR_RS         ((uint32_t)0x00000040)  </span><span class="comment">/* Receive status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08271"></a><span class="lineno"> 8271</span>&#160;<span class="preprocessor">#define ETH_DMASR_TUS        ((uint32_t)0x00000020)  </span><span class="comment">/* Transmit underflow status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08272"></a><span class="lineno"> 8272</span>&#160;<span class="preprocessor">#define ETH_DMASR_ROS        ((uint32_t)0x00000010)  </span><span class="comment">/* Receive overflow status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08273"></a><span class="lineno"> 8273</span>&#160;<span class="preprocessor">#define ETH_DMASR_TJTS       ((uint32_t)0x00000008)  </span><span class="comment">/* Transmit jabber timeout status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08274"></a><span class="lineno"> 8274</span>&#160;<span class="preprocessor">#define ETH_DMASR_TBUS       ((uint32_t)0x00000004)  </span><span class="comment">/* Transmit buffer unavailable status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08275"></a><span class="lineno"> 8275</span>&#160;<span class="preprocessor">#define ETH_DMASR_TPSS       ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit process stopped status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08276"></a><span class="lineno"> 8276</span>&#160;<span class="preprocessor">#define ETH_DMASR_TS         ((uint32_t)0x00000001)  </span><span class="comment">/* Transmit status */</span><span class="preprocessor"></span></div><div class="line"><a name="l08277"></a><span class="lineno"> 8277</span>&#160;</div><div class="line"><a name="l08278"></a><span class="lineno"> 8278</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Operation Mode Register */</span></div><div class="line"><a name="l08279"></a><span class="lineno"> 8279</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_DTCEFD    ((uint32_t)0x04000000)  </span><span class="comment">/* Disable Dropping of TCP/IP checksum error frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l08280"></a><span class="lineno"> 8280</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_RSF       ((uint32_t)0x02000000)  </span><span class="comment">/* Receive store and forward */</span><span class="preprocessor"></span></div><div class="line"><a name="l08281"></a><span class="lineno"> 8281</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_DFRF      ((uint32_t)0x01000000)  </span><span class="comment">/* Disable flushing of received frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l08282"></a><span class="lineno"> 8282</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_TSF       ((uint32_t)0x00200000)  </span><span class="comment">/* Transmit store and forward */</span><span class="preprocessor"></span></div><div class="line"><a name="l08283"></a><span class="lineno"> 8283</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_FTF       ((uint32_t)0x00100000)  </span><span class="comment">/* Flush transmit FIFO */</span><span class="preprocessor"></span></div><div class="line"><a name="l08284"></a><span class="lineno"> 8284</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_TTC       ((uint32_t)0x0001C000)  </span><span class="comment">/* Transmit threshold control */</span><span class="preprocessor"></span></div><div class="line"><a name="l08285"></a><span class="lineno"> 8285</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_64Bytes       ((uint32_t)0x00000000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 64 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08286"></a><span class="lineno"> 8286</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_128Bytes      ((uint32_t)0x00004000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 128 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08287"></a><span class="lineno"> 8287</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_192Bytes      ((uint32_t)0x00008000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 192 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08288"></a><span class="lineno"> 8288</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_256Bytes      ((uint32_t)0x0000C000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 256 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08289"></a><span class="lineno"> 8289</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_40Bytes       ((uint32_t)0x00010000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 40 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08290"></a><span class="lineno"> 8290</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_32Bytes       ((uint32_t)0x00014000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 32 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08291"></a><span class="lineno"> 8291</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_24Bytes       ((uint32_t)0x00018000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 24 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08292"></a><span class="lineno"> 8292</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_TTC_16Bytes       ((uint32_t)0x0001C000)  </span><span class="comment">/* threshold level of the MTL Transmit FIFO is 16 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08293"></a><span class="lineno"> 8293</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_ST        ((uint32_t)0x00002000)  </span><span class="comment">/* Start/stop transmission command */</span><span class="preprocessor"></span></div><div class="line"><a name="l08294"></a><span class="lineno"> 8294</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_FEF       ((uint32_t)0x00000080)  </span><span class="comment">/* Forward error frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l08295"></a><span class="lineno"> 8295</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_FUGF      ((uint32_t)0x00000040)  </span><span class="comment">/* Forward undersized good frames */</span><span class="preprocessor"></span></div><div class="line"><a name="l08296"></a><span class="lineno"> 8296</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_RTC       ((uint32_t)0x00000018)  </span><span class="comment">/* receive threshold control */</span><span class="preprocessor"></span></div><div class="line"><a name="l08297"></a><span class="lineno"> 8297</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_64Bytes       ((uint32_t)0x00000000)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 64 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08298"></a><span class="lineno"> 8298</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_32Bytes       ((uint32_t)0x00000008)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 32 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08299"></a><span class="lineno"> 8299</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_96Bytes       ((uint32_t)0x00000010)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 96 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08300"></a><span class="lineno"> 8300</span>&#160;<span class="preprocessor">  #define ETH_DMAOMR_RTC_128Bytes      ((uint32_t)0x00000018)  </span><span class="comment">/* threshold level of the MTL Receive FIFO is 128 Bytes */</span><span class="preprocessor"></span></div><div class="line"><a name="l08301"></a><span class="lineno"> 8301</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_OSF       ((uint32_t)0x00000004)  </span><span class="comment">/* operate on second frame */</span><span class="preprocessor"></span></div><div class="line"><a name="l08302"></a><span class="lineno"> 8302</span>&#160;<span class="preprocessor">#define ETH_DMAOMR_SR        ((uint32_t)0x00000002)  </span><span class="comment">/* Start/stop receive */</span><span class="preprocessor"></span></div><div class="line"><a name="l08303"></a><span class="lineno"> 8303</span>&#160;</div><div class="line"><a name="l08304"></a><span class="lineno"> 8304</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Interrupt Enable Register */</span></div><div class="line"><a name="l08305"></a><span class="lineno"> 8305</span>&#160;<span class="preprocessor">#define ETH_DMAIER_NISE      ((uint32_t)0x00010000)  </span><span class="comment">/* Normal interrupt summary enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08306"></a><span class="lineno"> 8306</span>&#160;<span class="preprocessor">#define ETH_DMAIER_AISE      ((uint32_t)0x00008000)  </span><span class="comment">/* Abnormal interrupt summary enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08307"></a><span class="lineno"> 8307</span>&#160;<span class="preprocessor">#define ETH_DMAIER_ERIE      ((uint32_t)0x00004000)  </span><span class="comment">/* Early receive interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08308"></a><span class="lineno"> 8308</span>&#160;<span class="preprocessor">#define ETH_DMAIER_FBEIE     ((uint32_t)0x00002000)  </span><span class="comment">/* Fatal bus error interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08309"></a><span class="lineno"> 8309</span>&#160;<span class="preprocessor">#define ETH_DMAIER_ETIE      ((uint32_t)0x00000400)  </span><span class="comment">/* Early transmit interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08310"></a><span class="lineno"> 8310</span>&#160;<span class="preprocessor">#define ETH_DMAIER_RWTIE     ((uint32_t)0x00000200)  </span><span class="comment">/* Receive watchdog timeout interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08311"></a><span class="lineno"> 8311</span>&#160;<span class="preprocessor">#define ETH_DMAIER_RPSIE     ((uint32_t)0x00000100)  </span><span class="comment">/* Receive process stopped interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08312"></a><span class="lineno"> 8312</span>&#160;<span class="preprocessor">#define ETH_DMAIER_RBUIE     ((uint32_t)0x00000080)  </span><span class="comment">/* Receive buffer unavailable interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08313"></a><span class="lineno"> 8313</span>&#160;<span class="preprocessor">#define ETH_DMAIER_RIE       ((uint32_t)0x00000040)  </span><span class="comment">/* Receive interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08314"></a><span class="lineno"> 8314</span>&#160;<span class="preprocessor">#define ETH_DMAIER_TUIE      ((uint32_t)0x00000020)  </span><span class="comment">/* Transmit Underflow interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08315"></a><span class="lineno"> 8315</span>&#160;<span class="preprocessor">#define ETH_DMAIER_ROIE      ((uint32_t)0x00000010)  </span><span class="comment">/* Receive Overflow interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08316"></a><span class="lineno"> 8316</span>&#160;<span class="preprocessor">#define ETH_DMAIER_TJTIE     ((uint32_t)0x00000008)  </span><span class="comment">/* Transmit jabber timeout interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08317"></a><span class="lineno"> 8317</span>&#160;<span class="preprocessor">#define ETH_DMAIER_TBUIE     ((uint32_t)0x00000004)  </span><span class="comment">/* Transmit buffer unavailable interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08318"></a><span class="lineno"> 8318</span>&#160;<span class="preprocessor">#define ETH_DMAIER_TPSIE     ((uint32_t)0x00000002)  </span><span class="comment">/* Transmit process stopped interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08319"></a><span class="lineno"> 8319</span>&#160;<span class="preprocessor">#define ETH_DMAIER_TIE       ((uint32_t)0x00000001)  </span><span class="comment">/* Transmit interrupt enable */</span><span class="preprocessor"></span></div><div class="line"><a name="l08320"></a><span class="lineno"> 8320</span>&#160;</div><div class="line"><a name="l08321"></a><span class="lineno"> 8321</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Missed Frame and Buffer Overflow Counter Register */</span></div><div class="line"><a name="l08322"></a><span class="lineno"> 8322</span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_OFOC   ((uint32_t)0x10000000)  </span><span class="comment">/* Overflow bit for FIFO overflow counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l08323"></a><span class="lineno"> 8323</span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_MFA    ((uint32_t)0x0FFE0000)  </span><span class="comment">/* Number of frames missed by the application */</span><span class="preprocessor"></span></div><div class="line"><a name="l08324"></a><span class="lineno"> 8324</span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_OMFC   ((uint32_t)0x00010000)  </span><span class="comment">/* Overflow bit for missed frame counter */</span><span class="preprocessor"></span></div><div class="line"><a name="l08325"></a><span class="lineno"> 8325</span>&#160;<span class="preprocessor">#define ETH_DMAMFBOCR_MFC    ((uint32_t)0x0000FFFF)  </span><span class="comment">/* Number of frames missed by the controller */</span><span class="preprocessor"></span></div><div class="line"><a name="l08326"></a><span class="lineno"> 8326</span>&#160;</div><div class="line"><a name="l08327"></a><span class="lineno"> 8327</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Transmit Descriptor Register */</span></div><div class="line"><a name="l08328"></a><span class="lineno"> 8328</span>&#160;<span class="preprocessor">#define ETH_DMACHTDR_HTDAP   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host transmit descriptor address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l08329"></a><span class="lineno"> 8329</span>&#160;</div><div class="line"><a name="l08330"></a><span class="lineno"> 8330</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Receive Descriptor Register */</span></div><div class="line"><a name="l08331"></a><span class="lineno"> 8331</span>&#160;<span class="preprocessor">#define ETH_DMACHRDR_HRDAP   ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host receive descriptor address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l08332"></a><span class="lineno"> 8332</span>&#160;</div><div class="line"><a name="l08333"></a><span class="lineno"> 8333</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Transmit Buffer Address Register */</span></div><div class="line"><a name="l08334"></a><span class="lineno"> 8334</span>&#160;<span class="preprocessor">#define ETH_DMACHTBAR_HTBAP  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host transmit buffer address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l08335"></a><span class="lineno"> 8335</span>&#160;</div><div class="line"><a name="l08336"></a><span class="lineno"> 8336</span>&#160;<span class="comment">/* Bit definition for Ethernet DMA Current Host Receive Buffer Address Register */</span></div><div class="line"><a name="l08337"></a><span class="lineno"> 8337</span>&#160;<span class="preprocessor">#define ETH_DMACHRBAR_HRBAP  ((uint32_t)0xFFFFFFFF)  </span><span class="comment">/* Host receive buffer address pointer */</span><span class="preprocessor"></span></div><div class="line"><a name="l08338"></a><span class="lineno"> 8338</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* STM32F10X_CL */</span><span class="preprocessor"></span></div><div class="line"><a name="l08339"></a><span class="lineno"> 8339</span>&#160;</div><div class="line"><a name="l08348"></a><span class="lineno"> 8348</span>&#160;<span class="preprocessor">#ifdef USE_STDPERIPH_DRIVER</span></div><div class="line"><a name="l08349"></a><span class="lineno"> 8349</span>&#160;<span class="preprocessor">  #include &quot;<a class="code" href="stm32f10x__conf_8h.html">stm32f10x_conf.h</a>&quot;</span></div><div class="line"><a name="l08350"></a><span class="lineno"> 8350</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l08351"></a><span class="lineno"> 8351</span>&#160;</div><div class="line"><a name="l08356"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga26474f43799fbade9cf300e21dd3a91a"> 8356</a></span>&#160;<span class="preprocessor">#define SET_BIT(REG, BIT)     ((REG) |= (BIT))</span></div><div class="line"><a name="l08357"></a><span class="lineno"> 8357</span>&#160;</div><div class="line"><a name="l08358"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de"> 8358</a></span>&#160;<span class="preprocessor">#define CLEAR_BIT(REG, BIT)   ((REG) &amp;= ~(BIT))</span></div><div class="line"><a name="l08359"></a><span class="lineno"> 8359</span>&#160;</div><div class="line"><a name="l08360"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga822bb1bb9710d5f2fa6396b84e583c33"> 8360</a></span>&#160;<span class="preprocessor">#define READ_BIT(REG, BIT)    ((REG) &amp; (BIT))</span></div><div class="line"><a name="l08361"></a><span class="lineno"> 8361</span>&#160;</div><div class="line"><a name="l08362"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga1378fbdda39f40b85420df55f41460ef"> 8362</a></span>&#160;<span class="preprocessor">#define CLEAR_REG(REG)        ((REG) = (0x0))</span></div><div class="line"><a name="l08363"></a><span class="lineno"> 8363</span>&#160;</div><div class="line"><a name="l08364"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga32f78bffcaf6d13023dcd7f05e0c4d57"> 8364</a></span>&#160;<span class="preprocessor">#define WRITE_REG(REG, VAL)   ((REG) = (VAL))</span></div><div class="line"><a name="l08365"></a><span class="lineno"> 8365</span>&#160;</div><div class="line"><a name="l08366"></a><span class="lineno"><a class="line" href="group___exported__macro.html#gae7f188a4d26c9e713a48414783421071"> 8366</a></span>&#160;<span class="preprocessor">#define READ_REG(REG)         ((REG))</span></div><div class="line"><a name="l08367"></a><span class="lineno"> 8367</span>&#160;</div><div class="line"><a name="l08368"></a><span class="lineno"><a class="line" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247"> 8368</a></span>&#160;<span class="preprocessor">#define MODIFY_REG(REG, CLEARMASK, SETMASK)  WRITE_REG((REG), (((READ_REG(REG)) &amp; (~(CLEARMASK))) | (SETMASK)))</span></div><div class="line"><a name="l08369"></a><span class="lineno"> 8369</span>&#160;</div><div class="line"><a name="l08374"></a><span class="lineno"> 8374</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l08375"></a><span class="lineno"> 8375</span>&#160;}</div><div class="line"><a name="l08376"></a><span class="lineno"> 8376</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __cplusplus */</span><span class="preprocessor"></span></div><div class="line"><a name="l08377"></a><span class="lineno"> 8377</span>&#160;</div><div class="line"><a name="l08378"></a><span class="lineno"> 8378</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F10x_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l08379"></a><span class="lineno"> 8379</span>&#160;</div><div class="line"><a name="l08388"></a><span class="lineno"> 8388</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_e_t_h___type_def_html_a55c1058cd74dba0ed0cb8963684b9199"><div class="ttname"><a href="struct_e_t_h___type_def.html#a55c1058cd74dba0ed0cb8963684b9199">ETH_TypeDef::PTPTSLR</a></div><div class="ttdeci">__IO uint32_t PTPTSLR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:870</div></div>
<div class="ttc" id="group___exported__types_html_ga2e08e321a35a55e72c5b3a507e76371f"><div class="ttname"><a href="group___exported__types.html#ga2e08e321a35a55e72c5b3a507e76371f">vuc32</a></div><div class="ttdeci">__I uint32_t vuc32</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:525</div></div>
<div class="ttc" id="struct_f_s_m_c___bank3___type_def_html_aba8981e4f06cfb3db7d9959242052f80"><div class="ttname"><a href="struct_f_s_m_c___bank3___type_def.html#aba8981e4f06cfb3db7d9959242052f80">FSMC_Bank3_TypeDef::PMEM3</a></div><div class="ttdeci">__IO uint32_t PMEM3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:988</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ad8e372bc27745d37519023a8de052633"><div class="ttname"><a href="struct_b_k_p___type_def.html#ad8e372bc27745d37519023a8de052633">BKP_TypeDef::DR42</a></div><div class="ttdeci">__IO uint16_t DR42</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:671</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a55a66a8c38e6e89549654b64358fd538"><div class="ttname"><a href="struct_b_k_p___type_def.html#a55a66a8c38e6e89549654b64358fd538">BKP_TypeDef::DR15</a></div><div class="ttdeci">__IO uint16_t DR15</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:617</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_aa0223808025f5bf9c056185038c9d545"><div class="ttname"><a href="struct_r_t_c___type_def.html#aa0223808025f5bf9c056185038c9d545">RTC_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1125</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_i2_c___type_def.html#a8249a3955aace28d92109b391311eb30">I2C_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1043</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ab5177f3cf6e5b95e1ed5bbe4d02f63a4"><div class="ttname"><a href="struct_b_k_p___type_def.html#ab5177f3cf6e5b95e1ed5bbe4d02f63a4">BKP_TypeDef::DR3</a></div><div class="ttdeci">__IO uint16_t DR3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:587</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">GPIO_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1015</div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html">CAN_FIFOMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network FIFOMailBox.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:691</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a30c2d8aa9c76dfba0b9a378b64700bda"><div class="ttname"><a href="struct_t_i_m___type_def.html#a30c2d8aa9c76dfba0b9a378b64700bda">TIM_TypeDef::DMAR</a></div><div class="ttdeci">__IO uint16_t DMAR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1236</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a613f6b76d20c1a513976b920ecd7f4f8"><div class="ttname"><a href="struct_a_d_c___type_def.html#a613f6b76d20c1a513976b920ecd7f4f8">ADC_TypeDef::JOFR3</a></div><div class="ttdeci">__IO uint32_t JOFR3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:561</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_aad371db807e2db4a2edf05b3f2f4b6cd"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#aad371db807e2db4a2edf05b3f2f4b6cd">SDIO_TypeDef::RESPCMD</a></div><div class="ttdeci">__I uint32_t RESPCMD</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1148</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">Serial Peripheral Interface.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1170</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a4c435f0e34ace4421241cd5c3ae87fc2"><div class="ttname"><a href="struct_d_a_c___type_def.html#a4c435f0e34ace4421241cd5c3ae87fc2">DAC_TypeDef::DHR8R2</a></div><div class="ttdeci">__IO uint32_t DHR8R2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:783</div></div>
<div class="ttc" id="group___exported__types_html_ga93d1a6b3dcfdded10a7b15548679fe0a"><div class="ttname"><a href="group___exported__types.html#ga93d1a6b3dcfdded10a7b15548679fe0a">vu16</a></div><div class="ttdeci">__IO uint16_t vu16</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:522</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_af5920c3fba3983f8f77ad3f432ce31af"><div class="ttname"><a href="struct_r_t_c___type_def.html#af5920c3fba3983f8f77ad3f432ce31af">RTC_TypeDef::CNTL</a></div><div class="ttdeci">__IO uint16_t CNTL</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1130</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_aa65308ed0a581d7e41f22beb05d61e97"><div class="ttname"><a href="struct_b_k_p___type_def.html#aa65308ed0a581d7e41f22beb05d61e97">BKP_TypeDef::DR1</a></div><div class="ttdeci">__IO uint16_t DR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:583</div></div>
<div class="ttc" id="group___exported__types_html_ga47463bcded079ac61d5da46aff497803"><div class="ttname"><a href="group___exported__types.html#ga47463bcded079ac61d5da46aff497803">vsc8</a></div><div class="ttdeci">__I int8_t vsc8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:511</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6617c3c1d75470b8bfcc48f82ff38fd1">DMA1_Channel7_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:207</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_ab51edd49cb9294ebe2db18fb5cf399dd"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#ab51edd49cb9294ebe2db18fb5cf399dd">DMA_Channel_TypeDef::CMAR</a></div><div class="ttdeci">__IO uint32_t CMAR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:813</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a6ff264b60a3b40f40d136288e5ec5ba8"><div class="ttname"><a href="struct_e_t_h___type_def.html#a6ff264b60a3b40f40d136288e5ec5ba8">ETH_TypeDef::MMCRGUFCR</a></div><div class="ttdeci">__IO uint32_t MMCRGUFCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:865</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_abf434e117970ebbab365154f02af7da8"><div class="ttname"><a href="struct_b_k_p___type_def.html#abf434e117970ebbab365154f02af7da8">BKP_TypeDef::DR22</a></div><div class="ttdeci">__IO uint16_t DR22</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:631</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_r_c_c___type_def.html#a876dd0a8546697065f406b7543e27af2">RCC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1097</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a8c259c76aa7c5c6d32f260b2524a8539"><div class="ttname"><a href="struct_b_k_p___type_def.html#a8c259c76aa7c5c6d32f260b2524a8539">BKP_TypeDef::DR16</a></div><div class="ttdeci">__IO uint16_t DR16</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:619</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a45926440938c58aaab265f7db002b902"><div class="ttname"><a href="struct_b_k_p___type_def.html#a45926440938c58aaab265f7db002b902">BKP_TypeDef::DR20</a></div><div class="ttdeci">__IO uint16_t DR20</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:627</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_aadfb486dd07e2fd02fb491733deffd9b"><div class="ttname"><a href="struct_e_t_h___type_def.html#aadfb486dd07e2fd02fb491733deffd9b">ETH_TypeDef::MACA1LR</a></div><div class="ttdeci">__IO uint32_t MACA1LR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:845</div></div>
<div class="ttc" id="struct_f_s_m_c___bank1___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank1___type_def.html">FSMC_Bank1_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:952</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a08e4e6adb1ad41ab3e6206d504d12a86"><div class="ttname"><a href="struct_b_k_p___type_def.html#a08e4e6adb1ad41ab3e6206d504d12a86">BKP_TypeDef::DR6</a></div><div class="ttdeci">__IO uint16_t DR6</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:593</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a2f133f27cf624e76a2ac1092ab5789f7"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2f133f27cf624e76a2ac1092ab5789f7">TIM_TypeDef::RESERVED12</a></div><div class="ttdeci">uint16_t RESERVED12</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1223</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a75e0cc079831adcc051df456737d3ae4"><div class="ttname"><a href="struct_a_d_c___type_def.html#a75e0cc079831adcc051df456737d3ae4">ADC_TypeDef::JSQR</a></div><div class="ttdeci">__IO uint32_t JSQR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:568</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_acc269320aff0a6482730224a4b641a59"><div class="ttname"><a href="struct_d_a_c___type_def.html#acc269320aff0a6482730224a4b641a59">DAC_TypeDef::DHR12LD</a></div><div class="ttdeci">__IO uint32_t DHR12LD</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:785</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a2e45f9c9d67e384187b25334ba0a3e3d"><div class="ttname"><a href="struct_d_a_c___type_def.html#a2e45f9c9d67e384187b25334ba0a3e3d">DAC_TypeDef::DHR12L2</a></div><div class="ttdeci">__IO uint32_t DHR12L2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:782</div></div>
<div class="ttc" id="struct_c_a_n___filter_register___type_def_html_a7f7d80b45b7574463d7030fc8a464582"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html#a7f7d80b45b7574463d7030fc8a464582">CAN_FilterRegister_TypeDef::FR2</a></div><div class="ttdeci">__IO uint32_t FR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:706</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a0afd527a4ec64faf878f9957096102bf"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0afd527a4ec64faf878f9957096102bf">TIM_TypeDef::DCR</a></div><div class="ttdeci">__IO uint16_t DCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1234</div></div>
<div class="ttc" id="group___exported__types_html_gace9d960e74685e2cd84b36132dbbf8aa"><div class="ttname"><a href="group___exported__types.html#gace9d960e74685e2cd84b36132dbbf8aa">u16</a></div><div class="ttdeci">uint16_t u16</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:514</div></div>
<div class="ttc" id="struct_a_f_i_o___type_def_html_a12f2941917fe1e4000af10d1793f8e49"><div class="ttname"><a href="struct_a_f_i_o___type_def.html#a12f2941917fe1e4000af10d1793f8e49">AFIO_TypeDef::MAPR2</a></div><div class="ttdeci">__IO uint32_t MAPR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1032</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a0a1acc0425516ff7969709d118b96a3b"><div class="ttname"><a href="struct_s_p_i___type_def.html#a0a1acc0425516ff7969709d118b96a3b">SPI_TypeDef::DR</a></div><div class="ttdeci">__IO uint16_t DR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1178</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a63872a3017c14a869c647123573dd002"><div class="ttname"><a href="struct_e_t_h___type_def.html#a63872a3017c14a869c647123573dd002">ETH_TypeDef::MMCRIMR</a></div><div class="ttdeci">__IO uint32_t MMCRIMR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:854</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ab7ef071e9a478ee2dfc7705865637ef4"><div class="ttname"><a href="struct_b_k_p___type_def.html#ab7ef071e9a478ee2dfc7705865637ef4">BKP_TypeDef::RESERVED29</a></div><div class="ttdeci">uint16_t RESERVED29</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:640</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_aab440b0ad8631f5666dd32768a89cf60"><div class="ttname"><a href="struct_a_d_c___type_def.html#aab440b0ad8631f5666dd32768a89cf60">ADC_TypeDef::SQR2</a></div><div class="ttdeci">__IO uint32_t SQR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:566</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a585da2952a7684ba33a2eac24110e7df"><div class="ttname"><a href="struct_b_k_p___type_def.html#a585da2952a7684ba33a2eac24110e7df">BKP_TypeDef::DR9</a></div><div class="ttdeci">__IO uint16_t DR9</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:599</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ad8b1fadb520f7a200ee0046e110edc79"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad8b1fadb520f7a200ee0046e110edc79">TIM_TypeDef::RESERVED9</a></div><div class="ttdeci">uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1217</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a1ba62494e0a0ef20e571419054ef03dd"><div class="ttname"><a href="struct_b_k_p___type_def.html#a1ba62494e0a0ef20e571419054ef03dd">BKP_TypeDef::DR14</a></div><div class="ttdeci">__IO uint16_t DR14</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:615</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_b_k_p___type_def.html#a8249a3955aace28d92109b391311eb30">BKP_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:584</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a9d3cd0676dc09a0a249683c075be3d4e"><div class="ttname"><a href="struct_b_k_p___type_def.html#a9d3cd0676dc09a0a249683c075be3d4e">BKP_TypeDef::RESERVED17</a></div><div class="ttdeci">uint16_t RESERVED17</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:616</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_a7015e1046dbd3ea8783b33dc11a69e52"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a7015e1046dbd3ea8783b33dc11a69e52">IWDG_TypeDef::RLR</a></div><div class="ttdeci">__IO uint32_t RLR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1068</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a02ce1ece243cc4ce1d66ebeca247fee1"><div class="ttname"><a href="struct_s_p_i___type_def.html#a02ce1ece243cc4ce1d66ebeca247fee1">SPI_TypeDef::I2SPR</a></div><div class="ttdeci">__IO uint16_t I2SPR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1188</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a2fd59854223e38158b4138ee8e913ab3"><div class="ttname"><a href="struct_a_d_c___type_def.html#a2fd59854223e38158b4138ee8e913ab3">ADC_TypeDef::JOFR4</a></div><div class="ttdeci">__IO uint32_t JOFR4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:562</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a91336d70c8d95adebc32e7447af50468"><div class="ttname"><a href="struct_r_t_c___type_def.html#a91336d70c8d95adebc32e7447af50468">RTC_TypeDef::DIVL</a></div><div class="ttdeci">__IO uint16_t DIVL</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1126</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a1590b77e57f17e75193da259da72095e"><div class="ttname"><a href="struct_d_a_c___type_def.html#a1590b77e57f17e75193da259da72095e">DAC_TypeDef::DHR12RD</a></div><div class="ttdeci">__IO uint32_t DHR12RD</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:784</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:181</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a05486d021c6761bf5a04f410a1c24e06"><div class="ttname"><a href="struct_o_b___type_def.html#a05486d021c6761bf5a04f410a1c24e06">OB_TypeDef::WRP2</a></div><div class="ttdeci">__IO uint16_t WRP2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:944</div></div>
<div class="ttc" id="group___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a02b589bb589df4f39e549dca4d5abb08"><div class="ttname"><a href="struct_c_a_n___type_def.html#a02b589bb589df4f39e549dca4d5abb08">CAN_TypeDef::RF1R</a></div><div class="ttdeci">__IO uint32_t RF1R</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:719</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_af2b40c5e36a5e861490988275499e158"><div class="ttname"><a href="struct_c_a_n___type_def.html#af2b40c5e36a5e861490988275499e158">CAN_TypeDef::RESERVED3</a></div><div class="ttdeci">uint32_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:731</div></div>
<div class="ttc" id="group___exported__types_html_gae9b1af5c037e57a98884758875d3a7c4"><div class="ttname"><a href="group___exported__types.html#gae9b1af5c037e57a98884758875d3a7c4">s32</a></div><div class="ttdeci">int32_t s32</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:497</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_aad6309afe126da26921191697d7e5c43"><div class="ttname"><a href="struct_e_t_h___type_def.html#aad6309afe126da26921191697d7e5c43">ETH_TypeDef::DMARPDR</a></div><div class="ttdeci">__IO uint32_t DMARPDR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:879</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_afa093157187322401e8e17093bcfa545"><div class="ttname"><a href="struct_b_k_p___type_def.html#afa093157187322401e8e17093bcfa545">BKP_TypeDef::DR37</a></div><div class="ttdeci">__IO uint16_t DR37</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:661</div></div>
<div class="ttc" id="struct_f_s_m_c___bank4___type_def_html_a8218d6e11dae5d4468c69303dec0b4fc"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html#a8218d6e11dae5d4468c69303dec0b4fc">FSMC_Bank4_TypeDef::SR4</a></div><div class="ttdeci">__IO uint32_t SR4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1001</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a9bc0e514c0860e3c153a6cfa72bdf1c3"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a9bc0e514c0860e3c153a6cfa72bdf1c3">FLASH_TypeDef::WRPR</a></div><div class="ttdeci">__IO uint32_t WRPR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:921</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a2ba9f73c7fa756305d54a8f80872c6df"><div class="ttname"><a href="struct_e_t_h___type_def.html#a2ba9f73c7fa756305d54a8f80872c6df">ETH_TypeDef::MACA3LR</a></div><div class="ttdeci">__IO uint32_t MACA3LR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:849</div></div>
<div class="ttc" id="system__stm32f10x_8h_html"><div class="ttname"><a href="system__stm32f10x_8h.html">system_stm32f10x.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Device Peripheral Access Layer System Header File.</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a1fc561e78283b2c81e5fa91c790cc5cd"><div class="ttname"><a href="struct_b_k_p___type_def.html#a1fc561e78283b2c81e5fa91c790cc5cd">BKP_TypeDef::RESERVED42</a></div><div class="ttdeci">uint16_t RESERVED42</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:666</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ad75d1d20ef8b2616f263643e655d6f2b"><div class="ttname"><a href="struct_b_k_p___type_def.html#ad75d1d20ef8b2616f263643e655d6f2b">BKP_TypeDef::RESERVED27</a></div><div class="ttdeci">uint16_t RESERVED27</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:636</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a5c77c72b43c7dcefa5eb276fc6fe652d"><div class="ttname"><a href="struct_b_k_p___type_def.html#a5c77c72b43c7dcefa5eb276fc6fe652d">BKP_TypeDef::DR41</a></div><div class="ttdeci">__IO uint16_t DR41</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:669</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_aab502dde158ab7da8e7823d1f8a06edb"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">USART_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1259</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_ab8b4520c137846f0a128146144514419"><div class="ttname"><a href="struct_e_t_h___type_def.html#ab8b4520c137846f0a128146144514419">ETH_TypeDef::MACA0HR</a></div><div class="ttdeci">__IO uint32_t MACA0HR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:842</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">WWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1270</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ad2366b271d28078fa93efead6aca2dc3"><div class="ttname"><a href="struct_b_k_p___type_def.html#ad2366b271d28078fa93efead6aca2dc3">BKP_TypeDef::DR40</a></div><div class="ttdeci">__IO uint16_t DR40</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:667</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a3474831c43152fee3dd2cf4830af0b8f"><div class="ttname"><a href="struct_b_k_p___type_def.html#a3474831c43152fee3dd2cf4830af0b8f">BKP_TypeDef::RESERVED34</a></div><div class="ttdeci">uint16_t RESERVED34</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:650</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a5c955643593b4aedbe9f84f054d26522"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a5c955643593b4aedbe9f84f054d26522">SDIO_TypeDef::MASK</a></div><div class="ttdeci">__IO uint32_t MASK</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1159</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a3bc647fdf53cc36c82609f91e2987169"><div class="ttname"><a href="struct_t_i_m___type_def.html#a3bc647fdf53cc36c82609f91e2987169">TIM_TypeDef::RESERVED15</a></div><div class="ttdeci">uint16_t RESERVED15</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1229</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab0b51ffcc4dcf5661141b79c8e5bd924">PVD_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:191</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html"><div class="ttname"><a href="struct_e_x_t_i___type_def.html">EXTI_TypeDef</a></div><div class="ttdoc">External Interrupt/Event Controller.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:897</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ab1820c97e368d349f5f4121f015d9fab"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab1820c97e368d349f5f4121f015d9fab">SPI_TypeDef::RESERVED7</a></div><div class="ttdeci">uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1187</div></div>
<div class="ttc" id="struct_f_s_m_c___bank2___type_def_html_a89623ee198737b29dc0a803310605a83"><div class="ttname"><a href="struct_f_s_m_c___bank2___type_def.html#a89623ee198737b29dc0a803310605a83">FSMC_Bank2_TypeDef::SR2</a></div><div class="ttdeci">__IO uint32_t SR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:973</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_abd36010ac282682d1f3c641b183b1b6f"><div class="ttname"><a href="struct_b_k_p___type_def.html#abd36010ac282682d1f3c641b183b1b6f">BKP_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:592</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_acf0114902a52b7ffcc343e06484b3623"><div class="ttname"><a href="struct_e_t_h___type_def.html#acf0114902a52b7ffcc343e06484b3623">ETH_TypeDef::DMATPDR</a></div><div class="ttdeci">__IO uint32_t DMATPDR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:878</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_ac760383de212de696f504e744c6fca7e"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#ac760383de212de696f504e744c6fca7e">SDIO_TypeDef::RESP4</a></div><div class="ttdeci">__I uint32_t RESP4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1152</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_c_r_c___type_def.html#a8249a3955aace28d92109b391311eb30">CRC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:766</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_af34b7e8815984e272daa3f089014af4e"><div class="ttname"><a href="struct_e_t_h___type_def.html#af34b7e8815984e272daa3f089014af4e">ETH_TypeDef::PTPSSIR</a></div><div class="ttdeci">__IO uint32_t PTPSSIR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:868</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></div><div class="ttdoc">DMA Controller.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:808</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_af1405e594e39e5b34f9499f680157a25"><div class="ttname"><a href="struct_c_a_n___type_def.html#af1405e594e39e5b34f9499f680157a25">CAN_TypeDef::FFA1R</a></div><div class="ttdeci">__IO uint32_t FFA1R</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:732</div></div>
<div class="ttc" id="struct_f_s_m_c___bank3___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank3___type_def.html">FSMC_Bank3_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank3.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:984</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_aa0223808025f5bf9c056185038c9d545"><div class="ttname"><a href="struct_s_p_i___type_def.html#aa0223808025f5bf9c056185038c9d545">SPI_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1181</div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:529</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_abd36010ac282682d1f3c641b183b1b6f"><div class="ttname"><a href="struct_t_i_m___type_def.html#abd36010ac282682d1f3c641b183b1b6f">TIM_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1209</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_abd36010ac282682d1f3c641b183b1b6f"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#abd36010ac282682d1f3c641b183b1b6f">USART_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1257</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab6aa6f87d26bbc6cf99b067b8d75c2f7">EXTI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:196</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_aa657aa42398bc8294976632d778b6db4"><div class="ttname"><a href="struct_e_t_h___type_def.html#aa657aa42398bc8294976632d778b6db4">ETH_TypeDef::PTPTSCR</a></div><div class="ttdeci">__IO uint32_t PTPTSCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:867</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html"><div class="ttname"><a href="struct_c_e_c___type_def.html">CEC_TypeDef</a></div><div class="ttdoc">Consumer Electronics Control (CEC)</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:746</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a8af86f5c3501f5422797c0f8afe0096b"><div class="ttname"><a href="struct_b_k_p___type_def.html#a8af86f5c3501f5422797c0f8afe0096b">BKP_TypeDef::DR31</a></div><div class="ttdeci">__IO uint16_t DR31</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:649</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a521726b7cee0c721e6f377ee313af3e7"><div class="ttname"><a href="struct_b_k_p___type_def.html#a521726b7cee0c721e6f377ee313af3e7">BKP_TypeDef::RESERVED35</a></div><div class="ttdeci">uint16_t RESERVED35</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:652</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ae5c41692f752745266ccca2d387c9fe0"><div class="ttname"><a href="struct_b_k_p___type_def.html#ae5c41692f752745266ccca2d387c9fe0">BKP_TypeDef::RESERVED23</a></div><div class="ttdeci">uint16_t RESERVED23</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:628</div></div>
<div class="ttc" id="group___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8a2fd6f336d08340583bd620a7f5694c90">ERROR</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:534</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_aea29ac183c979d0cb95ad3781fe9ed91"><div class="ttname"><a href="struct_e_t_h___type_def.html#aea29ac183c979d0cb95ad3781fe9ed91">ETH_TypeDef::MMCRIR</a></div><div class="ttdeci">__IO uint32_t MMCRIR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:852</div></div>
<div class="ttc" id="struct_o_b___type_def_html"><div class="ttname"><a href="struct_o_b___type_def.html">OB_TypeDef</a></div><div class="ttdoc">Option Bytes Registers.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:936</div></div>
<div class="ttc" id="struct_f_s_m_c___bank3___type_def_html_a73861fa74b83973fa1b5f92735c042ef"><div class="ttname"><a href="struct_f_s_m_c___bank3___type_def.html#a73861fa74b83973fa1b5f92735c042ef">FSMC_Bank3_TypeDef::PCR3</a></div><div class="ttdeci">__IO uint32_t PCR3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:986</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_a_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DAC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:776</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_ae8e4ef158db1de28bfd759e40677ba4c"><div class="ttname"><a href="struct_e_t_h___type_def.html#ae8e4ef158db1de28bfd759e40677ba4c">ETH_TypeDef::PTPTSHUR</a></div><div class="ttdeci">__IO uint32_t PTPTSHUR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:871</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html"><div class="ttname"><a href="struct_c_r_c___type_def.html">CRC_TypeDef</a></div><div class="ttdoc">CRC calculation unit.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:761</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ab2fc328837081814a7ea0f0bcf7b2aaa"><div class="ttname"><a href="struct_b_k_p___type_def.html#ab2fc328837081814a7ea0f0bcf7b2aaa">BKP_TypeDef::RESERVED32</a></div><div class="ttdeci">uint16_t RESERVED32</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:646</div></div>
<div class="ttc" id="group___exported__types_html_ga9e5a203f00d2906af9466f68b4e72277"><div class="ttname"><a href="group___exported__types.html#ga9e5a203f00d2906af9466f68b4e72277">vs8</a></div><div class="ttdeci">__IO int8_t vs8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:507</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ab1820c97e368d349f5f4121f015d9fab"><div class="ttname"><a href="struct_i2_c___type_def.html#ab1820c97e368d349f5f4121f015d9fab">I2C_TypeDef::RESERVED7</a></div><div class="ttdeci">uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1055</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ae26a65f4079b1f3af0490c463e6f6e90"><div class="ttname"><a href="struct_b_k_p___type_def.html#ae26a65f4079b1f3af0490c463e6f6e90">BKP_TypeDef::RESERVED21</a></div><div class="ttdeci">uint16_t RESERVED21</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:624</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_aedc8dc6401c19fe52847927cb440fd72"><div class="ttname"><a href="struct_b_k_p___type_def.html#aedc8dc6401c19fe52847927cb440fd72">BKP_TypeDef::DR2</a></div><div class="ttdeci">__IO uint16_t DR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:585</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a18e294dd2625a93ebf2aab9f2b3c4911"><div class="ttname"><a href="struct_e_t_h___type_def.html#a18e294dd2625a93ebf2aab9f2b3c4911">ETH_TypeDef::MMCTIMR</a></div><div class="ttdeci">__IO uint32_t MMCTIMR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:855</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_af16fefe0833a10190c32a8ad40ca6cb2"><div class="ttname"><a href="struct_b_k_p___type_def.html#af16fefe0833a10190c32a8ad40ca6cb2">BKP_TypeDef::DR21</a></div><div class="ttdeci">__IO uint16_t DR21</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:629</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a1dd219eaeee8d9def822da843028bd02"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a1dd219eaeee8d9def822da843028bd02">SDIO_TypeDef::DTIMER</a></div><div class="ttdeci">__IO uint32_t DTIMER</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1153</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_aa0f7c828c46ae6f6bc9f66f11720bbe6"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#aa0f7c828c46ae6f6bc9f66f11720bbe6">EXTI_TypeDef::FTSR</a></div><div class="ttdeci">__IO uint32_t FTSR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:902</div></div>
<div class="ttc" id="struct_f_s_m_c___bank3___type_def_html_aba03fea9c1bb2242d963e29f1b94d25e"><div class="ttname"><a href="struct_f_s_m_c___bank3___type_def.html#aba03fea9c1bb2242d963e29f1b94d25e">FSMC_Bank3_TypeDef::PATT3</a></div><div class="ttdeci">__IO uint32_t PATT3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:989</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a7b0ee0dc541683266dfab6335abca891"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a7b0ee0dc541683266dfab6335abca891">SDIO_TypeDef::RESP1</a></div><div class="ttdeci">__I uint32_t RESP1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1149</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a84c491be6c66b1d5b6a2efd0740b3d0c"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a84c491be6c66b1d5b6a2efd0740b3d0c">FLASH_TypeDef::KEYR</a></div><div class="ttdeci">__IO uint32_t KEYR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:914</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_abd36010ac282682d1f3c641b183b1b6f"><div class="ttname"><a href="struct_s_p_i___type_def.html#abd36010ac282682d1f3c641b183b1b6f">SPI_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1183</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_acdd4c1b5466be103fb2bb2a225b1d3a9"><div class="ttname"><a href="struct_c_a_n___type_def.html#acdd4c1b5466be103fb2bb2a225b1d3a9">CAN_TypeDef::MSR</a></div><div class="ttdeci">__IO uint32_t MSR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:716</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_afc22764fbf9ee7ce28174d65d0260f18"><div class="ttname"><a href="struct_r_t_c___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">RTC_TypeDef::RESERVED8</a></div><div class="ttdeci">uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1133</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a2b39f943954e0e7d177b511d9074a0b7"><div class="ttname"><a href="struct_c_a_n___type_def.html#a2b39f943954e0e7d177b511d9074a0b7">CAN_TypeDef::ESR</a></div><div class="ttdeci">__IO uint32_t ESR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:721</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a17777c79f1a766332567a342de1980f7"><div class="ttname"><a href="struct_r_t_c___type_def.html#a17777c79f1a766332567a342de1980f7">RTC_TypeDef::CRL</a></div><div class="ttdeci">__IO uint16_t CRL</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1118</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a0b9a3ced775287c8585a6a61af4b40e9"><div class="ttname"><a href="struct_r_c_c___type_def.html#a0b9a3ced775287c8585a6a61af4b40e9">RCC_TypeDef::BDCR</a></div><div class="ttdeci">__IO uint32_t BDCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1096</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a285d36c479b3a885f8706dd0286ddd15"><div class="ttname"><a href="struct_b_k_p___type_def.html#a285d36c479b3a885f8706dd0286ddd15">BKP_TypeDef::RTCCR</a></div><div class="ttdeci">__IO uint16_t RTCCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:603</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_afed9672b74957ee6d363476a055b9927"><div class="ttname"><a href="struct_b_k_p___type_def.html#afed9672b74957ee6d363476a055b9927">BKP_TypeDef::DR33</a></div><div class="ttdeci">__IO uint16_t DR33</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:653</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_ae845b86e973b4bf8a33c447c261633f6"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">EXTI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:899</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ad9d6f7034f8a16951f9c73df3f0b1bd8"><div class="ttname"><a href="struct_b_k_p___type_def.html#ad9d6f7034f8a16951f9c73df3f0b1bd8">BKP_TypeDef::DR18</a></div><div class="ttdeci">__IO uint16_t DR18</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:623</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a149feba01f9c4a49570c6d88619f504f"><div class="ttname"><a href="struct_r_t_c___type_def.html#a149feba01f9c4a49570c6d88619f504f">RTC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1117</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a4d99c78dffdb6e81e8f6b7abec263419"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a4d99c78dffdb6e81e8f6b7abec263419">SDIO_TypeDef::RESP2</a></div><div class="ttdeci">__I uint32_t RESP2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1150</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">RCC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1088</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ac88901e2eb35079b7b58a185e6bf554c"><div class="ttname"><a href="struct_r_c_c___type_def.html#ac88901e2eb35079b7b58a185e6bf554c">RCC_TypeDef::APB1ENR</a></div><div class="ttdeci">__IO uint32_t APB1ENR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1095</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a44d7446a23568136b9e32ebdfd756d07"><div class="ttname"><a href="struct_t_i_m___type_def.html#a44d7446a23568136b9e32ebdfd756d07">TIM_TypeDef::RESERVED18</a></div><div class="ttdeci">uint16_t RESERVED18</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1235</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a3bcb536cbf77592e325a084127dc3060"><div class="ttname"><a href="struct_b_k_p___type_def.html#a3bcb536cbf77592e325a084127dc3060">BKP_TypeDef::DR27</a></div><div class="ttdeci">__IO uint16_t DR27</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:641</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ac8213f98fc01d7b25f1f9206713748ee"><div class="ttname"><a href="struct_b_k_p___type_def.html#ac8213f98fc01d7b25f1f9206713748ee">BKP_TypeDef::DR4</a></div><div class="ttdeci">__IO uint16_t DR4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:589</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:193</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aa0223808025f5bf9c056185038c9d545"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa0223808025f5bf9c056185038c9d545">TIM_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1207</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_aab502dde158ab7da8e7823d1f8a06edb"><div class="ttname"><a href="struct_r_t_c___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">RTC_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1129</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a2f133f27cf624e76a2ac1092ab5789f7"><div class="ttname"><a href="struct_b_k_p___type_def.html#a2f133f27cf624e76a2ac1092ab5789f7">BKP_TypeDef::RESERVED12</a></div><div class="ttdeci">uint16_t RESERVED12</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:606</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ae9156af81694b7a85923348be45a2167"><div class="ttname"><a href="struct_a_d_c___type_def.html#ae9156af81694b7a85923348be45a2167">ADC_TypeDef::JDR2</a></div><div class="ttdeci">__IO uint32_t JDR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:570</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html"><div class="ttname"><a href="struct_d_m_a___type_def.html">DMA_TypeDef</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:816</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a44962ea5442d203bf4954035d1bfeb9d"><div class="ttname"><a href="struct_t_i_m___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">TIM_TypeDef::SR</a></div><div class="ttdeci">__IO uint16_t SR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1206</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ad08d58dbd2ba0963ddab0d07789596ba"><div class="ttname"><a href="struct_b_k_p___type_def.html#ad08d58dbd2ba0963ddab0d07789596ba">BKP_TypeDef::DR38</a></div><div class="ttdeci">__IO uint16_t DR38</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:663</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_acdf2b32fb3d8dad6bee74bf4cbe25020"><div class="ttname"><a href="struct_r_c_c___type_def.html#acdf2b32fb3d8dad6bee74bf4cbe25020">RCC_TypeDef::AHBENR</a></div><div class="ttdeci">__IO uint32_t AHBENR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1093</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a285d93ad54a43d831dc4955299c5b862">TAMPER_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:192</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_w_d_g___type_def.html">WWDG_TypeDef</a></div><div class="ttdoc">Window WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1266</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">DBGMCU_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:801</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a44d7446a23568136b9e32ebdfd756d07"><div class="ttname"><a href="struct_b_k_p___type_def.html#a44d7446a23568136b9e32ebdfd756d07">BKP_TypeDef::RESERVED18</a></div><div class="ttdeci">uint16_t RESERVED18</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:618</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a06a28050d920bd807099be629c03cdbe"><div class="ttname"><a href="struct_b_k_p___type_def.html#a06a28050d920bd807099be629c03cdbe">BKP_TypeDef::DR7</a></div><div class="ttdeci">__IO uint16_t DR7</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:595</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a6566f8cfbd1d8aa7e8db046aa35e77db"><div class="ttname"><a href="struct_c_a_n___type_def.html#a6566f8cfbd1d8aa7e8db046aa35e77db">CAN_TypeDef::IER</a></div><div class="ttdeci">__IO uint32_t IER</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:720</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a65bb525a3f4d3ee131f9a7ed899d5eef"><div class="ttname"><a href="struct_e_t_h___type_def.html#a65bb525a3f4d3ee131f9a7ed899d5eef">ETH_TypeDef::MMCRFAECR</a></div><div class="ttdeci">__IO uint32_t MMCRFAECR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:863</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3ccf41a34f494246c67d3239afa9c97f">DMA1_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:201</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="struct_c_a_n___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">CAN_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:715</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_aaab934113da0a8bcacd1ffa148046569"><div class="ttname"><a href="struct_i2_c___type_def.html#aaab934113da0a8bcacd1ffa148046569">I2C_TypeDef::OAR1</a></div><div class="ttdeci">__IO uint16_t OAR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1044</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a22fa21352be442bd02f9c26a1013d598"><div class="ttname"><a href="struct_a_d_c___type_def.html#a22fa21352be442bd02f9c26a1013d598">ADC_TypeDef::JDR1</a></div><div class="ttdeci">__IO uint32_t JDR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:569</div></div>
<div class="ttc" id="core__cm0_8h_html_af63697ed9952cc71e1225efe205f6cd3"><div class="ttname"><a href="core__cm0_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a></div><div class="ttdeci">#define __I</div><div class="ttdef"><b>Definition:</b> core_cm0.h:166</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a804c7e15dbb587c7ea25511f6a7809f7"><div class="ttname"><a href="struct_d_a_c___type_def.html#a804c7e15dbb587c7ea25511f6a7809f7">DAC_TypeDef::DHR12R2</a></div><div class="ttdeci">__IO uint32_t DHR12R2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:781</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_c_r_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">CRC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:763</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#af8d25514079514d38c104402f46470af">EXTI_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:904</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ad8b1fadb520f7a200ee0046e110edc79"><div class="ttname"><a href="struct_r_t_c___type_def.html#ad8b1fadb520f7a200ee0046e110edc79">RTC_TypeDef::RESERVED9</a></div><div class="ttdeci">uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1135</div></div>
<div class="ttc" id="struct_c_a_n___filter_register___type_def_html_a92036953ac673803fe001d843fea508b"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html#a92036953ac673803fe001d843fea508b">CAN_FilterRegister_TypeDef::FR1</a></div><div class="ttdeci">__IO uint32_t FR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:705</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a28e7b0195ce457d20f585f6587fc1cb8"><div class="ttname"><a href="struct_e_t_h___type_def.html#a28e7b0195ce457d20f585f6587fc1cb8">ETH_TypeDef::PTPTTLR</a></div><div class="ttdeci">__IO uint32_t PTPTTLR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:875</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a149feba01f9c4a49570c6d88619f504f"><div class="ttname"><a href="struct_s_p_i___type_def.html#a149feba01f9c4a49570c6d88619f504f">SPI_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1173</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_add813241440bbde365cb973eaf455005"><div class="ttname"><a href="struct_b_k_p___type_def.html#add813241440bbde365cb973eaf455005">BKP_TypeDef::RESERVED22</a></div><div class="ttdeci">uint16_t RESERVED22</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:626</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a129dcc23d48588d5af7dd218b617933d"><div class="ttname"><a href="struct_e_t_h___type_def.html#a129dcc23d48588d5af7dd218b617933d">ETH_TypeDef::MACRWUFFR</a></div><div class="ttdeci">__IO uint32_t MACRWUFFR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:837</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a6c3b31022e6f59b800e9f5cc2a89d54c"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">TIM_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1205</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a68bef1da5fd164cf0f884b4209670dc8"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a68bef1da5fd164cf0f884b4209670dc8">SDIO_TypeDef::FIFO</a></div><div class="ttdeci">__IO uint32_t FIFO</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1163</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_ac2bb55b037b800a25852736afdd7a258"><div class="ttname"><a href="struct_d_a_c___type_def.html#ac2bb55b037b800a25852736afdd7a258">DAC_TypeDef::DHR12R1</a></div><div class="ttdeci">__IO uint32_t DHR12R1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:778</div></div>
<div class="ttc" id="group___exported__types_html_ga8333b96c67f83cba354b3407fcbb6ee8"><div class="ttname"><a href="group___exported__types.html#ga8333b96c67f83cba354b3407fcbb6ee8">ErrorStatus</a></div><div class="ttdeci">ErrorStatus</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:534</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ad8b1fadb520f7a200ee0046e110edc79"><div class="ttname"><a href="struct_b_k_p___type_def.html#ad8b1fadb520f7a200ee0046e110edc79">BKP_TypeDef::RESERVED9</a></div><div class="ttdeci">uint16_t RESERVED9</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:600</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:185</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_d_m_a___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">DMA_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:818</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a942ae09a7662bad70ef336f2bed43a19"><div class="ttname"><a href="struct_s_p_i___type_def.html#a942ae09a7662bad70ef336f2bed43a19">SPI_TypeDef::CRCPR</a></div><div class="ttdeci">__IO uint16_t CRCPR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1180</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_aadec05237ee04c5a913c7ca9cd944f38"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#aadec05237ee04c5a913c7ca9cd944f38">FLASH_TypeDef::OBR</a></div><div class="ttdeci">__IO uint32_t OBR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:920</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a1c7824eed187b747bcf8a3b4cd22c8fc">DMA1_Channel2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:202</div></div>
<div class="ttc" id="group___exported__types_html_ga0cd21c4793673b69ecd5fd673353a145"><div class="ttname"><a href="group___exported__types.html#ga0cd21c4793673b69ecd5fd673353a145">vu32</a></div><div class="ttdeci">__IO uint32_t vu32</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:521</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_aa7d2bd5481ee985778c410a7e5826b71"><div class="ttname"><a href="struct_c_r_c___type_def.html#aa7d2bd5481ee985778c410a7e5826b71">CRC_TypeDef::RESERVED0</a></div><div class="ttdeci">uint8_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:765</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a240bfa0a8337059ada062cab4f8e7137"><div class="ttname"><a href="struct_t_i_m___type_def.html#a240bfa0a8337059ada062cab4f8e7137">TIM_TypeDef::CNT</a></div><div class="ttdeci">__IO uint16_t CNT</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1216</div></div>
<div class="ttc" id="group___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:529</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a7520cdf6f3df68c2f147bdd87fb8a96f"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a7520cdf6f3df68c2f147bdd87fb8a96f">SDIO_TypeDef::STA</a></div><div class="ttdeci">__I uint32_t STA</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1157</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a1ebbda0d742e80ca3d53edfa3a95f627"><div class="ttname"><a href="struct_e_t_h___type_def.html#a1ebbda0d742e80ca3d53edfa3a95f627">ETH_TypeDef::PTPTSHR</a></div><div class="ttdeci">__IO uint32_t PTPTSHR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:869</div></div>
<div class="ttc" id="core__cm3_8h_html"><div class="ttname"><a href="core__cm3_8h.html">core_cm3.h</a></div><div class="ttdoc">CMSIS Cortex-M3 Core Peripheral Access Layer Header File.</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a6c3b31022e6f59b800e9f5cc2a89d54c"><div class="ttname"><a href="struct_b_k_p___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">BKP_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:588</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a11e504ee49142f46dcc67740ae9235e5"><div class="ttname"><a href="struct_t_i_m___type_def.html#a11e504ee49142f46dcc67740ae9235e5">TIM_TypeDef::RESERVED11</a></div><div class="ttdeci">uint16_t RESERVED11</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1221</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a76b31b1239a451ee8f397289265bdf6b"><div class="ttname"><a href="struct_o_b___type_def.html#a76b31b1239a451ee8f397289265bdf6b">OB_TypeDef::Data0</a></div><div class="ttdeci">__IO uint16_t Data0</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:940</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a02758713abfe580460dd5bcd8762702a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a02758713abfe580460dd5bcd8762702a">TIM_TypeDef::SMCR</a></div><div class="ttdeci">__IO uint16_t SMCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1202</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a302a15358c38b9f95a3b42324ef69c0c"><div class="ttname"><a href="struct_b_k_p___type_def.html#a302a15358c38b9f95a3b42324ef69c0c">BKP_TypeDef::RESERVED39</a></div><div class="ttdeci">uint16_t RESERVED39</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:660</div></div>
<div class="ttc" id="group___exported__types_html_ga66ab742a0751bb4e7661b8e874f2ddda"><div class="ttname"><a href="group___exported__types.html#ga66ab742a0751bb4e7661b8e874f2ddda">sc16</a></div><div class="ttdeci">const int16_t sc16</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:502</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a2612a0f4b3fbdbb6293f6dc70105e190"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a2612a0f4b3fbdbb6293f6dc70105e190">GPIO_TypeDef::LCKR</a></div><div class="ttdeci">__IO uint32_t LCKR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1019</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a61400ce239355b62aa25c95fcc18a5e1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">TIM_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1198</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a4273e2b5aeb7bdf1006909b1a2b59bc8"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a4273e2b5aeb7bdf1006909b1a2b59bc8">SDIO_TypeDef::DCOUNT</a></div><div class="ttdeci">__I uint32_t DCOUNT</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1156</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a5552e97d80fc1a5bd195a9c81b270ffc"><div class="ttname"><a href="struct_b_k_p___type_def.html#a5552e97d80fc1a5bd195a9c81b270ffc">BKP_TypeDef::RESERVED19</a></div><div class="ttdeci">uint16_t RESERVED19</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:620</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_r_c_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">RCC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1089</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ab1820c97e368d349f5f4121f015d9fab"><div class="ttname"><a href="struct_b_k_p___type_def.html#ab1820c97e368d349f5f4121f015d9fab">BKP_TypeDef::RESERVED7</a></div><div class="ttdeci">uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:596</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_aff6eeec1afa983f153ff0786c8902d43"><div class="ttname"><a href="struct_e_t_h___type_def.html#aff6eeec1afa983f153ff0786c8902d43">ETH_TypeDef::MMCRFCECR</a></div><div class="ttdeci">__IO uint32_t MMCRFCECR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:862</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_ab2c5389c9ff4ac188cd498b8f7170968"><div class="ttname"><a href="struct_r_c_c___type_def.html#ab2c5389c9ff4ac188cd498b8f7170968">RCC_TypeDef::APB2RSTR</a></div><div class="ttdeci">__IO uint32_t APB2RSTR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1091</div></div>
<div class="ttc" id="group___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:531</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8249a3955aace28d92109b391311eb30">RTC_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1119</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a4c3e667ebf8c46e0925bce6e101a629c"><div class="ttname"><a href="struct_b_k_p___type_def.html#a4c3e667ebf8c46e0925bce6e101a629c">BKP_TypeDef::RESERVED41</a></div><div class="ttdeci">uint16_t RESERVED41</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:664</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a9651ce2df8eec57b9cab2f27f6dbf3e1"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a9651ce2df8eec57b9cab2f27f6dbf3e1">USART_TypeDef::CR3</a></div><div class="ttdeci">__IO uint16_t CR3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1256</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="struct_s_p_i___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">SPI_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1174</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a423b12ab536a1c4fdb1ce63f645822a7"><div class="ttname"><a href="struct_e_t_h___type_def.html#a423b12ab536a1c4fdb1ce63f645822a7">ETH_TypeDef::MACA2LR</a></div><div class="ttdeci">__IO uint32_t MACA2LR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:847</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a65bff76f3af24c37708a1006d54720c7"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a65bff76f3af24c37708a1006d54720c7">SDIO_TypeDef::POWER</a></div><div class="ttdeci">__IO uint32_t POWER</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1144</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">WWDG_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1268</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a3da04fbdd44f48a1840e5e0a6295f3cf"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a3da04fbdd44f48a1840e5e0a6295f3cf">SDIO_TypeDef::RESP3</a></div><div class="ttdeci">__I uint32_t RESP3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1151</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:183</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_aa0223808025f5bf9c056185038c9d545"><div class="ttname"><a href="struct_i2_c___type_def.html#aa0223808025f5bf9c056185038c9d545">I2C_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1049</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a9a666312c4add3bb9bb5e7196a0e7ae1"><div class="ttname"><a href="struct_b_k_p___type_def.html#a9a666312c4add3bb9bb5e7196a0e7ae1">BKP_TypeDef::RESERVED16</a></div><div class="ttdeci">uint16_t RESERVED16</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:614</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a1173127526cca9128e409bc83c7729dc"><div class="ttname"><a href="struct_e_t_h___type_def.html#a1173127526cca9128e409bc83c7729dc">ETH_TypeDef::MACSR</a></div><div class="ttdeci">__IO uint32_t MACSR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:840</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a71cc8e8590e6c0c113ce6e31aec2fb44"><div class="ttname"><a href="struct_b_k_p___type_def.html#a71cc8e8590e6c0c113ce6e31aec2fb44">BKP_TypeDef::RESERVED26</a></div><div class="ttdeci">uint16_t RESERVED26</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:634</div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html_a90f7c1cf22683459c632d6040366eddf"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html#a90f7c1cf22683459c632d6040366eddf">CAN_TxMailBox_TypeDef::TDHR</a></div><div class="ttdeci">__IO uint32_t TDHR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:684</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General Purpose I/O.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1011</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_adcf812cbe5147d300507d59d4a55935d"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#adcf812cbe5147d300507d59d4a55935d">SDIO_TypeDef::CMD</a></div><div class="ttdeci">__IO uint32_t CMD</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1147</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_afdfa307571967afb1d97943e982b6586"><div class="ttname"><a href="struct_a_d_c___type_def.html#afdfa307571967afb1d97943e982b6586">ADC_TypeDef::CR2</a></div><div class="ttdeci">__IO uint32_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:556</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aa0663aab6ed640b7594c8c6d32f6c1cd"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa0663aab6ed640b7594c8c6d32f6c1cd">TIM_TypeDef::RCR</a></div><div class="ttdeci">__IO uint16_t RCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1222</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_aae0256ae42106ee7f87fc7e5bdb779d4"><div class="ttname"><a href="struct_c_a_n___type_def.html#aae0256ae42106ee7f87fc7e5bdb779d4">CAN_TypeDef::FS1R</a></div><div class="ttdeci">__IO uint32_t FS1R</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:730</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">SDIO_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1158</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a4b63234b8f0828d5f419e62666c3e57e"><div class="ttname"><a href="struct_b_k_p___type_def.html#a4b63234b8f0828d5f419e62666c3e57e">BKP_TypeDef::DR5</a></div><div class="ttdeci">__IO uint16_t DR5</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:591</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a121212bdb227106df681d24e5d896a4e"><div class="ttname"><a href="struct_e_t_h___type_def.html#a121212bdb227106df681d24e5d896a4e">ETH_TypeDef::MACHTHR</a></div><div class="ttdeci">__IO uint32_t MACHTHR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:830</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083aab3710849c919f2327eaa001d9e2a7a0">DMA1_Channel6_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:206</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a149feba01f9c4a49570c6d88619f504f"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a149feba01f9c4a49570c6d88619f504f">USART_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1247</div></div>
<div class="ttc" id="struct_o_b___type_def_html_ac4e091dcb644dbb5d4a2c7aca7d4fe88"><div class="ttname"><a href="struct_o_b___type_def.html#ac4e091dcb644dbb5d4a2c7aca7d4fe88">OB_TypeDef::WRP1</a></div><div class="ttdeci">__IO uint16_t WRP1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:943</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_ac0018930ee9f18afda25b695b9a4ec16"><div class="ttname"><a href="struct_c_a_n___type_def.html#ac0018930ee9f18afda25b695b9a4ec16">CAN_TypeDef::RESERVED4</a></div><div class="ttdeci">uint32_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:733</div></div>
<div class="ttc" id="group___exported__types_html_gaec1d22666cf030b79051e5daa372fbc8"><div class="ttname"><a href="group___exported__types.html#gaec1d22666cf030b79051e5daa372fbc8">vsc32</a></div><div class="ttdeci">__I int32_t vsc32</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:509</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ad68efe7a323ac2fcb823a26c0c51445b"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad68efe7a323ac2fcb823a26c0c51445b">TIM_TypeDef::RESERVED10</a></div><div class="ttdeci">uint16_t RESERVED10</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1219</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:184</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:182</div></div>
<div class="ttc" id="group___exported__types_html_ga19c9450d60abff7c6d3d35f31c10f83e"><div class="ttname"><a href="group___exported__types.html#ga19c9450d60abff7c6d3d35f31c10f83e">vs16</a></div><div class="ttdeci">__IO int16_t vs16</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:506</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:186</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html_a24df28d0e440321b21f6f07b3bb93dea"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html#a24df28d0e440321b21f6f07b3bb93dea">DBGMCU_TypeDef::IDCODE</a></div><div class="ttdeci">__IO uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:800</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_b_k_p___type_def.html#af86c61a5d38a4fc9cef942a12744486b">BKP_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:582</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a12eba1fc5d54aa50fdda201f7f9a84a3"><div class="ttname"><a href="struct_e_t_h___type_def.html#a12eba1fc5d54aa50fdda201f7f9a84a3">ETH_TypeDef::DMAMFBOCR</a></div><div class="ttdeci">__IO uint32_t DMAMFBOCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:885</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html"><div class="ttname"><a href="struct_c_a_n___type_def.html">CAN_TypeDef</a></div><div class="ttdoc">Controller Area Network.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:713</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a0a1acc0425516ff7969709d118b96a3b"><div class="ttname"><a href="struct_i2_c___type_def.html#a0a1acc0425516ff7969709d118b96a3b">I2C_TypeDef::DR</a></div><div class="ttdeci">__IO uint16_t DR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1048</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ab1820c97e368d349f5f4121f015d9fab"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab1820c97e368d349f5f4121f015d9fab">TIM_TypeDef::RESERVED7</a></div><div class="ttdeci">uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1213</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_abbb2f4f89e7d8c3242365b4506e43217"><div class="ttname"><a href="struct_e_t_h___type_def.html#abbb2f4f89e7d8c3242365b4506e43217">ETH_TypeDef::MACPMTCSR</a></div><div class="ttdeci">__IO uint32_t MACPMTCSR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:838</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_aa0223808025f5bf9c056185038c9d545"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#aa0223808025f5bf9c056185038c9d545">USART_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1255</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_t_i_m___type_def.html#a8249a3955aace28d92109b391311eb30">TIM_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1201</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a4471cf81dc53466010db99faaecb5287"><div class="ttname"><a href="struct_b_k_p___type_def.html#a4471cf81dc53466010db99faaecb5287">BKP_TypeDef::DR10</a></div><div class="ttdeci">__IO uint16_t DR10</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:601</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a9a666312c4add3bb9bb5e7196a0e7ae1"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9a666312c4add3bb9bb5e7196a0e7ae1">TIM_TypeDef::RESERVED16</a></div><div class="ttdeci">uint16_t RESERVED16</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1231</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a91b73963ce243a1d031576d49e137fab">FLASH_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:194</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a44962ea5442d203bf4954035d1bfeb9d"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">USART_TypeDef::SR</a></div><div class="ttdeci">__IO uint16_t SR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1246</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a7ac198788f460fa6379bceecab79c5f7"><div class="ttname"><a href="struct_i2_c___type_def.html#a7ac198788f460fa6379bceecab79c5f7">I2C_TypeDef::CCR</a></div><div class="ttdeci">__IO uint16_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1054</div></div>
<div class="ttc" id="struct_o_b___type_def_html_ae708f301b866ad2a81ed39efba639aab"><div class="ttname"><a href="struct_o_b___type_def.html#ae708f301b866ad2a81ed39efba639aab">OB_TypeDef::RDP</a></div><div class="ttdeci">__IO uint16_t RDP</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:938</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a612edc78d2fa6288392f8ea32c36f7fb"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a612edc78d2fa6288392f8ea32c36f7fb">SDIO_TypeDef::DLEN</a></div><div class="ttdeci">__IO uint32_t DLEN</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1154</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_add56f3652fd065c6797411e80477a064"><div class="ttname"><a href="struct_e_t_h___type_def.html#add56f3652fd065c6797411e80477a064">ETH_TypeDef::DMAIER</a></div><div class="ttdeci">__IO uint32_t DMAIER</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:884</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a92ff1fe799bb33d13efbaa1195867781"><div class="ttname"><a href="struct_e_t_h___type_def.html#a92ff1fe799bb33d13efbaa1195867781">ETH_TypeDef::MACVLANTR</a></div><div class="ttdeci">__IO uint32_t MACVLANTR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:835</div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:169</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_abd36010ac282682d1f3c641b183b1b6f"><div class="ttname"><a href="struct_r_t_c___type_def.html#abd36010ac282682d1f3c641b183b1b6f">RTC_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1127</div></div>
<div class="ttc" id="group___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:529</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a6c3b31022e6f59b800e9f5cc2a89d54c"><div class="ttname"><a href="struct_r_t_c___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">RTC_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1123</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_ad1e11eb1200e64e0563e3576bf258194"><div class="ttname"><a href="struct_e_t_h___type_def.html#ad1e11eb1200e64e0563e3576bf258194">ETH_TypeDef::DMABMR</a></div><div class="ttdeci">__IO uint32_t DMABMR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:877</div></div>
<div class="ttc" id="struct_f_s_m_c___bank4___type_def_html_a3f82cc749845fb0dd7dfa8121d96b663"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html#a3f82cc749845fb0dd7dfa8121d96b663">FSMC_Bank4_TypeDef::PMEM4</a></div><div class="ttdeci">__IO uint32_t PMEM4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1002</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to Digital Converter.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:552</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a28f1399dcbc968918abbfdad408c8896"><div class="ttname"><a href="struct_b_k_p___type_def.html#a28f1399dcbc968918abbfdad408c8896">BKP_TypeDef::RESERVED43</a></div><div class="ttdeci">uint16_t RESERVED43</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:668</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a1e79a16729e8d1032d9fe552d50dce41"><div class="ttname"><a href="struct_i2_c___type_def.html#a1e79a16729e8d1032d9fe552d50dce41">I2C_TypeDef::SR1</a></div><div class="ttdeci">__IO uint16_t SR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1050</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">FLASH_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:916</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a5573848497a716a9947fd87487709feb"><div class="ttname"><a href="struct_s_p_i___type_def.html#a5573848497a716a9947fd87487709feb">SPI_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1177</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a96a3d1a050982fccc23c2e6dbe0de068"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a96a3d1a050982fccc23c2e6dbe0de068">SDIO_TypeDef::DCTRL</a></div><div class="ttdeci">__IO uint32_t DCTRL</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1155</div></div>
<div class="ttc" id="struct_o_b___type_def_html_aa081efb0cb15b6ffd486d23a89144142"><div class="ttname"><a href="struct_o_b___type_def.html#aa081efb0cb15b6ffd486d23a89144142">OB_TypeDef::Data1</a></div><div class="ttdeci">__IO uint16_t Data1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:941</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a5552e97d80fc1a5bd195a9c81b270ffc"><div class="ttname"><a href="struct_t_i_m___type_def.html#a5552e97d80fc1a5bd195a9c81b270ffc">TIM_TypeDef::RESERVED19</a></div><div class="ttdeci">uint16_t RESERVED19</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1237</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a45e8169adb601f00e411b840f9fbb5af"><div class="ttname"><a href="struct_e_t_h___type_def.html#a45e8169adb601f00e411b840f9fbb5af">ETH_TypeDef::MACA0LR</a></div><div class="ttdeci">__IO uint32_t MACA0LR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:843</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_aba9fb810b0cf6cbc1280c5c63be2418b"><div class="ttname"><a href="struct_d_a_c___type_def.html#aba9fb810b0cf6cbc1280c5c63be2418b">DAC_TypeDef::DOR2</a></div><div class="ttdeci">__IO uint32_t DOR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:788</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a5573848497a716a9947fd87487709feb"><div class="ttname"><a href="struct_r_t_c___type_def.html#a5573848497a716a9947fd87487709feb">RTC_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1121</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a5573848497a716a9947fd87487709feb"><div class="ttname"><a href="struct_b_k_p___type_def.html#a5573848497a716a9947fd87487709feb">BKP_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:586</div></div>
<div class="ttc" id="struct_a_f_i_o___type_def_html"><div class="ttname"><a href="struct_a_f_i_o___type_def.html">AFIO_TypeDef</a></div><div class="ttdoc">Alternate Function I/O.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1026</div></div>
<div class="ttc" id="group___exported__types_html_gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8"><div class="ttname"><a href="group___exported__types.html#gga8333b96c67f83cba354b3407fcbb6ee8ac7f69f7c9e5aea9b8f54cf02870e2bf8">SUCCESS</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:534</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a11e504ee49142f46dcc67740ae9235e5"><div class="ttname"><a href="struct_b_k_p___type_def.html#a11e504ee49142f46dcc67740ae9235e5">BKP_TypeDef::RESERVED11</a></div><div class="ttdeci">uint16_t RESERVED11</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:604</div></div>
<div class="ttc" id="stm32f10x__conf_8h_html"><div class="ttname"><a href="stm32f10x__conf_8h.html">stm32f10x_conf.h</a></div><div class="ttdoc">Library configuration file.</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_acc2f82d559cfd955b5a68c1b54c5fc35"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#acc2f82d559cfd955b5a68c1b54c5fc35">GPIO_TypeDef::CRH</a></div><div class="ttdeci">__IO uint32_t CRH</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1014</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a6c3b31022e6f59b800e9f5cc2a89d54c"><div class="ttname"><a href="struct_s_p_i___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">SPI_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1179</div></div>
<div class="ttc" id="group___exported__types_html_ga4a8fa9a2b4796540a6d65a04eb18e111"><div class="ttname"><a href="group___exported__types.html#ga4a8fa9a2b4796540a6d65a04eb18e111">vu8</a></div><div class="ttdeci">__IO uint8_t vu8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:523</div></div>
<div class="ttc" id="group___exported__types_html_gac74022c74a461f810e0d4fdc9bfea480"><div class="ttname"><a href="group___exported__types.html#gac74022c74a461f810e0d4fdc9bfea480">uc8</a></div><div class="ttdeci">const uint8_t uc8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:519</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">FLASH_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:917</div></div>
<div class="ttc" id="struct_f_s_m_c___bank2___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank2___type_def.html">FSMC_Bank2_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank2.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:970</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a71d932b554a5548e5d85ed81e58c1ed0"><div class="ttname"><a href="struct_e_t_h___type_def.html#a71d932b554a5548e5d85ed81e58c1ed0">ETH_TypeDef::MMCTGFCR</a></div><div class="ttdeci">__IO uint32_t MMCTGFCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:860</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a20acbcac1c35f66de94c9ff0e2ddc7b0"><div class="ttname"><a href="struct_e_t_h___type_def.html#a20acbcac1c35f66de94c9ff0e2ddc7b0">ETH_TypeDef::MACCR</a></div><div class="ttdeci">__IO uint32_t MACCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:828</div></div>
<div class="ttc" id="group___exported__types_html_gafaa62991928fb9fb18ff0db62a040aba"><div class="ttname"><a href="group___exported__types.html#gafaa62991928fb9fb18ff0db62a040aba">u32</a></div><div class="ttdeci">uint32_t u32</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:513</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a7c1247e912553004e9c9847e4f1d6e99"><div class="ttname"><a href="struct_b_k_p___type_def.html#a7c1247e912553004e9c9847e4f1d6e99">BKP_TypeDef::RESERVED44</a></div><div class="ttdeci">uint16_t RESERVED44</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:670</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div><div class="ttdoc">STM32F10x Interrupt Number Definition, according to the selected device in Library_configuration_sect...</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a614e0b81fce7cf218a357f8a0a3de7b8"><div class="ttname"><a href="struct_e_t_h___type_def.html#a614e0b81fce7cf218a357f8a0a3de7b8">ETH_TypeDef::MMCTIR</a></div><div class="ttdeci">__IO uint32_t MMCTIR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:853</div></div>
<div class="ttc" id="struct_a_f_i_o___type_def_html_a9f3b56f295c863e23ed4c82380b1d621"><div class="ttname"><a href="struct_a_f_i_o___type_def.html#a9f3b56f295c863e23ed4c82380b1d621">AFIO_TypeDef::MAPR</a></div><div class="ttdeci">__IO uint32_t MAPR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1029</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a1841fa0366924d522d6ac880fb14d766"><div class="ttname"><a href="struct_t_i_m___type_def.html#a1841fa0366924d522d6ac880fb14d766">TIM_TypeDef::RESERVED14</a></div><div class="ttdeci">uint16_t RESERVED14</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1227</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a3d575a484e3cb668a42e6f9074112d23">DMA1_Channel3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:203</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a977b3cf310388b5ad02440d64d03810a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a977b3cf310388b5ad02440d64d03810a">TIM_TypeDef::CCMR2</a></div><div class="ttdeci">__IO uint16_t CCMR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1212</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_afc22764fbf9ee7ce28174d65d0260f18"><div class="ttname"><a href="struct_b_k_p___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">BKP_TypeDef::RESERVED8</a></div><div class="ttdeci">uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:598</div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html">CAN_TxMailBox_TypeDef</a></div><div class="ttdoc">Controller Area Network TxMailBox.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:679</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html"><div class="ttname"><a href="struct_e_t_h___type_def.html">ETH_TypeDef</a></div><div class="ttdoc">Ethernet MAC.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:826</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a9274ceea3b2c6d5c1903d0a7abad91a1"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9274ceea3b2c6d5c1903d0a7abad91a1">ADC_TypeDef::JDR4</a></div><div class="ttdeci">__IO uint32_t JDR4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:572</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a1481b34cc41018c17e4ab592a1c8cb55"><div class="ttname"><a href="struct_t_i_m___type_def.html#a1481b34cc41018c17e4ab592a1c8cb55">TIM_TypeDef::DIER</a></div><div class="ttdeci">__IO uint16_t DIER</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1204</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_acc7bb47dddd2d94de124f74886d919be"><div class="ttname"><a href="struct_r_c_c___type_def.html#acc7bb47dddd2d94de124f74886d919be">RCC_TypeDef::APB2ENR</a></div><div class="ttdeci">__IO uint32_t APB2ENR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1094</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a9ea1e1c6615eb3bd70eb328dba65fc87"><div class="ttname"><a href="struct_e_t_h___type_def.html#a9ea1e1c6615eb3bd70eb328dba65fc87">ETH_TypeDef::MACMIIAR</a></div><div class="ttdeci">__IO uint32_t MACMIIAR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:832</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a9e7c3d04e4dcf975939eeaac246b25d0"><div class="ttname"><a href="struct_e_t_h___type_def.html#a9e7c3d04e4dcf975939eeaac246b25d0">ETH_TypeDef::DMASR</a></div><div class="ttdeci">__IO uint32_t DMASR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:882</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a604f2e9501624499b72450014455ce55"><div class="ttname"><a href="struct_b_k_p___type_def.html#a604f2e9501624499b72450014455ce55">BKP_TypeDef::DR12</a></div><div class="ttdeci">__IO uint16_t DR12</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:611</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a61400ce239355b62aa25c95fcc18a5e1"><div class="ttname"><a href="struct_i2_c___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">I2C_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1040</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a23970354d69354ab78165e76afd6c2f7"><div class="ttname"><a href="struct_e_t_h___type_def.html#a23970354d69354ab78165e76afd6c2f7">ETH_TypeDef::MMCTGFSCCR</a></div><div class="ttdeci">__IO uint32_t MMCTGFSCCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:857</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_ad0a200e12acad17a5c7d2059159ea7e1"><div class="ttname"><a href="struct_d_a_c___type_def.html#ad0a200e12acad17a5c7d2059159ea7e1">DAC_TypeDef::DHR8R1</a></div><div class="ttdeci">__IO uint32_t DHR8R1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:780</div></div>
<div class="ttc" id="group___exported__types_html_ga5b628e6a05856ff67e535fa391a57683"><div class="ttname"><a href="group___exported__types.html#ga5b628e6a05856ff67e535fa391a57683">uc32</a></div><div class="ttdeci">const uint32_t uc32</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:517</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html">USART_TypeDef</a></div><div class="ttdoc">Universal Synchronous Asynchronous Receiver Transmitter.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1244</div></div>
<div class="ttc" id="struct_o_b___type_def_html_ad43c7a196f0eef88b3038383c4f7d903"><div class="ttname"><a href="struct_o_b___type_def.html#ad43c7a196f0eef88b3038383c4f7d903">OB_TypeDef::WRP0</a></div><div class="ttdeci">__IO uint16_t WRP0</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:942</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a5e1322e27c40bf91d172f9673f205c97">DMA_Channel_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:810</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1196</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a99688831d3822b83398312b01c3ec258"><div class="ttname"><a href="struct_b_k_p___type_def.html#a99688831d3822b83398312b01c3ec258">BKP_TypeDef::DR24</a></div><div class="ttdeci">__IO uint16_t DR24</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:635</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ac3c4feb19df27819aab03c46d73b896c"><div class="ttname"><a href="struct_b_k_p___type_def.html#ac3c4feb19df27819aab03c46d73b896c">BKP_TypeDef::DR28</a></div><div class="ttdeci">__IO uint16_t DR28</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:643</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a0238d40f977d03709c97033b8379f98f"><div class="ttname"><a href="struct_s_p_i___type_def.html#a0238d40f977d03709c97033b8379f98f">SPI_TypeDef::TXCRCR</a></div><div class="ttdeci">__IO uint16_t TXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1184</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">USART_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1254</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_acb40abca5ca4cd2b2855adf2186effe8"><div class="ttname"><a href="struct_s_p_i___type_def.html#acb40abca5ca4cd2b2855adf2186effe8">SPI_TypeDef::I2SCFGR</a></div><div class="ttdeci">__IO uint16_t I2SCFGR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1186</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a473b998e271d161c937be8bedab7a9f3"><div class="ttname"><a href="struct_b_k_p___type_def.html#a473b998e271d161c937be8bedab7a9f3">BKP_TypeDef::DR35</a></div><div class="ttdeci">__IO uint16_t DR35</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:657</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_ac25dd6b9e3d55e17589195b461c5ec80"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ac25dd6b9e3d55e17589195b461c5ec80">GPIO_TypeDef::BSRR</a></div><div class="ttdeci">__IO uint32_t BSRR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1017</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_aae3cebbf561b6e383095bb41e85ab763"><div class="ttname"><a href="struct_b_k_p___type_def.html#aae3cebbf561b6e383095bb41e85ab763">BKP_TypeDef::RESERVED31</a></div><div class="ttdeci">uint16_t RESERVED31</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:644</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a9d3cd0676dc09a0a249683c075be3d4e"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9d3cd0676dc09a0a249683c075be3d4e">TIM_TypeDef::RESERVED17</a></div><div class="ttdeci">uint16_t RESERVED17</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1233</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_af0ba3d82d524fddbe0fb3309788e2954"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#af0ba3d82d524fddbe0fb3309788e2954">USART_TypeDef::BRR</a></div><div class="ttdeci">__IO uint16_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1250</div></div>
<div class="ttc" id="struct_f_s_m_c___bank2___type_def_html_a9c1bc909ec5ed32df45444488ea6668b"><div class="ttname"><a href="struct_f_s_m_c___bank2___type_def.html#a9c1bc909ec5ed32df45444488ea6668b">FSMC_Bank2_TypeDef::PATT2</a></div><div class="ttdeci">__IO uint32_t PATT2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:975</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html"><div class="ttname"><a href="struct_d_a_c___type_def.html">DAC_TypeDef</a></div><div class="ttdoc">Digital to Analog Converter.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:774</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_afc22764fbf9ee7ce28174d65d0260f18"><div class="ttname"><a href="struct_s_p_i___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">SPI_TypeDef::RESERVED8</a></div><div class="ttdeci">uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1189</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ac7d212a780d78f527fb1bfc9ef23c0fa"><div class="ttname"><a href="struct_b_k_p___type_def.html#ac7d212a780d78f527fb1bfc9ef23c0fa">BKP_TypeDef::RESERVED28</a></div><div class="ttdeci">uint16_t RESERVED28</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:638</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html">FLASH_TypeDef</a></div><div class="ttdoc">FLASH Registers.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:911</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_acf3f7ecbf774d8d505655ac7f24761fc"><div class="ttname"><a href="struct_e_t_h___type_def.html#acf3f7ecbf774d8d505655ac7f24761fc">ETH_TypeDef::DMACHRBAR</a></div><div class="ttdeci">__IO uint32_t DMACHRBAR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:890</div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html_aed87bed042dd9523ce086119a3bab0ea"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html#aed87bed042dd9523ce086119a3bab0ea">CAN_TxMailBox_TypeDef::TDTR</a></div><div class="ttdeci">__IO uint32_t TDTR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:682</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a149feba01f9c4a49570c6d88619f504f"><div class="ttname"><a href="struct_t_i_m___type_def.html#a149feba01f9c4a49570c6d88619f504f">TIM_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1199</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_ad57490cb3a07132702f96d8b5d547c89"><div class="ttname"><a href="struct_e_t_h___type_def.html#ad57490cb3a07132702f96d8b5d547c89">ETH_TypeDef::MMCCR</a></div><div class="ttdeci">__IO uint32_t MMCCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:851</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a90d89aec51d8012b8a565ef48333b24b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a90d89aec51d8012b8a565ef48333b24b">TIM_TypeDef::CCMR1</a></div><div class="ttdeci">__IO uint16_t CCMR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1210</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html"><div class="ttname"><a href="struct_p_w_r___type_def.html">PWR_TypeDef</a></div><div class="ttdoc">Power Control.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1076</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_ad21eb922f00d583e80943def27a0f05c"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#ad21eb922f00d583e80943def27a0f05c">FLASH_TypeDef::RESERVED</a></div><div class="ttdeci">__IO uint32_t RESERVED</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:919</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a8f47c0f21e22b98bbc2c9f3b6342fbb8"><div class="ttname"><a href="struct_e_t_h___type_def.html#a8f47c0f21e22b98bbc2c9f3b6342fbb8">ETH_TypeDef::PTPTSAR</a></div><div class="ttdeci">__IO uint32_t PTPTSAR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:873</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a7fbb70132ee565bb179078b6ee20cc2b"><div class="ttname"><a href="struct_i2_c___type_def.html#a7fbb70132ee565bb179078b6ee20cc2b">I2C_TypeDef::TRISE</a></div><div class="ttdeci">__IO uint16_t TRISE</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1056</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html"><div class="ttname"><a href="struct_i_w_d_g___type_def.html">IWDG_TypeDef</a></div><div class="ttdoc">Independent WATCHDOG.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1064</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a7da5d372374bc59e9b9af750b01d6a78"><div class="ttname"><a href="struct_r_c_c___type_def.html#a7da5d372374bc59e9b9af750b01d6a78">RCC_TypeDef::APB1RSTR</a></div><div class="ttdeci">__IO uint32_t APB1RSTR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1092</div></div>
<div class="ttc" id="struct_w_w_d_g___type_def_html_ac011ddcfe531f8e16787ea851c1f3667"><div class="ttname"><a href="struct_w_w_d_g___type_def.html#ac011ddcfe531f8e16787ea851c1f3667">WWDG_TypeDef::CFR</a></div><div class="ttdeci">__IO uint32_t CFR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1269</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a427dda1678f254bd98b1f321d7194a3b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a427dda1678f254bd98b1f321d7194a3b">ADC_TypeDef::JOFR1</a></div><div class="ttdeci">__IO uint32_t JOFR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:559</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae36905d55d7cbb8ffb2de44c9b88bb31">DMA1_Channel4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:204</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_ab27b78e19f487c845437c29812eecca7"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#ab27b78e19f487c845437c29812eecca7">SDIO_TypeDef::FIFOCNT</a></div><div class="ttdeci">__I uint32_t FIFOCNT</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1161</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a082cb3f7839069a0715fd76c7eacbbc9">EXTI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:198</div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html_ae1c569688eedd49219cd505b9c22121b"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#ae1c569688eedd49219cd505b9c22121b">CAN_FIFOMailBox_TypeDef::RDLR</a></div><div class="ttdeci">__IO uint32_t RDLR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:695</div></div>
<div class="ttc" id="struct_d_m_a___type_def_html_ac6f9d540fd6a21c0fbc7bfbbee9a8504"><div class="ttname"><a href="struct_d_m_a___type_def.html#ac6f9d540fd6a21c0fbc7bfbbee9a8504">DMA_TypeDef::IFCR</a></div><div class="ttdeci">__IO uint32_t IFCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:819</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a07d4e63efcbde252c667e64a8d818aa9"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">SDIO_TypeDef::ARG</a></div><div class="ttdeci">__IO uint32_t ARG</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1146</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a8249a3955aace28d92109b391311eb30">USART_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1249</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_a97111895244af47cc1299eaccd77f275"><div class="ttname"><a href="struct_c_e_c___type_def.html#a97111895244af47cc1299eaccd77f275">CEC_TypeDef::PRES</a></div><div class="ttdeci">__IO uint32_t PRES</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:750</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ab70a40106ca4486770df5d2072d9ac0e">EXTI4_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:200</div></div>
<div class="ttc" id="group___exported__types_html_gabc715ea3779494b5a4f53173a397f7cb"><div class="ttname"><a href="group___exported__types.html#gabc715ea3779494b5a4f53173a397f7cb">uc16</a></div><div class="ttdeci">const uint16_t uc16</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:518</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_p_w_r___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">PWR_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1078</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_afc22764fbf9ee7ce28174d65d0260f18"><div class="ttname"><a href="struct_t_i_m___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">TIM_TypeDef::RESERVED8</a></div><div class="ttdeci">uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1215</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a3ab2ebe47119ddfb77ba7da812fe0306"><div class="ttname"><a href="struct_r_t_c___type_def.html#a3ab2ebe47119ddfb77ba7da812fe0306">RTC_TypeDef::PRLH</a></div><div class="ttdeci">__IO uint16_t PRLH</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1120</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a2582237911ae4c86023ba1d1fefdd8d4"><div class="ttname"><a href="struct_b_k_p___type_def.html#a2582237911ae4c86023ba1d1fefdd8d4">BKP_TypeDef::RESERVED24</a></div><div class="ttdeci">uint16_t RESERVED24</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:630</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_c_r_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CRC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:767</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_aaa6f4cf1f16aaa6d17ec6c410db76acf"><div class="ttname"><a href="struct_c_a_n___type_def.html#aaa6f4cf1f16aaa6d17ec6c410db76acf">CAN_TypeDef::FM1R</a></div><div class="ttdeci">__IO uint32_t FM1R</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:728</div></div>
<div class="ttc" id="group___exported__types_html_ga9e382f207c65ca13ab4ae98363aeda80"><div class="ttname"><a href="group___exported__types.html#ga9e382f207c65ca13ab4ae98363aeda80">s8</a></div><div class="ttdeci">int8_t s8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:499</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html"><div class="ttname"><a href="struct_r_c_c___type_def.html">RCC_TypeDef</a></div><div class="ttdoc">Reset and Clock Control.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1086</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a9f8712dfef7125c0bb39db11f2b7416b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9f8712dfef7125c0bb39db11f2b7416b">ADC_TypeDef::LTR</a></div><div class="ttdeci">__IO uint32_t LTR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:564</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">TIM_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1200</div></div>
<div class="ttc" id="group___exported__types_html_ga92c50087ca0e64fa93fc59402c55f8ca"><div class="ttname"><a href="group___exported__types.html#ga92c50087ca0e64fa93fc59402c55f8ca">u8</a></div><div class="ttdeci">uint8_t u8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:515</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">IWDG_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1069</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a38f1ce04678d5141e115cfd6f7b803d1"><div class="ttname"><a href="struct_e_t_h___type_def.html#a38f1ce04678d5141e115cfd6f7b803d1">ETH_TypeDef::MACA2HR</a></div><div class="ttdeci">__IO uint32_t MACA2HR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:846</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_ad02ff09f7ce33f093ad04b84fee2bdec"><div class="ttname"><a href="struct_e_t_h___type_def.html#ad02ff09f7ce33f093ad04b84fee2bdec">ETH_TypeDef::MACA3HR</a></div><div class="ttdeci">__IO uint32_t MACA3HR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:848</div></div>
<div class="ttc" id="group___exported__types_html_ga7f6037565f0caa27727c8b871daf0d56"><div class="ttname"><a href="group___exported__types.html#ga7f6037565f0caa27727c8b871daf0d56">vuc16</a></div><div class="ttdeci">__I uint16_t vuc16</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:526</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a11e65074b9f06b48c17cdfa5bea9f125"><div class="ttname"><a href="struct_a_d_c___type_def.html#a11e65074b9f06b48c17cdfa5bea9f125">ADC_TypeDef::JOFR2</a></div><div class="ttdeci">__IO uint32_t JOFR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:560</div></div>
<div class="ttc" id="struct_p_w_r___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_p_w_r___type_def.html#a876dd0a8546697065f406b7543e27af2">PWR_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1079</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a4c9b972a304c0e08ca27cbe57627c496"><div class="ttname"><a href="struct_c_a_n___type_def.html#a4c9b972a304c0e08ca27cbe57627c496">CAN_TypeDef::RESERVED2</a></div><div class="ttdeci">uint32_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:729</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_accf4141cee239380d0ad4634ee21dbf6"><div class="ttname"><a href="struct_c_a_n___type_def.html#accf4141cee239380d0ad4634ee21dbf6">CAN_TypeDef::RF0R</a></div><div class="ttdeci">__IO uint32_t RF0R</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:718</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a5710b22392997bac63daa5c999730f77">RCC_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:195</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a24c3512abcc90ef75cf3e9145e5dbe9b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a24c3512abcc90ef75cf3e9145e5dbe9b">ADC_TypeDef::HTR</a></div><div class="ttdeci">__IO uint32_t HTR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:563</div></div>
<div class="ttc" id="struct_c_a_n___filter_register___type_def_html"><div class="ttname"><a href="struct_c_a_n___filter_register___type_def.html">CAN_FilterRegister_TypeDef</a></div><div class="ttdoc">Controller Area Network FilterRegister.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:703</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a5c0fcd3e7b4c59ab1dd68f6bd8f74e07"><div class="ttname"><a href="struct_c_a_n___type_def.html#a5c0fcd3e7b4c59ab1dd68f6bd8f74e07">CAN_TypeDef::BTR</a></div><div class="ttdeci">__IO uint32_t BTR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:722</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ad68efe7a323ac2fcb823a26c0c51445b"><div class="ttname"><a href="struct_b_k_p___type_def.html#ad68efe7a323ac2fcb823a26c0c51445b">BKP_TypeDef::RESERVED10</a></div><div class="ttdeci">uint16_t RESERVED10</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:602</div></div>
<div class="ttc" id="group___exported__types_html_ga369ae0177b957e5afa7c1e62312f97c3"><div class="ttname"><a href="group___exported__types.html#ga369ae0177b957e5afa7c1e62312f97c3">vsc16</a></div><div class="ttdeci">__I int16_t vsc16</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:510</div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html_a7f11f42ba9d3bc5cd4a4f5ea0214608e"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a7f11f42ba9d3bc5cd4a4f5ea0214608e">CAN_FIFOMailBox_TypeDef::RDHR</a></div><div class="ttdeci">__IO uint32_t RDHR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:696</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a2ac50357d1ebac2949d27bfc4855e6a4"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a2ac50357d1ebac2949d27bfc4855e6a4">FLASH_TypeDef::AR</a></div><div class="ttdeci">__IO uint32_t AR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:918</div></div>
<div class="ttc" id="struct_f_s_m_c___bank2___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_f_s_m_c___bank2___type_def.html#af86c61a5d38a4fc9cef942a12744486b">FSMC_Bank2_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:976</div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html_aded1359e1a32512910bff534d57ade68"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html#aded1359e1a32512910bff534d57ade68">CAN_TxMailBox_TypeDef::TDLR</a></div><div class="ttdeci">__IO uint32_t TDLR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:683</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ae4badcdecdb94eb10129c4c0577c5e19">EXTI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:197</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a581ce491c035ce46db723260377c2032"><div class="ttname"><a href="struct_e_t_h___type_def.html#a581ce491c035ce46db723260377c2032">ETH_TypeDef::DMARDLAR</a></div><div class="ttdeci">__IO uint32_t DMARDLAR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:880</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a50aee5d317b0aa5b63bb6209954f0eb0"><div class="ttname"><a href="struct_t_i_m___type_def.html#a50aee5d317b0aa5b63bb6209954f0eb0">TIM_TypeDef::CCR1</a></div><div class="ttdeci">__IO uint16_t CCR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1224</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_addba7ef82d115360792637bb86c61c7c"><div class="ttname"><a href="struct_r_t_c___type_def.html#addba7ef82d115360792637bb86c61c7c">RTC_TypeDef::ALRL</a></div><div class="ttdeci">__IO uint16_t ALRL</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1134</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083add889c84ba5de466ced209069e05d602">EXTI3_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:199</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_add722d1191a9e34702a39429dd2f865c"><div class="ttname"><a href="struct_b_k_p___type_def.html#add722d1191a9e34702a39429dd2f865c">BKP_TypeDef::DR23</a></div><div class="ttdeci">__IO uint16_t DR23</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:633</div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html_a0acc8eb90b17bef5b9e03c7ddaacfb0b"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a0acc8eb90b17bef5b9e03c7ddaacfb0b">CAN_FIFOMailBox_TypeDef::RIR</a></div><div class="ttdeci">__IO uint32_t RIR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:693</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ab5d0eeb11a728846c639375a18225d1f"><div class="ttname"><a href="struct_b_k_p___type_def.html#ab5d0eeb11a728846c639375a18225d1f">BKP_TypeDef::CSR</a></div><div class="ttdeci">__IO uint16_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:607</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real-Time Clock.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1114</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a900f9f888342fbdd8ee07e3ee1d4b73c"><div class="ttname"><a href="struct_e_t_h___type_def.html#a900f9f888342fbdd8ee07e3ee1d4b73c">ETH_TypeDef::DMACHTBAR</a></div><div class="ttdeci">__IO uint32_t DMACHTBAR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:889</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a87c7687c35332bf5ee86473043652146"><div class="ttname"><a href="struct_e_t_h___type_def.html#a87c7687c35332bf5ee86473043652146">ETH_TypeDef::MACMIIDR</a></div><div class="ttdeci">__IO uint32_t MACMIIDR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:833</div></div>
<div class="ttc" id="struct_a_f_i_o___type_def_html_ade0e8d03661dcb48d09182f4beb41b32"><div class="ttname"><a href="struct_a_f_i_o___type_def.html#ade0e8d03661dcb48d09182f4beb41b32">AFIO_TypeDef::EVCR</a></div><div class="ttdeci">__IO uint32_t EVCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1028</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a67442d4e459bba2c40fa62914d78ec1e"><div class="ttname"><a href="struct_o_b___type_def.html#a67442d4e459bba2c40fa62914d78ec1e">OB_TypeDef::USER</a></div><div class="ttdeci">__IO uint16_t USER</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:939</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_ae9028b8bcb5118b7073165fb50fcd559"><div class="ttname"><a href="struct_d_a_c___type_def.html#ae9028b8bcb5118b7073165fb50fcd559">DAC_TypeDef::DHR12L1</a></div><div class="ttdeci">__IO uint32_t DHR12L1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:779</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a1d34ab8e5c2041c00ba9526b3958099d"><div class="ttname"><a href="struct_e_t_h___type_def.html#a1d34ab8e5c2041c00ba9526b3958099d">ETH_TypeDef::MACHTLR</a></div><div class="ttdeci">__IO uint32_t MACHTLR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:831</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a654d2cb82e69dc8cc3be486f9778b265"><div class="ttname"><a href="struct_b_k_p___type_def.html#a654d2cb82e69dc8cc3be486f9778b265">BKP_TypeDef::RESERVED37</a></div><div class="ttdeci">uint16_t RESERVED37</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:656</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a852ca927e6a2683330c876f1892865cf"><div class="ttname"><a href="struct_b_k_p___type_def.html#a852ca927e6a2683330c876f1892865cf">BKP_TypeDef::RESERVED25</a></div><div class="ttdeci">uint16_t RESERVED25</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:632</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a971089d7566ef902dfa0c80ac3a8fd52">WWDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:190</div></div>
<div class="ttc" id="struct_r_c_c___type_def_html_a907d8154c80b7e385478943f90b17a3b"><div class="ttname"><a href="struct_r_c_c___type_def.html#a907d8154c80b7e385478943f90b17a3b">RCC_TypeDef::CIR</a></div><div class="ttdeci">__IO uint32_t CIR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1090</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html"><div class="ttname"><a href="struct_b_k_p___type_def.html">BKP_TypeDef</a></div><div class="ttdoc">Backup Registers.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:580</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a0d952a17455687d6e9053730d028fa1d"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a0d952a17455687d6e9053730d028fa1d">EXTI_TypeDef::RTSR</a></div><div class="ttdeci">__IO uint32_t RTSR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:901</div></div>
<div class="ttc" id="struct_f_s_m_c___bank2___type_def_html_a05a47a1664adc7a3db3fa3e83fe883b4"><div class="ttname"><a href="struct_f_s_m_c___bank2___type_def.html#a05a47a1664adc7a3db3fa3e83fe883b4">FSMC_Bank2_TypeDef::ECCR2</a></div><div class="ttdeci">__IO uint32_t ECCR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:977</div></div>
<div class="ttc" id="struct_o_b___type_def_html_a7d9c1634a4c6027e12345f25d9d15b4d"><div class="ttname"><a href="struct_o_b___type_def.html#a7d9c1634a4c6027e12345f25d9d15b4d">OB_TypeDef::WRP3</a></div><div class="ttdeci">__IO uint16_t WRP3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:945</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a1e39356a3b672bcff49f21474813a583"><div class="ttname"><a href="struct_b_k_p___type_def.html#a1e39356a3b672bcff49f21474813a583">BKP_TypeDef::RESERVED40</a></div><div class="ttdeci">uint16_t RESERVED40</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:662</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_af8cfedf9cc6fbec8ed12ded5d8ceb64b"><div class="ttname"><a href="struct_r_t_c___type_def.html#af8cfedf9cc6fbec8ed12ded5d8ceb64b">RTC_TypeDef::CRH</a></div><div class="ttdeci">__IO uint16_t CRH</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1116</div></div>
<div class="ttc" id="group___exported__types_html_ga476e2cb441f8e689433350ae2eeee510"><div class="ttname"><a href="group___exported__types.html#ga476e2cb441f8e689433350ae2eeee510">vs32</a></div><div class="ttdeci">__IO int32_t vs32</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:505</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_aa0223808025f5bf9c056185038c9d545"><div class="ttname"><a href="struct_b_k_p___type_def.html#aa0223808025f5bf9c056185038c9d545">BKP_TypeDef::RESERVED4</a></div><div class="ttdeci">uint16_t RESERVED4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:590</div></div>
<div class="ttc" id="struct_f_s_m_c___bank4___type_def_html_a2f02e7acfbd7e549ede84633215eb6a1"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html#a2f02e7acfbd7e549ede84633215eb6a1">FSMC_Bank4_TypeDef::PCR4</a></div><div class="ttdeci">__IO uint32_t PCR4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1000</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_aa7bada347274848d737871a2ddc9f481"><div class="ttname"><a href="struct_b_k_p___type_def.html#aa7bada347274848d737871a2ddc9f481">BKP_TypeDef::DR29</a></div><div class="ttdeci">__IO uint16_t DR29</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:645</div></div>
<div class="ttc" id="struct_c_a_n___tx_mail_box___type_def_html_a6921aa1c578a7d17c6e0eb33a73b6630"><div class="ttname"><a href="struct_c_a_n___tx_mail_box___type_def.html#a6921aa1c578a7d17c6e0eb33a73b6630">CAN_TxMailBox_TypeDef::TIR</a></div><div class="ttdeci">__IO uint32_t TIR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:681</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_aaf76271f4ab0b3deb3ceb6e2ac0d62d0"><div class="ttname"><a href="struct_c_a_n___type_def.html#aaf76271f4ab0b3deb3ceb6e2ac0d62d0">CAN_TypeDef::FA1R</a></div><div class="ttdeci">__IO uint32_t FA1R</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:734</div></div>
<div class="ttc" id="struct_f_s_m_c___bank1_e___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank1_e___type_def.html">FSMC_Bank1E_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank1E.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:961</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_a2b39f943954e0e7d177b511d9074a0b7"><div class="ttname"><a href="struct_c_e_c___type_def.html#a2b39f943954e0e7d177b511d9074a0b7">CEC_TypeDef::ESR</a></div><div class="ttdeci">__IO uint32_t ESR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:751</div></div>
<div class="ttc" id="struct_f_s_m_c___bank3___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_f_s_m_c___bank3___type_def.html#af86c61a5d38a4fc9cef942a12744486b">FSMC_Bank3_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:990</div></div>
<div class="ttc" id="group___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:531</div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">Inter Integrated Circuit Interface.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1038</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a61400ce239355b62aa25c95fcc18a5e1"><div class="ttname"><a href="struct_s_p_i___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">SPI_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1172</div></div>
<div class="ttc" id="struct_f_s_m_c___bank2___type_def_html_ab0cb1d704ee64c62ad5be55522a2683a"><div class="ttname"><a href="struct_f_s_m_c___bank2___type_def.html#ab0cb1d704ee64c62ad5be55522a2683a">FSMC_Bank2_TypeDef::PCR2</a></div><div class="ttdeci">__IO uint32_t PCR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:972</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_aab502dde158ab7da8e7823d1f8a06edb"><div class="ttname"><a href="struct_s_p_i___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">SPI_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1185</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a980df1a5752e36604de4d71ce14fbfa3"><div class="ttname"><a href="struct_t_i_m___type_def.html#a980df1a5752e36604de4d71ce14fbfa3">TIM_TypeDef::EGR</a></div><div class="ttdeci">__IO uint16_t EGR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1208</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_ac42b829c02429cb9363563f7eb9d58ed"><div class="ttname"><a href="struct_e_t_h___type_def.html#ac42b829c02429cb9363563f7eb9d58ed">ETH_TypeDef::MACIMR</a></div><div class="ttdeci">__IO uint32_t MACIMR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:841</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aa860b7b5573359bc04a200493eed42c7"><div class="ttname"><a href="struct_t_i_m___type_def.html#aa860b7b5573359bc04a200493eed42c7">TIM_TypeDef::CCR2</a></div><div class="ttdeci">__IO uint16_t CCR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1226</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_ad2f345b6426582a3e15d264d847cab63"><div class="ttname"><a href="struct_c_e_c___type_def.html#ad2f345b6426582a3e15d264d847cab63">CEC_TypeDef::TXD</a></div><div class="ttdeci">__IO uint32_t TXD</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:753</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a0be3cca6fdcbb6e38bfa4c1ce22f5619"><div class="ttname"><a href="struct_t_i_m___type_def.html#a0be3cca6fdcbb6e38bfa4c1ce22f5619">TIM_TypeDef::ARR</a></div><div class="ttdeci">__IO uint16_t ARR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1220</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac2dbcae3a6d32c1a4778ac99475ad355"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac2dbcae3a6d32c1a4778ac99475ad355">RTC_TypeDef::PRLL</a></div><div class="ttdeci">__IO uint16_t PRLL</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1122</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ab0ec7102960640751d44e92ddac994f0"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab0ec7102960640751d44e92ddac994f0">ADC_TypeDef::CR1</a></div><div class="ttdeci">__IO uint32_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:555</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a93371b88865c67d79daf0161653679a0"><div class="ttname"><a href="struct_b_k_p___type_def.html#a93371b88865c67d79daf0161653679a0">BKP_TypeDef::DR39</a></div><div class="ttdeci">__IO uint16_t DR39</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:665</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_af9d6c604e365c7d9d7601bf4ef373498"><div class="ttname"><a href="struct_a_d_c___type_def.html#af9d6c604e365c7d9d7601bf4ef373498">ADC_TypeDef::SMPR1</a></div><div class="ttdeci">__IO uint32_t SMPR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:557</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_aa94197378e20fc739d269be49d9c5d40"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#aa94197378e20fc739d269be49d9c5d40">SDIO_TypeDef::CLKCR</a></div><div class="ttdeci">__IO uint32_t CLKCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1145</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a2871ebf13ba9ea27990b296ce7f5de5b"><div class="ttname"><a href="struct_b_k_p___type_def.html#a2871ebf13ba9ea27990b296ce7f5de5b">BKP_TypeDef::DR19</a></div><div class="ttdeci">__IO uint16_t DR19</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:625</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_aa6387bcbe62f717b0e37366c48dab457"><div class="ttname"><a href="struct_b_k_p___type_def.html#aa6387bcbe62f717b0e37366c48dab457">BKP_TypeDef::DR30</a></div><div class="ttdeci">__IO uint16_t DR30</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:647</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a97e40d9928fa25a5628d6442f0aa6c0f"><div class="ttname"><a href="struct_a_d_c___type_def.html#a97e40d9928fa25a5628d6442f0aa6c0f">ADC_TypeDef::SQR3</a></div><div class="ttdeci">__IO uint32_t SQR3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:567</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_adf29631ebd592792efb61596eeb650f3"><div class="ttname"><a href="struct_b_k_p___type_def.html#adf29631ebd592792efb61596eeb650f3">BKP_TypeDef::DR32</a></div><div class="ttdeci">__IO uint16_t DR32</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:651</div></div>
<div class="ttc" id="struct_f_s_m_c___bank2___type_def_html_a2e5a7a96de68a6612affa6df8c309c3d"><div class="ttname"><a href="struct_f_s_m_c___bank2___type_def.html#a2e5a7a96de68a6612affa6df8c309c3d">FSMC_Bank2_TypeDef::PMEM2</a></div><div class="ttdeci">__IO uint32_t PMEM2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:974</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aab502dde158ab7da8e7823d1f8a06edb"><div class="ttname"><a href="struct_t_i_m___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">TIM_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1211</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a0a1acc0425516ff7969709d118b96a3b"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a0a1acc0425516ff7969709d118b96a3b">USART_TypeDef::DR</a></div><div class="ttdeci">__IO uint16_t DR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1248</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ab5310566f631a96dfbf0ede25946f9a9"><div class="ttname"><a href="struct_b_k_p___type_def.html#ab5310566f631a96dfbf0ede25946f9a9">BKP_TypeDef::DR26</a></div><div class="ttdeci">__IO uint16_t DR26</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:639</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a092e59d908b2ca112e31047e942340cb"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a092e59d908b2ca112e31047e942340cb">GPIO_TypeDef::BRR</a></div><div class="ttdeci">__IO uint32_t BRR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1018</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_abff7fffd2b5a718715a130006590c75c"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c">GPIO_TypeDef::ODR</a></div><div class="ttdeci">__IO uint32_t ODR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1016</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ab1820c97e368d349f5f4121f015d9fab"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab1820c97e368d349f5f4121f015d9fab">RTC_TypeDef::RESERVED7</a></div><div class="ttdeci">uint16_t RESERVED7</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1131</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_ab5bb348210fdd9a5538eb57abc5a5673"><div class="ttname"><a href="struct_e_t_h___type_def.html#ab5bb348210fdd9a5538eb57abc5a5673">ETH_TypeDef::DMACHTDR</a></div><div class="ttdeci">__IO uint32_t DMACHTDR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:887</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a61400ce239355b62aa25c95fcc18a5e1"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a61400ce239355b62aa25c95fcc18a5e1">USART_TypeDef::CR1</a></div><div class="ttdeci">__IO uint16_t CR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1252</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_a9cb55206b29a8c16354747c556ab8bea"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#a9cb55206b29a8c16354747c556ab8bea">FLASH_TypeDef::ACR</a></div><div class="ttdeci">__IO uint32_t ACR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:913</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a6c3b31022e6f59b800e9f5cc2a89d54c"><div class="ttname"><a href="struct_i2_c___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">I2C_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1047</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a12f62d3d3b9ee30c20c324b146e72795"><div class="ttname"><a href="struct_e_t_h___type_def.html#a12f62d3d3b9ee30c20c324b146e72795">ETH_TypeDef::MACFCR</a></div><div class="ttdeci">__IO uint32_t MACFCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:834</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a6ac83fae8377c7b7fcae50fa4211b0e8"><div class="ttname"><a href="struct_a_d_c___type_def.html#a6ac83fae8377c7b7fcae50fa4211b0e8">ADC_TypeDef::SMPR2</a></div><div class="ttdeci">__IO uint32_t SMPR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:558</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_af1fd5d58a8742246f90cf9123459e756"><div class="ttname"><a href="struct_r_t_c___type_def.html#af1fd5d58a8742246f90cf9123459e756">RTC_TypeDef::CNTH</a></div><div class="ttdeci">__IO uint16_t CNTH</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1128</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a9eae93b6cc13d4d25e12f2224e2369c9"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a9eae93b6cc13d4d25e12f2224e2369c9">EXTI_TypeDef::SWIER</a></div><div class="ttdeci">__IO uint32_t SWIER</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:903</div></div>
<div class="ttc" id="struct_d_b_g_m_c_u___type_def_html"><div class="ttname"><a href="struct_d_b_g_m_c_u___type_def.html">DBGMCU_TypeDef</a></div><div class="ttdoc">Debug MCU.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:798</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a8249a3955aace28d92109b391311eb30"><div class="ttname"><a href="struct_s_p_i___type_def.html#a8249a3955aace28d92109b391311eb30">SPI_TypeDef::RESERVED1</a></div><div class="ttdeci">uint16_t RESERVED1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1175</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a49490a2c7d43e886dca35608d97d14ac"><div class="ttname"><a href="struct_b_k_p___type_def.html#a49490a2c7d43e886dca35608d97d14ac">BKP_TypeDef::DR25</a></div><div class="ttdeci">__IO uint16_t DR25</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:637</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a65a042227651725c9800b80cfb990b8b"><div class="ttname"><a href="struct_b_k_p___type_def.html#a65a042227651725c9800b80cfb990b8b">BKP_TypeDef::RESERVED20</a></div><div class="ttdeci">uint16_t RESERVED20</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:622</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a1fd71bd019357229983f9ee9e5c750d1"><div class="ttname"><a href="struct_b_k_p___type_def.html#a1fd71bd019357229983f9ee9e5c750d1">BKP_TypeDef::DR34</a></div><div class="ttdeci">__IO uint16_t DR34</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:655</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a85b970173fe49d3959c0c7f7528dacf0"><div class="ttname"><a href="struct_t_i_m___type_def.html#a85b970173fe49d3959c0c7f7528dacf0">TIM_TypeDef::RESERVED13</a></div><div class="ttdeci">uint16_t RESERVED13</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1225</div></div>
<div class="ttc" id="group___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:531</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a7ad53aa3735ccdd785e3eec02faf5eb9"><div class="ttname"><a href="struct_s_p_i___type_def.html#a7ad53aa3735ccdd785e3eec02faf5eb9">SPI_TypeDef::RXCRCR</a></div><div class="ttdeci">__IO uint16_t RXCRCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1182</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a692c0f6e38cde9ec1c3c50c36aa79817"><div class="ttname"><a href="struct_i2_c___type_def.html#a692c0f6e38cde9ec1c3c50c36aa79817">I2C_TypeDef::OAR2</a></div><div class="ttdeci">__IO uint16_t OAR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1046</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_a117fc6b39bb86cb996234f8ff80414ed"><div class="ttname"><a href="struct_c_e_c___type_def.html#a117fc6b39bb86cb996234f8ff80414ed">CEC_TypeDef::OAR</a></div><div class="ttdeci">__IO uint32_t OAR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:749</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a26f8b74978e03c8a4c99c9395a6a524d"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a26f8b74978e03c8a4c99c9395a6a524d">USART_TypeDef::GTPR</a></div><div class="ttdeci">__IO uint16_t GTPR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1258</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a896bbb7153af0b67ad772360feaceeb4"><div class="ttname"><a href="struct_d_a_c___type_def.html#a896bbb7153af0b67ad772360feaceeb4">DAC_TypeDef::SWTRIGR</a></div><div class="ttdeci">__IO uint32_t SWTRIGR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:777</div></div>
<div class="ttc" id="group___exported__types_html_ga30e6c0f6718e1b6d26dc9d94ddcf9d11"><div class="ttname"><a href="group___exported__types.html#ga30e6c0f6718e1b6d26dc9d94ddcf9d11">sc8</a></div><div class="ttdeci">const int8_t sc8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:503</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a3a6cc81e1024f9a93ec7653d32f12dcb"><div class="ttname"><a href="struct_e_t_h___type_def.html#a3a6cc81e1024f9a93ec7653d32f12dcb">ETH_TypeDef::MACA1HR</a></div><div class="ttdeci">__IO uint32_t MACA1HR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:844</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a112c0403ac38905a70cf5aaa9c8cc38a"><div class="ttname"><a href="struct_t_i_m___type_def.html#a112c0403ac38905a70cf5aaa9c8cc38a">TIM_TypeDef::BDTR</a></div><div class="ttdeci">__IO uint16_t BDTR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1232</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a646bf44e807d10a09f980ace333d33ab"><div class="ttname"><a href="struct_e_t_h___type_def.html#a646bf44e807d10a09f980ace333d33ab">ETH_TypeDef::PTPTSLUR</a></div><div class="ttdeci">__IO uint32_t PTPTSLUR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:872</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a6c3b31022e6f59b800e9f5cc2a89d54c"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a6c3b31022e6f59b800e9f5cc2a89d54c">USART_TypeDef::RESERVED3</a></div><div class="ttdeci">uint16_t RESERVED3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1253</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a599714eadf0aaafe1882f7d7a0fea6a9"><div class="ttname"><a href="struct_b_k_p___type_def.html#a599714eadf0aaafe1882f7d7a0fea6a9">BKP_TypeDef::DR17</a></div><div class="ttdeci">__IO uint16_t DR17</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:621</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_aab502dde158ab7da8e7823d1f8a06edb"><div class="ttname"><a href="struct_i2_c___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">I2C_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1053</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_af90723c7aee9c32113a2667b0a5c69f1"><div class="ttname"><a href="struct_e_t_h___type_def.html#af90723c7aee9c32113a2667b0a5c69f1">ETH_TypeDef::PTPTTHR</a></div><div class="ttdeci">__IO uint32_t PTPTTHR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:874</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_aa710505be03a41981c35bacc7ce20746"><div class="ttname"><a href="struct_d_a_c___type_def.html#aa710505be03a41981c35bacc7ce20746">DAC_TypeDef::DOR1</a></div><div class="ttdeci">__IO uint32_t DOR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:787</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_c_e_c___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CEC_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:748</div></div>
<div class="ttc" id="struct_a_f_i_o___type_def_html_af86c61a5d38a4fc9cef942a12744486b"><div class="ttname"><a href="struct_a_f_i_o___type_def.html#af86c61a5d38a4fc9cef942a12744486b">AFIO_TypeDef::RESERVED0</a></div><div class="ttdeci">uint32_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1031</div></div>
<div class="ttc" id="group___exported__types_html_gaa980e2c02ba2305e0f489d5650655425"><div class="ttname"><a href="group___exported__types.html#gaa980e2c02ba2305e0f489d5650655425">s16</a></div><div class="ttdeci">int16_t s16</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:498</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a8ad4e3dbde1518ecde5d979c2a89a76a"><div class="ttname"><a href="struct_e_t_h___type_def.html#a8ad4e3dbde1518ecde5d979c2a89a76a">ETH_TypeDef::MACFFR</a></div><div class="ttdeci">__IO uint32_t MACFFR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:829</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_ae3e1b95965ce8c9f06490047cb9967a9"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ae3e1b95965ce8c9f06490047cb9967a9">GPIO_TypeDef::CRL</a></div><div class="ttdeci">__IO uint32_t CRL</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1013</div></div>
<div class="ttc" id="struct_d_a_c___type_def_html_a9590269cba8412f1be96b0ddb846ef44"><div class="ttname"><a href="struct_d_a_c___type_def.html#a9590269cba8412f1be96b0ddb846ef44">DAC_TypeDef::DHR8RD</a></div><div class="ttdeci">__IO uint32_t DHR8RD</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:786</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a2ff30ea579c3e8f2d1b9f976ba87a267"><div class="ttname"><a href="struct_t_i_m___type_def.html#a2ff30ea579c3e8f2d1b9f976ba87a267">TIM_TypeDef::CCR3</a></div><div class="ttdeci">__IO uint16_t CCR3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1228</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a5573848497a716a9947fd87487709feb"><div class="ttname"><a href="struct_i2_c___type_def.html#a5573848497a716a9947fd87487709feb">I2C_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1045</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_c_e_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CEC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:752</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a2a3e81bd118d1bc52d24a0b0772e6a0c"><div class="ttname"><a href="struct_i2_c___type_def.html#a2a3e81bd118d1bc52d24a0b0772e6a0c">I2C_TypeDef::CR2</a></div><div class="ttdeci">__IO uint16_t CR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1042</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083abf98e4379328f74686524faa05bf6177">DMA1_Channel5_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:205</div></div>
<div class="ttc" id="struct_f_s_m_c___bank3___type_def_html_af30c34f7c606cb9416a413ec5fa36491"><div class="ttname"><a href="struct_f_s_m_c___bank3___type_def.html#af30c34f7c606cb9416a413ec5fa36491">FSMC_Bank3_TypeDef::SR3</a></div><div class="ttdeci">__IO uint32_t SR3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:987</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a87e3001757a0cd493785f1f3337dd0e8"><div class="ttname"><a href="struct_c_a_n___type_def.html#a87e3001757a0cd493785f1f3337dd0e8">CAN_TypeDef::TSR</a></div><div class="ttdeci">__IO uint32_t TSR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:717</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a3302e1bcfdfbbfeb58779d0761fb377c"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3302e1bcfdfbbfeb58779d0761fb377c">ADC_TypeDef::SQR1</a></div><div class="ttdeci">__IO uint32_t SQR1</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:565</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_a07aacf332c9bf310ff5be02140f892e1"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#a07aacf332c9bf310ff5be02140f892e1">DMA_Channel_TypeDef::CPAR</a></div><div class="ttdeci">__IO uint32_t CPAR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:812</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_a2f692354bde770f2a5e3e1b294ec064b"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#a2f692354bde770f2a5e3e1b294ec064b">IWDG_TypeDef::KR</a></div><div class="ttdeci">__IO uint32_t KR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1066</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a209306c97bdd3e9b6aeb9eee6a485a0e"><div class="ttname"><a href="struct_b_k_p___type_def.html#a209306c97bdd3e9b6aeb9eee6a485a0e">BKP_TypeDef::CR</a></div><div class="ttdeci">__IO uint16_t CR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:605</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_aa15b972f30ee47f5df0d3ebc8866509d"><div class="ttname"><a href="struct_e_t_h___type_def.html#aa15b972f30ee47f5df0d3ebc8866509d">ETH_TypeDef::DMAOMR</a></div><div class="ttdeci">__IO uint32_t DMAOMR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:883</div></div>
<div class="ttc" id="struct_c_a_n___type_def_html_a1cb734df34f6520a7204c4c70634ebba"><div class="ttname"><a href="struct_c_a_n___type_def.html#a1cb734df34f6520a7204c4c70634ebba">CAN_TypeDef::FMR</a></div><div class="ttdeci">__IO uint32_t FMR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:727</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_a_d_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">ADC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:554</div></div>
<div class="ttc" id="group___exported__types_html_gab0ec90ac9b2c5864755998c8d37c264a"><div class="ttname"><a href="group___exported__types.html#gab0ec90ac9b2c5864755998c8d37c264a">vuc8</a></div><div class="ttdeci">__I uint8_t vuc8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:527</div></div>
<div class="ttc" id="struct_e_x_t_i___type_def_html_a6034c7458d8e6030f6dacecf0f1a3a89"><div class="ttname"><a href="struct_e_x_t_i___type_def.html#a6034c7458d8e6030f6dacecf0f1a3a89">EXTI_TypeDef::EMR</a></div><div class="ttdeci">__IO uint32_t EMR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:900</div></div>
<div class="ttc" id="struct_f_l_a_s_h___type_def_html_afc4900646681dfe1ca43133d376c4423"><div class="ttname"><a href="struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423">FLASH_TypeDef::OPTKEYR</a></div><div class="ttdeci">__IO uint32_t OPTKEYR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:915</div></div>
<div class="ttc" id="struct_d_m_a___channel___type_def_html_aae019365e4288337da20775971c1a123"><div class="ttname"><a href="struct_d_m_a___channel___type_def.html#aae019365e4288337da20775971c1a123">DMA_Channel_TypeDef::CNDTR</a></div><div class="ttdeci">__IO uint32_t CNDTR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:811</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a882697d7d475745113cad1618c7e6894"><div class="ttname"><a href="struct_b_k_p___type_def.html#a882697d7d475745113cad1618c7e6894">BKP_TypeDef::RESERVED30</a></div><div class="ttdeci">uint16_t RESERVED30</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:642</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a75ab8df0c1cd1489c6d3e09ececeb8dd"><div class="ttname"><a href="struct_b_k_p___type_def.html#a75ab8df0c1cd1489c6d3e09ececeb8dd">BKP_TypeDef::DR11</a></div><div class="ttdeci">__IO uint16_t DR11</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:609</div></div>
<div class="ttc" id="struct_f_s_m_c___bank4___type_def_html_ac53cd7a08093a4ae8f4de4bcff67a64f"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html#ac53cd7a08093a4ae8f4de4bcff67a64f">FSMC_Bank4_TypeDef::PIO4</a></div><div class="ttdeci">__IO uint32_t PIO4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1004</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a4a81c003c1fdaa447f836a747abdc9a0"><div class="ttname"><a href="struct_b_k_p___type_def.html#a4a81c003c1fdaa447f836a747abdc9a0">BKP_TypeDef::RESERVED38</a></div><div class="ttdeci">uint16_t RESERVED38</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:658</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html"><div class="ttname"><a href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></div><div class="ttdoc">SD host Interface.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1142</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_abd36010ac282682d1f3c641b183b1b6f"><div class="ttname"><a href="struct_i2_c___type_def.html#abd36010ac282682d1f3c641b183b1b6f">I2C_TypeDef::RESERVED5</a></div><div class="ttdeci">uint16_t RESERVED5</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1051</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_ab824e6817b1dce0ca88b92bd0d823d33"><div class="ttname"><a href="struct_b_k_p___type_def.html#ab824e6817b1dce0ca88b92bd0d823d33">BKP_TypeDef::DR8</a></div><div class="ttdeci">__IO uint16_t DR8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:597</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a7dba9527df73350f35683140d73a5f8d"><div class="ttname"><a href="struct_e_t_h___type_def.html#a7dba9527df73350f35683140d73a5f8d">ETH_TypeDef::DMATDLAR</a></div><div class="ttdeci">__IO uint32_t DMATDLAR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:881</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a44962ea5442d203bf4954035d1bfeb9d"><div class="ttname"><a href="struct_s_p_i___type_def.html#a44962ea5442d203bf4954035d1bfeb9d">SPI_TypeDef::SR</a></div><div class="ttdeci">__IO uint16_t SR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1176</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a3bc647fdf53cc36c82609f91e2987169"><div class="ttname"><a href="struct_b_k_p___type_def.html#a3bc647fdf53cc36c82609f91e2987169">BKP_TypeDef::RESERVED15</a></div><div class="ttdeci">uint16_t RESERVED15</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:612</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a3a54028253a75a470fccf841178cba46"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3a54028253a75a470fccf841178cba46">ADC_TypeDef::JDR3</a></div><div class="ttdeci">__IO uint32_t JDR3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:571</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a53832270232ce51f944ac1cbe98ad7c6"><div class="ttname"><a href="struct_b_k_p___type_def.html#a53832270232ce51f944ac1cbe98ad7c6">BKP_TypeDef::DR13</a></div><div class="ttdeci">__IO uint16_t DR13</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:613</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a5573848497a716a9947fd87487709feb"><div class="ttname"><a href="struct_t_i_m___type_def.html#a5573848497a716a9947fd87487709feb">TIM_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1203</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a50c8425cf8d27268b3272ace0a224a94"><div class="ttname"><a href="struct_e_t_h___type_def.html#a50c8425cf8d27268b3272ace0a224a94">ETH_TypeDef::MMCTGFMSCCR</a></div><div class="ttdeci">__IO uint32_t MMCTGFMSCCR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:858</div></div>
<div class="ttc" id="struct_f_s_m_c___bank4___type_def_html_a955cad1aab7fb2d5b6e216cb29b5e7e2"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html#a955cad1aab7fb2d5b6e216cb29b5e7e2">FSMC_Bank4_TypeDef::PATT4</a></div><div class="ttdeci">__IO uint32_t PATT4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1003</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a45086e7b6489ac1c18a102636e501dec"><div class="ttname"><a href="struct_b_k_p___type_def.html#a45086e7b6489ac1c18a102636e501dec">BKP_TypeDef::RESERVED36</a></div><div class="ttdeci">uint16_t RESERVED36</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:654</div></div>
<div class="ttc" id="struct_f_s_m_c___bank3___type_def_html_a6062be7dc144c07e01c303cb49d69ce2"><div class="ttname"><a href="struct_f_s_m_c___bank3___type_def.html#a6062be7dc144c07e01c303cb49d69ce2">FSMC_Bank3_TypeDef::ECCR3</a></div><div class="ttdeci">__IO uint32_t ECCR3</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:991</div></div>
<div class="ttc" id="struct_u_s_a_r_t___type_def_html_a5573848497a716a9947fd87487709feb"><div class="ttname"><a href="struct_u_s_a_r_t___type_def.html#a5573848497a716a9947fd87487709feb">USART_TypeDef::RESERVED2</a></div><div class="ttdeci">uint16_t RESERVED2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1251</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:180</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a1841fa0366924d522d6ac880fb14d766"><div class="ttname"><a href="struct_b_k_p___type_def.html#a1841fa0366924d522d6ac880fb14d766">BKP_TypeDef::RESERVED14</a></div><div class="ttdeci">uint16_t RESERVED14</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:610</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ab1da3e84848ed66e0577c87c199bfb6d"><div class="ttname"><a href="struct_t_i_m___type_def.html#ab1da3e84848ed66e0577c87c199bfb6d">TIM_TypeDef::CCER</a></div><div class="ttdeci">__IO uint16_t CCER</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1214</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_aeb3efe14994988d7b05b1ad77d95630a"><div class="ttname"><a href="struct_b_k_p___type_def.html#aeb3efe14994988d7b05b1ad77d95630a">BKP_TypeDef::RESERVED33</a></div><div class="ttdeci">uint16_t RESERVED33</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:648</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_aba5df4ecbb3ecb97b966b188c3681600"><div class="ttname"><a href="struct_t_i_m___type_def.html#aba5df4ecbb3ecb97b966b188c3681600">TIM_TypeDef::PSC</a></div><div class="ttdeci">__IO uint16_t PSC</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1218</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ab52f89131a817e029acde53284d77a2c"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab52f89131a817e029acde53284d77a2c">RTC_TypeDef::ALRH</a></div><div class="ttdeci">__IO uint16_t ALRH</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1132</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a149feba01f9c4a49570c6d88619f504f"><div class="ttname"><a href="struct_i2_c___type_def.html#a149feba01f9c4a49570c6d88619f504f">I2C_TypeDef::RESERVED0</a></div><div class="ttdeci">uint16_t RESERVED0</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1041</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a3df0d8dfcd1ec958659ffe21eb64fa94"><div class="ttname"><a href="struct_a_d_c___type_def.html#a3df0d8dfcd1ec958659ffe21eb64fa94">ADC_TypeDef::DR</a></div><div class="ttdeci">__IO uint32_t DR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:573</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_aab502dde158ab7da8e7823d1f8a06edb"><div class="ttname"><a href="struct_b_k_p___type_def.html#aab502dde158ab7da8e7823d1f8a06edb">BKP_TypeDef::RESERVED6</a></div><div class="ttdeci">uint16_t RESERVED6</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:594</div></div>
<div class="ttc" id="struct_e_t_h___type_def_html_a9c49de2e699886d6604fd2b3d376a0e9"><div class="ttname"><a href="struct_e_t_h___type_def.html#a9c49de2e699886d6604fd2b3d376a0e9">ETH_TypeDef::DMACHRDR</a></div><div class="ttdeci">__IO uint32_t DMACHRDR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:888</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_ad4978e9d9cb0d6e7183872bc81a1338f"><div class="ttname"><a href="struct_t_i_m___type_def.html#ad4978e9d9cb0d6e7183872bc81a1338f">TIM_TypeDef::CCR4</a></div><div class="ttdeci">__IO uint16_t CCR4</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1230</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_afc22764fbf9ee7ce28174d65d0260f18"><div class="ttname"><a href="struct_i2_c___type_def.html#afc22764fbf9ee7ce28174d65d0260f18">I2C_TypeDef::RESERVED8</a></div><div class="ttdeci">uint16_t RESERVED8</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1057</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a827fb3f1ceb1d6d1407845e7d723dc6f"><div class="ttname"><a href="struct_r_t_c___type_def.html#a827fb3f1ceb1d6d1407845e7d723dc6f">RTC_TypeDef::DIVH</a></div><div class="ttdeci">__IO uint16_t DIVH</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1124</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a09ef44caff66e705620f2e1a2d3d3552"><div class="ttname"><a href="struct_b_k_p___type_def.html#a09ef44caff66e705620f2e1a2d3d3552">BKP_TypeDef::DR36</a></div><div class="ttdeci">__IO uint16_t DR36</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:659</div></div>
<div class="ttc" id="struct_c_e_c___type_def_html_a597781fbfa1159b26609e4ce4be1be73"><div class="ttname"><a href="struct_c_e_c___type_def.html#a597781fbfa1159b26609e4ce4be1be73">CEC_TypeDef::RXD</a></div><div class="ttdeci">__IO uint32_t RXD</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:754</div></div>
<div class="ttc" id="struct_i_w_d_g___type_def_html_af8d25514079514d38c104402f46470af"><div class="ttname"><a href="struct_i_w_d_g___type_def.html#af8d25514079514d38c104402f46470af">IWDG_TypeDef::PR</a></div><div class="ttdeci">__IO uint32_t PR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1067</div></div>
<div class="ttc" id="struct_c_r_c___type_def_html_a601d7b0ba761c987db359b2d7173b7e0"><div class="ttname"><a href="struct_c_r_c___type_def.html#a601d7b0ba761c987db359b2d7173b7e0">CRC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint8_t IDR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:764</div></div>
<div class="ttc" id="struct_f_s_m_c___bank4___type_def_html"><div class="ttname"><a href="struct_f_s_m_c___bank4___type_def.html">FSMC_Bank4_TypeDef</a></div><div class="ttdoc">Flexible Static Memory Controller Bank4.</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:998</div></div>
<div class="ttc" id="group___configuration__section__for___c_m_s_i_s_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group___configuration__section__for___c_m_s_i_s.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> stm32f10x.h:187</div></div>
<div class="ttc" id="group___exported__types_html_gad97679599f3791409523fdb1c6156a28"><div class="ttname"><a href="group___exported__types.html#gad97679599f3791409523fdb1c6156a28">sc32</a></div><div class="ttdeci">const int32_t sc32</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:501</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a682809d3f8187cdefb9d615e89b67e65"><div class="ttname"><a href="struct_i2_c___type_def.html#a682809d3f8187cdefb9d615e89b67e65">I2C_TypeDef::SR2</a></div><div class="ttdeci">__IO uint16_t SR2</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:1052</div></div>
<div class="ttc" id="struct_b_k_p___type_def_html_a0a6e66b917f0e38abf2c809b37379f0b"><div class="ttname"><a href="struct_b_k_p___type_def.html#a0a6e66b917f0e38abf2c809b37379f0b">BKP_TypeDef::RESERVED45</a></div><div class="ttdeci">uint16_t RESERVED45</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:672</div></div>
<div class="ttc" id="struct_c_a_n___f_i_f_o_mail_box___type_def_html_a9563d8a88d0db403b8357331bea83a2e"><div class="ttname"><a href="struct_c_a_n___f_i_f_o_mail_box___type_def.html#a9563d8a88d0db403b8357331bea83a2e">CAN_FIFOMailBox_TypeDef::RDTR</a></div><div class="ttdeci">__IO uint32_t RDTR</div><div class="ttdef"><b>Definition:</b> stm32f10x.h:694</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
