$date
	Thu Jan 27 08:55:23 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! b1 $end
$var wire 1 " b0 $end
$var reg 1 # d0 $end
$var reg 1 $ d1 $end
$var reg 1 % d2 $end
$var reg 1 & d3 $end
$scope module enc $end
$var wire 1 " b0 $end
$var wire 1 ! b1 $end
$var wire 1 # d0 $end
$var wire 1 $ d1 $end
$var wire 1 % d2 $end
$var wire 1 & d3 $end
$var wire 1 ' t0 $end
$var wire 1 ( t1 $end
$var wire 1 ) t2 $end
$var wire 1 * t3 $end
$var wire 1 + t4 $end
$var wire 1 , t5 $end
$var wire 1 - t6 $end
$var wire 1 . t7 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
1*
1)
1(
0'
0&
0%
0$
1#
0"
0!
$end
#40
0(
1'
1$
0#
#80
1"
0)
1+
1(
1%
0$
#120
0*
1,
1)
0+
1&
0%
#160
