# ğŸ–¥ï¸ Mini Processor Design with 32-Byte Memory, ALU, and Control Unit
A fully functional mini-processor built in Proteus, integrating a 32-byte memory module, Arithmetic Logic Unit (ALU), and a custom control unit. The project demonstrates how basic processors fetch, decode, and execute instructions while managing data flow between memory and computational blocks.

---

## ğŸ“˜ Overview
This project implements a simplified processor architecture suitable for learning and demonstration.  
It includes:

- **Custom RAM (32 bytes)** for program & data storage  
- **ALU** capable of basic arithmetic and logical operations  
- **Control Unit** for instruction decoding & execution flow  
- **Instruction Cycle** (Fetch â†’ Decode â†’ Execute)  
- **Proteus Simulation** for visual understanding and testing  

This design helps learners understand how processors operate at the digital logic level.

---

## ğŸ—ï¸ System Architecture

### ğŸ”¹ 1. Memory (32-Byte RAM)
- Stores both instructions and data  
- Supports read/write operations  
- Address-driven memory access  

### ğŸ”¹ 2. Arithmetic Logic Unit (ALU)
Supports key operations:
- Addition
- Subtraction
- AND, OR, XOR operations
- Logical shifts
- Zero/Carry flag generation

### ğŸ”¹ 3. Control Unit
- Decodes opcodes  
- Generates control signals for ALU, RAM, and data paths  
- Manages instruction sequencing  

### ğŸ”¹ 4. Data Path
- Interconnects memory, ALU, and registers  
- Handles operand flow and result storage  

---

## ğŸ“‚ Repository Structure
```text
Mini-Processor-Design/
â”‚â”€â”€ RAM.pdsprj            # RAM module Proteus file
â”‚â”€â”€ alu.pdsprj            # ALU module Proteus file
â”‚â”€â”€ control unit.pdsprj   # Control Unit Proteus file
â”‚â”€â”€ LICENSE               # MIT License
â””â”€â”€ README.md             # Project documentation
```

ğŸ‘¤ Author-
Ezhilkirthik
