[submodule "SOC_EOS_S3_Application_With_LPC_peripheral/fpga/rtl"]
	path = SOC_EOS_S3_Application_With_LPC_peripheral/fpga/rtl
	url = git@github.com:lpn-plant/lpntpm-lpc-verilog.git
