
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.125417                       # Number of seconds simulated
sim_ticks                                125417492095                       # Number of ticks simulated
final_tick                               1267052827726                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  39070                       # Simulator instruction rate (inst/s)
host_op_rate                                    50843                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2135163                       # Simulator tick rate (ticks/s)
host_mem_usage                               16894316                       # Number of bytes of host memory used
host_seconds                                 58739.07                       # Real time elapsed on the host
sim_insts                                  2294948390                       # Number of instructions simulated
sim_ops                                    2986499488                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1736192                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       734080                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2474752                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       696192                       # Number of bytes written to this memory
system.physmem.bytes_written::total            696192                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13564                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5735                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 19334                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            5439                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 5439                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13843300                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        21432                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5853091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                19732112                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        21432                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35721                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           5550996                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                5550996                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           5550996                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13843300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        21432                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5853091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               25283108                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               150561216                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22306009                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19548543                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1739253                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11038410                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10772715                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1552392                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54158                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117623835                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123972562                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22306009                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12325107                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25229608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5690491                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1962084                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13405957                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1094514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148756588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.948021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.317149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123526980     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1272085      0.86%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2330879      1.57%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1944055      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3565904      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3861976      2.60%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          844995      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          662850      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10746864      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148756588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.148152                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.823403                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116697922                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3078783                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25018682                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25311                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3935882                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2398155                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     139940096                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3935882                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117166941                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1453822                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       785421                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24563608                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       850907                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138963508                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         89885                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       515127                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184557559                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630527305                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630527305                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896162                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35661387                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19857                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9936                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2689219                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23131020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4492097                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        84805                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1002161                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137357469                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19858                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129034711                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103650                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22804620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     48964369                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148756588                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.867422                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.478388                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95045322     63.89%     63.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21882669     14.71%     78.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10980709      7.38%     85.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7202681      4.84%     90.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7503891      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3881127      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1742102      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435926      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82161      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148756588                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323077     59.66%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137827     25.45%     85.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80620     14.89%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101869709     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1081908      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21613650     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4459523      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129034711                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.857025                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             541524                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004197                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407471184                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160182253                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126116348                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129576235                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       244396                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4200949                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       138742                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3935882                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         958061                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51597                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137377327                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        48849                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23131020                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4492097                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9936                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         33984                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          209                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       837928                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1036957                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1874885                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127648909                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21278216                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1385802                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25737534                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19662980                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4459318                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.847821                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126228977                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126116348                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72847191                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        172984718                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.837642                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421119                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23766683                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1744017                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    144820706                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.784498                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.660419                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102613917     70.86%     70.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16386494     11.32%     82.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11838034      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2647970      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3012379      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1068124      0.74%     94.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4456807      3.08%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901712      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895269      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    144820706                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895269                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280303706                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278692523                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40545                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1804628                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.505612                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.505612                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.664182                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.664182                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590496628                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165693616                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146746476                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               150561216                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25311889                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20736104                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2148570                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10358160                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10016400                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2590887                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        98782                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112428798                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             135917370                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25311889                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12607287                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29446688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6415770                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3892950                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13151791                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1678456                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    150017040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.108286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.532892                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       120570352     80.37%     80.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2375598      1.58%     81.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4045432      2.70%     84.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2344102      1.56%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1840729      1.23%     87.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1617056      1.08%     88.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          991489      0.66%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2492357      1.66%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13739925      9.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    150017040                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.168117                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.902738                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111719259                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5150121                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28821982                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        77483                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4248183                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4147278                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          424                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     163773668                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2373                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4248183                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       112284321                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         646070                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3536791                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28315964                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       985700                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     162659418                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        100748                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       570204                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    229627444                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    756733581                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    756733581                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    184009576                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45617868                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36572                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18314                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2866364                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15092386                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7733377                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        81761                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1812850                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         157326896                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36572                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147764804                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        92798                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23285297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     51551969                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           56                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    150017040                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.984987                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.546207                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     89699466     59.79%     59.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23139455     15.42%     75.22% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12516946      8.34%     83.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9247171      6.16%     89.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9008058      6.00%     95.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3339515      2.23%     97.96% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2534972      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       341351      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       190106      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    150017040                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         132545     28.30%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     28.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        174737     37.31%     65.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       161073     34.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124701065     84.39%     84.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2005104      1.36%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18258      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13335480      9.02%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7704897      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147764804                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.981427                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             468362                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003170                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    446107808                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180649163                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144623498                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148233166                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       302653                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3119945                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           24                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          401                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       125859                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4248183                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         431560                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        58235                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    157363468                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       821415                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15092386                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7733377                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18314                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         47189                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          401                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1238846                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1137272                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2376118                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145470092                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13004634                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2294712                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20709224                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20582687                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7704590                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.966186                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144623637                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144623498                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85507959                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        236739280                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.960563                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361190                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107014750                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131907423                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25456382                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36516                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2166463                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    145768857                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.904908                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.714013                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     92437313     63.41%     63.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25693262     17.63%     81.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10050205      6.89%     87.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5295976      3.63%     91.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4496469      3.08%     94.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2172285      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1015433      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1577388      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3030526      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    145768857                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107014750                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131907423                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19579959                       # Number of memory references committed
system.switch_cpus1.commit.loads             11972441                       # Number of loads committed
system.switch_cpus1.commit.membars              18258                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19132213                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118751216                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2725816                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3030526                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           300102136                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          318977549                       # The number of ROB writes
system.switch_cpus1.timesIdled                  25243                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 544176                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107014750                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131907423                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107014750                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.406920                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.406920                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.710772                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.710772                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654245361                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201877586                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      152981386                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36516                       # number of misc regfile writes
system.l2.replacements                          19333                       # number of replacements
system.l2.tagsinuse                      16383.899105                       # Cycle average of tags in use
system.l2.total_refs                           419625                       # Total number of references to valid blocks.
system.l2.sampled_refs                          35717                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.748607                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           391.121819                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.939738                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5803.049000                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.401042                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2415.690636                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5079.125110                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2672.571760                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.023872                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000607                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.354190                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000757                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.147442                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.310005                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.163121                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999994                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        36018                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29723                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   65741                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            18243                       # number of Writeback hits
system.l2.Writeback_hits::total                 18243                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        36018                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29723                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65741                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        36018                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29723                       # number of overall hits
system.l2.overall_hits::total                   65741                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        13564                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5714                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 19313                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           21                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  21                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        13564                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5735                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19334                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        13564                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5735                       # number of overall misses
system.l2.overall_misses::total                 19334                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3153716                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2828896502                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      3876647                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1250605570                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      4086532435                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      4463306                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       4463306                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3153716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2828896502                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      3876647                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1255068876                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4090995741                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3153716                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2828896502                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      3876647                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1255068876                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4090995741                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           21                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        35437                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               85054                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        18243                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             18243                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           21                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                21                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49582                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           21                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        35458                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                85075                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49582                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           21                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        35458                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               85075                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.273567                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.161244                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.227068                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.273567                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.161741                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.227258                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.273567                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.161741                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.227258                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 225265.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 208559.164111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 184602.238095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 218866.918096                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 211594.906799                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 212538.380952                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 212538.380952                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 225265.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 208559.164111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 184602.238095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 218843.744725                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 211595.931571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 225265.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 208559.164111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 184602.238095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 218843.744725                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 211595.931571                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 5439                       # number of writebacks
system.l2.writebacks::total                      5439                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        13564                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5714                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            19313                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           21                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             21                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        13564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19334                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        13564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19334                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2338495                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2038480194                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2651979                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    917796017                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2961266685                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      3240277                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3240277                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2338495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2038480194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2651979                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    921036294                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2964506962                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2338495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2038480194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2651979                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    921036294                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2964506962                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.273567                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.161244                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.227068                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.273567                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.161741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.227258                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.273567                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.161741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.227258                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 167035.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 150286.065615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 126284.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 160622.334092                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 153330.227567                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 154298.904762                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 154298.904762                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 167035.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 150286.065615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 126284.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 160599.179425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 153331.279714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 167035.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 150286.065615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 126284.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 160599.179425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 153331.279714                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.990160                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013438054                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873268.121996                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.990160                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022420                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866971                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13405940                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13405940                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13405940                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13405940                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13405940                       # number of overall hits
system.cpu0.icache.overall_hits::total       13405940                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4040691                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4040691                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4040691                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4040691                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4040691                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4040691                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13405957                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13405957                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13405957                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13405957                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13405957                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13405957                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 237687.705882                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 237687.705882                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 237687.705882                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 237687.705882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 237687.705882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 237687.705882                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3270316                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3270316                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3270316                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3270316                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3270316                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3270316                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst       233594                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total       233594                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst       233594                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total       233594                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst       233594                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total       233594                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49582                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245029616                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49838                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4916.521851                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.322421                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.677579                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825478                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174522                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19246850                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19246850                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9936                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23580342                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23580342                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23580342                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23580342                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       183777                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       183777                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       183777                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        183777                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       183777                       # number of overall misses
system.cpu0.dcache.overall_misses::total       183777                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22612449266                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22612449266                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22612449266                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22612449266                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22612449266                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22612449266                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19430627                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19430627                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23764119                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23764119                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23764119                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23764119                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009458                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009458                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007733                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007733                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007733                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007733                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 123042.868618                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 123042.868618                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 123042.868618                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 123042.868618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 123042.868618                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 123042.868618                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10159                       # number of writebacks
system.cpu0.dcache.writebacks::total            10159                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       134195                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       134195                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       134195                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       134195                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       134195                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       134195                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49582                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49582                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49582                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49582                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5290574954                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5290574954                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5290574954                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5290574954                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5290574954                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5290574954                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002552                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002086                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002086                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 106703.540680                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 106703.540680                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 106703.540680                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 106703.540680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 106703.540680                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 106703.540680                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.872182                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1101093056                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   467                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2357800.976445                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.872182                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.028641                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.743385                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13151769                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13151769                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13151769                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13151769                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13151769                       # number of overall hits
system.cpu1.icache.overall_hits::total       13151769                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           22                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           22                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            22                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           22                       # number of overall misses
system.cpu1.icache.overall_misses::total           22                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4383163                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4383163                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4383163                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4383163                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4383163                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4383163                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13151791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13151791                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13151791                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13151791                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13151791                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13151791                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 199234.681818                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 199234.681818                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 199234.681818                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 199234.681818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 199234.681818                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 199234.681818                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           21                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           21                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           21                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4051147                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4051147                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4051147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4051147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4051147                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4051147                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000002                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000002                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 192911.761905                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 192911.761905                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 192911.761905                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 192911.761905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 192911.761905                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 192911.761905                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 35458                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               176895827                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 35714                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4953.122781                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.162124                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.837876                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902977                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097023                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9703041                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9703041                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7570565                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7570565                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18294                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18294                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18258                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18258                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17273606                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17273606                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17273606                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17273606                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        90577                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        90577                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          167                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          167                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        90744                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         90744                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        90744                       # number of overall misses
system.cpu1.dcache.overall_misses::total        90744                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8888963105                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8888963105                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     38150754                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     38150754                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8927113859                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8927113859                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8927113859                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8927113859                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9793618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9793618                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7570732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7570732                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18294                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18258                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17364350                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17364350                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17364350                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17364350                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009249                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009249                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000022                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005226                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005226                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005226                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005226                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 98137.088941                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 98137.088941                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 228447.628743                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 228447.628743                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98376.904908                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98376.904908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98376.904908                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98376.904908                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       419784                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets       209892                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8084                       # number of writebacks
system.cpu1.dcache.writebacks::total             8084                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        55140                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        55140                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          146                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          146                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        55286                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        55286                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        55286                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        55286                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        35437                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        35437                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           21                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        35458                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        35458                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        35458                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        35458                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3236839227                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3236839227                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      4641021                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      4641021                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3241480248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3241480248                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3241480248                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3241480248                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003618                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002042                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002042                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002042                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002042                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91340.667297                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91340.667297                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data       221001                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total       221001                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 91417.458627                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91417.458627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 91417.458627                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91417.458627                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
