// Seed: 1302321455
module module_0;
  wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout logic [7:0] id_3;
  input wire id_2;
  inout wire id_1;
  assign id_3[-1] = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output wor  id_0
    , id_3,
    output wand id_1
);
  assign id_1 = -1 ? -1 : id_3 ? id_3 : {1, 1} > id_3 ? id_3 : id_3;
  wire id_4;
  assign id_1 = 1;
  logic id_5;
  ;
  module_0 modCall_1 ();
endmodule
