#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Apr 28 01:05:14 2020
# Process ID: 29333
# Current directory: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wask/workspace/mgr/hls_perceptron/hls/simple_perceptron/solution1'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_0/design_1_axi_bram_ctrl_0_0.dcp' for cell 'design_1_i/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_1_0/design_1_axi_bram_ctrl_1_0.dcp' for cell 'design_1_i/axi_bram_ctrl_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_2_0/design_1_axi_bram_ctrl_2_0.dcp' for cell 'design_1_i/axi_bram_ctrl_2'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.dcp' for cell 'design_1_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_calcPerceptron_0_0/design_1_calcPerceptron_0_0.dcp' for cell 'design_1_i/calcPerceptron_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_calcPerceptron_0_bram_0/design_1_calcPerceptron_0_bram_0.dcp' for cell 'design_1_i/calcPerceptron_0_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_calcPerceptron_0_bram_0_0/design_1_calcPerceptron_0_bram_0_0.dcp' for cell 'design_1_i/calcPerceptron_0_bram_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_calcPerceptron_0_bram_1_0/design_1_calcPerceptron_0_bram_1_0.dcp' for cell 'design_1_i/calcPerceptron_0_bram_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/ps7_0_axi_periph/m04_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_2/design_1_auto_pc_2.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1808.426 ; gain = 0.000 ; free physical = 16021 ; free virtual = 26882
INFO: [Netlist 29-17] Analyzing 475 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0.xdc] for cell 'design_1_i/axi_timer_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2182.922 ; gain = 0.000 ; free physical = 15868 ; free virtual = 26754
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2182.922 ; gain = 652.746 ; free physical = 15868 ; free virtual = 26754
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2182.922 ; gain = 0.000 ; free physical = 15831 ; free virtual = 26735

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 22242194d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2513.375 ; gain = 330.453 ; free physical = 15378 ; free virtual = 26326

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 7 inverter(s) to 34 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1735d0f16

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2671.312 ; gain = 0.000 ; free physical = 15248 ; free virtual = 26184
INFO: [Opt 31-389] Phase Retarget created 82 cells and removed 157 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 15 load pin(s).
Phase 2 Constant propagation | Checksum: 15a4d2357

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2671.312 ; gain = 0.000 ; free physical = 15248 ; free virtual = 26184
INFO: [Opt 31-389] Phase Constant propagation created 72 cells and removed 241 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 141b6c3f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2671.312 ; gain = 0.000 ; free physical = 15258 ; free virtual = 26183
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 646 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 141b6c3f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2671.312 ; gain = 0.000 ; free physical = 15258 ; free virtual = 26183
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 141b6c3f8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2671.312 ; gain = 0.000 ; free physical = 15258 ; free virtual = 26183
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1ed3f0755

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2671.312 ; gain = 0.000 ; free physical = 15258 ; free virtual = 26183
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 2 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              82  |             157  |                                              0  |
|  Constant propagation         |              72  |             241  |                                              0  |
|  Sweep                        |               0  |             646  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               2  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2671.312 ; gain = 0.000 ; free physical = 15266 ; free virtual = 26190
Ending Logic Optimization Task | Checksum: 25f7b4cdb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2671.312 ; gain = 0.000 ; free physical = 15266 ; free virtual = 26190

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.487 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 2 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 10a9d29ab

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15242 ; free virtual = 26178
Ending Power Optimization Task | Checksum: 10a9d29ab

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3016.137 ; gain = 344.824 ; free physical = 15249 ; free virtual = 26185

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 10a9d29ab

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15249 ; free virtual = 26185

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15249 ; free virtual = 26185
Ending Netlist Obfuscation Task | Checksum: 1777d793b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15249 ; free virtual = 26185
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 3016.137 ; gain = 833.215 ; free physical = 15247 ; free virtual = 26185
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15245 ; free virtual = 26184
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15235 ; free virtual = 26177
INFO: [Common 17-1381] The checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 2 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15233 ; free virtual = 26167
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c0c0da15

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15233 ; free virtual = 26167
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15233 ; free virtual = 26167

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d63b9b26

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15210 ; free virtual = 26154

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 132adadba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15195 ; free virtual = 26140

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 132adadba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15195 ; free virtual = 26140
Phase 1 Placer Initialization | Checksum: 132adadba

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15195 ; free virtual = 26140

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 10cdb0d59

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15194 ; free virtual = 26131

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 451 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 214 nets or cells. Created 0 new cell, deleted 214 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15133 ; free virtual = 26069

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            214  |                   214  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            214  |                   214  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 16be694f1

Time (s): cpu = 00:00:28 ; elapsed = 00:00:09 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15085 ; free virtual = 26052
Phase 2.2 Global Placement Core | Checksum: 1fccacdac

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15066 ; free virtual = 26045
Phase 2 Global Placement | Checksum: 1fccacdac

Time (s): cpu = 00:00:33 ; elapsed = 00:00:10 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15068 ; free virtual = 26046

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1978bd21c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:10 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15066 ; free virtual = 26053

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 173b67155

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15081 ; free virtual = 26050

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1177c5a77

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15081 ; free virtual = 26050

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1abc57c37

Time (s): cpu = 00:00:37 ; elapsed = 00:00:11 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15081 ; free virtual = 26050

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16928bfa5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15128 ; free virtual = 26078

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: a58e21dd

Time (s): cpu = 00:00:40 ; elapsed = 00:00:13 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15128 ; free virtual = 26078

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 18ca96755

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15128 ; free virtual = 26078
Phase 3 Detail Placement | Checksum: 18ca96755

Time (s): cpu = 00:00:40 ; elapsed = 00:00:14 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15121 ; free virtual = 26079

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: af183c9e

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: af183c9e

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15138 ; free virtual = 26079
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.879. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: af1bb732

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15138 ; free virtual = 26079
Phase 4.1 Post Commit Optimization | Checksum: af1bb732

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15138 ; free virtual = 26079

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: af1bb732

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15138 ; free virtual = 26079

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: af1bb732

Time (s): cpu = 00:00:44 ; elapsed = 00:00:15 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15139 ; free virtual = 26079

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15139 ; free virtual = 26079
Phase 4.4 Final Placement Cleanup | Checksum: ab71a057

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15137 ; free virtual = 26078
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ab71a057

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15152 ; free virtual = 26093
Ending Placer Task | Checksum: 92f98701

Time (s): cpu = 00:00:45 ; elapsed = 00:00:15 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15153 ; free virtual = 26093
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15169 ; free virtual = 26109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15171 ; free virtual = 26112
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15139 ; free virtual = 26092
INFO: [Common 17-1381] The checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15021 ; free virtual = 26014
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15018 ; free virtual = 26022
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15030 ; free virtual = 25997
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.42 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 15026 ; free virtual = 26008
INFO: [Common 17-1381] The checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1866242 ConstDB: 0 ShapeSum: 917324bf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d3645552

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 14983 ; free virtual = 25937
Post Restoration Checksum: NetGraph: 87b21b30 NumContArr: 4bb23a22 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d3645552

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 14975 ; free virtual = 25939

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d3645552

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 14941 ; free virtual = 25905

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d3645552

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 14941 ; free virtual = 25905
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: e892f66f

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 14907 ; free virtual = 25881
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.869  | TNS=0.000  | WHS=-0.355 | THS=-107.514|

Phase 2 Router Initialization | Checksum: 141d351a2

Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 14914 ; free virtual = 25880

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 7770
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 7770
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 172f585aa

Time (s): cpu = 00:00:27 ; elapsed = 00:00:19 . Memory (MB): peak = 3016.137 ; gain = 0.000 ; free physical = 14927 ; free virtual = 25882

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1388
 Number of Nodes with overlaps = 401
 Number of Nodes with overlaps = 146
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.662  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 6da3ef01

Time (s): cpu = 00:00:52 ; elapsed = 00:00:32 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14865 ; free virtual = 25843

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.662  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1e6d3fe87

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14880 ; free virtual = 25858
Phase 4 Rip-up And Reroute | Checksum: 1e6d3fe87

Time (s): cpu = 00:00:53 ; elapsed = 00:00:33 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14880 ; free virtual = 25858

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 211628a3d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14881 ; free virtual = 25859
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.814  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 211628a3d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14881 ; free virtual = 25859

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 211628a3d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14881 ; free virtual = 25859
Phase 5 Delay and Skew Optimization | Checksum: 211628a3d

Time (s): cpu = 00:00:54 ; elapsed = 00:00:33 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14881 ; free virtual = 25859

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1db5f7c6a

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14901 ; free virtual = 25863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.814  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24bddb8d2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14901 ; free virtual = 25863
Phase 6 Post Hold Fix | Checksum: 24bddb8d2

Time (s): cpu = 00:00:55 ; elapsed = 00:00:33 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14901 ; free virtual = 25863

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.35239 %
  Global Horizontal Routing Utilization  = 2.12618 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 166a977ee

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14901 ; free virtual = 25863

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 166a977ee

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14900 ; free virtual = 25862

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: d478c161

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14900 ; free virtual = 25862

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.814  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: d478c161

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14901 ; free virtual = 25863
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:55 ; elapsed = 00:00:34 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14939 ; free virtual = 25901

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:36 . Memory (MB): peak = 3030.141 ; gain = 14.004 ; free physical = 14939 ; free virtual = 25901
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3030.141 ; gain = 0.000 ; free physical = 14939 ; free virtual = 25901
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3030.141 ; gain = 0.000 ; free physical = 14912 ; free virtual = 25892
INFO: [Common 17-1381] The checkpoint '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
120 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg input design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP output design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp output design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP multiplier stage design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_sp_dsp.i_calculate_Fr/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.a_calculation/multadd/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma1_recip.ma1/dsp_ls_adder.use_mult_gen_dsp.multadd/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP multiplier stage design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp multiplier stage design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/mult1/gDSP.gDSP_only.iDSP/multOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP multiplier stage design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/preadd_mult2_use_dsp.use_dsp48e1.preadd_mult/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg multiplier stage design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.reciprocal_estimate/recip_estimate/mult/gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/calcPerceptron_0_bram_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/ENA_dly_D.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma3/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.evaluation/ma_recip.ma2/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_frecip_32ns_32ns_32_10_full_dsp_1_U4/calcPerceptron_ap_frecip_8_full_dsp_32_u/U0/i_synth/RECIP_OP.OP/i_sp_or_dp.post_process/multadd_recip.pp_multadd/dsp_ls_adder.use_dsp_wrapper.use_dsp48e1.dsp48e1_multadd/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fexp_32ns_32ns_32_9_full_dsp_1_U5/calcPerceptron_ap_fexp_7_full_dsp_32_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/calcPerceptron_0/U0/calcPerceptron_fmul_32ns_32ns_32_4_max_dsp_1_U3/calcPerceptron_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U1/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/calcPerceptron_0/U0/calcPerceptron_fadd_32ns_32ns_32_5_full_dsp_1_U2/calcPerceptron_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 67 Warnings, 23 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/wask/workspace/mgr/hls_perceptron/vivado/simple_perceptron/simple_perceptron.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue Apr 28 01:07:33 2020. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
163 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 3320.594 ; gain = 202.410 ; free physical = 14858 ; free virtual = 25844
INFO: [Common 17-206] Exiting Vivado at Tue Apr 28 01:07:33 2020...
