/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module opq_flat(SYSCLK, RESET_D1_R_N, CP0_INSTM32_I_R_C1_N, CP0_XCPN_M_C1, INST_S_R_0, INST_S_R_1, INST_S_R_2, INST_S_R_3, INST_S_R_4, INST_S_R_5, INST_S_R_6, INST_S_R_7, INST_S_R_8, INST_S_R_9, INST_S_R_10, INST_S_R_11, INST_S_R_12, INST_S_R_13, INST_S_R_14, INST_S_R_15, INST_S_R_16
, INST_S_R_17, INST_S_R_18, INST_S_R_19, INST_S_R_20, INST_S_R_21, INST_S_R_22, INST_S_R_23, INST_S_R_24, INST_S_R_25, INST_S_R_26, INST_S_R_27, INST_S_R_28, INST_S_R_29, INST_S_R_30, INST_S_R_31, CLMI_RHOLD, RLShold, DLOAD, IMMED_S_0, IMMED_S_1, IMMED_S_2
, IMMED_S_3, IMMED_S_4, IMMED_S_5, IMMED_S_6, IMMED_S_7, IMMED_S_8, IMMED_S_9, IMMED_S_10, IMMED_S_11, IMMED_S_12, IMMED_S_13, IMMED_S_14, IMMED_S_15, IMMED_S_16, SELA_S_0, SELA_S_1, SELA_S_2, SELA_S_3, SELA_S_4, SELA_S_5, SELA_S_6
, SELA_S_7, SELA_S_8, SELBR_S_0, SELBR_S_1, SELBR_S_2, SELBR_S_3, SELBR_S_4, SELBR_S_5, SELBR_S_6, SELBR_S_7, SELBI_S_0, SELBI_S_1, SELBI_S_2, SELBI_S_3, SELBI_S_4, SELBI_S_5, SELBI_S_6, SELBI_S_7, SELBI_S_8, ALUOP_E_P_0, ALUOP_E_P_1
, ALUOP_E_P_2, ALUOP_E_P_3, ALUOP_E_P_4, ALUOP_E_P_5, ALUOP_E_P_6, ALUOP_E_P_7, ALUOP_E_P_8, ALUOP_E_P_9, ALUOP_E_P_10, ALUOP_E_P_11, ALUOP_E_P_12, WIDTH_E_P_0, WIDTH_E_P_1, WIDTH_E_P_2, WIDTH_E_P_3, DREAD_E_R, DWRITE_E_R, DSIGN_E_R, DREAD_E_R_C, DWRITE_E_R_C, RDBDRIVER_R
, SELC_M_0, SELC_M_1, SELC_M_2, SELC_M_3, REGCADDR_M_R_0, REGCADDR_M_R_1, REGCADDR_M_R_2, REGCADDR_M_R_3, REGCADDR_M_R_4, REGCWRITE_M_R, REGAADDR_S_0, REGAADDR_S_1, REGAADDR_S_2, REGAADDR_S_3, REGAADDR_S_4, REGBADDR_S_0, REGBADDR_S_1, REGBADDR_S_2, REGBADDR_S_3, REGBADDR_S_4, RALU_HALT_E_R_0
, RALU_HALT_E_R_1, RALU_HALT_E_R_2, TMODE);
  input SYSCLK;
  wire SYSCLK;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input CP0_INSTM32_I_R_C1_N;
  wire CP0_INSTM32_I_R_C1_N;
  input CP0_XCPN_M_C1;
  wire CP0_XCPN_M_C1;
  input INST_S_R_0;
  wire INST_S_R_0;
  input INST_S_R_1;
  wire INST_S_R_1;
  input INST_S_R_2;
  wire INST_S_R_2;
  input INST_S_R_3;
  wire INST_S_R_3;
  input INST_S_R_4;
  wire INST_S_R_4;
  input INST_S_R_5;
  wire INST_S_R_5;
  input INST_S_R_6;
  wire INST_S_R_6;
  input INST_S_R_7;
  wire INST_S_R_7;
  input INST_S_R_8;
  wire INST_S_R_8;
  input INST_S_R_9;
  wire INST_S_R_9;
  input INST_S_R_10;
  wire INST_S_R_10;
  input INST_S_R_11;
  wire INST_S_R_11;
  input INST_S_R_12;
  wire INST_S_R_12;
  input INST_S_R_13;
  wire INST_S_R_13;
  input INST_S_R_14;
  wire INST_S_R_14;
  input INST_S_R_15;
  wire INST_S_R_15;
  input INST_S_R_16;
  wire INST_S_R_16;
  input INST_S_R_17;
  wire INST_S_R_17;
  input INST_S_R_18;
  wire INST_S_R_18;
  input INST_S_R_19;
  wire INST_S_R_19;
  input INST_S_R_20;
  wire INST_S_R_20;
  input INST_S_R_21;
  wire INST_S_R_21;
  input INST_S_R_22;
  wire INST_S_R_22;
  input INST_S_R_23;
  wire INST_S_R_23;
  input INST_S_R_24;
  wire INST_S_R_24;
  input INST_S_R_25;
  wire INST_S_R_25;
  input INST_S_R_26;
  wire INST_S_R_26;
  input INST_S_R_27;
  wire INST_S_R_27;
  input INST_S_R_28;
  wire INST_S_R_28;
  input INST_S_R_29;
  wire INST_S_R_29;
  input INST_S_R_30;
  wire INST_S_R_30;
  input INST_S_R_31;
  wire INST_S_R_31;
  input CLMI_RHOLD;
  wire CLMI_RHOLD;
  input RLShold;
  wire RLShold;
  input DLOAD;
  wire DLOAD;
  output IMMED_S_0;
  wire IMMED_S_0;
  output IMMED_S_1;
  wire IMMED_S_1;
  output IMMED_S_2;
  wire IMMED_S_2;
  output IMMED_S_3;
  wire IMMED_S_3;
  output IMMED_S_4;
  wire IMMED_S_4;
  output IMMED_S_5;
  wire IMMED_S_5;
  output IMMED_S_6;
  wire IMMED_S_6;
  output IMMED_S_7;
  wire IMMED_S_7;
  output IMMED_S_8;
  wire IMMED_S_8;
  output IMMED_S_9;
  wire IMMED_S_9;
  output IMMED_S_10;
  wire IMMED_S_10;
  output IMMED_S_11;
  wire IMMED_S_11;
  output IMMED_S_12;
  wire IMMED_S_12;
  output IMMED_S_13;
  wire IMMED_S_13;
  output IMMED_S_14;
  wire IMMED_S_14;
  output IMMED_S_15;
  wire IMMED_S_15;
  output IMMED_S_16;
  wire IMMED_S_16;
  output SELA_S_0;
  wire SELA_S_0;
  output SELA_S_1;
  wire SELA_S_1;
  output SELA_S_2;
  wire SELA_S_2;
  output SELA_S_3;
  wire SELA_S_3;
  output SELA_S_4;
  wire SELA_S_4;
  output SELA_S_5;
  wire SELA_S_5;
  output SELA_S_6;
  wire SELA_S_6;
  output SELA_S_7;
  wire SELA_S_7;
  output SELA_S_8;
  wire SELA_S_8;
  output SELBR_S_0;
  wire SELBR_S_0;
  output SELBR_S_1;
  wire SELBR_S_1;
  output SELBR_S_2;
  wire SELBR_S_2;
  output SELBR_S_3;
  wire SELBR_S_3;
  output SELBR_S_4;
  wire SELBR_S_4;
  output SELBR_S_5;
  wire SELBR_S_5;
  output SELBR_S_6;
  wire SELBR_S_6;
  output SELBR_S_7;
  wire SELBR_S_7;
  output SELBI_S_0;
  wire SELBI_S_0;
  output SELBI_S_1;
  wire SELBI_S_1;
  output SELBI_S_2;
  wire SELBI_S_2;
  output SELBI_S_3;
  wire SELBI_S_3;
  output SELBI_S_4;
  wire SELBI_S_4;
  output SELBI_S_5;
  wire SELBI_S_5;
  output SELBI_S_6;
  wire SELBI_S_6;
  output SELBI_S_7;
  wire SELBI_S_7;
  output SELBI_S_8;
  wire SELBI_S_8;
  output ALUOP_E_P_0;
  wire ALUOP_E_P_0;
  output ALUOP_E_P_1;
  wire ALUOP_E_P_1;
  output ALUOP_E_P_2;
  wire ALUOP_E_P_2;
  output ALUOP_E_P_3;
  wire ALUOP_E_P_3;
  output ALUOP_E_P_4;
  wire ALUOP_E_P_4;
  output ALUOP_E_P_5;
  wire ALUOP_E_P_5;
  output ALUOP_E_P_6;
  wire ALUOP_E_P_6;
  output ALUOP_E_P_7;
  wire ALUOP_E_P_7;
  output ALUOP_E_P_8;
  wire ALUOP_E_P_8;
  output ALUOP_E_P_9;
  wire ALUOP_E_P_9;
  output ALUOP_E_P_10;
  wire ALUOP_E_P_10;
  output ALUOP_E_P_11;
  wire ALUOP_E_P_11;
  output ALUOP_E_P_12;
  wire ALUOP_E_P_12;
  output WIDTH_E_P_0;
  wire WIDTH_E_P_0;
  output WIDTH_E_P_1;
  wire WIDTH_E_P_1;
  output WIDTH_E_P_2;
  wire WIDTH_E_P_2;
  output WIDTH_E_P_3;
  wire WIDTH_E_P_3;
  output DREAD_E_R;
  reg DREAD_E_R;
  output DWRITE_E_R;
  reg DWRITE_E_R;
  output DSIGN_E_R;
  reg DSIGN_E_R;
  output DREAD_E_R_C;
  reg DREAD_E_R_C;
  output DWRITE_E_R_C;
  reg DWRITE_E_R_C;
  output RDBDRIVER_R;
  reg RDBDRIVER_R;
  output SELC_M_0;
  wire SELC_M_0;
  output SELC_M_1;
  wire SELC_M_1;
  output SELC_M_2;
  wire SELC_M_2;
  output SELC_M_3;
  wire SELC_M_3;
  output REGCADDR_M_R_0;
  wire REGCADDR_M_R_0;
  output REGCADDR_M_R_1;
  wire REGCADDR_M_R_1;
  output REGCADDR_M_R_2;
  wire REGCADDR_M_R_2;
  output REGCADDR_M_R_3;
  wire REGCADDR_M_R_3;
  output REGCADDR_M_R_4;
  wire REGCADDR_M_R_4;
  output REGCWRITE_M_R;
  reg REGCWRITE_M_R;
  output REGAADDR_S_0;
  wire REGAADDR_S_0;
  output REGAADDR_S_1;
  wire REGAADDR_S_1;
  output REGAADDR_S_2;
  wire REGAADDR_S_2;
  output REGAADDR_S_3;
  wire REGAADDR_S_3;
  output REGAADDR_S_4;
  wire REGAADDR_S_4;
  output REGBADDR_S_0;
  wire REGBADDR_S_0;
  output REGBADDR_S_1;
  wire REGBADDR_S_1;
  output REGBADDR_S_2;
  wire REGBADDR_S_2;
  output REGBADDR_S_3;
  wire REGBADDR_S_3;
  output REGBADDR_S_4;
  wire REGBADDR_S_4;
  output RALU_HALT_E_R_0;
  wire RALU_HALT_E_R_0;
  output RALU_HALT_E_R_1;
  wire RALU_HALT_E_R_1;
  output RALU_HALT_E_R_2;
  wire RALU_HALT_E_R_2;
  input TMODE;
  wire TMODE;
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire _0103_;
  wire _0104_;
  wire _0105_;
  wire _0106_;
  wire _0107_;
  wire _0108_;
  wire _0109_;
  wire _0110_;
  wire _0111_;
  wire _0112_;
  wire _0113_;
  wire _0114_;
  wire _0115_;
  wire _0116_;
  wire _0117_;
  wire _0118_;
  wire _0119_;
  wire _0120_;
  wire _0121_;
  wire _0122_;
  wire _0123_;
  wire _0124_;
  wire _0125_;
  wire _0126_;
  wire _0127_;
  wire _0128_;
  wire _0129_;
  wire _0130_;
  wire _0131_;
  wire _0132_;
  wire _0133_;
  wire _0134_;
  wire _0135_;
  wire _0136_;
  wire _0137_;
  wire _0138_;
  wire _0139_;
  wire _0140_;
  wire _0141_;
  wire _0142_;
  wire _0143_;
  wire _0144_;
  wire _0145_;
  wire _0146_;
  wire _0147_;
  wire _0148_;
  wire _0149_;
  wire _0150_;
  wire _0151_;
  wire _0152_;
  wire _0153_;
  wire _0154_;
  wire _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire _0159_;
  wire _0160_;
  wire _0161_;
  wire _0162_;
  wire _0163_;
  wire _0164_;
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire _0196_;
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire _0230_;
  wire _0231_;
  wire _0232_;
  wire _0233_;
  wire _0234_;
  wire _0235_;
  wire _0236_;
  wire _0237_;
  wire _0238_;
  wire _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire _0477_;
  wire _0478_;
  wire _0479_;
  wire _0480_;
  wire _0481_;
  wire _0482_;
  wire _0483_;
  wire _0484_;
  wire _0485_;
  wire _0486_;
  wire _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire _0500_;
  wire _0501_;
  wire _0502_;
  wire _0503_;
  wire _0504_;
  wire _0505_;
  wire _0506_;
  wire _0507_;
  wire _0508_;
  wire _0509_;
  wire _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire _0515_;
  wire _0516_;
  wire _0517_;
  wire _0518_;
  wire _0519_;
  wire _0520_;
  wire _0521_;
  wire _0522_;
  wire _0523_;
  wire _0524_;
  wire _0525_;
  wire _0526_;
  wire _0527_;
  wire _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire _0533_;
  wire _0534_;
  wire _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire _0540_;
  wire _0541_;
  wire _0542_;
  wire _0543_;
  wire _0544_;
  wire _0545_;
  wire _0546_;
  wire _0547_;
  wire _0548_;
  wire _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire _0559_;
  wire _0560_;
  wire _0561_;
  wire _0562_;
  wire _0563_;
  wire _0564_;
  wire _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire _0575_;
  wire _0576_;
  wire _0577_;
  wire _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire _0616_;
  wire _0617_;
  wire _0618_;
  wire _0619_;
  wire _0620_;
  wire _0621_;
  wire _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire _0649_;
  wire _0650_;
  wire _0651_;
  wire _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire _0660_;
  wire _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire _0690_;
  wire _0691_;
  wire _0692_;
  wire _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire _0697_;
  wire _0698_;
  wire _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire _0864_;
  wire _0865_;
  wire _0866_;
  wire _0867_;
  wire _0868_;
  wire _0869_;
  wire _0870_;
  wire _0871_;
  wire _0872_;
  wire _0873_;
  wire _0874_;
  wire _0875_;
  wire _0876_;
  wire _0877_;
  wire _0878_;
  wire _0879_;
  wire _0880_;
  wire _0881_;
  wire _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire _0887_;
  wire _0888_;
  wire _0889_;
  wire _0890_;
  wire _0891_;
  wire _0892_;
  wire _0893_;
  wire _0894_;
  wire _0895_;
  wire _0896_;
  wire _0897_;
  wire _0898_;
  wire _0899_;
  wire _0900_;
  wire _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire _0906_;
  wire _0907_;
  wire _0908_;
  wire _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire _0930_;
  wire _0931_;
  wire _0932_;
  wire _0933_;
  wire _0934_;
  wire _0935_;
  wire _0936_;
  wire _0937_;
  wire _0938_;
  wire _0939_;
  wire _0940_;
  wire _0941_;
  wire _0942_;
  wire _0943_;
  wire _0944_;
  wire _0945_;
  wire _0946_;
  wire _0947_;
  wire _0948_;
  wire _0949_;
  wire _0950_;
  wire _0951_;
  wire _0952_;
  wire _0953_;
  wire _0954_;
  wire _0955_;
  wire _0956_;
  wire _0957_;
  wire _0958_;
  wire _0959_;
  wire _0960_;
  wire _0961_;
  wire _0962_;
  wire _0963_;
  wire _0964_;
  wire _0965_;
  wire _0966_;
  wire _0967_;
  wire _0968_;
  wire _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire _1063_;
  wire _1064_;
  wire _1065_;
  wire _1066_;
  wire _1067_;
  wire _1068_;
  wire _1069_;
  wire _1070_;
  wire _1071_;
  wire _1072_;
  wire _1073_;
  wire _1074_;
  wire _1075_;
  wire _1076_;
  wire _1077_;
  wire _1078_;
  wire _1079_;
  wire _1080_;
  wire _1081_;
  wire _1082_;
  wire _1083_;
  wire _1084_;
  wire _1085_;
  wire _1086_;
  wire _1087_;
  wire _1088_;
  wire _1089_;
  wire _1090_;
  wire _1091_;
  wire _1092_;
  wire _1093_;
  wire _1094_;
  wire _1095_;
  wire _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire _1109_;
  wire _1110_;
  wire _1111_;
  wire _1112_;
  wire _1113_;
  wire _1114_;
  wire _1115_;
  wire _1116_;
  wire _1117_;
  wire _1118_;
  wire _1119_;
  wire _1120_;
  wire _1121_;
  wire _1122_;
  wire _1123_;
  wire _1124_;
  wire _1125_;
  wire _1126_;
  wire _1127_;
  wire _1128_;
  wire _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire _1133_;
  wire _1134_;
  wire _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire _1231_;
  wire _1232_;
  wire _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire _1237_;
  wire _1238_;
  wire _1239_;
  wire _1240_;
  wire _1241_;
  wire _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire _1251_;
  wire _1252_;
  wire _1253_;
  wire _1254_;
  wire _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire _1259_;
  wire _1260_;
  wire _1261_;
  wire _1262_;
  wire _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire _1267_;
  wire _1268_;
  wire _1269_;
  wire _1270_;
  wire _1271_;
  wire _1272_;
  wire _1273_;
  wire _1274_;
  wire _1275_;
  wire _1276_;
  wire _1277_;
  wire _1278_;
  wire _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire _1284_;
  wire _1285_;
  wire _1286_;
  wire _1287_;
  wire _1288_;
  wire _1289_;
  wire _1290_;
  wire _1291_;
  wire _1292_;
  wire _1293_;
  wire _1294_;
  wire _1295_;
  wire _1296_;
  wire _1297_;
  wire _1298_;
  wire _1299_;
  wire _1300_;
  wire _1301_;
  wire _1302_;
  wire _1303_;
  wire _1304_;
  wire _1305_;
  wire _1306_;
  wire _1307_;
  wire _1308_;
  wire _1309_;
  wire _1310_;
  wire _1311_;
  wire _1312_;
  wire _1313_;
  wire _1314_;
  wire _1315_;
  wire _1316_;
  wire _1317_;
  wire _1318_;
  wire _1319_;
  wire _1320_;
  wire _1321_;
  wire _1322_;
  wire _1323_;
  wire _1324_;
  wire _1325_;
  wire _1326_;
  wire _1327_;
  wire _1328_;
  wire _1329_;
  wire _1330_;
  wire _1331_;
  wire _1332_;
  wire _1333_;
  wire _1334_;
  wire _1335_;
  wire _1336_;
  wire _1337_;
  wire _1338_;
  wire _1339_;
  wire _1340_;
  wire _1341_;
  wire _1342_;
  wire _1343_;
  wire _1344_;
  wire _1345_;
  wire _1346_;
  wire _1347_;
  wire _1348_;
  wire _1349_;
  wire _1350_;
  wire _1351_;
  wire _1352_;
  wire _1353_;
  wire _1354_;
  wire _1355_;
  wire _1356_;
  wire _1357_;
  wire _1358_;
  wire _1359_;
  wire _1360_;
  wire _1361_;
  wire _1362_;
  wire _1363_;
  wire _1364_;
  wire _1365_;
  wire _1366_;
  wire _1367_;
  wire _1368_;
  wire _1369_;
  wire _1370_;
  wire _1371_;
  wire _1372_;
  wire _1373_;
  wire _1374_;
  wire _1375_;
  wire _1376_;
  wire _1377_;
  wire _1378_;
  wire _1379_;
  wire _1380_;
  wire _1381_;
  wire _1382_;
  wire _1383_;
  wire _1384_;
  wire _1385_;
  wire _1386_;
  wire _1387_;
  wire _1388_;
  wire _1389_;
  wire _1390_;
  wire _1391_;
  wire _1392_;
  wire _1393_;
  wire _1394_;
  wire _1395_;
  wire _1396_;
  wire _1397_;
  wire _1398_;
  wire _1399_;
  wire _1400_;
  wire _1401_;
  wire _1402_;
  wire _1403_;
  wire _1404_;
  wire _1405_;
  wire _1406_;
  wire _1407_;
  wire _1408_;
  wire _1409_;
  wire _1410_;
  wire _1411_;
  wire _1412_;
  wire _1413_;
  wire _1414_;
  wire _1415_;
  wire _1416_;
  wire _1417_;
  wire _1418_;
  wire _1419_;
  wire _1420_;
  wire _1421_;
  wire _1422_;
  wire _1423_;
  wire _1424_;
  wire _1425_;
  wire _1426_;
  wire _1427_;
  wire _1428_;
  wire _1429_;
  wire _1430_;
  wire _1431_;
  wire _1432_;
  wire _1433_;
  wire _1434_;
  wire _1435_;
  wire _1436_;
  wire _1437_;
  wire _1438_;
  wire _1439_;
  wire _1440_;
  wire _1441_;
  wire _1442_;
  wire _1443_;
  wire _1444_;
  wire _1445_;
  wire _1446_;
  wire _1447_;
  wire _1448_;
  wire _1449_;
  wire _1450_;
  wire _1451_;
  wire _1452_;
  wire _1453_;
  wire _1454_;
  wire _1455_;
  wire _1456_;
  wire _1457_;
  wire _1458_;
  wire _1459_;
  wire _1460_;
  wire _1461_;
  wire _1462_;
  wire _1463_;
  wire _1464_;
  wire _1465_;
  wire _1466_;
  wire _1467_;
  wire _1468_;
  wire _1469_;
  wire _1470_;
  wire _1471_;
  wire _1472_;
  wire _1473_;
  wire _1474_;
  wire _1475_;
  wire _1476_;
  wire _1477_;
  wire _1478_;
  wire _1479_;
  wire _1480_;
  wire _1481_;
  wire _1482_;
  wire _1483_;
  wire _1484_;
  wire _1485_;
  wire _1486_;
  wire _1487_;
  wire _1488_;
  wire _1489_;
  wire _1490_;
  wire _1491_;
  wire _1492_;
  wire _1493_;
  wire _1494_;
  wire _1495_;
  wire _1496_;
  wire _1497_;
  wire _1498_;
  wire _1499_;
  wire _1500_;
  wire _1501_;
  wire _1502_;
  wire _1503_;
  wire _1504_;
  wire _1505_;
  wire _1506_;
  wire _1507_;
  wire _1508_;
  wire _1509_;
  wire _1510_;
  wire _1511_;
  wire _1512_;
  wire _1513_;
  wire _1514_;
  wire _1515_;
  wire _1516_;
  wire _1517_;
  wire _1518_;
  wire _1519_;
  wire _1520_;
  wire _1521_;
  wire _1522_;
  wire _1523_;
  wire _1524_;
  wire _1525_;
  wire _1526_;
  wire _1527_;
  wire _1528_;
  wire _1529_;
  wire _1530_;
  wire _1531_;
  wire _1532_;
  wire _1533_;
  wire _1534_;
  wire _1535_;
  wire _1536_;
  wire _1537_;
  wire _1538_;
  wire _1539_;
  wire _1540_;
  wire _1541_;
  wire _1542_;
  wire _1543_;
  wire _1544_;
  wire _1545_;
  wire _1546_;
  wire _1547_;
  wire _1548_;
  wire _1549_;
  wire _1550_;
  wire _1551_;
  wire _1552_;
  wire _1553_;
  wire _1554_;
  wire _1555_;
  wire _1556_;
  wire _1557_;
  wire _1558_;
  wire _1559_;
  wire _1560_;
  wire _1561_;
  wire _1562_;
  wire _1563_;
  wire _1564_;
  wire _1565_;
  wire _1566_;
  wire _1567_;
  wire _1568_;
  wire _1569_;
  wire _1570_;
  wire _1571_;
  wire _1572_;
  wire _1573_;
  wire _1574_;
  wire _1575_;
  wire _1576_;
  wire _1577_;
  wire _1578_;
  wire _1579_;
  wire _1580_;
  wire _1581_;
  wire _1582_;
  wire _1583_;
  wire _1584_;
  wire _1585_;
  wire _1586_;
  wire _1587_;
  wire _1588_;
  wire _1589_;
  wire _1590_;
  wire _1591_;
  wire _1592_;
  wire _1593_;
  wire _1594_;
  wire _1595_;
  wire _1596_;
  wire _1597_;
  wire _1598_;
  wire _1599_;
  wire _1600_;
  wire _1601_;
  wire _1602_;
  wire _1603_;
  wire _1604_;
  wire _1605_;
  wire _1606_;
  wire _1607_;
  wire _1608_;
  wire _1609_;
  wire _1610_;
  wire _1611_;
  wire _1612_;
  wire _1613_;
  wire _1614_;
  wire _1615_;
  wire _1616_;
  wire _1617_;
  wire _1618_;
  wire _1619_;
  wire _1620_;
  wire _1621_;
  wire _1622_;
  wire _1623_;
  wire _1624_;
  wire _1625_;
  wire _1626_;
  wire _1627_;
  wire _1628_;
  wire _1629_;
  wire _1630_;
  wire _1631_;
  wire _1632_;
  wire _1633_;
  wire _1634_;
  wire _1635_;
  wire _1636_;
  wire _1637_;
  wire _1638_;
  wire _1639_;
  wire _1640_;
  wire _1641_;
  wire _1642_;
  wire _1643_;
  wire _1644_;
  wire _1645_;
  wire _1646_;
  wire _1647_;
  wire _1648_;
  wire _1649_;
  wire _1650_;
  wire _1651_;
  wire _1652_;
  wire _1653_;
  wire _1654_;
  wire _1655_;
  wire _1656_;
  wire _1657_;
  wire _1658_;
  wire _1659_;
  wire _1660_;
  wire _1661_;
  wire _1662_;
  wire _1663_;
  wire _1664_;
  wire _1665_;
  wire _1666_;
  wire _1667_;
  wire _1668_;
  wire _1669_;
  wire _1670_;
  wire _1671_;
  wire _1672_;
  wire _1673_;
  wire _1674_;
  wire _1675_;
  wire _1676_;
  wire _1677_;
  wire _1678_;
  wire _1679_;
  wire _1680_;
  wire _1681_;
  wire _1682_;
  wire _1683_;
  wire _1684_;
  wire _1685_;
  wire _1686_;
  wire _1687_;
  wire _1688_;
  wire _1689_;
  wire _1690_;
  wire _1691_;
  wire _1692_;
  wire _1693_;
  wire _1694_;
  wire _1695_;
  wire _1696_;
  wire Aluop16_S_0;
  wire Aluop16_S_1;
  wire Aluop16_S_10;
  wire Aluop16_S_11;
  wire Aluop16_S_12;
  wire Aluop16_S_2;
  wire Aluop16_S_3;
  wire Aluop16_S_4;
  wire Aluop16_S_5;
  wire Aluop16_S_6;
  wire Aluop16_S_7;
  wire Aluop16_S_8;
  wire Aluop16_S_9;
  wire Aluop32_S_0;
  wire Aluop32_S_1;
  wire Aluop32_S_10;
  wire Aluop32_S_11;
  wire Aluop32_S_12;
  wire Aluop32_S_2;
  wire Aluop32_S_3;
  wire Aluop32_S_4;
  wire Aluop32_S_5;
  wire Aluop32_S_6;
  wire Aluop32_S_7;
  wire Aluop32_S_8;
  wire Aluop32_S_9;
  wire Dread16_E_P;
  wire Dread32_E_P;
  wire Dread_E_P;
  wire Dsign16_E_P;
  wire Dsign32_E_P;
  wire Dsign_E_P;
  wire Dwrite16_E_P;
  wire Dwrite32_E_P;
  wire Dwrite_E_P;
  wire Extend_E_R_0;
  wire Extend_E_R_1;
  wire Extend_E_R_10;
  wire Extend_E_R_11;
  wire Extend_E_R_2;
  wire Extend_E_R_3;
  wire Extend_E_R_4;
  wire Extend_E_R_5;
  wire Extend_E_R_6;
  wire Extend_E_R_7;
  wire Extend_E_R_8;
  wire Extend_E_R_9;
  reg Extendval_E_R;
  wire IMMED16_S_0;
  wire IMMED16_S_1;
  wire IMMED16_S_10;
  wire IMMED16_S_11;
  wire IMMED16_S_12;
  wire IMMED16_S_13;
  wire IMMED16_S_14;
  wire IMMED16_S_15;
  wire IMMED16_S_16;
  wire IMMED16_S_2;
  wire IMMED16_S_3;
  wire IMMED16_S_4;
  wire IMMED16_S_5;
  wire IMMED16_S_6;
  wire IMMED16_S_7;
  wire IMMED16_S_8;
  wire IMMED16_S_9;
  wire IMMED32_S_0;
  wire IMMED32_S_1;
  wire IMMED32_S_10;
  wire IMMED32_S_11;
  wire IMMED32_S_12;
  wire IMMED32_S_13;
  wire IMMED32_S_14;
  wire IMMED32_S_15;
  wire IMMED32_S_16;
  wire IMMED32_S_2;
  wire IMMED32_S_3;
  wire IMMED32_S_4;
  wire IMMED32_S_5;
  wire IMMED32_S_6;
  wire IMMED32_S_7;
  wire IMMED32_S_8;
  wire IMMED32_S_9;
  reg INIT_D3_R_N;
  reg INSTM32_S_R_N;
  reg JALval_E_R;
  wire M16R_S_0;
  wire M16R_S_1;
  wire M16R_S_2;
  wire M16R_S_3;
  wire M16R_S_4;
  wire M16_JREG_S_0;
  wire M16_JREG_S_1;
  wire M16_JREG_S_2;
  wire M16_JREG_S_3;
  wire M16_JREG_S_4;
  wire REGX_S_0;
  wire REGX_S_1;
  wire REGX_S_2;
  wire REGX_S_3;
  wire REGX_S_4;
  wire REGY_S_0;
  wire REGY_S_1;
  wire REGY_S_2;
  wire REGY_S_3;
  wire REGY_S_4;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire RRRWr_S_0;
  wire RRRWr_S_1;
  wire RRRWr_S_2;
  wire RRRWr_S_3;
  wire RRRWr_S_4;
  wire RdbDriver16_E_P;
  wire RdbDriver32_E_P;
  wire RdbDriver_E_P;
  reg RdbDriver_E_R;
  wire RegaAddr16_S_0;
  wire RegaAddr16_S_1;
  wire RegaAddr16_S_2;
  wire RegaAddr16_S_3;
  wire RegaAddr16_S_4;
  wire RegbAddr16_S_0;
  wire RegbAddr16_S_1;
  wire RegbAddr16_S_2;
  wire RegbAddr16_S_3;
  wire RegbAddr16_S_4;
  wire RegcAddr16_E_P_0;
  wire RegcAddr16_E_P_1;
  wire RegcAddr16_E_P_2;
  wire RegcAddr16_E_P_3;
  wire RegcAddr16_E_P_4;
  wire RegcAddr32_E_P_0;
  wire RegcAddr32_E_P_1;
  wire RegcAddr32_E_P_2;
  wire RegcAddr32_E_P_3;
  wire RegcAddr32_E_P_4;
  wire RegcAddr_E_P_0;
  wire RegcAddr_E_P_1;
  wire RegcAddr_E_P_2;
  wire RegcAddr_E_P_3;
  wire RegcAddr_E_P_4;
  wire RegcAddr_E_R_0;
  wire RegcAddr_E_R_1;
  wire RegcAddr_E_R_2;
  wire RegcAddr_E_R_3;
  wire RegcAddr_E_R_4;
  wire RegcAddr_W_R_0;
  wire RegcAddr_W_R_1;
  wire RegcAddr_W_R_2;
  wire RegcAddr_W_R_3;
  wire RegcAddr_W_R_4;
  wire RegcWrite16_E_P;
  wire RegcWrite32_E_P;
  wire RegcWrite_E_P;
  reg RegcWrite_E_R;
  reg RegcWrite_W_R;
  wire SaData_M_0;
  wire SaData_M_1;
  wire SaData_M_2;
  wire SaData_M_3;
  wire SaData_M_4;
  wire SaData_M_5;
  wire SaData_M_6;
  wire SaData_M_7;
  wire SaData_M_8;
  wire SbiData_M_0;
  wire SbiData_M_1;
  wire SbiData_M_2;
  wire SbiData_M_3;
  wire SbiData_M_4;
  wire SbiData_M_5;
  wire SbiData_M_6;
  wire SbiData_M_7;
  wire SbiData_M_8;
  wire SbrData_M_0;
  wire SbrData_M_1;
  wire SbrData_M_2;
  wire SbrData_M_3;
  wire SbrData_M_4;
  wire SbrData_M_5;
  wire SbrData_M_6;
  wire SbrData_M_7;
  wire SelAIimmed16_S;
  wire SelAIimmed32_S;
  wire SelAIimmed_S;
  wire SelApc_S;
  wire SelBIimmed16_S;
  wire SelBIimmed32_S;
  wire SelBIimmed_S;
  wire SelaALUR_S;
  wire SelaALU_S;
  wire SelaC_S;
  wire SelaDBUS_S;
  wire SelaZero16_S;
  wire SelaZero_S;
  wire Sela_E_R_0;
  wire Sela_E_R_1;
  wire Sela_E_R_2;
  wire Sela_E_R_3;
  wire Sela_E_R_4;
  wire Sela_E_R_5;
  wire Sela_E_R_6;
  wire Sela_E_R_7;
  wire Sela_E_R_8;
  wire SelbALUR_S;
  wire SelbALU_S;
  wire SelbC_S;
  wire SelbiDBUS_S;
  wire Selbi_E_R_0;
  wire Selbi_E_R_1;
  wire Selbi_E_R_2;
  wire Selbi_E_R_3;
  wire Selbi_E_R_4;
  wire Selbi_E_R_5;
  wire Selbi_E_R_6;
  wire Selbi_E_R_7;
  wire Selbi_E_R_8;
  wire SelbrDBUS_S;
  wire Selbr_E_R_0;
  wire Selbr_E_R_1;
  wire Selbr_E_R_2;
  wire Selbr_E_R_3;
  wire Selbr_E_R_4;
  wire Selbr_E_R_5;
  wire Selbr_E_R_6;
  wire Selbr_E_R_7;
  wire Selc16_E_P_0;
  wire Selc16_E_P_1;
  wire Selc16_E_P_2;
  wire Selc16_E_P_3;
  wire Selc32_E_P_0;
  wire Selc32_E_P_1;
  wire Selc32_E_P_2;
  wire Selc32_E_P_3;
  wire Selc_E_P_0;
  wire Selc_E_P_1;
  wire Selc_E_P_2;
  wire Selc_E_P_3;
  wire Selc_E_R_0;
  wire Selc_E_R_1;
  wire Selc_E_R_2;
  wire Selc_E_R_3;
  wire Width16_S_0;
  wire Width16_S_1;
  wire Width16_S_2;
  wire Width16_S_3;
  wire Width32_S_0;
  wire Width32_S_1;
  wire Width32_S_2;
  wire Width32_S_3;
  wire pSelc_M_R_0;
  wire pSelc_M_R_1;
  wire pSelc_M_R_2;
  wire pSelc_M_R_3;
  reg [11:0] \$auto$proc_rom.cc:155:do_switch$5091  [63:0];
  initial begin
    \$auto$proc_rom.cc:155:do_switch$5091 [0] = 12'h800;
    \$auto$proc_rom.cc:155:do_switch$5091 [1] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [2] = 12'h080;
    \$auto$proc_rom.cc:155:do_switch$5091 [3] = 12'h100;
    \$auto$proc_rom.cc:155:do_switch$5091 [4] = 12'h800;
    \$auto$proc_rom.cc:155:do_switch$5091 [5] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [6] = 12'h080;
    \$auto$proc_rom.cc:155:do_switch$5091 [7] = 12'h100;
    \$auto$proc_rom.cc:155:do_switch$5091 [8] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [9] = 12'h400;
    \$auto$proc_rom.cc:155:do_switch$5091 [10] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [11] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [12] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [13] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [14] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [15] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [16] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [17] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [18] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [19] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [20] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [21] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [22] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [23] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [24] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [25] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [26] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [27] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [28] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [29] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [30] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [31] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [32] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [33] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [34] = 12'h002;
    \$auto$proc_rom.cc:155:do_switch$5091 [35] = 12'h002;
    \$auto$proc_rom.cc:155:do_switch$5091 [36] = 12'h008;
    \$auto$proc_rom.cc:155:do_switch$5091 [37] = 12'h010;
    \$auto$proc_rom.cc:155:do_switch$5091 [38] = 12'h040;
    \$auto$proc_rom.cc:155:do_switch$5091 [39] = 12'h020;
    \$auto$proc_rom.cc:155:do_switch$5091 [40] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [41] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [42] = 12'h200;
    \$auto$proc_rom.cc:155:do_switch$5091 [43] = 12'h004;
    \$auto$proc_rom.cc:155:do_switch$5091 [44] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [45] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [46] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [47] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [48] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [49] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [50] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [51] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [52] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [53] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [54] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [55] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [56] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [57] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [58] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [59] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [60] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [61] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [62] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5091 [63] = 12'h001;
  end
  assign { _0383_, _0382_, _0391_, _0390_, _0389_, _0388_, _0387_, _0386_, _0385_, _0384_, _0381_, _0380_ } = \$auto$proc_rom.cc:155:do_switch$5091 [{ INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 }];
  reg [11:0] \$auto$proc_rom.cc:155:do_switch$5095  [15:0];
  initial begin
    \$auto$proc_rom.cc:155:do_switch$5095 [0] = 12'h400;
    \$auto$proc_rom.cc:155:do_switch$5095 [1] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5095 [2] = 12'h800;
    \$auto$proc_rom.cc:155:do_switch$5095 [3] = 12'h004;
    \$auto$proc_rom.cc:155:do_switch$5095 [4] = 12'h080;
    \$auto$proc_rom.cc:155:do_switch$5095 [5] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5095 [6] = 12'h100;
    \$auto$proc_rom.cc:155:do_switch$5095 [7] = 12'h200;
    \$auto$proc_rom.cc:155:do_switch$5095 [8] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5095 [9] = 12'h001;
    \$auto$proc_rom.cc:155:do_switch$5095 [10] = 12'h040;
    \$auto$proc_rom.cc:155:do_switch$5095 [11] = 12'h002;
    \$auto$proc_rom.cc:155:do_switch$5095 [12] = 12'h008;
    \$auto$proc_rom.cc:155:do_switch$5095 [13] = 12'h010;
    \$auto$proc_rom.cc:155:do_switch$5095 [14] = 12'h040;
    \$auto$proc_rom.cc:155:do_switch$5095 [15] = 12'h020;
  end
  assign { _0395_, _0394_, _0403_, _0402_, _0401_, _0400_, _0399_, _0398_, _0397_, _0396_, _0393_, _0392_ } = \$auto$proc_rom.cc:155:do_switch$5095 [{ INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 }];
  reg [0:0] \$auto$proc_rom.cc:155:do_switch$5099  [31:0];
  initial begin
    \$auto$proc_rom.cc:155:do_switch$5099 [0] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$5099 [1] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [2] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$5099 [3] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [4] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$5099 [5] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [6] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$5099 [7] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [8] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$5099 [9] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [10] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$5099 [11] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [12] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [13] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [14] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [15] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [16] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$5099 [17] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [18] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$5099 [19] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [20] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$5099 [21] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [22] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$5099 [23] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [24] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$5099 [25] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [26] = 1'h0;
    \$auto$proc_rom.cc:155:do_switch$5099 [27] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [28] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [29] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [30] = 1'h1;
    \$auto$proc_rom.cc:155:do_switch$5099 [31] = 1'h1;
  end
  assign _0404_ = \$auto$proc_rom.cc:155:do_switch$5099 [{ INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 }];
  assign _0367_ = _0431_ & INSTM32_S_R_N;
  assign _0368_ = _0367_ & _0468_;
  assign _0369_ = _0432_ & INSTM32_S_R_N;
  assign _0370_ = _0369_ & _0469_;
  assign _0371_ = _0370_ & _0470_;
  assign _0372_ = _0471_ & Dread_E_P;
  assign _0373_ = _0472_ & Dread_E_P;
  assign _0374_ = _0473_ & Dwrite_E_P;
  assign _0375_ = _0474_ & Dwrite_E_P;
  assign _0376_ = _0475_ & RegcWrite_E_R;
  assign _0377_ = _0476_ & RegcWrite_E_P;
  assign REGX_S_4 = _0477_ & _0478_;
  assign REGY_S_4 = _0479_ & _0480_;
  assign M16R_S_4 = _0481_ & _0482_;
  assign RRRWr_S_4 = _0483_ & _0484_;
  assign _0378_ = RegcWrite32_E_P & _0463_;
  assign _0379_ = RegcWrite16_E_P & _0464_;
  assign SelAIimmed32_S = _0438_ & _0439_;
  assign SelApc_S = INSTM32_S_R_N & _0460_;
  assign SelaZero_S = SelaZero16_S & INSTM32_S_R_N;
  assign SelaDBUS_S = _0446_ & DLOAD;
  assign SelaALU_S = _0447_ & RegcWrite_E_R;
  assign SelaALUR_S = _0448_ & REGCWRITE_M_R;
  assign SelaC_S = _0449_ & RegcWrite_W_R;
  assign SelbrDBUS_S = _0451_ & DLOAD;
  assign SelbiDBUS_S = _0452_ & DLOAD;
  assign SelbALU_S = _0453_ & RegcWrite_E_R;
  assign SelbALUR_S = _0454_ & REGCWRITE_M_R;
  assign SelbC_S = _0455_ & RegcWrite_W_R;
  assign _0405_ = ~ SelaDBUS_S;
  assign _0406_ = ~ SelaDBUS_S;
  assign _0407_ = ~ CLMI_RHOLD;
  assign _0408_ = ~ SelaDBUS_S;
  assign _0409_ = ~ CLMI_RHOLD;
  assign _0410_ = ~ SelaDBUS_S;
  assign _0411_ = ~ CLMI_RHOLD;
  assign _0412_ = ~ SelaZero_S;
  assign _0413_ = ~ SelAIimmed_S;
  assign _0414_ = ~ SelApc_S;
  assign _0415_ = _0413_ & _0414_;
  assign _0416_ = _0412_ & _0415_;
  assign _0417_ = _0462_ & _0416_;
  assign _0418_ = _0411_ & _0417_;
  assign _0419_ = _0410_ & _0418_;
  assign _0420_ = INIT_D3_R_N & _0419_;
  assign _0421_ = _0462_ & _0420_;
  assign _0422_ = _0409_ & _0421_;
  assign _0423_ = _0408_ & _0422_;
  assign _0424_ = INIT_D3_R_N & _0423_;
  assign _0425_ = _0407_ & _0424_;
  assign _0426_ = _0406_ & _0425_;
  assign _0427_ = INIT_D3_R_N & _0426_;
  assign _0428_ = _0405_ & _0427_;
  assign _0429_ = INIT_D3_R_N & _0428_;
  assign _0430_ = INIT_D3_R_N & _0429_;
  reg [8:0] _1758_;
  always @*
    if (!_0430_) _1758_ = { _0049_, _0048_, _0047_, _0046_, _0045_, _0044_, _0043_, _0042_, _0041_ };
  assign { SELA_S_8, SELA_S_7, SELA_S_6, SELA_S_5, SELA_S_4, SELA_S_3, SELA_S_2, SELA_S_1, SELA_S_0 } = _1758_;
  assign _0431_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2e;
  assign _0432_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign _0433_ = { INST_S_R_7, INST_S_R_6, INST_S_R_5 } == 3'h1;
  assign _0434_ = ! { INST_S_R_15, INST_S_R_14, INST_S_R_13, INST_S_R_12, INST_S_R_11 };
  assign _0435_ = ! { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 };
  assign _0436_ = ! { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 };
  assign _0437_ = { INST_S_R_7, INST_S_R_6, INST_S_R_5 } == 3'h2;
  assign _0438_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign _0439_ = ! { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2 };
  assign SelAIimmed16_S = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _0440_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h26;
  assign _0441_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _0442_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0443_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0d;
  assign _0444_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0e;
  assign _0445_ = ! { INST_S_R_4, INST_S_R_3, INST_S_R_2 };
  assign _0446_ = { Sela_E_R_8, Sela_E_R_7, Sela_E_R_6, Sela_E_R_5, Sela_E_R_4, Sela_E_R_3, Sela_E_R_2, Sela_E_R_1, Sela_E_R_0 } == 9'h004;
  assign _0447_ = { REGAADDR_S_4, REGAADDR_S_3, REGAADDR_S_2, REGAADDR_S_1, REGAADDR_S_0 } == { RegcAddr_E_R_4, RegcAddr_E_R_3, RegcAddr_E_R_2, RegcAddr_E_R_1, RegcAddr_E_R_0 };
  assign _0448_ = { REGAADDR_S_4, REGAADDR_S_3, REGAADDR_S_2, REGAADDR_S_1, REGAADDR_S_0 } == { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 };
  assign _0449_ = { REGAADDR_S_4, REGAADDR_S_3, REGAADDR_S_2, REGAADDR_S_1, REGAADDR_S_0 } == { RegcAddr_W_R_4, RegcAddr_W_R_3, RegcAddr_W_R_2, RegcAddr_W_R_1, RegcAddr_W_R_0 };
  assign _0450_ = { SELC_M_3, SELC_M_2, SELC_M_1, SELC_M_0 } == 4'h4;
  assign _0451_ = { Selbr_E_R_7, Selbr_E_R_6, Selbr_E_R_5, Selbr_E_R_4, Selbr_E_R_3, Selbr_E_R_2, Selbr_E_R_1, Selbr_E_R_0 } == 8'h04;
  assign _0452_ = { Selbi_E_R_8, Selbi_E_R_7, Selbi_E_R_6, Selbi_E_R_5, Selbi_E_R_4, Selbi_E_R_3, Selbi_E_R_2, Selbi_E_R_1, Selbi_E_R_0 } == 9'h004;
  assign _0453_ = { REGBADDR_S_4, REGBADDR_S_3, REGBADDR_S_2, REGBADDR_S_1, REGBADDR_S_0 } == { RegcAddr_E_R_4, RegcAddr_E_R_3, RegcAddr_E_R_2, RegcAddr_E_R_1, RegcAddr_E_R_0 };
  assign _0454_ = { REGBADDR_S_4, REGBADDR_S_3, REGBADDR_S_2, REGBADDR_S_1, REGBADDR_S_0 } == { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 };
  assign _0455_ = { REGBADDR_S_4, REGBADDR_S_3, REGBADDR_S_2, REGBADDR_S_1, REGBADDR_S_0 } == { RegcAddr_W_R_4, RegcAddr_W_R_3, RegcAddr_W_R_2, RegcAddr_W_R_1, RegcAddr_W_R_0 };
  assign _0456_ = { SELC_M_3, SELC_M_2, SELC_M_1, SELC_M_0 } == 4'h4;
  assign _0457_ = { SELC_M_3, SELC_M_2, SELC_M_1, SELC_M_0 } == 4'h4;
  assign _0458_ = _0465_ && _0466_;
  assign _0459_ = _0458_ && _0467_;
  assign _0460_ = _0440_ || _0441_;
  assign _0461_ = SelaZero_S || SelAIimmed_S;
  assign _0462_ = _0461_ || SelApc_S;
  assign _0463_ = | { RegcAddr32_E_P_4, RegcAddr32_E_P_3, RegcAddr32_E_P_2, RegcAddr32_E_P_1, RegcAddr32_E_P_0 };
  assign _0464_ = | { RegcAddr16_E_P_4, RegcAddr16_E_P_3, RegcAddr16_E_P_2, RegcAddr16_E_P_1, RegcAddr16_E_P_0 };
  assign _0465_ = | { INST_S_R_31, INST_S_R_30, INST_S_R_29 };
  assign _0466_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } != 6'h3c;
  assign _0467_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } != 6'h1c;
  assign _0468_ = ~ JALval_E_R;
  assign _0469_ = ~ CP0_XCPN_M_C1;
  assign _0470_ = ~ JALval_E_R;
  assign _0471_ = ~ CP0_XCPN_M_C1;
  assign _0472_ = ~ CP0_XCPN_M_C1;
  assign _0473_ = ~ CP0_XCPN_M_C1;
  assign _0474_ = ~ CP0_XCPN_M_C1;
  assign _0475_ = ~ CP0_XCPN_M_C1;
  assign _0476_ = ~ CP0_XCPN_M_C1;
  assign _0477_ = ~ INST_S_R_10;
  assign _0478_ = ~ INST_S_R_9;
  assign _0479_ = ~ INST_S_R_7;
  assign _0480_ = ~ INST_S_R_6;
  assign _0481_ = ~ INST_S_R_2;
  assign _0482_ = ~ INST_S_R_1;
  assign _0483_ = ~ INST_S_R_4;
  assign _0484_ = ~ INST_S_R_3;
  assign _0485_ = ~ _0434_;
  assign _0486_ = ~ _0435_;
  assign _0487_ = ~ _0436_;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  assign _0488_ = _0442_ | _0443_;
  assign _0489_ = _0488_ | _0444_;
  always @(posedge SYSCLK)
    INIT_D3_R_N <= _0018_;
  always @(posedge SYSCLK)
    INSTM32_S_R_N <= _0019_;
  reg [4:0] _1822_;
  always @(posedge SYSCLK)
    _1822_ <= { _0038_, _0037_, _0036_, _0035_, _0034_ };
  assign { RegcAddr_W_R_4, RegcAddr_W_R_3, RegcAddr_W_R_2, RegcAddr_W_R_1, RegcAddr_W_R_0 } = _1822_;
  always @(posedge SYSCLK)
    RegcWrite_W_R <= _0040_;
  reg [4:0] _1824_;
  always @(posedge SYSCLK)
    _1824_ <= { _0026_, _0025_, _0024_, _0023_, _0022_ };
  assign { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } = _1824_;
  always @(posedge SYSCLK)
    REGCWRITE_M_R <= _0027_;
  always @(posedge SYSCLK)
    DREAD_E_R <= _0000_;
  always @(posedge SYSCLK)
    DWRITE_E_R <= _0003_;
  always @(posedge SYSCLK)
    DSIGN_E_R <= _0002_;
  always @(posedge SYSCLK)
    DREAD_E_R_C <= _0001_;
  always @(posedge SYSCLK)
    DWRITE_E_R_C <= _0004_;
  always @(posedge SYSCLK)
    RDBDRIVER_R <= _0021_;
  reg [4:0] _1832_;
  always @(posedge SYSCLK)
    _1832_ <= { _0033_, _0032_, _0031_, _0030_, _0029_ };
  assign { RegcAddr_E_R_4, RegcAddr_E_R_3, RegcAddr_E_R_2, RegcAddr_E_R_1, RegcAddr_E_R_0 } = _1832_;
  always @(posedge SYSCLK)
    RegcWrite_E_R <= _0039_;
  always @(posedge SYSCLK)
    RdbDriver_E_R <= _0028_;
  reg [8:0] _1835_;
  always @(posedge SYSCLK)
    _1835_ <= { _0058_, _0057_, _0056_, _0055_, _0054_, _0053_, _0052_, _0051_, _0050_ };
  assign { Sela_E_R_8, Sela_E_R_7, Sela_E_R_6, Sela_E_R_5, Sela_E_R_4, Sela_E_R_3, Sela_E_R_2, Sela_E_R_1, Sela_E_R_0 } = _1835_;
  reg [7:0] _1836_;
  always @(posedge SYSCLK)
    _1836_ <= { _0075_, _0074_, _0073_, _0072_, _0071_, _0070_, _0069_, _0068_ };
  assign { Selbr_E_R_7, Selbr_E_R_6, Selbr_E_R_5, Selbr_E_R_4, Selbr_E_R_3, Selbr_E_R_2, Selbr_E_R_1, Selbr_E_R_0 } = _1836_;
  reg [8:0] _1837_;
  always @(posedge SYSCLK)
    _1837_ <= { _0067_, _0066_, _0065_, _0064_, _0063_, _0062_, _0061_, _0060_, _0059_ };
  assign { Selbi_E_R_8, Selbi_E_R_7, Selbi_E_R_6, Selbi_E_R_5, Selbi_E_R_4, Selbi_E_R_3, Selbi_E_R_2, Selbi_E_R_1, Selbi_E_R_0 } = _1837_;
  reg [3:0] _1838_;
  always @(posedge SYSCLK)
    _1838_ <= { _0079_, _0078_, _0077_, _0076_ };
  assign { Selc_E_R_3, Selc_E_R_2, Selc_E_R_1, Selc_E_R_0 } = _1838_;
  reg [3:0] _1839_;
  always @(posedge SYSCLK)
    _1839_ <= { _0083_, _0082_, _0081_, _0080_ };
  assign { pSelc_M_R_3, pSelc_M_R_2, pSelc_M_R_1, pSelc_M_R_0 } = _1839_;
  always @(posedge SYSCLK)
    JALval_E_R <= _0020_;
  reg [11:0] _1841_;
  always @(posedge SYSCLK)
    _1841_ <= { _0008_, _0007_, _0016_, _0015_, _0014_, _0013_, _0012_, _0011_, _0010_, _0009_, _0006_, _0005_ };
  assign { Extend_E_R_11, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, Extend_E_R_4, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0 } = _1841_;
  always @(posedge SYSCLK)
    Extendval_E_R <= _0017_;
  always @(posedge SYSCLK)
    RESET_X_R_N <= RESET_D1_R_N;
  assign _0018_ = RESET_D2_R_N ? 1'h1 : 1'h0;
  assign _0490_ = CLMI_RHOLD ? INSTM32_S_R_N : CP0_INSTM32_I_R_C1_N;
  assign _0019_ = RESET_D2_R_N ? _0490_ : 1'h0;
  assign _0491_ = RLShold ? RegcWrite_W_R : REGCWRITE_M_R;
  assign _0040_ = RESET_D2_R_N ? _0491_ : 1'h0;
  assign { _0496_, _0495_, _0494_, _0493_, _0492_ } = RLShold ? { RegcAddr_W_R_4, RegcAddr_W_R_3, RegcAddr_W_R_2, RegcAddr_W_R_1, RegcAddr_W_R_0 } : { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 };
  assign { _0038_, _0037_, _0036_, _0035_, _0034_ } = RESET_D2_R_N ? { _0496_, _0495_, _0494_, _0493_, _0492_ } : 5'h00;
  assign _0497_ = CLMI_RHOLD ? RdbDriver_E_R : RdbDriver_E_P;
  assign _0028_ = RESET_D2_R_N ? _0497_ : 1'h0;
  assign _0498_ = CLMI_RHOLD ? RegcWrite_E_R : _0377_;
  assign _0039_ = RESET_D2_R_N ? _0498_ : 1'h0;
  assign { _0503_, _0502_, _0501_, _0500_, _0499_ } = CLMI_RHOLD ? { RegcAddr_E_R_4, RegcAddr_E_R_3, RegcAddr_E_R_2, RegcAddr_E_R_1, RegcAddr_E_R_0 } : { RegcAddr_E_P_4, RegcAddr_E_P_3, RegcAddr_E_P_2, RegcAddr_E_P_1, RegcAddr_E_P_0 };
  assign { _0033_, _0032_, _0031_, _0030_, _0029_ } = RESET_D2_R_N ? { _0503_, _0502_, _0501_, _0500_, _0499_ } : 5'h00;
  assign _0504_ = CLMI_RHOLD ? RDBDRIVER_R : RdbDriver_E_R;
  assign _0021_ = RESET_D2_R_N ? _0504_ : 1'h0;
  assign _0505_ = CLMI_RHOLD ? DWRITE_E_R_C : _0374_;
  assign _0004_ = RESET_D2_R_N ? _0505_ : 1'h0;
  assign _0506_ = CLMI_RHOLD ? DREAD_E_R_C : _0372_;
  assign _0001_ = RESET_D2_R_N ? _0506_ : 1'h0;
  assign _0507_ = CLMI_RHOLD ? DSIGN_E_R : Dsign_E_P;
  assign _0002_ = RESET_D2_R_N ? _0507_ : 1'h0;
  assign _0508_ = CLMI_RHOLD ? DWRITE_E_R : _0375_;
  assign _0003_ = RESET_D2_R_N ? _0508_ : 1'h0;
  assign _0509_ = CLMI_RHOLD ? DREAD_E_R : _0373_;
  assign _0000_ = RESET_D2_R_N ? _0509_ : 1'h0;
  assign _0510_ = CLMI_RHOLD ? REGCWRITE_M_R : _0376_;
  assign _0027_ = RESET_D2_R_N ? _0510_ : 1'h0;
  assign { _0515_, _0514_, _0513_, _0512_, _0511_ } = CLMI_RHOLD ? { REGCADDR_M_R_4, REGCADDR_M_R_3, REGCADDR_M_R_2, REGCADDR_M_R_1, REGCADDR_M_R_0 } : { RegcAddr_E_R_4, RegcAddr_E_R_3, RegcAddr_E_R_2, RegcAddr_E_R_1, RegcAddr_E_R_0 };
  assign { _0026_, _0025_, _0024_, _0023_, _0022_ } = RESET_D2_R_N ? { _0515_, _0514_, _0513_, _0512_, _0511_ } : 5'h00;
  assign { _0519_, _0518_, _0517_, _0516_ } = CLMI_RHOLD ? { pSelc_M_R_3, pSelc_M_R_2, pSelc_M_R_1, pSelc_M_R_0 } : { Selc_E_R_3, Selc_E_R_2, Selc_E_R_1, Selc_E_R_0 };
  assign { _0083_, _0082_, _0081_, _0080_ } = RESET_D2_R_N ? { _0519_, _0518_, _0517_, _0516_ } : 4'h8;
  assign { _0523_, _0522_, _0521_, _0520_ } = CLMI_RHOLD ? { Selc_E_R_3, Selc_E_R_2, Selc_E_R_1, Selc_E_R_0 } : { Selc_E_P_3, Selc_E_P_2, Selc_E_P_1, Selc_E_P_0 };
  assign { _0079_, _0078_, _0077_, _0076_ } = RESET_D2_R_N ? { _0523_, _0522_, _0521_, _0520_ } : 4'h8;
  assign { _0532_, _0531_, _0530_, _0529_, _0528_, _0527_, _0526_, _0525_, _0524_ } = CLMI_RHOLD ? { Selbi_E_R_8, Selbi_E_R_7, Selbi_E_R_6, Selbi_E_R_5, Selbi_E_R_4, Selbi_E_R_3, Selbi_E_R_2, Selbi_E_R_1, Selbi_E_R_0 } : { SELBI_S_8, SELBI_S_7, SELBI_S_6, SELBI_S_5, SELBI_S_4, SELBI_S_3, SELBI_S_2, SELBI_S_1, SELBI_S_0 };
  assign { _0067_, _0066_, _0065_, _0064_, _0063_, _0062_, _0061_, _0060_, _0059_ } = RESET_D2_R_N ? { _0532_, _0531_, _0530_, _0529_, _0528_, _0527_, _0526_, _0525_, _0524_ } : 9'h001;
  assign { _0540_, _0539_, _0538_, _0537_, _0536_, _0535_, _0534_, _0533_ } = CLMI_RHOLD ? { Selbr_E_R_7, Selbr_E_R_6, Selbr_E_R_5, Selbr_E_R_4, Selbr_E_R_3, Selbr_E_R_2, Selbr_E_R_1, Selbr_E_R_0 } : { SELBR_S_7, SELBR_S_6, SELBR_S_5, SELBR_S_4, SELBR_S_3, SELBR_S_2, SELBR_S_1, SELBR_S_0 };
  assign { _0075_, _0074_, _0073_, _0072_, _0071_, _0070_, _0069_, _0068_ } = RESET_D2_R_N ? { _0540_, _0539_, _0538_, _0537_, _0536_, _0535_, _0534_, _0533_ } : 8'h01;
  assign { _0549_, _0548_, _0547_, _0546_, _0545_, _0544_, _0543_, _0542_, _0541_ } = CLMI_RHOLD ? { Sela_E_R_8, Sela_E_R_7, Sela_E_R_6, Sela_E_R_5, Sela_E_R_4, Sela_E_R_3, Sela_E_R_2, Sela_E_R_1, Sela_E_R_0 } : { SELA_S_8, SELA_S_7, SELA_S_6, SELA_S_5, SELA_S_4, SELA_S_3, SELA_S_2, SELA_S_1, SELA_S_0 };
  assign { _0058_, _0057_, _0056_, _0055_, _0054_, _0053_, _0052_, _0051_, _0050_ } = RESET_D2_R_N ? { _0549_, _0548_, _0547_, _0546_, _0545_, _0544_, _0543_, _0542_, _0541_ } : 9'h040;
  assign _0550_ = CLMI_RHOLD ? Extendval_E_R : _0368_;
  assign _0017_ = RESET_D2_R_N ? _0550_ : 1'h0;
  assign { _0554_, _0553_, _0562_, _0561_, _0560_, _0559_, _0558_, _0557_, _0556_, _0555_, _0552_, _0551_ } = CLMI_RHOLD ? { Extend_E_R_11, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, Extend_E_R_4, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0 } : { INST_S_R_11, INST_S_R_10, INST_S_R_9, INST_S_R_8, INST_S_R_7, INST_S_R_6, INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign { _0008_, _0007_, _0016_, _0015_, _0014_, _0013_, _0012_, _0011_, _0010_, _0009_, _0006_, _0005_ } = RESET_D2_R_N ? { _0554_, _0553_, _0562_, _0561_, _0560_, _0559_, _0558_, _0557_, _0556_, _0555_, _0552_, _0551_ } : 12'h000;
  assign _0563_ = CLMI_RHOLD ? JALval_E_R : _0371_;
  assign _0020_ = RESET_D2_R_N ? _0563_ : 1'h0;
  function [0:0] _1889_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1889_ = b[0:0];
      3'b?1?:
        _1889_ = b[1:1];
      3'b1??:
        _1889_ = b[2:2];
      default:
        _1889_ = a;
    endcase
  endfunction
  assign Width16_S_2 = _1889_(1'h0, { 2'h3, _0190_ }, { _0571_, _0567_, _0564_ });
  assign _0564_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  assign _0567_ = | { _0566_, _0565_ };
  assign _0565_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h2b;
  assign _0566_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h2a;
  assign _0571_ = | { _0570_, _0569_, _0568_ };
  assign _0568_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h23;
  assign _0569_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h26;
  assign _0570_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h22;
  assign _0572_ = _0573_ ? 1'h1 : 1'h0;
  assign _0573_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h2;
  assign _0112_ = _0574_ ? _0572_ : 1'hx;
  assign _0574_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  assign _0108_ = _0575_ ? 1'h0 : 1'hx;
  assign _0575_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  assign { _0185_, _0184_, _0183_, _0182_ } = _0576_ ? 4'h8 : 4'hx;
  assign _0576_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  assign _0110_ = _0577_ ? 1'h0 : 1'hx;
  assign _0577_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  assign _0578_ = _0579_ ? 1'h1 : 1'h0;
  assign _0579_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h2;
  assign _0190_ = _0580_ ? _0578_ : 1'hx;
  assign _0580_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  assign _0581_ = _0582_ ? 1'h0 : 1'h1;
  assign _0582_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h2;
  assign _0191_ = _0583_ ? _0581_ : 1'hx;
  assign _0583_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  function [0:0] _1916_;
    input [0:0] a;
    input [8:0] b;
    input [8:0] s;
    casez (s) // synopsys parallel_case
      9'b????????1:
        _1916_ = b[0:0];
      9'b???????1?:
        _1916_ = b[1:1];
      9'b??????1??:
        _1916_ = b[2:2];
      9'b?????1???:
        _1916_ = b[3:3];
      9'b????1????:
        _1916_ = b[4:4];
      9'b???1?????:
        _1916_ = b[5:5];
      9'b??1??????:
        _1916_ = b[6:6];
      9'b?1???????:
        _1916_ = b[7:7];
      9'b1????????:
        _1916_ = b[8:8];
      default:
        _1916_ = a;
    endcase
  endfunction
  assign Width16_S_3 = _1916_(1'h1, { 8'h00, _0191_ }, { _0597_, _0596_, _0595_, _0594_, _0593_, _0589_, _0588_, _0587_, _0584_ });
  assign _0584_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  assign _0587_ = | { _0586_, _0585_ };
  assign _0585_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h2b;
  assign _0586_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h2a;
  assign _0588_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h29;
  assign _0589_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h28;
  assign _0593_ = | { _0592_, _0591_, _0590_ };
  assign _0590_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h23;
  assign _0591_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h26;
  assign _0592_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h22;
  assign _0594_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h25;
  assign _0595_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h21;
  assign _0596_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h24;
  assign _0597_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h20;
  function [0:0] _1931_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1931_ = b[0:0];
      3'b?1?:
        _1931_ = b[1:1];
      3'b1??:
        _1931_ = b[2:2];
      default:
        _1931_ = a;
    endcase
  endfunction
  assign Width16_S_1 = _1931_(1'h0, 3'h7, { _0600_, _0599_, _0598_ });
  assign _0598_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h29;
  assign _0599_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h25;
  assign _0600_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h21;
  function [0:0] _1935_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1935_ = b[0:0];
      3'b?1?:
        _1935_ = b[1:1];
      3'b1??:
        _1935_ = b[2:2];
      default:
        _1935_ = a;
    endcase
  endfunction
  assign Width16_S_0 = _1935_(1'h0, 3'h7, { _0603_, _0602_, _0601_ });
  assign _0601_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h28;
  assign _0602_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h24;
  assign _0603_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h20;
  function [0:0] _1939_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _1939_ = b[0:0];
      4'b??1?:
        _1939_ = b[1:1];
      4'b?1??:
        _1939_ = b[2:2];
      4'b1???:
        _1939_ = b[3:3];
      default:
        _1939_ = a;
    endcase
  endfunction
  assign Dwrite16_E_P = _1939_(1'h0, { 3'h7, _0112_ }, { _0609_, _0608_, _0607_, _0604_ });
  assign _0604_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  assign _0607_ = | { _0606_, _0605_ };
  assign _0605_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h2b;
  assign _0606_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h2a;
  assign _0608_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h29;
  assign _0609_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h28;
  function [0:0] _1946_;
    input [0:0] a;
    input [5:0] b;
    input [5:0] s;
    casez (s) // synopsys parallel_case
      6'b?????1:
        _1946_ = b[0:0];
      6'b????1?:
        _1946_ = b[1:1];
      6'b???1??:
        _1946_ = b[2:2];
      6'b??1???:
        _1946_ = b[3:3];
      6'b?1????:
        _1946_ = b[4:4];
      6'b1?????:
        _1946_ = b[5:5];
      default:
        _1946_ = a;
    endcase
  endfunction
  assign Dread16_E_P = _1946_(1'h0, { 5'h1f, _0108_ }, { _0618_, _0617_, _0616_, _0615_, _0614_, _0610_ });
  assign _0610_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  assign _0614_ = | { _0613_, _0612_, _0611_ };
  assign _0611_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h23;
  assign _0612_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h26;
  assign _0613_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h22;
  assign _0615_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h25;
  assign _0616_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h21;
  assign _0617_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h24;
  assign _0618_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h20;
  function [3:0] _1956_;
    input [3:0] a;
    input [23:0] b;
    input [5:0] s;
    casez (s) // synopsys parallel_case
      6'b?????1:
        _1956_ = b[3:0];
      6'b????1?:
        _1956_ = b[7:4];
      6'b???1??:
        _1956_ = b[11:8];
      6'b??1???:
        _1956_ = b[15:12];
      6'b?1????:
        _1956_ = b[19:16];
      6'b1?????:
        _1956_ = b[23:20];
      default:
        _1956_ = a;
    endcase
  endfunction
  assign { Selc16_E_P_3, Selc16_E_P_2, Selc16_E_P_1, Selc16_E_P_0 } = _1956_(4'h8, { 20'h44444, _0185_, _0184_, _0183_, _0182_ }, { _0627_, _0626_, _0625_, _0624_, _0623_, _0619_ });
  assign _0619_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  assign _0623_ = | { _0622_, _0621_, _0620_ };
  assign _0620_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h23;
  assign _0621_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h26;
  assign _0622_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h22;
  assign _0624_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h25;
  assign _0625_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h21;
  assign _0626_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h24;
  assign _0627_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h20;
  function [0:0] _1966_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _1966_ = b[0:0];
      3'b?1?:
        _1966_ = b[1:1];
      3'b1??:
        _1966_ = b[2:2];
      default:
        _1966_ = a;
    endcase
  endfunction
  assign Dsign16_E_P = _1966_(1'h0, { 2'h3, _0110_ }, { _0630_, _0629_, _0628_ });
  assign _0628_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  assign _0629_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h21;
  assign _0630_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h20;
  function [0:0] _1970_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _1970_ = b[0:0];
      4'b??1?:
        _1970_ = b[1:1];
      4'b?1??:
        _1970_ = b[2:2];
      4'b1???:
        _1970_ = b[3:3];
      default:
        _1970_ = a;
    endcase
  endfunction
  assign RdbDriver16_E_P = _1970_(1'h0, { 3'h7, _0131_ }, { _0636_, _0635_, _0634_, _0631_ });
  assign _0631_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  assign _0634_ = | { _0633_, _0632_ };
  assign _0632_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h2b;
  assign _0633_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h2a;
  assign _0635_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h29;
  assign _0636_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h28;
  assign _0637_ = _0638_ ? 1'h1 : 1'h0;
  assign _0638_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h2;
  assign _0131_ = _0639_ ? _0637_ : 1'hx;
  assign _0639_ = { JALval_E_R, INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 7'h0c;
  function [0:0] _1981_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _1981_ = b[0:0];
      4'b??1?:
        _1981_ = b[1:1];
      4'b?1??:
        _1981_ = b[2:2];
      4'b1???:
        _1981_ = b[3:3];
      default:
        _1981_ = a;
    endcase
  endfunction
  assign Width32_S_2 = _1981_(1'h0, 4'hf, { _0649_, _0648_, _0644_, _0643_ });
  assign _0643_ = | { _0642_, _0641_, _0640_ };
  assign _0640_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h39;
  assign _0641_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3a;
  assign _0642_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3b;
  assign _0644_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2b;
  assign _0648_ = | { _0647_, _0646_, _0645_ };
  assign _0645_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h31;
  assign _0646_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h32;
  assign _0647_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h33;
  assign _0649_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h23;
  function [0:0] _1992_;
    input [0:0] a;
    input [10:0] b;
    input [10:0] s;
    casez (s) // synopsys parallel_case
      11'b??????????1:
        _1992_ = b[0:0];
      11'b?????????1?:
        _1992_ = b[1:1];
      11'b????????1??:
        _1992_ = b[2:2];
      11'b???????1???:
        _1992_ = b[3:3];
      11'b??????1????:
        _1992_ = b[4:4];
      11'b?????1?????:
        _1992_ = b[5:5];
      11'b????1??????:
        _1992_ = b[6:6];
      11'b???1???????:
        _1992_ = b[7:7];
      11'b??1????????:
        _1992_ = b[8:8];
      11'b?1?????????:
        _1992_ = b[9:9];
      11'b1??????????:
        _1992_ = b[10:10];
      default:
        _1992_ = a;
    endcase
  endfunction
  assign Width32_S_3 = _1992_(1'h1, { _0192_, 10'h000 }, { _0670_, _0665_, _0664_, _0663_, _0662_, _0661_, _0660_, _0656_, _0655_, _0654_, _0653_ });
  assign _0653_ = | { _0652_, _0651_, _0650_ };
  assign _0650_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h39;
  assign _0651_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3a;
  assign _0652_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3b;
  assign _0654_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2b;
  assign _0655_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h29;
  assign _0656_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h28;
  assign _0660_ = | { _0659_, _0658_, _0657_ };
  assign _0657_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h31;
  assign _0658_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h32;
  assign _0659_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h33;
  assign _0661_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h23;
  assign _0662_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h25;
  assign _0663_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h21;
  assign _0664_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h24;
  assign _0665_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h20;
  assign _0670_ = | { _0669_, _0668_, _0667_, _0666_ };
  assign _0666_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0667_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0668_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0669_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  function [0:0] _2014_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2014_ = b[0:0];
      3'b?1?:
        _2014_ = b[1:1];
      3'b1??:
        _2014_ = b[2:2];
      default:
        _2014_ = a;
    endcase
  endfunction
  assign Width32_S_1 = _2014_(1'h0, 3'h7, { _0673_, _0672_, _0671_ });
  assign _0671_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h29;
  assign _0672_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h25;
  assign _0673_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h21;
  assign _0113_ = _0678_ ? 1'h0 : 1'hx;
  assign _0678_ = | { _0677_, _0676_, _0675_, _0674_ };
  assign _0674_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0675_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0676_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0677_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign _0109_ = _0683_ ? 1'h0 : 1'hx;
  assign _0683_ = | { _0682_, _0681_, _0680_, _0679_ };
  assign _0679_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0680_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0681_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0682_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign { _0687_, _0686_, _0685_, _0684_ } = _0690_ ? 4'h4 : 4'h8;
  assign _0690_ = | { _0689_, _0688_ };
  assign _0688_ = ! { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 };
  assign _0689_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h02;
  assign { _0189_, _0188_, _0187_, _0186_ } = _0695_ ? { _0687_, _0686_, _0685_, _0684_ } : 4'hx;
  assign _0695_ = | { _0694_, _0693_, _0692_, _0691_ };
  assign _0691_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0692_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0693_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0694_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign _0111_ = _0700_ ? 1'h0 : 1'hx;
  assign _0700_ = | { _0699_, _0698_, _0697_, _0696_ };
  assign _0696_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0697_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0698_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0699_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign _0192_ = _0705_ ? 1'h1 : 1'hx;
  assign _0705_ = | { _0704_, _0703_, _0702_, _0701_ };
  assign _0701_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0702_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0703_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0704_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  function [0:0] _2052_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _2052_ = b[0:0];
      4'b??1?:
        _2052_ = b[1:1];
      4'b?1??:
        _2052_ = b[2:2];
      4'b1???:
        _2052_ = b[3:3];
      default:
        _2052_ = a;
    endcase
  endfunction
  assign RdbDriver32_E_P = _2052_(1'h0, { _0132_, 3'h7 }, { _0713_, _0708_, _0707_, _0706_ });
  assign _0706_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2b;
  assign _0707_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h29;
  assign _0708_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h28;
  assign _0713_ = | { _0712_, _0711_, _0710_, _0709_ };
  assign _0709_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0710_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0711_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0712_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  function [0:0] _2061_;
    input [0:0] a;
    input [4:0] b;
    input [4:0] s;
    casez (s) // synopsys parallel_case
      5'b????1:
        _2061_ = b[0:0];
      5'b???1?:
        _2061_ = b[1:1];
      5'b??1??:
        _2061_ = b[2:2];
      5'b?1???:
        _2061_ = b[3:3];
      5'b1????:
        _2061_ = b[4:4];
      default:
        _2061_ = a;
    endcase
  endfunction
  assign Dwrite32_E_P = _2061_(1'h0, { _0113_, 4'hf }, { _0725_, _0720_, _0719_, _0718_, _0717_ });
  assign _0717_ = | { _0716_, _0715_, _0714_ };
  assign _0714_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h39;
  assign _0715_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3a;
  assign _0716_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3b;
  assign _0718_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2b;
  assign _0719_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h29;
  assign _0720_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h28;
  assign _0725_ = | { _0724_, _0723_, _0722_, _0721_ };
  assign _0721_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0722_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0723_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0724_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  function [0:0] _2074_;
    input [0:0] a;
    input [6:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        _2074_ = b[0:0];
      7'b?????1?:
        _2074_ = b[1:1];
      7'b????1??:
        _2074_ = b[2:2];
      7'b???1???:
        _2074_ = b[3:3];
      7'b??1????:
        _2074_ = b[4:4];
      7'b?1?????:
        _2074_ = b[5:5];
      7'b1??????:
        _2074_ = b[6:6];
      default:
        _2074_ = a;
    endcase
  endfunction
  assign Dread32_E_P = _2074_(1'h0, { _0109_, 6'h3f }, { _0739_, _0734_, _0733_, _0732_, _0731_, _0730_, _0729_ });
  assign _0729_ = | { _0728_, _0727_, _0726_ };
  assign _0726_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h31;
  assign _0727_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h32;
  assign _0728_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h33;
  assign _0730_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h23;
  assign _0731_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h25;
  assign _0732_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h21;
  assign _0733_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h24;
  assign _0734_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h20;
  assign _0739_ = | { _0738_, _0737_, _0736_, _0735_ };
  assign _0735_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0736_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0737_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0738_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  function [3:0] _2089_;
    input [3:0] a;
    input [23:0] b;
    input [5:0] s;
    casez (s) // synopsys parallel_case
      6'b?????1:
        _2089_ = b[3:0];
      6'b????1?:
        _2089_ = b[7:4];
      6'b???1??:
        _2089_ = b[11:8];
      6'b??1???:
        _2089_ = b[15:12];
      6'b?1????:
        _2089_ = b[19:16];
      6'b1?????:
        _2089_ = b[23:20];
      default:
        _2089_ = a;
    endcase
  endfunction
  assign { Selc32_E_P_3, Selc32_E_P_2, Selc32_E_P_1, Selc32_E_P_0 } = _2089_(4'h8, { _0189_, _0188_, _0187_, _0186_, 20'h44444 }, { _0749_, _0744_, _0743_, _0742_, _0741_, _0740_ });
  assign _0740_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h23;
  assign _0741_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h25;
  assign _0742_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h21;
  assign _0743_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h24;
  assign _0744_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h20;
  assign _0749_ = | { _0748_, _0747_, _0746_, _0745_ };
  assign _0745_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0746_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0747_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0748_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  function [0:0] _2100_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2100_ = b[0:0];
      3'b?1?:
        _2100_ = b[1:1];
      3'b1??:
        _2100_ = b[2:2];
      default:
        _2100_ = a;
    endcase
  endfunction
  assign Dsign32_E_P = _2100_(1'h0, { _0111_, 2'h3 }, { _0756_, _0751_, _0750_ });
  assign _0750_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h21;
  assign _0751_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h20;
  assign _0756_ = | { _0755_, _0754_, _0753_, _0752_ };
  assign _0752_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0753_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0754_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0755_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  function [0:0] _2108_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2108_ = b[0:0];
      3'b?1?:
        _2108_ = b[1:1];
      3'b1??:
        _2108_ = b[2:2];
      default:
        _2108_ = a;
    endcase
  endfunction
  assign Width32_S_0 = _2108_(1'h0, 3'h7, { _0759_, _0758_, _0757_ });
  assign _0757_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h28;
  assign _0758_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h24;
  assign _0759_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h20;
  assign _0760_ = _0763_ ? 1'h1 : 1'h0;
  assign _0763_ = | { _0762_, _0761_ };
  assign _0761_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h04;
  assign _0762_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h06;
  assign _0132_ = _0768_ ? _0760_ : 1'hx;
  assign _0768_ = | { _0767_, _0766_, _0765_, _0764_ };
  assign _0764_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _0765_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _0766_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _0767_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign Aluop16_S_12 = JALval_E_R ? 1'h1 : _0097_;
  assign { Aluop16_S_11, Aluop16_S_10, Aluop16_S_9, Aluop16_S_8, Aluop16_S_7, Aluop16_S_6, Aluop16_S_5, Aluop16_S_4, Aluop16_S_3, Aluop16_S_2, Aluop16_S_1, Aluop16_S_0 } = JALval_E_R ? 12'h000 : { _0096_, 1'h0, _0095_, _0094_, _0093_, _0092_, _0091_, _0090_, _0089_, _0088_, _0087_, _0086_ };
  assign _0097_ = _0769_ ? _0310_ : 1'h0;
  assign _0769_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0770_ = _0771_ ? 1'h0 : 1'h1;
  assign _0771_ = { INST_S_R_1, INST_S_R_0 } == 2'h3;
  assign _0084_ = _0772_ ? _0770_ : 1'hx;
  assign _0772_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2c;
  assign _0773_ = _0774_ ? 1'h1 : 1'h0;
  assign _0774_ = { INST_S_R_1, INST_S_R_0 } == 2'h3;
  assign _0085_ = _0775_ ? _0773_ : 1'hx;
  assign _0775_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2c;
  function [0:0] _2134_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2134_ = b[0:0];
      2'b1?:
        _2134_ = b[1:1];
      default:
        _2134_ = a;
    endcase
  endfunction
  assign _0776_ = _2134_(1'h0, 2'h3, { _0778_, _0777_ });
  assign _0777_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h5;
  assign _0778_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h7;
  assign _0356_ = _0779_ ? _0776_ : 1'hx;
  assign _0779_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  function [0:0] _2139_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _2139_ = b[0:0];
      4'b??1?:
        _2139_ = b[1:1];
      4'b?1??:
        _2139_ = b[2:2];
      4'b1???:
        _2139_ = b[3:3];
      default:
        _2139_ = a;
    endcase
  endfunction
  assign _0780_ = _2139_(1'h1, 4'h0, { _0784_, _0783_, _0782_, _0781_ });
  assign _0781_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h5;
  assign _0782_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h7;
  assign _0783_ = ! { INST_S_R_10, INST_S_R_9, INST_S_R_8 };
  assign _0784_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h1;
  assign _0337_ = _0785_ ? _0780_ : 1'hx;
  assign _0785_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  function [2:0] _2146_;
    input [2:0] a;
    input [5:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2146_ = b[2:0];
      2'b1?:
        _2146_ = b[5:3];
      default:
        _2146_ = a;
    endcase
  endfunction
  assign { _0095_, _0094_, _0093_ } = _2146_(3'h0, { _0241_, _0240_, _0239_, _0280_, _0279_, _0278_ }, { _0787_, _0786_ });
  assign _0786_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0787_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  function [0:0] _2149_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _2149_ = b[0:0];
      4'b??1?:
        _2149_ = b[1:1];
      4'b?1??:
        _2149_ = b[2:2];
      4'b1???:
        _2149_ = b[3:3];
      default:
        _2149_ = a;
    endcase
  endfunction
  assign _0092_ = _2149_(1'h0, { 2'h3, _0277_, _0366_ }, { _0793_, _0792_, _0789_, _0788_ });
  assign _0788_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0789_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0792_ = | { _0791_, _0790_ };
  assign _0790_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign _0791_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign _0793_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0e;
  assign _0794_ = _0795_ ? 1'h1 : 1'h0;
  assign _0795_ = { INST_S_R_1, INST_S_R_0 } == 2'h2;
  assign _0240_ = _0796_ ? _0794_ : 1'hx;
  assign _0796_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _0797_ = _0798_ ? 1'h1 : 1'h0;
  assign _0798_ = ! { INST_S_R_1, INST_S_R_0 };
  assign _0239_ = _0799_ ? _0797_ : 1'hx;
  assign _0799_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  function [0:0] _2164_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2164_ = b[0:0];
      3'b?1?:
        _2164_ = b[1:1];
      3'b1??:
        _2164_ = b[2:2];
      default:
        _2164_ = a;
    endcase
  endfunction
  assign _0800_ = _2164_(1'h1, 3'h0, { _0803_, _0802_, _0801_ });
  assign _0801_ = { INST_S_R_1, INST_S_R_0 } == 2'h2;
  assign _0802_ = ! { INST_S_R_1, INST_S_R_0 };
  assign _0803_ = { INST_S_R_1, INST_S_R_0 } == 2'h3;
  assign _0193_ = _0804_ ? _0800_ : 1'hx;
  assign _0804_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _0091_ = _0805_ ? _0276_ : 1'h0;
  assign _0805_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0806_ = _0807_ ? 1'h1 : 1'h0;
  assign _0807_ = { INST_S_R_1, INST_S_R_0 } == 2'h3;
  assign _0241_ = _0808_ ? _0806_ : 1'hx;
  assign _0808_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  function [0:0] _2176_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2176_ = b[0:0];
      2'b1?:
        _2176_ = b[1:1];
      default:
        _2176_ = a;
    endcase
  endfunction
  assign _0088_ = _2176_(1'h0, { 1'h1, _0273_ }, { _0810_, _0809_ });
  assign _0809_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0810_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0b;
  function [0:0] _2179_;
    input [0:0] a;
    input [8:0] b;
    input [8:0] s;
    casez (s) // synopsys parallel_case
      9'b????????1:
        _2179_ = b[0:0];
      9'b???????1?:
        _2179_ = b[1:1];
      9'b??????1??:
        _2179_ = b[2:2];
      9'b?????1???:
        _2179_ = b[3:3];
      9'b????1????:
        _2179_ = b[4:4];
      9'b???1?????:
        _2179_ = b[5:5];
      9'b??1??????:
        _2179_ = b[6:6];
      9'b?1???????:
        _2179_ = b[7:7];
      9'b1????????:
        _2179_ = b[8:8];
      default:
        _2179_ = a;
    endcase
  endfunction
  assign _0086_ = _2179_(1'h1, { 5'h00, _0193_, _0271_, _0337_, _0084_ }, { _0821_, _0820_, _0819_, _0818_, _0817_, _0814_, _0813_, _0812_, _0811_ });
  assign _0811_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2c;
  assign _0812_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0813_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0814_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _0817_ = | { _0816_, _0815_ };
  assign _0815_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign _0816_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign _0818_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0e;
  assign _0819_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0b;
  assign _0820_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0a;
  assign _0821_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0d;
  function [0:0] _2191_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2191_ = b[0:0];
      2'b1?:
        _2191_ = b[1:1];
      default:
        _2191_ = a;
    endcase
  endfunction
  assign _0087_ = _2191_(1'h0, { _0272_, _0085_ }, { _0823_, _0822_ });
  assign _0822_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2c;
  assign _0823_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  function [0:0] _2194_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2194_ = b[0:0];
      3'b?1?:
        _2194_ = b[1:1];
      3'b1??:
        _2194_ = b[2:2];
      default:
        _2194_ = a;
    endcase
  endfunction
  assign _0090_ = _2194_(1'h0, { 1'h1, _0275_, _0356_ }, { _0826_, _0825_, _0824_ });
  assign _0824_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0825_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0826_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0d;
  assign { _0830_, _0829_, _0838_, _0837_, _0836_, _0835_, _0834_, _0833_, _0832_, _0831_, _0828_, _0827_ } = INST_S_R_4 ? 12'h001 : { _0395_, _0394_, _0403_, _0402_, _0401_, _0400_, _0399_, _0398_, _0397_, _0396_, _0393_, _0392_ };
  assign { _0309_, _0310_, _0280_, _0279_, _0278_, _0277_, _0276_, _0275_, _0274_, _0273_, _0272_, _0271_ } = _0839_ ? { _0830_, _0829_, _0838_, _0837_, _0836_, _0835_, _0834_, _0833_, _0832_, _0831_, _0828_, _0827_ } : 12'hxxx;
  assign _0839_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  function [0:0] _2201_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2201_ = b[0:0];
      2'b1?:
        _2201_ = b[1:1];
      default:
        _2201_ = a;
    endcase
  endfunction
  assign _0840_ = _2201_(1'h0, 2'h3, { _0842_, _0841_ });
  assign _0841_ = ! { INST_S_R_10, INST_S_R_9, INST_S_R_8 };
  assign _0842_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h1;
  assign _0366_ = _0843_ ? _0840_ : 1'hx;
  assign _0843_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  function [0:0] _2206_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2206_ = b[0:0];
      2'b1?:
        _2206_ = b[1:1];
      default:
        _2206_ = a;
    endcase
  endfunction
  assign _0096_ = _2206_(1'h0, { 1'h1, _0309_ }, { _0845_, _0844_ });
  assign _0844_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _0845_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0a;
  assign _0089_ = _0846_ ? _0274_ : 1'h0;
  assign _0846_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  function [0:0] _2211_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2211_ = b[0:0];
      3'b?1?:
        _2211_ = b[1:1];
      3'b1??:
        _2211_ = b[2:2];
      default:
        _2211_ = a;
    endcase
  endfunction
  assign Aluop32_S_12 = _2211_(1'h0, { _0195_, _0281_, 1'h1 }, { _0851_, _0850_, _0849_ });
  assign _0849_ = | { _0848_, _0847_ };
  assign _0847_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1d;
  assign _0848_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign _0850_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _0851_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [0:0] _2217_;
    input [0:0] a;
    input [10:0] b;
    input [10:0] s;
    casez (s) // synopsys parallel_case
      11'b??????????1:
        _2217_ = b[0:0];
      11'b?????????1?:
        _2217_ = b[1:1];
      11'b????????1??:
        _2217_ = b[2:2];
      11'b???????1???:
        _2217_ = b[3:3];
      11'b??????1????:
        _2217_ = b[4:4];
      11'b?????1?????:
        _2217_ = b[5:5];
      11'b????1??????:
        _2217_ = b[6:6];
      11'b???1???????:
        _2217_ = b[7:7];
      11'b??1????????:
        _2217_ = b[8:8];
      11'b?1?????????:
        _2217_ = b[9:9];
      11'b1??????????:
        _2217_ = b[10:10];
      default:
        _2217_ = a;
    endcase
  endfunction
  assign Aluop32_S_0 = _2217_(1'h1, { _0098_, 10'h000 }, { _0868_, _0867_, _0866_, _0863_, _0860_, _0857_, _0856_, _0855_, _0854_, _0853_, _0852_ });
  assign _0852_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0f;
  assign _0853_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0e;
  assign _0854_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0d;
  assign _0855_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0856_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0b;
  assign _0857_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0a;
  assign _0860_ = | { _0859_, _0858_ };
  assign _0858_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _0859_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h07;
  assign _0863_ = | { _0862_, _0861_ };
  assign _0861_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign _0862_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign _0866_ = | { _0865_, _0864_ };
  assign _0864_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1d;
  assign _0865_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign _0867_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _0868_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign Aluop32_S_1 = _0869_ ? _0099_ : 1'h0;
  assign _0869_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign Aluop32_S_10 = _0870_ ? 1'h1 : 1'h0;
  assign _0870_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0f;
  assign { Aluop32_S_9, Aluop32_S_8, Aluop32_S_7 } = _0871_ ? { _0107_, _0106_, _0105_ } : 3'h0;
  assign _0871_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign Aluop32_S_5 = _0872_ ? _0103_ : 1'h0;
  assign _0872_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign _0873_ = _0876_ ? 1'h0 : 1'h1;
  assign _0876_ = | { _0875_, _0874_ };
  assign _0874_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h10;
  assign _0875_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h11;
  assign _0242_ = _0877_ ? _0873_ : 1'hx;
  assign _0877_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  function [0:0] _2249_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2249_ = b[0:0];
      2'b1?:
        _2249_ = b[1:1];
      default:
        _2249_ = a;
    endcase
  endfunction
  assign Aluop32_S_11 = _2249_(1'h0, { _0194_, 1'h1 }, { _0879_, _0878_ });
  assign _0878_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0a;
  assign _0879_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [0:0] _2252_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2252_ = b[0:0];
      2'b1?:
        _2252_ = b[1:1];
      default:
        _2252_ = a;
    endcase
  endfunction
  assign Aluop32_S_2 = _2252_(1'h0, { _0100_, 1'h1 }, { _0881_, _0880_ });
  assign _0880_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0b;
  assign _0881_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [0:0] _2255_;
    input [0:0] a;
    input [4:0] b;
    input [4:0] s;
    casez (s) // synopsys parallel_case
      5'b????1:
        _2255_ = b[0:0];
      5'b???1?:
        _2255_ = b[1:1];
      5'b??1??:
        _2255_ = b[2:2];
      5'b?1???:
        _2255_ = b[3:3];
      5'b1????:
        _2255_ = b[4:4];
      default:
        _2255_ = a;
    endcase
  endfunction
  assign Aluop32_S_6 = _2255_(1'h0, { _0104_, _0242_, 3'h7 }, { _0890_, _0889_, _0888_, _0885_, _0882_ });
  assign _0882_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0e;
  assign _0885_ = | { _0884_, _0883_ };
  assign _0883_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _0884_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h07;
  assign _0888_ = | { _0887_, _0886_ };
  assign _0886_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign _0887_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign _0889_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _0890_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign _0891_ = _0894_ ? 1'h1 : 1'h0;
  assign _0894_ = | { _0893_, _0892_ };
  assign _0892_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h10;
  assign _0893_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h11;
  assign _0281_ = _0895_ ? _0891_ : 1'hx;
  assign _0895_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  function [0:0] _2271_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2271_ = b[0:0];
      2'b1?:
        _2271_ = b[1:1];
      default:
        _2271_ = a;
    endcase
  endfunction
  assign Aluop32_S_4 = _2271_(1'h0, { _0102_, 1'h1 }, { _0897_, _0896_ });
  assign _0896_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0d;
  assign _0897_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign { _0105_, _0195_, _0194_, _0107_, _0106_, _0104_, _0103_, _0102_, _0101_, _0100_, _0099_, _0098_ } = _0898_ ? { _0383_, _0382_, _0391_, _0390_, _0389_, _0388_, _0387_, _0386_, _0385_, _0384_, _0381_, _0380_ } : 12'hxxx;
  assign _0898_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [0:0] _2276_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2276_ = b[0:0];
      2'b1?:
        _2276_ = b[1:1];
      default:
        _2276_ = a;
    endcase
  endfunction
  assign Aluop32_S_3 = _2276_(1'h0, { _0101_, 1'h1 }, { _0900_, _0899_ });
  assign _0899_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _0900_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign { _0904_, _0903_, _0902_, _0901_ } = CLMI_RHOLD ? 4'h2 : { pSelc_M_R_3, pSelc_M_R_2, pSelc_M_R_1, pSelc_M_R_0 };
  assign { _0908_, _0907_, _0906_, _0905_ } = DLOAD ? 4'hx : { _0904_, _0903_, _0902_, _0901_ };
  assign { _0237_, _0236_, _0235_, _0234_ } = INIT_D3_R_N ? { _0908_, _0907_, _0906_, _0905_ } : 4'hx;
  assign { _0912_, _0911_, _0910_, _0909_ } = DLOAD ? 4'h4 : { _0237_, _0236_, _0235_, _0234_ };
  assign { _0179_, _0178_, _0177_, _0176_ } = INIT_D3_R_N ? { _0912_, _0911_, _0910_, _0909_ } : 4'hx;
  assign { SELC_M_3, SELC_M_2, SELC_M_1, SELC_M_0 } = INIT_D3_R_N ? { _0179_, _0178_, _0177_, _0176_ } : 4'h1;
  assign { _0920_, _0919_, _0918_, _0917_, _0916_, _0915_, _0914_, _0913_ } = SelbC_S ? 8'h10 : 8'h01;
  assign { _0928_, _0927_, _0926_, _0925_, _0924_, _0923_, _0922_, _0921_ } = SelbALUR_S ? 8'hxx : { _0920_, _0919_, _0918_, _0917_, _0916_, _0915_, _0914_, _0913_ };
  assign { _0936_, _0935_, _0934_, _0933_, _0932_, _0931_, _0930_, _0929_ } = SelbALU_S ? 8'hxx : { _0928_, _0927_, _0926_, _0925_, _0924_, _0923_, _0922_, _0921_ };
  assign { _0944_, _0943_, _0942_, _0941_, _0940_, _0939_, _0938_, _0937_ } = CLMI_RHOLD ? 8'hxx : { _0936_, _0935_, _0934_, _0933_, _0932_, _0931_, _0930_, _0929_ };
  assign { _0952_, _0951_, _0950_, _0949_, _0948_, _0947_, _0946_, _0945_ } = SelbrDBUS_S ? 8'hxx : { _0944_, _0943_, _0942_, _0941_, _0940_, _0939_, _0938_, _0937_ };
  assign { _0336_, _0335_, _0334_, _0333_, _0332_, _0331_, _0330_, _0329_ } = INIT_D3_R_N ? { _0952_, _0951_, _0950_, _0949_, _0948_, _0947_, _0946_, _0945_ } : 8'hxx;
  assign { _0960_, _0959_, _0958_, _0957_, _0956_, _0955_, _0954_, _0953_ } = SelbALUR_S ? { SbrData_M_7, SbrData_M_6, SbrData_M_5, SbrData_M_4, SbrData_M_3, SbrData_M_2, SbrData_M_1, SbrData_M_0 } : { _0336_, _0335_, _0334_, _0333_, _0332_, _0331_, _0330_, _0329_ };
  assign { _0968_, _0967_, _0966_, _0965_, _0964_, _0963_, _0962_, _0961_ } = SelbALU_S ? 8'hxx : { _0960_, _0959_, _0958_, _0957_, _0956_, _0955_, _0954_, _0953_ };
  assign { _0976_, _0975_, _0974_, _0973_, _0972_, _0971_, _0970_, _0969_ } = CLMI_RHOLD ? 8'hxx : { _0968_, _0967_, _0966_, _0965_, _0964_, _0963_, _0962_, _0961_ };
  assign { _0984_, _0983_, _0982_, _0981_, _0980_, _0979_, _0978_, _0977_ } = SelbrDBUS_S ? 8'hxx : { _0976_, _0975_, _0974_, _0973_, _0972_, _0971_, _0970_, _0969_ };
  assign { _0308_, _0307_, _0306_, _0305_, _0304_, _0303_, _0302_, _0301_ } = INIT_D3_R_N ? { _0984_, _0983_, _0982_, _0981_, _0980_, _0979_, _0978_, _0977_ } : 8'hxx;
  assign { _0992_, _0991_, _0990_, _0989_, _0988_, _0987_, _0986_, _0985_ } = SelbALU_S ? 8'h02 : { _0308_, _0307_, _0306_, _0305_, _0304_, _0303_, _0302_, _0301_ };
  assign { _1000_, _0999_, _0998_, _0997_, _0996_, _0995_, _0994_, _0993_ } = CLMI_RHOLD ? 8'hxx : { _0992_, _0991_, _0990_, _0989_, _0988_, _0987_, _0986_, _0985_ };
  assign { _1008_, _1007_, _1006_, _1005_, _1004_, _1003_, _1002_, _1001_ } = SelbrDBUS_S ? 8'hxx : { _1000_, _0999_, _0998_, _0997_, _0996_, _0995_, _0994_, _0993_ };
  assign { _0270_, _0269_, _0268_, _0267_, _0266_, _0265_, _0264_, _0263_ } = INIT_D3_R_N ? { _1008_, _1007_, _1006_, _1005_, _1004_, _1003_, _1002_, _1001_ } : 8'hxx;
  assign { _1016_, _1015_, _1014_, _1013_, _1012_, _1011_, _1010_, _1009_ } = CLMI_RHOLD ? 8'h20 : { _0270_, _0269_, _0268_, _0267_, _0266_, _0265_, _0264_, _0263_ };
  assign { _1024_, _1023_, _1022_, _1021_, _1020_, _1019_, _1018_, _1017_ } = SelbrDBUS_S ? 8'hxx : { _1016_, _1015_, _1014_, _1013_, _1012_, _1011_, _1010_, _1009_ };
  assign { _0233_, _0232_, _0231_, _0230_, _0229_, _0228_, _0227_, _0226_ } = INIT_D3_R_N ? { _1024_, _1023_, _1022_, _1021_, _1020_, _1019_, _1018_, _1017_ } : 8'hxx;
  assign { _1032_, _1031_, _1030_, _1029_, _1028_, _1027_, _1026_, _1025_ } = SelbrDBUS_S ? 8'h04 : { _0233_, _0232_, _0231_, _0230_, _0229_, _0228_, _0227_, _0226_ };
  assign { _0175_, _0174_, _0173_, _0172_, _0171_, _0170_, _0169_, _0168_ } = INIT_D3_R_N ? { _1032_, _1031_, _1030_, _1029_, _1028_, _1027_, _1026_, _1025_ } : 8'hxx;
  assign { SELBR_S_7, SELBR_S_6, SELBR_S_5, SELBR_S_4, SELBR_S_3, SELBR_S_2, SELBR_S_1, SELBR_S_0 } = INIT_D3_R_N ? { _0175_, _0174_, _0173_, _0172_, _0171_, _0170_, _0169_, _0168_ } : 8'h40;
  assign { _1041_, _1040_, _1039_, _1038_, _1037_, _1036_, _1035_, _1034_, _1033_ } = SelbC_S ? 9'h010 : 9'h001;
  assign { _1050_, _1049_, _1048_, _1047_, _1046_, _1045_, _1044_, _1043_, _1042_ } = SelbALUR_S ? 9'hxxx : { _1041_, _1040_, _1039_, _1038_, _1037_, _1036_, _1035_, _1034_, _1033_ };
  assign { _1059_, _1058_, _1057_, _1056_, _1055_, _1054_, _1053_, _1052_, _1051_ } = SelbALU_S ? 9'hxxx : { _1050_, _1049_, _1048_, _1047_, _1046_, _1045_, _1044_, _1043_, _1042_ };
  assign { _1068_, _1067_, _1066_, _1065_, _1064_, _1063_, _1062_, _1061_, _1060_ } = SelBIimmed_S ? 9'hxxx : { _1059_, _1058_, _1057_, _1056_, _1055_, _1054_, _1053_, _1052_, _1051_ };
  assign { _1077_, _1076_, _1075_, _1074_, _1073_, _1072_, _1071_, _1070_, _1069_ } = CLMI_RHOLD ? 9'hxxx : { _1068_, _1067_, _1066_, _1065_, _1064_, _1063_, _1062_, _1061_, _1060_ };
  assign { _1086_, _1085_, _1084_, _1083_, _1082_, _1081_, _1080_, _1079_, _1078_ } = SelbiDBUS_S ? 9'hxxx : { _1077_, _1076_, _1075_, _1074_, _1073_, _1072_, _1071_, _1070_, _1069_ };
  assign { _0355_, _0354_, _0353_, _0352_, _0351_, _0350_, _0349_, _0348_, _0347_ } = INIT_D3_R_N ? { _1086_, _1085_, _1084_, _1083_, _1082_, _1081_, _1080_, _1079_, _1078_ } : 9'hxxx;
  assign { _1095_, _1094_, _1093_, _1092_, _1091_, _1090_, _1089_, _1088_, _1087_ } = SelbALUR_S ? { SbiData_M_8, SbiData_M_7, SbiData_M_6, SbiData_M_5, SbiData_M_4, SbiData_M_3, SbiData_M_2, SbiData_M_1, SbiData_M_0 } : { _0355_, _0354_, _0353_, _0352_, _0351_, _0350_, _0349_, _0348_, _0347_ };
  assign { _1104_, _1103_, _1102_, _1101_, _1100_, _1099_, _1098_, _1097_, _1096_ } = SelbALU_S ? 9'hxxx : { _1095_, _1094_, _1093_, _1092_, _1091_, _1090_, _1089_, _1088_, _1087_ };
  assign { _1113_, _1112_, _1111_, _1110_, _1109_, _1108_, _1107_, _1106_, _1105_ } = SelBIimmed_S ? 9'hxxx : { _1104_, _1103_, _1102_, _1101_, _1100_, _1099_, _1098_, _1097_, _1096_ };
  assign { _1122_, _1121_, _1120_, _1119_, _1118_, _1117_, _1116_, _1115_, _1114_ } = CLMI_RHOLD ? 9'hxxx : { _1113_, _1112_, _1111_, _1110_, _1109_, _1108_, _1107_, _1106_, _1105_ };
  assign { _1131_, _1130_, _1129_, _1128_, _1127_, _1126_, _1125_, _1124_, _1123_ } = SelbiDBUS_S ? 9'hxxx : { _1122_, _1121_, _1120_, _1119_, _1118_, _1117_, _1116_, _1115_, _1114_ };
  assign { _0328_, _0327_, _0326_, _0325_, _0324_, _0323_, _0322_, _0321_, _0320_ } = INIT_D3_R_N ? { _1131_, _1130_, _1129_, _1128_, _1127_, _1126_, _1125_, _1124_, _1123_ } : 9'hxxx;
  assign { _1140_, _1139_, _1138_, _1137_, _1136_, _1135_, _1134_, _1133_, _1132_ } = SelbALU_S ? 9'h002 : { _0328_, _0327_, _0326_, _0325_, _0324_, _0323_, _0322_, _0321_, _0320_ };
  assign { _1149_, _1148_, _1147_, _1146_, _1145_, _1144_, _1143_, _1142_, _1141_ } = SelBIimmed_S ? 9'hxxx : { _1140_, _1139_, _1138_, _1137_, _1136_, _1135_, _1134_, _1133_, _1132_ };
  assign { _1158_, _1157_, _1156_, _1155_, _1154_, _1153_, _1152_, _1151_, _1150_ } = CLMI_RHOLD ? 9'hxxx : { _1149_, _1148_, _1147_, _1146_, _1145_, _1144_, _1143_, _1142_, _1141_ };
  assign { _1167_, _1166_, _1165_, _1164_, _1163_, _1162_, _1161_, _1160_, _1159_ } = SelbiDBUS_S ? 9'hxxx : { _1158_, _1157_, _1156_, _1155_, _1154_, _1153_, _1152_, _1151_, _1150_ };
  assign { _0300_, _0299_, _0298_, _0297_, _0296_, _0295_, _0294_, _0293_, _0292_ } = INIT_D3_R_N ? { _1167_, _1166_, _1165_, _1164_, _1163_, _1162_, _1161_, _1160_, _1159_ } : 9'hxxx;
  assign { _1176_, _1175_, _1174_, _1173_, _1172_, _1171_, _1170_, _1169_, _1168_ } = SelBIimmed_S ? 9'h020 : { _0300_, _0299_, _0298_, _0297_, _0296_, _0295_, _0294_, _0293_, _0292_ };
  assign { _1185_, _1184_, _1183_, _1182_, _1181_, _1180_, _1179_, _1178_, _1177_ } = CLMI_RHOLD ? 9'hxxx : { _1176_, _1175_, _1174_, _1173_, _1172_, _1171_, _1170_, _1169_, _1168_ };
  assign { _1194_, _1193_, _1192_, _1191_, _1190_, _1189_, _1188_, _1187_, _1186_ } = SelbiDBUS_S ? 9'hxxx : { _1185_, _1184_, _1183_, _1182_, _1181_, _1180_, _1179_, _1178_, _1177_ };
  assign { _0262_, _0261_, _0260_, _0259_, _0258_, _0257_, _0256_, _0255_, _0254_ } = INIT_D3_R_N ? { _1194_, _1193_, _1192_, _1191_, _1190_, _1189_, _1188_, _1187_, _1186_ } : 9'hxxx;
  assign { _1203_, _1202_, _1201_, _1200_, _1199_, _1198_, _1197_, _1196_, _1195_ } = CLMI_RHOLD ? 9'h040 : { _0262_, _0261_, _0260_, _0259_, _0258_, _0257_, _0256_, _0255_, _0254_ };
  assign { _1212_, _1211_, _1210_, _1209_, _1208_, _1207_, _1206_, _1205_, _1204_ } = SelbiDBUS_S ? 9'hxxx : { _1203_, _1202_, _1201_, _1200_, _1199_, _1198_, _1197_, _1196_, _1195_ };
  assign { _0225_, _0224_, _0223_, _0222_, _0221_, _0220_, _0219_, _0218_, _0217_ } = INIT_D3_R_N ? { _1212_, _1211_, _1210_, _1209_, _1208_, _1207_, _1206_, _1205_, _1204_ } : 9'hxxx;
  assign { _1221_, _1220_, _1219_, _1218_, _1217_, _1216_, _1215_, _1214_, _1213_ } = SelbiDBUS_S ? 9'h004 : { _0225_, _0224_, _0223_, _0222_, _0221_, _0220_, _0219_, _0218_, _0217_ };
  assign { _0167_, _0166_, _0165_, _0164_, _0163_, _0162_, _0161_, _0160_, _0159_ } = INIT_D3_R_N ? { _1221_, _1220_, _1219_, _1218_, _1217_, _1216_, _1215_, _1214_, _1213_ } : 9'hxxx;
  assign { SELBI_S_8, SELBI_S_7, SELBI_S_6, SELBI_S_5, SELBI_S_4, SELBI_S_3, SELBI_S_2, SELBI_S_1, SELBI_S_0 } = INIT_D3_R_N ? { _0167_, _0166_, _0165_, _0164_, _0163_, _0162_, _0161_, _0160_, _0159_ } : 9'h080;
  assign { _0365_, _0364_, _0363_, _0362_, _0361_, _0360_, _0359_, _0358_, _0357_ } = SelaC_S ? 9'h010 : 9'h040;
  assign { _0346_, _0345_, _0344_, _0343_, _0342_, _0341_, _0340_, _0339_, _0338_ } = SelaALUR_S ? { SaData_M_8, SaData_M_7, SaData_M_6, SaData_M_5, SaData_M_4, SaData_M_3, SaData_M_2, SaData_M_1, SaData_M_0 } : { _0365_, _0364_, _0363_, _0362_, _0361_, _0360_, _0359_, _0358_, _0357_ };
  assign { _0319_, _0318_, _0317_, _0316_, _0315_, _0314_, _0313_, _0312_, _0311_ } = SelaALU_S ? 9'h002 : { _0346_, _0345_, _0344_, _0343_, _0342_, _0341_, _0340_, _0339_, _0338_ };
  assign { _1230_, _1229_, _1228_, _1227_, _1226_, _1225_, _1224_, _1223_, _1222_ } = SelAIimmed_S ? 9'h020 : 9'h001;
  assign { _0291_, _0290_, _0289_, _0288_, _0287_, _0286_, _0285_, _0284_, _0283_ } = SelaZero_S ? 9'h100 : { _1230_, _1229_, _1228_, _1227_, _1226_, _1225_, _1224_, _1223_, _1222_ };
  assign { _0253_, _0252_, _0251_, _0250_, _0249_, _0248_, _0247_, _0246_, _0245_ } = _0462_ ? { _0291_, _0290_, _0289_, _0288_, _0287_, _0286_, _0285_, _0284_, _0283_ } : { _0319_, _0318_, _0317_, _0316_, _0315_, _0314_, _0313_, _0312_, _0311_ };
  assign { _0216_, _0215_, _0214_, _0213_, _0212_, _0211_, _0210_, _0209_, _0208_ } = CLMI_RHOLD ? 9'h080 : { _0253_, _0252_, _0251_, _0250_, _0249_, _0248_, _0247_, _0246_, _0245_ };
  assign { _0158_, _0157_, _0156_, _0155_, _0154_, _0153_, _0152_, _0151_, _0150_ } = SelaDBUS_S ? 9'h004 : { _0216_, _0215_, _0214_, _0213_, _0212_, _0211_, _0210_, _0209_, _0208_ };
  assign { _0049_, _0048_, _0047_, _0046_, _0045_, _0044_, _0043_, _0042_, _0041_ } = INIT_D3_R_N ? { _0158_, _0157_, _0156_, _0155_, _0154_, _0153_, _0152_, _0151_, _0150_ } : 9'h100;
  assign _0238_ = _1233_ ? 1'h1 : 1'h0;
  assign _1233_ = | { _1232_, _1231_ };
  assign _1231_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h7;
  assign _1232_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h5;
  assign _0181_ = _1236_ ? 1'h1 : 1'h0;
  assign _1236_ = | { _1235_, _1234_ };
  assign _1234_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h0f;
  assign _1235_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h0b;
  function [0:0] _2351_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2351_ = b[0:0];
      3'b?1?:
        _2351_ = b[1:1];
      3'b1??:
        _2351_ = b[2:2];
      default:
        _2351_ = a;
    endcase
  endfunction
  assign SelaZero16_S = _2351_(1'h0, { 1'h1, _0181_, _0238_ }, { _1239_, _1238_, _1237_ });
  assign _1237_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _1238_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _1239_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0d;
  function [16:0] _2355_;
    input [16:0] a;
    input [50:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2355_ = b[16:0];
      3'b?1?:
        _2355_ = b[33:17];
      3'b1??:
        _2355_ = b[50:34];
      default:
        _2355_ = a;
    endcase
  endfunction
  assign { _1248_, _1247_, _1246_, _1245_, _1244_, _1243_, _1242_, _1256_, _1255_, _1254_, _1253_, _1252_, _1251_, _1250_, _1249_, _1241_, _1240_ } = _2355_({ _1654_, _1653_, _1652_, _1651_, _1650_, _1649_, _1648_, _1662_, _1661_, _1660_, _1659_, _1658_, _1657_, _1656_, _1655_, _1647_, _1646_ }, { 34'h000000000, _1637_, _1636_, _1635_, _1634_, _1633_, _1632_, _1631_, _1645_, _1644_, _1643_, _1642_, _1641_, _1640_, _1639_, _1638_, _1630_, _1629_ }, { _1259_, _1258_, _1257_ });
  assign _1257_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h2;
  assign _1258_ = ! { INST_S_R_10, INST_S_R_9, INST_S_R_8 };
  assign _1259_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h1;
  assign { _0122_, _0121_, _0120_, _0119_, _0118_, _0117_, _0116_, _0130_, _0129_, _0128_, _0127_, _0126_, _0125_, _0124_, _0123_, _0115_, _0114_ } = _1260_ ? { _1248_, _1247_, _1246_, _1245_, _1244_, _1243_, _1242_, _1256_, _1255_, _1254_, _1253_, _1252_, _1251_, _1250_, _1249_, _1241_, _1240_ } : 17'hxxxxx;
  assign _1260_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  function [16:0] _2361_;
    input [16:0] a;
    input [186:0] b;
    input [10:0] s;
    casez (s) // synopsys parallel_case
      11'b??????????1:
        _2361_ = b[16:0];
      11'b?????????1?:
        _2361_ = b[33:17];
      11'b????????1??:
        _2361_ = b[50:34];
      11'b???????1???:
        _2361_ = b[67:51];
      11'b??????1????:
        _2361_ = b[84:68];
      11'b?????1?????:
        _2361_ = b[101:85];
      11'b????1??????:
        _2361_ = b[118:102];
      11'b???1???????:
        _2361_ = b[135:119];
      11'b??1????????:
        _2361_ = b[152:136];
      11'b?1?????????:
        _2361_ = b[169:153];
      11'b1??????????:
        _2361_ = b[186:170];
      default:
        _2361_ = a;
    endcase
  endfunction
  assign { IMMED16_S_16, IMMED16_S_15, IMMED16_S_14, IMMED16_S_13, IMMED16_S_12, IMMED16_S_11, IMMED16_S_10, IMMED16_S_9, IMMED16_S_8, IMMED16_S_7, IMMED16_S_6, IMMED16_S_5, IMMED16_S_4, IMMED16_S_3, IMMED16_S_2, IMMED16_S_1, IMMED16_S_0 } = _2361_({ _1688_, _1687_, _1686_, _1685_, _1684_, _1683_, _1682_, _1696_, _1695_, _1694_, _1693_, _1692_, _1691_, _1690_, _1689_, _1681_, _1680_ }, { 17'h00000, _1484_, _1483_, _1482_, _1481_, _1480_, _1479_, _1478_, _1492_, _1491_, _1490_, _1489_, _1488_, _1487_, _1486_, _1485_, _1477_, _1476_, _1501_, _1500_, _1499_, _1498_, _1497_, _1496_, _1495_, _1509_, _1508_, _1507_, _1506_, _1505_, _1504_, _1503_, _1502_, _1494_, _1493_, _1518_, _1517_, _1516_, _1515_, _1514_, _1513_, _1512_, _1526_, _1525_, _1524_, _1523_, _1522_, _1521_, _1520_, _1519_, _1511_, _1510_, _1535_, _1534_, _1533_, _1532_, _1531_, _1530_, _1529_, _1543_, _1542_, _1541_, _1540_, _1539_, _1538_, _1537_, _1536_, _1528_, _1527_, _1552_, _1551_, _1550_, _1549_, _1548_, _1547_, _1546_, _1560_, _1559_, _1558_, _1557_, _1556_, _1555_, _1554_, _1553_, _1545_, _1544_, _1569_, _1568_, _1567_, _1566_, _1565_, _1564_, _1563_, _1577_, _1576_, _1575_, _1574_, _1573_, _1572_, _1571_, _1570_, _1562_, _1561_, _1586_, _1585_, _1584_, _1583_, _1582_, _1581_, _1580_, _1594_, _1593_, _1592_, _1591_, _1590_, _1589_, _1588_, _1587_, _1579_, _1578_, _1603_, _1602_, _1601_, _1600_, _1599_, _1598_, _1597_, _1611_, _1610_, _1609_, _1608_, _1607_, _1606_, _1605_, _1604_, _1596_, _1595_, _0122_, _0121_, _0120_, _0119_, _0118_, _0117_, _0116_, _0130_, _0129_, _0128_, _0127_, _0126_, _0125_, _0124_, _0123_, _0115_, _0114_, _1671_, _1670_, _1669_, _1668_, _1667_, _1666_, _1665_, _1679_, _1678_, _1677_, _1676_, _1675_, _1674_, _1673_, _1672_, _1664_, _1663_ }, { _1290_, _1287_, _1283_, _1279_, _1276_, _1270_, _1269_, _1266_, _1263_, _1262_, _1261_ });
  assign _1261_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h08;
  assign _1262_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _1263_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _1266_ = | { _1265_, _1264_ };
  assign _1264_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0d;
  assign _1265_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0e;
  assign _1269_ = | { _1268_, _1267_ };
  assign _1267_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0a;
  assign _1268_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0b;
  assign _1270_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h09;
  assign _1276_ = | { _1275_, _1274_, _1273_, _1272_, _1271_ };
  assign _1271_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h22;
  assign _1272_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h26;
  assign _1273_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2a;
  assign _1274_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign _1275_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _1279_ = | { _1278_, _1277_ };
  assign _1277_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h23;
  assign _1278_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2b;
  assign _1283_ = | { _1282_, _1281_, _1280_ };
  assign _1280_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h21;
  assign _1281_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h25;
  assign _1282_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h29;
  assign _1287_ = | { _1286_, _1285_, _1284_ };
  assign _1284_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h20;
  assign _1285_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h24;
  assign _1286_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h28;
  assign _1290_ = | { _1289_, _1288_ };
  assign _1288_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign _1289_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign { IMMED32_S_16, IMMED32_S_15, IMMED32_S_14, IMMED32_S_13, IMMED32_S_12, IMMED32_S_11, IMMED32_S_10, IMMED32_S_9, IMMED32_S_8, IMMED32_S_7, IMMED32_S_6, IMMED32_S_5, IMMED32_S_4, IMMED32_S_3, IMMED32_S_2, IMMED32_S_1, IMMED32_S_0 } = _0489_ ? { 1'h0, INST_S_R_15, INST_S_R_14, INST_S_R_13, INST_S_R_12, INST_S_R_11, INST_S_R_10, INST_S_R_9, INST_S_R_8, INST_S_R_7, INST_S_R_6, INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } : { INST_S_R_15, INST_S_R_15, INST_S_R_14, INST_S_R_13, INST_S_R_12, INST_S_R_11, INST_S_R_10, INST_S_R_9, INST_S_R_8, INST_S_R_7, INST_S_R_6, INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign _1291_ = _1294_ ? 1'h0 : 1'h1;
  assign _1294_ = | { _1293_, _1292_ };
  assign _1292_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h7;
  assign _1293_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h5;
  assign _0180_ = _1295_ ? _1291_ : 1'hx;
  assign _1295_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  function [0:0] _2399_;
    input [0:0] a;
    input [4:0] b;
    input [4:0] s;
    casez (s) // synopsys parallel_case
      5'b????1:
        _2399_ = b[0:0];
      5'b???1?:
        _2399_ = b[1:1];
      5'b??1??:
        _2399_ = b[2:2];
      5'b?1???:
        _2399_ = b[3:3];
      5'b1????:
        _2399_ = b[4:4];
      default:
        _2399_ = a;
    endcase
  endfunction
  assign SelBIimmed16_S = _2399_(1'h1, { 1'h0, _0180_, 3'h0 }, { _1300_, _1299_, _1298_, _1297_, _1296_ });
  assign _1296_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2f;
  assign _1297_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2c;
  assign _1298_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _1299_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _1300_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign SelBIimmed32_S = _0459_ ? 1'h1 : 1'h0;
  assign _0243_ = _1301_ ? _0404_ : 1'hx;
  assign _1301_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2f;
  function [0:0] _2408_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2408_ = b[0:0];
      3'b?1?:
        _2408_ = b[1:1];
      3'b1??:
        _2408_ = b[2:2];
      default:
        _2408_ = a;
    endcase
  endfunction
  assign _1302_ = _2408_(1'h1, 3'h0, { _1305_, _1304_, _1303_ });
  assign _1303_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h2;
  assign _1304_ = ! { INST_S_R_10, INST_S_R_9, INST_S_R_8 };
  assign _1305_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h1;
  assign _0206_ = _1306_ ? _1302_ : 1'hx;
  assign _1306_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  function [0:0] _2414_;
    input [0:0] a;
    input [2:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2414_ = b[0:0];
      3'b?1?:
        _2414_ = b[1:1];
      3'b1??:
        _2414_ = b[2:2];
      default:
        _2414_ = a;
    endcase
  endfunction
  assign _1307_ = _2414_(1'h1, { 1'h0, _0437_, 1'h0 }, { _1315_, _1309_, _1308_ });
  assign _1308_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h05;
  assign _1309_ = ! { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign _1315_ = | { _1314_, _1313_, _1312_, _1311_, _1310_ };
  assign _1310_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h01;
  assign _1311_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h18;
  assign _1312_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h19;
  assign _1313_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h1a;
  assign _1314_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h1b;
  assign _0148_ = _1316_ ? _1307_ : 1'hx;
  assign _1316_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  function [0:0] _2425_;
    input [0:0] a;
    input [6:0] b;
    input [6:0] s;
    casez (s) // synopsys parallel_case
      7'b??????1:
        _2425_ = b[0:0];
      7'b?????1?:
        _2425_ = b[1:1];
      7'b????1??:
        _2425_ = b[2:2];
      7'b???1???:
        _2425_ = b[3:3];
      7'b??1????:
        _2425_ = b[4:4];
      7'b?1?????:
        _2425_ = b[5:5];
      7'b1??????:
        _2425_ = b[6:6];
      default:
        _2425_ = a;
    endcase
  endfunction
  assign RegcWrite16_E_P = _2425_(1'h1, { 4'h0, _0148_, _0206_, _0243_ }, { _1330_, _1325_, _1321_, _1320_, _1319_, _1318_, _1317_ });
  assign _1317_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2f;
  assign _1318_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _1319_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _1320_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2e;
  assign _1321_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign _1325_ = | { _1324_, _1323_, _1322_ };
  assign _1322_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign _1323_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign _1324_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h02;
  assign _1330_ = | { _1329_, _1328_, _1327_, _1326_ };
  assign _1326_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h28;
  assign _1327_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h29;
  assign _1328_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2b;
  assign _1329_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2a;
  assign _1331_ = _1334_ ? _0486_ : 1'h0;
  assign _1334_ = | { _1333_, _1332_ };
  assign _1332_ = ! { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 };
  assign _1333_ = { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 } == 5'h02;
  assign _0282_ = _1339_ ? _1331_ : 1'hx;
  assign _1339_ = | { _1338_, _1337_, _1336_, _1335_ };
  assign _1335_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _1336_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _1337_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _1338_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign _1340_ = _1343_ ? 1'h1 : 1'h0;
  assign _1343_ = | { _1342_, _1341_ };
  assign _1341_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h10;
  assign _1342_ = { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 } == 5'h11;
  assign _0244_ = _1344_ ? _1340_ : 1'hx;
  assign _1344_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  function [0:0] _2456_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2456_ = b[0:0];
      2'b1?:
        _2456_ = b[1:1];
      default:
        _2456_ = a;
    endcase
  endfunction
  assign _1345_ = _2456_(1'h1, 2'h0, { _1351_, _1346_ });
  assign _1346_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h3f;
  assign _1351_ = | { _1350_, _1349_, _1348_, _1347_ };
  assign _1347_ = ! { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign _1348_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h01;
  assign _1349_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h04;
  assign _1350_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h05;
  assign _0207_ = _1352_ ? _1345_ : 1'hx;
  assign _1352_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1c;
  assign _1353_ = _1357_ ? 1'h0 : _0485_;
  assign _1357_ = | { _1356_, _1355_, _1354_ };
  assign _1354_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h08;
  assign _1355_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h0c;
  assign _1356_ = { INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 6'h0d;
  assign _0149_ = _1358_ ? _1353_ : 1'hx;
  assign _1358_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [0:0] _2472_;
    input [0:0] a;
    input [9:0] b;
    input [9:0] s;
    casez (s) // synopsys parallel_case
      10'b?????????1:
        _2472_ = b[0:0];
      10'b????????1?:
        _2472_ = b[1:1];
      10'b???????1??:
        _2472_ = b[2:2];
      10'b??????1???:
        _2472_ = b[3:3];
      10'b?????1????:
        _2472_ = b[4:4];
      10'b????1?????:
        _2472_ = b[5:5];
      10'b???1??????:
        _2472_ = b[6:6];
      10'b??1???????:
        _2472_ = b[7:7];
      10'b?1????????:
        _2472_ = b[8:8];
      10'b1?????????:
        _2472_ = b[9:9];
      default:
        _2472_ = a;
    endcase
  endfunction
  assign RegcWrite32_E_P = _2472_(_0487_, { _0149_, _0207_, _0244_, 3'h2, _0282_, 3'h0 }, { _1389_, _1388_, _1387_, _1386_, _1385_, _1382_, _1377_, _1372_, _1368_, _1359_ });
  assign _1359_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3c;
  assign _1368_ = | { _1367_, _1366_, _1365_, _1364_, _1363_, _1362_, _1361_, _1360_ };
  assign _1360_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h28;
  assign _1361_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h29;
  assign _1362_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2a;
  assign _1363_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2b;
  assign _1364_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2e;
  assign _1365_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h39;
  assign _1366_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3a;
  assign _1367_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h3b;
  assign _1372_ = | { _1371_, _1370_, _1369_ };
  assign _1369_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h31;
  assign _1370_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h32;
  assign _1371_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h33;
  assign _1377_ = | { _1376_, _1375_, _1374_, _1373_ };
  assign _1373_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h10;
  assign _1374_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h11;
  assign _1375_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h12;
  assign _1376_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h13;
  assign _1382_ = | { _1381_, _1380_, _1379_, _1378_ };
  assign _1378_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h04;
  assign _1379_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h05;
  assign _1380_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h06;
  assign _1381_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h07;
  assign _1385_ = | { _1384_, _1383_ };
  assign _1383_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1d;
  assign _1384_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign _1386_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h02;
  assign _1387_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _1388_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1c;
  assign _1389_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [4:0] _2504_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2504_ = b[4:0];
      2'b1?:
        _2504_ = b[9:5];
      default:
        _2504_ = a;
    endcase
  endfunction
  assign { _1394_, _1393_, _1392_, _1391_, _1390_ } = _2504_({ REGY_S_4, 1'h0, INST_S_R_7, INST_S_R_6, INST_S_R_5 }, { INST_S_R_4, INST_S_R_3, INST_S_R_7, INST_S_R_6, INST_S_R_5, 5'h1d }, { _1396_, _1395_ });
  assign _1395_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h3;
  assign _1396_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h5;
  assign { _0205_, _0204_, _0203_, _0202_, _0201_ } = _1397_ ? { _1394_, _1393_, _1392_, _1391_, _1390_ } : 5'hxx;
  assign _1397_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  function [4:0] _2509_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2509_ = b[4:0];
      3'b?1?:
        _2509_ = b[9:5];
      3'b1??:
        _2509_ = b[14:10];
      default:
        _2509_ = a;
    endcase
  endfunction
  assign { _1402_, _1401_, _1400_, _1399_, _1398_ } = _2509_({ REGX_S_4, 1'h0, INST_S_R_10, INST_S_R_9, INST_S_R_8 }, { 5'h18, REGY_S_4, 1'h0, INST_S_R_7, INST_S_R_6, INST_S_R_5, 5'h1f }, { _1411_, _1407_, _1403_ });
  assign _1403_ = ! { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign _1407_ = | { _1406_, _1405_, _1404_ };
  assign _1404_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h04;
  assign _1405_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h06;
  assign _1406_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h07;
  assign _1411_ = | { _1410_, _1409_, _1408_ };
  assign _1408_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h02;
  assign _1409_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h03;
  assign _1410_ = { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } == 5'h0a;
  assign { _0147_, _0146_, _0145_, _0144_, _0143_ } = _1412_ ? { _1402_, _1401_, _1400_, _1399_, _1398_ } : 5'hxx;
  assign _1412_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  function [4:0] _2521_;
    input [4:0] a;
    input [29:0] b;
    input [5:0] s;
    casez (s) // synopsys parallel_case
      6'b?????1:
        _2521_ = b[4:0];
      6'b????1?:
        _2521_ = b[9:5];
      6'b???1??:
        _2521_ = b[14:10];
      6'b??1???:
        _2521_ = b[19:15];
      6'b?1????:
        _2521_ = b[24:20];
      6'b1?????:
        _2521_ = b[29:25];
      default:
        _2521_ = a;
    endcase
  endfunction
  assign { RegcAddr16_E_P_4, RegcAddr16_E_P_3, RegcAddr16_E_P_2, RegcAddr16_E_P_1, RegcAddr16_E_P_0 } = _2521_({ REGX_S_4, 1'h0, INST_S_R_10, INST_S_R_9, INST_S_R_8 }, { REGY_S_4, 1'h0, INST_S_R_7, INST_S_R_6, INST_S_R_5, 5'h18, _0147_, _0146_, _0145_, _0144_, _0143_, _0205_, _0204_, _0203_, _0202_, _0201_, RRRWr_S_4, 1'h0, INST_S_R_4, INST_S_R_3, INST_S_R_2, REGY_S_4, 1'h0, INST_S_R_7, INST_S_R_6, INST_S_R_5 }, { _1426_, _1420_, _1416_, _1415_, _1414_, _1413_ });
  assign _1413_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h08;
  assign _1414_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2c;
  assign _1415_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _1416_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _1420_ = | { _1419_, _1418_, _1417_ };
  assign _1417_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0a;
  assign _1418_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0b;
  assign _1419_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0e;
  assign _1426_ = | { _1425_, _1424_, _1423_, _1422_, _1421_ };
  assign _1421_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h20;
  assign _1422_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h24;
  assign _1423_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h21;
  assign _1424_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h25;
  assign _1425_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h23;
  function [4:0] _2536_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2536_ = b[4:0];
      3'b?1?:
        _2536_ = b[9:5];
      3'b1??:
        _2536_ = b[14:10];
      default:
        _2536_ = a;
    endcase
  endfunction
  assign { RegcAddr32_E_P_4, RegcAddr32_E_P_3, RegcAddr32_E_P_2, RegcAddr32_E_P_1, RegcAddr32_E_P_0 } = _2536_({ INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 }, { INST_S_R_15, INST_S_R_14, INST_S_R_13, INST_S_R_12, INST_S_R_11, 10'h3ff }, { _1431_, _1430_, _1429_ });
  assign _1429_ = | { _1428_, _1427_ };
  assign _1427_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h1d;
  assign _1428_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h03;
  assign _1430_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h01;
  assign _1431_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  function [4:0] _2542_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2542_ = b[4:0];
      3'b?1?:
        _2542_ = b[9:5];
      3'b1??:
        _2542_ = b[14:10];
      default:
        _2542_ = a;
    endcase
  endfunction
  assign { _1436_, _1435_, _1434_, _1433_, _1432_ } = _2542_({ REGY_S_4, 1'h0, INST_S_R_7, INST_S_R_6, INST_S_R_5 }, { 5'h1f, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0, M16R_S_4, 1'h0, INST_S_R_2, INST_S_R_1, INST_S_R_0 }, { _1439_, _1438_, _1437_ });
  assign _1437_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h5;
  assign _1438_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h7;
  assign _1439_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h2;
  assign { _0142_, _0141_, _0140_, _0139_, _0138_ } = _1440_ ? { _1436_, _1435_, _1434_, _1433_, _1432_ } : 5'hxx;
  assign _1440_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  function [4:0] _2548_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2548_ = b[4:0];
      2'b1?:
        _2548_ = b[9:5];
      default:
        _2548_ = a;
    endcase
  endfunction
  assign { RegbAddr16_S_4, RegbAddr16_S_3, RegbAddr16_S_2, RegbAddr16_S_1, RegbAddr16_S_0 } = _2548_({ REGY_S_4, 1'h0, INST_S_R_7, INST_S_R_6, INST_S_R_5 }, { REGX_S_4, 1'h0, INST_S_R_10, INST_S_R_9, INST_S_R_8, _0142_, _0141_, _0140_, _0139_, _0138_ }, { _1444_, _1441_ });
  assign _1441_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _1444_ = | { _1443_, _1442_ };
  assign _1442_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h22;
  assign _1443_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2a;
  function [4:0] _2553_;
    input [4:0] a;
    input [9:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2553_ = b[4:0];
      2'b1?:
        _2553_ = b[9:5];
      default:
        _2553_ = a;
    endcase
  endfunction
  assign { _1449_, _1448_, _1447_, _1446_, _1445_ } = _2553_({ REGX_S_4, 1'h0, INST_S_R_10, INST_S_R_9, INST_S_R_8 }, 10'h31d, { _1455_, _1452_ });
  assign _1452_ = | { _1451_, _1450_ };
  assign _1450_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h2;
  assign _1451_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h3;
  assign _1455_ = | { _1454_, _1453_ };
  assign _1453_ = { INST_S_R_10, INST_S_R_9, INST_S_R_8 } == 3'h1;
  assign _1454_ = ! { INST_S_R_10, INST_S_R_9, INST_S_R_8 };
  assign { _0200_, _0199_, _0198_, _0197_, _0196_ } = _1456_ ? { _1449_, _1448_, _1447_, _1446_, _1445_ } : 5'hxx;
  assign _1456_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign { _1461_, _1460_, _1459_, _1458_, _1457_ } = _1462_ ? { M16_JREG_S_4, M16_JREG_S_3, M16_JREG_S_2, M16_JREG_S_1, M16_JREG_S_0 } : { REGX_S_4, 1'h0, INST_S_R_10, INST_S_R_9, INST_S_R_8 };
  assign _1462_ = ! { INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign { _0137_, _0136_, _0135_, _0134_, _0133_ } = _1463_ ? { _1461_, _1460_, _1459_, _1458_, _1457_ } : 5'hxx;
  assign _1463_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  function [4:0] _2566_;
    input [4:0] a;
    input [14:0] b;
    input [2:0] s;
    casez (s) // synopsys parallel_case
      3'b??1:
        _2566_ = b[4:0];
      3'b?1?:
        _2566_ = b[9:5];
      3'b1??:
        _2566_ = b[14:10];
      default:
        _2566_ = a;
    endcase
  endfunction
  assign { RegaAddr16_S_4, RegaAddr16_S_3, RegaAddr16_S_2, RegaAddr16_S_1, RegaAddr16_S_0 } = _2566_({ REGX_S_4, 1'h0, INST_S_R_10, INST_S_R_9, INST_S_R_8 }, { 5'h1d, _0137_, _0136_, _0135_, _0134_, _0133_, _0200_, _0199_, _0198_, _0197_, _0196_ }, { _1469_, _1465_, _1464_ });
  assign _1464_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h0c;
  assign _1465_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2d;
  assign _1469_ = | { _1468_, _1467_, _1466_ };
  assign _1466_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h22;
  assign _1467_ = { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 } == 6'h2a;
  assign _1468_ = ! { INST_S_R_31, INST_S_R_30, INST_S_R_29, INST_S_R_28, INST_S_R_27, INST_S_R_26 };
  assign { ALUOP_E_P_12, ALUOP_E_P_11, ALUOP_E_P_10, ALUOP_E_P_9, ALUOP_E_P_8, ALUOP_E_P_7, ALUOP_E_P_6, ALUOP_E_P_5, ALUOP_E_P_4, ALUOP_E_P_3, ALUOP_E_P_2, ALUOP_E_P_1, ALUOP_E_P_0 } = INSTM32_S_R_N ? { Aluop16_S_12, Aluop16_S_11, Aluop16_S_10, Aluop16_S_9, Aluop16_S_8, Aluop16_S_7, Aluop16_S_6, Aluop16_S_5, Aluop16_S_4, Aluop16_S_3, Aluop16_S_2, Aluop16_S_1, Aluop16_S_0 } : { Aluop32_S_12, Aluop32_S_11, Aluop32_S_10, Aluop32_S_9, Aluop32_S_8, Aluop32_S_7, Aluop32_S_6, Aluop32_S_5, Aluop32_S_4, Aluop32_S_3, Aluop32_S_2, Aluop32_S_1, Aluop32_S_0 };
  assign { WIDTH_E_P_3, WIDTH_E_P_2, WIDTH_E_P_1, WIDTH_E_P_0 } = INSTM32_S_R_N ? { Width16_S_3, Width16_S_2, Width16_S_1, Width16_S_0 } : { Width32_S_3, Width32_S_2, Width32_S_1, Width32_S_0 };
  assign Dsign_E_P = INSTM32_S_R_N ? Dsign16_E_P : Dsign32_E_P;
  assign { Selc_E_P_3, Selc_E_P_2, Selc_E_P_1, Selc_E_P_0 } = INSTM32_S_R_N ? { Selc16_E_P_3, Selc16_E_P_2, Selc16_E_P_1, Selc16_E_P_0 } : { Selc32_E_P_3, Selc32_E_P_2, Selc32_E_P_1, Selc32_E_P_0 };
  assign Dread_E_P = INSTM32_S_R_N ? Dread16_E_P : Dread32_E_P;
  assign Dwrite_E_P = INSTM32_S_R_N ? Dwrite16_E_P : Dwrite32_E_P;
  assign RdbDriver_E_P = INSTM32_S_R_N ? RdbDriver16_E_P : RdbDriver32_E_P;
  assign { M16_JREG_S_4, M16_JREG_S_3, M16_JREG_S_2, M16_JREG_S_1, M16_JREG_S_0 } = _0433_ ? 5'h1f : { REGX_S_4, 1'h0, INST_S_R_10, INST_S_R_9, INST_S_R_8 };
  assign { REGAADDR_S_4, REGAADDR_S_3, REGAADDR_S_2, REGAADDR_S_1, REGAADDR_S_0 } = INSTM32_S_R_N ? { RegaAddr16_S_4, RegaAddr16_S_3, RegaAddr16_S_2, RegaAddr16_S_1, RegaAddr16_S_0 } : { INST_S_R_25, INST_S_R_24, INST_S_R_23, INST_S_R_22, INST_S_R_21 };
  assign { REGBADDR_S_4, REGBADDR_S_3, REGBADDR_S_2, REGBADDR_S_1, REGBADDR_S_0 } = INSTM32_S_R_N ? { RegbAddr16_S_4, RegbAddr16_S_3, RegbAddr16_S_2, RegbAddr16_S_1, RegbAddr16_S_0 } : { INST_S_R_20, INST_S_R_19, INST_S_R_18, INST_S_R_17, INST_S_R_16 };
  assign { RegcAddr_E_P_4, RegcAddr_E_P_3, RegcAddr_E_P_2, RegcAddr_E_P_1, RegcAddr_E_P_0 } = INSTM32_S_R_N ? { _1474_, _1473_, _1472_, _1471_, _1470_ } : { RegcAddr32_E_P_4, RegcAddr32_E_P_3, RegcAddr32_E_P_2, RegcAddr32_E_P_1, RegcAddr32_E_P_0 };
  assign { _1474_, _1473_, _1472_, _1471_, _1470_ } = JALval_E_R ? 5'h1f : { RegcAddr16_E_P_4, RegcAddr16_E_P_3, RegcAddr16_E_P_2, RegcAddr16_E_P_1, RegcAddr16_E_P_0 };
  assign RegcWrite_E_P = INSTM32_S_R_N ? _1475_ : _0378_;
  assign _1475_ = JALval_E_R ? 1'h1 : _0379_;
  assign SelAIimmed_S = INSTM32_S_R_N ? SelAIimmed16_S : SelAIimmed32_S;
  assign SelBIimmed_S = INSTM32_S_R_N ? SelBIimmed16_S : SelBIimmed32_S;
  assign { _1484_, _1483_, _1482_, _1481_, _1480_, _1479_, _1478_, _1492_, _1491_, _1490_, _1489_, _1488_, _1487_, _1486_, _1485_, _1477_, _1476_ } = Extendval_E_R ? { Extend_E_R_4, Extend_E_R_4, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } : { 12'h000, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign { _1501_, _1500_, _1499_, _1498_, _1497_, _1496_, _1495_, _1509_, _1508_, _1507_, _1506_, _1505_, _1504_, _1503_, _1502_, _1494_, _1493_ } = Extendval_E_R ? { Extend_E_R_4, Extend_E_R_4, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } : { 11'h000, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0, 1'h0 };
  assign { _1518_, _1517_, _1516_, _1515_, _1514_, _1513_, _1512_, _1526_, _1525_, _1524_, _1523_, _1522_, _1521_, _1520_, _1519_, _1511_, _1510_ } = Extendval_E_R ? { Extend_E_R_4, Extend_E_R_4, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } : { 10'h000, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0, 2'h0 };
  assign { _1535_, _1534_, _1533_, _1532_, _1531_, _1530_, _1529_, _1543_, _1542_, _1541_, _1540_, _1539_, _1538_, _1537_, _1536_, _1528_, _1527_ } = Extendval_E_R ? { Extend_E_R_4, Extend_E_R_4, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } : { 7'h00, INST_S_R_7, INST_S_R_6, INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0, 2'h0 };
  assign { _1552_, _1551_, _1550_, _1549_, _1548_, _1547_, _1546_, _1560_, _1559_, _1558_, _1557_, _1556_, _1555_, _1554_, _1553_, _1545_, _1544_ } = Extendval_E_R ? { Extend_E_R_4, Extend_E_R_4, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } : { INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_6, INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign { _1569_, _1568_, _1567_, _1566_, _1565_, _1564_, _1563_, _1577_, _1576_, _1575_, _1574_, _1573_, _1572_, _1571_, _1570_, _1562_, _1561_ } = Extendval_E_R ? { Extend_E_R_4, Extend_E_R_4, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } : { 9'h000, INST_S_R_7, INST_S_R_6, INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign { _1586_, _1585_, _1584_, _1583_, _1582_, _1581_, _1580_, _1594_, _1593_, _1592_, _1591_, _1590_, _1589_, _1588_, _1587_, _1579_, _1578_ } = Extendval_E_R ? { 1'h0, Extend_E_R_4, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } : { 9'h000, INST_S_R_7, INST_S_R_6, INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign { _1603_, _1602_, _1601_, _1600_, _1599_, _1598_, _1597_, _1611_, _1610_, _1609_, _1608_, _1607_, _1606_, _1605_, _1604_, _1596_, _1595_ } = Extendval_E_R ? { 6'h00, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, 6'h00 } : { _1620_, _1619_, _1618_, _1617_, _1616_, _1615_, _1614_, _1628_, _1627_, _1626_, _1625_, _1624_, _1623_, _1622_, _1621_, _1613_, _1612_ };
  assign { _1620_, _1619_, _1618_, _1617_, _1616_, _1615_, _1614_, _1628_, _1627_, _1626_, _1625_, _1624_, _1623_, _1622_, _1621_, _1613_, _1612_ } = _0445_ ? 17'h00200 : { 8'h00, INST_S_R_4, INST_S_R_3, INST_S_R_2, 6'h00 };
  assign { _1637_, _1636_, _1635_, _1634_, _1633_, _1632_, _1631_, _1645_, _1644_, _1643_, _1642_, _1641_, _1640_, _1639_, _1638_, _1630_, _1629_ } = Extendval_E_R ? { Extend_E_R_4, Extend_E_R_4, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } : { 7'h00, INST_S_R_7, INST_S_R_6, INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0, 2'h0 };
  assign { _1654_, _1653_, _1652_, _1651_, _1650_, _1649_, _1648_, _1662_, _1661_, _1660_, _1659_, _1658_, _1657_, _1656_, _1655_, _1647_, _1646_ } = Extendval_E_R ? { Extend_E_R_4, Extend_E_R_4, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } : { INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_7, INST_S_R_6, INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0, 3'h0 };
  assign { _1671_, _1670_, _1669_, _1668_, _1667_, _1666_, _1665_, _1679_, _1678_, _1677_, _1676_, _1675_, _1674_, _1673_, _1672_, _1664_, _1663_ } = Extendval_E_R ? { Extend_E_R_3, Extend_E_R_3, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, Extend_E_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } : { INST_S_R_3, INST_S_R_3, INST_S_R_3, INST_S_R_3, INST_S_R_3, INST_S_R_3, INST_S_R_3, INST_S_R_3, INST_S_R_3, INST_S_R_3, INST_S_R_3, INST_S_R_3, INST_S_R_3, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign { _1688_, _1687_, _1686_, _1685_, _1684_, _1683_, _1682_, _1696_, _1695_, _1694_, _1693_, _1692_, _1691_, _1690_, _1689_, _1681_, _1680_ } = Extendval_E_R ? { Extend_E_R_4, Extend_E_R_4, Extend_E_R_3, Extend_E_R_2, Extend_E_R_1, Extend_E_R_0, Extend_E_R_10, Extend_E_R_9, Extend_E_R_8, Extend_E_R_7, Extend_E_R_6, Extend_E_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 } : { 9'h000, INST_S_R_7, INST_S_R_6, INST_S_R_5, INST_S_R_4, INST_S_R_3, INST_S_R_2, INST_S_R_1, INST_S_R_0 };
  assign { IMMED_S_16, IMMED_S_15, IMMED_S_14, IMMED_S_13, IMMED_S_12, IMMED_S_11, IMMED_S_10, IMMED_S_9, IMMED_S_8, IMMED_S_7, IMMED_S_6, IMMED_S_5, IMMED_S_4, IMMED_S_3, IMMED_S_2, IMMED_S_1, IMMED_S_0 } = INSTM32_S_R_N ? { IMMED16_S_16, IMMED16_S_15, IMMED16_S_14, IMMED16_S_13, IMMED16_S_12, IMMED16_S_11, IMMED16_S_10, IMMED16_S_9, IMMED16_S_8, IMMED16_S_7, IMMED16_S_6, IMMED16_S_5, IMMED16_S_4, IMMED16_S_3, IMMED16_S_2, IMMED16_S_1, IMMED16_S_0 } : { IMMED32_S_16, IMMED32_S_15, IMMED32_S_14, IMMED32_S_13, IMMED32_S_12, IMMED32_S_11, IMMED32_S_10, IMMED32_S_9, IMMED32_S_8, IMMED32_S_7, IMMED32_S_6, IMMED32_S_5, IMMED32_S_4, IMMED32_S_3, IMMED32_S_2, IMMED32_S_1, IMMED32_S_0 };
  assign { SaData_M_8, SaData_M_7, SaData_M_6, SaData_M_5, SaData_M_4, SaData_M_3, SaData_M_2, SaData_M_1, SaData_M_0 } = _0450_ ? 9'h004 : 9'h008;
  assign { SbrData_M_7, SbrData_M_6, SbrData_M_5, SbrData_M_4, SbrData_M_3, SbrData_M_2, SbrData_M_1, SbrData_M_0 } = _0456_ ? 8'h04 : 8'h08;
  assign { SbiData_M_8, SbiData_M_7, SbiData_M_6, SbiData_M_5, SbiData_M_4, SbiData_M_3, SbiData_M_2, SbiData_M_1, SbiData_M_0 } = _0457_ ? 9'h004 : 9'h008;
  assign RRRWr_S_0 = INST_S_R_2;
  assign RRRWr_S_1 = INST_S_R_3;
  assign RRRWr_S_2 = INST_S_R_4;
  assign RRRWr_S_3 = 1'h0;
  assign M16R_S_0 = INST_S_R_0;
  assign M16R_S_1 = INST_S_R_1;
  assign M16R_S_2 = INST_S_R_2;
  assign M16R_S_3 = 1'h0;
  assign REGY_S_0 = INST_S_R_5;
  assign REGY_S_1 = INST_S_R_6;
  assign REGY_S_2 = INST_S_R_7;
  assign REGY_S_3 = 1'h0;
  assign REGX_S_0 = INST_S_R_8;
  assign REGX_S_1 = INST_S_R_9;
  assign REGX_S_2 = INST_S_R_10;
  assign REGX_S_3 = 1'h0;
  assign RALU_HALT_E_R_0 = 1'h0;
  assign RALU_HALT_E_R_1 = 1'h0;
  assign RALU_HALT_E_R_2 = 1'h0;
endmodule
