$date
	Mon Jul 26 09:40:04 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Test_bench_P1 $end
$var wire 1 ! Wout_7 $end
$var wire 1 " WS_OR3 $end
$var wire 1 # WS_OR2 $end
$var reg 1 $ K $end
$var reg 1 % M $end
$var reg 1 & X $end
$var reg 1 ' Y $end
$var reg 1 ( Z $end
$var integer 32 ) i [31:0] $end
$scope module Indtance0 $end
$var wire 1 $ K $end
$var wire 1 % M $end
$var wire 1 * S_1 $end
$var wire 1 + S_10 $end
$var wire 1 , S_11 $end
$var wire 1 - S_12 $end
$var wire 1 . S_13 $end
$var wire 1 / S_14 $end
$var wire 1 0 S_2 $end
$var wire 1 1 S_3 $end
$var wire 1 2 S_4 $end
$var wire 1 3 S_5 $end
$var wire 1 4 S_6 $end
$var wire 1 5 S_7 $end
$var wire 1 6 S_8 $end
$var wire 1 7 S_9 $end
$var wire 1 # S_OR2 $end
$var wire 1 & X $end
$var wire 1 ' Y $end
$var wire 1 ( Z $end
$var wire 1 8 noZ $end
$var wire 1 9 noY $end
$var wire 1 : noX $end
$var wire 1 ; noM $end
$var wire 1 < noK $end
$upscope $end
$scope module Indtance1 $end
$var wire 1 ( K $end
$var wire 1 $ M $end
$var wire 1 ! S_OR3 $end
$var wire 1 % X $end
$var wire 1 & Y $end
$var wire 1 ' Z $end
$var wire 1 = out_1 $end
$var wire 1 > out_2 $end
$var wire 1 ? out_3 $end
$var wire 1 @ out_4 $end
$var wire 1 A out_5 $end
$var wire 1 B out_6 $end
$var wire 1 " out_7 $end
$var wire 1 C noZ $end
$var wire 1 D noY $end
$var wire 1 E noX $end
$var wire 1 F noM $end
$var wire 1 G noK $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1G
1F
1E
1D
1C
0B
0A
0@
0?
0>
1=
1<
1;
1:
19
18
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
b0 )
0(
0'
0&
0%
0$
0#
1"
1!
$end
#10
0!
0"
0=
0;
0E
1%
b1 )
#20
1#
1*
0<
0F
1$
1;
1E
0%
b10 )
#30
1!
1"
0*
1A
1B
10
0;
0E
1%
b11 )
#40
15
1!
1"
1?
1@
0A
0B
1=
00
08
0G
1(
1<
1F
0$
1;
1E
0%
b100 )
#50
0#
0@
0=
05
0;
0E
1%
b101 )
#60
1#
14
1@
05
0<
0F
1$
1;
1E
0%
b110 )
#70
0#
1A
1B
0@
04
0;
0E
1%
b111 )
#80
0#
05
0*
0?
0A
0B
1=
04
09
0C
1'
18
1G
0(
1<
1F
0$
1;
1E
0%
b1000 )
#90
0!
0"
0=
0;
0E
1%
b1001 )
#100
1#
11
0<
0F
1$
1;
1E
0%
b1010 )
#110
1!
1"
1A
12
01
0;
0E
1%
b1011 )
#120
0#
1!
1"
0A
1=
02
01
08
0G
1(
1<
1F
0$
1;
1E
0%
b1100 )
#130
0!
0"
0=
0;
0E
1%
b1101 )
#140
0<
0F
1$
1;
1E
0%
b1110 )
#150
1#
1!
1"
1A
13
0;
0E
1%
b1111 )
#160
0#
0!
0"
0A
03
0:
0D
1&
19
1C
0'
18
1G
0(
1<
1F
0$
1;
1E
0%
b10000 )
#170
1#
1+
0;
0E
1%
b10001 )
#180
1/
0+
0<
0F
1$
1;
1E
0%
b10010 )
#190
1!
1"
1#
1B
1,
0/
0;
0E
1%
b10011 )
#200
1#
17
1!
1"
1@
0B
0,
0/
08
0G
1(
1<
1F
0$
1;
1E
0%
b10100 )
#210
1#
0!
0"
0@
16
07
0;
0E
1%
b10101 )
#220
0#
1!
1"
1>
1@
06
07
0<
0F
1$
1;
1E
0%
b10110 )
#230
0>
1B
0@
0;
0E
1%
b10111 )
#240
0#
07
0!
0"
0B
09
0C
1'
18
1G
0(
1<
1F
0$
1;
1E
0%
b11000 )
#250
1#
1.
0;
0E
1%
b11001 )
#260
0#
0.
0<
0F
1$
1;
1E
0%
b11010 )
#270
1#
1-
0;
0E
1%
b11011 )
#280
0#
0-
08
0G
1(
1<
1F
0$
1;
1E
0%
b11100 )
#290
0;
0E
1%
b11101 )
#300
1!
1"
1>
0<
0F
1$
1;
1E
0%
b11110 )
#310
0!
0"
0>
0;
0E
1%
b11111 )
#320
b100000 )
