----------------------------------------------------------------------------------
-- Company: 
-- Engineer: 
-- 
-- Create Date: 06/04/2020 01:26:07 PM
-- Design Name: 
-- Module Name: top - Behavioral
-- Project Name: 
-- Target Devices: 
-- Tool Versions: 
-- Description: 
-- 
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
----------------------------------------------------------------------------------


library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;

-- Uncomment the following library declaration if instantiating
-- any Xilinx leaf cells in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity top is
--    Port ( CLK_I   : in STD_LOGIC;
--           RESET_I : in  STD_LOGIC;
--           START_I : in  std_logic := '0';
--           KEY_I   : in  STD_LOGIC_VECTOR (63 downto 0) := (others => '0');
--           DATA_I  : in  STD_LOGIC_VECTOR (63 downto 0) := (others => '0');
--           DATA_O  : out STD_LOGIC_VECTOR (63 downto 0) := (others => '0');
--           DONE_O  : out std_logic := '0'
--           );
end top;

architecture Behavioral of top is
--    component encryption is
--        Port ( 
--               CLK_I   : in  STD_LOGIC;
--               RESET_I : in  STD_LOGIC;
--               START_I : in  std_logic := '0';
--               KEY_I   : in  STD_LOGIC_VECTOR (63 downto 0) := (others => '0');
--               DATA_I  : in  STD_LOGIC_VECTOR (63 downto 0) := (others => '0');
--               DATA_O  : out STD_LOGIC_VECTOR (63 downto 0) := (others => '0');
--               DONE_O  : out std_logic := '0'
--               );
--    end component;
    

begin

--encryption_inst : encryption port map(
--    CLK_I   => CLK_I, 
--    RESET_I => RESET_I,
--    START_I => START_I,
--    KEY_I   => KEY_I,
--    DATA_I  => DATA_I,
--    DATA_O  => DATA_O,
--    DONE_O  => DONE_O
--);



end Behavioral;
