$date
  Wed Nov 29 16:09:05 2023
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench_mux_8x1 $end
$var reg 8 ! d_input[7:0] $end
$var reg 3 " s_input[2:0] $end
$var reg 1 # o_output $end
$scope module mux_instance $end
$var reg 8 $ d[7:0] $end
$var reg 3 % s[2:0] $end
$var reg 1 & o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b00000001 !
b000 "
1#
b00000001 $
b000 %
1&
#10000000
b00000010 !
b001 "
b00000010 $
b001 %
#20000000
