###############################################################
#  Generated by:      Cadence Innovus 21.17-s075_1
#  OS:                Linux x86_64(Host ID ECEUBUNTU2)
#  Generated on:      Thu Dec  5 14:16:06 2024
#  Design:            torus_credit_D_W32
#  Command:           report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
###############################################################
Path 1: VIOLATED Setup Check with Pin ys[1].xs[1].switch/west_conn_rx/gen_vc_
logic[0].vc_fifo/fifo_data_reg[10][12]/CP 
Endpoint:   ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_data_
reg[10][12]/D (^) checked with  leading edge of 'ideal_clock'
Beginpoint: ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc_fifo/fifo_tail_
reg[0]/Q      (^) triggered by  leading edge of 'ideal_clock'
Path Groups: {ideal_clock}
Analysis View: view_functional_wcl_slow
Other End Arrival Time         -0.001
- Setup                         0.104
+ Phase Shift                   6.000
= Required Time                 5.895
- Arrival Time                  7.477
= Slack Time                   -1.582
     Clock Rise Edge                 0.000
     + Clock Network Latency (Prop)  0.004
     = Beginpoint Arrival Time       0.004
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc      |     Cell      | Delay | Arrival | Required | 
     |                                                    |               |               |       |  Time   |   Time   | 
     |----------------------------------------------------+---------------+---------------+-------+---------+----------| 
     | ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc | CP ^          |               |       |   0.004 |   -1.578 | 
     | _fifo/fifo_tail_reg[0]                             |               |               |       |         |          | 
     | ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc | CP ^ -> Q ^   | EDFKCNQD4     | 0.147 |   0.151 |   -1.431 | 
     | _fifo/fifo_tail_reg[0]                             |               |               |       |         |          | 
     | ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc | I ^ -> ZN v   | INVD2         | 0.028 |   0.179 |   -1.403 | 
     | _fifo/FE_DBTC139_N12                               |               |               |       |         |          | 
     | ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc | A2 v -> Z v   | AN2XD1        | 0.060 |   0.239 |   -1.343 | 
     | _fifo/U32                                          |               |               |       |         |          | 
     | ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc | A2 v -> Z v   | AN2D2         | 0.163 |   0.402 |   -1.180 | 
     | _fifo/U72                                          |               |               |       |         |          | 
     | ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc | I v -> Z v    | CKBD1         | 0.272 |   0.674 |   -0.908 | 
     | _fifo/FE_OFC534_n696                               |               |               |       |         |          | 
     | ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc | B2 v -> Z v   | AO22D0        | 0.183 |   0.856 |   -0.726 | 
     | _fifo/U14                                          |               |               |       |         |          | 
     | ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc | C v -> ZN ^   | AOI221D0      | 0.200 |   1.056 |   -0.526 | 
     | _fifo/U13                                          |               |               |       |         |          | 
     | ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc | A2 ^ -> ZN v  | ND4D1         | 0.211 |   1.267 |   -0.315 | 
     | _fifo/U1110                                        |               |               |       |         |          | 
     | ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc | A1 v -> ZN ^  | ND2D1         | 0.057 |   1.323 |   -0.259 | 
     | _fifo/FE_RC_1_0                                    |               |               |       |         |          | 
     | ys[1].xs[0].switch/west_conn_rx/gen_vc_logic[0].vc | A1 ^ -> ZN v  | ND2D1         | 0.165 |   1.488 |   -0.094 | 
     | _fifo/FE_RC_0_0                                    |               |               |       |         |          | 
     | ys[1].xs[0].switch/west_conn_rx/U4                 | A1 v -> ZN ^  | ND2D1         | 0.136 |   1.625 |    0.042 | 
     | ys[1].xs[0].switch/west_conn_rx/U3                 | A1 ^ -> ZN v  | ND3D2         | 0.182 |   1.807 |    0.225 | 
     | ys[1].xs[0].switch/dor_credit/U9                   | B2 v -> Z v   | OA221D1       | 0.150 |   1.957 |    0.375 | 
     | ys[1].xs[0].switch/dor_credit/U7                   | A1 v -> ZN ^  | ND2D2         | 0.038 |   1.995 |    0.413 | 
     | ys[1].xs[0].switch/dor_credit/U4                   | I ^ -> ZN v   | INVD4         | 0.045 |   2.040 |    0.458 | 
     | ys[1].xs[0].switch/FE_DBTC1_w2e                    | I v -> ZN ^   | CKND6         | 0.044 |   2.084 |    0.502 | 
     | ys[1].xs[0].switch/gen_xbar[12].xbar               | p2e ^ -> eo ^ | torus_xbar_1b | 0.384 |   2.468 |    0.886 | 
     | FE_OFC735_ys_1_xs_0_conn_if_e_packet_payload_data_ | I ^ -> Z ^    | BUFFD0        | 4.144 |   6.612 |    5.030 | 
     | 12                                                 |               |               |       |         |          | 
     | FE_OFC7811_ys_1_xs_0_conn_if_e_packet_payload_data | I ^ -> Z ^    | BUFFD16       | 0.108 |   6.720 |    5.138 | 
     | _12                                                |               |               |       |         |          | 
     | ys[1].xs[0].conns_data[12].e_tx_data               | i ^ -> c ^    | low_swing_tx  | 0.428 |   7.147 |    5.565 | 
     | ys[1].xs[1].switch/west_conn_rx/FE_OFC8111_yss_1__ | I ^ -> Z ^    | CKBD12        | 0.055 |   7.202 |    5.620 | 
     | xss_0__conn_if_packet_payload__data__12            |               |               |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/FE_OFC8112_yss_1__ | I ^ -> Z ^    | CKBD3         | 0.274 |   7.476 |    5.894 | 
     | xss_0__conn_if_packet_payload__data__12            |               |               |       |         |          | 
     | ys[1].xs[1].switch/west_conn_rx/gen_vc_logic[0].vc | D ^           | EDFQD1        | 0.001 |   7.477 |    5.895 | 
     | _fifo/fifo_data_reg[10][12]                        |               |               |       |         |          | 
     +-----------------------------------------------------------------------------------------------------------------+ 

