i CLK
m 0 0
u 19 19
p {p:CLK}{t:PHASE_R[10].C}
e ckid0_0 {t:PHASE_R[10].C} dffr
c ckid0_0 {p:CLK} port Unsupported/too complex instance on clock path
l 0 0 0 0 0 0
r 0 0 0 0 0 0 0 0
