{"vcs1":{"timestamp_begin":1728241677.651795918, "rt":4.52, "ut":2.29, "st":0.55}}
{"vcselab":{"timestamp_begin":1728241682.301730566, "rt":1.16, "ut":0.26, "st":0.13}}
{"link":{"timestamp_begin":1728241683.548364917, "rt":1.39, "ut":0.12, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728241676.709607629}
{"VCS_COMP_START_TIME": 1728241676.709607629}
{"VCS_COMP_END_TIME": 1728241685.108864749}
{"VCS_USER_OPTIONS": "-o sim +v2k +vc -sverilog -timescale=1ns/1ps +vcs+lic+wait +multisource_int_delays +neg_tchk +incdir+ +plusarg_save +overlap +warn=noSDFCOM_UHICD,noSDFCOM_IWSBA,noSDFCOM_IANE,noSDFCOM_PONF -full64 -cc gcc +libext+.v+.vlib+.vh +define+SIM=1 /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/verilog/ibm13_neg.v one_hot_detect.sv one_hot_detect_tb.sv"}
{"vcs1": {"peak_mem": 2842451}}
{"stitch_vcselab": {"peak_mem": 2842555}}
