# Pravin A - VLSI Design Portfolio

![Profile Banner](https://via.placeholder.com/1200x300/2c3e50/3498db?text=VLSI+Design+%7C+Circuit+Design+%7C+RTL+Design)

## ğŸ‘¨â€ğŸ’» About Me

**Electronics and Communication Engineering Student** | **VLSI Design Enthusiast** | **FOSSEE Intern @ IIT Bombay**

ğŸ“ **Location:** Namakkal, Tamil Nadu, India  
ğŸ“ **Education:** B.E. Electronics and Communication Engineering, Sri Eshwar College of Engineering (2024-2028)  
ğŸ’¼ **Current Role:** FOSSEE Intern @ IIT Bombay (Remote)  
ğŸ”¬ **Interests:** VLSI Design, Circuit Design, RTL Design, Verilog, FPGA Systems

---

## ğŸ¯ Career Objective

Aspiring professional in the semiconductor industry, passionate about VLSI design, digital IC development, and semiconductor devices. Strong fundamentals in digital logic, circuit simulation, and hardware description languages (Verilog). Dedicated to exploring the end-to-end chip design flow â€” from device physics and circuit analysis to FPGA prototyping and system-level integration.

---

## ğŸ’¼ Experience

### **FOSSEE, IIT Bombay** (Remote Internship)
**Duration:** Oct 2025 â€“ Present  
**Role:** Research Migration Contributor | Analog Circuit Design

**Key Contributions:**
- Migrated and simulated analog signal circuits under the FOSSEE eSim initiative
- Focused on CMOS-based charge pump designs
- Enhanced knowledge of open-source EDA tools (KiCad, Ngspice)
- Completed three major projects:
  - DCâ€“DC Voltage Multiplier using Dickson Charge Pump Topology
  - Design and Simulation of a Low-Voltage Cross-Coupled Charge Pump
  - Six-Stage Linear CMOS Charge Pump with Complementary Clocking

---

## ğŸ“ Education

| Degree | Institution | Duration | Grade |
|--------|-------------|----------|-------|
| **B.E. Electronics and Communication Engineering** | Sri Eshwar College of Engineering, Coimbatore | Aug 2024 â€“ Jul 2028 | Pursuing |
| **Higher Secondary Education** (Mathematics & Computer Science) | Holy Angel's Matric Higher Secondary School | Jun 2023 â€“ Mar 2024 | 95% |

---

## ğŸš€ Projects & Research

### ğŸ”¹ Electronic Voting System using Xilinx Vivado
- Designed and simulated during VLSI Hackathon
- Implemented complete system using Verilog modules
- Real-time voting simulation with GitHub version control

### ğŸ”¹ Analog Design using Cadence Virtuoso
- Designed and analyzed Common Emitter (CE) Amplifier
- Performed DC and transient analyses
- Explored transistor biasing and gain control

### ğŸ”¹ Adaptive Vision - Smart Lighting System
- **IoT + AI Project** for SelfE Hackathon'24
- **Special Prize** winner among 30 teams
- Integrated motion sensors and rain detection
- Real-time monitoring via IoT and edge-based decision logic

### ğŸ”¹ Research Migration Projects (FOSSEE â€“ IIT Bombay)
- CMOS charge pump simulations using open-source EDA tools
- Published contributions under NMEICT â€“ eSim Repository

---

## ğŸ› ï¸ Technical Skills

### **VLSI & Design Tools**
