

================================================================
== Vitis HLS Report for 'rj_sbox_Pipeline_glog'
================================================================
* Date:           Fri Apr  4 01:45:00 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        hls_prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.092 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- glog    |        ?|        ?|         1|          1|          1|     ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%z = alloca i32 1"   --->   Operation 5 'alloca' 'z' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %x"   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 1, i8 %z"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %do.body.i.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [aes_tableless.c:28]   --->   Operation 10 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%atb_4 = load i8 %z" [aes_tableless.c:27]   --->   Operation 11 'load' 'atb_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 12 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.58ns)   --->   "%icmp_ln26 = icmp_eq  i8 %atb_4, i8 %x_read" [aes_tableless.c:26]   --->   Operation 13 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%i_2 = add i8 %i_1, i8 1" [aes_tableless.c:28]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %if.end.i.i, void %do.body.i.i.gf_log.exit.i_crit_edge.exitStub" [aes_tableless.c:26]   --->   Operation 15 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln23 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [aes_tableless.c:23]   --->   Operation 16 'specloopname' 'specloopname_ln23' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%atb = shl i8 %atb_4, i8 1" [aes_tableless.c:27]   --->   Operation 17 'shl' 'atb' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node atb_3)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %atb_4, i32 7" [aes_tableless.c:27]   --->   Operation 18 'bitselect' 'tmp' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node atb_3)   --->   "%atb_1 = xor i8 %atb, i8 27" [aes_tableless.c:27]   --->   Operation 19 'xor' 'atb_1' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node atb_3)   --->   "%atb_2 = select i1 %tmp, i8 %atb_1, i8 %atb" [aes_tableless.c:27]   --->   Operation 20 'select' 'atb_2' <Predicate = (!icmp_ln26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.30ns) (out node of the LUT)   --->   "%atb_3 = xor i8 %atb_2, i8 %atb_4" [aes_tableless.c:27]   --->   Operation 21 'xor' 'atb_3' <Predicate = (!icmp_ln26)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.58ns)   --->   "%icmp_ln28 = icmp_eq  i8 %i_1, i8 255" [aes_tableless.c:28]   --->   Operation 22 'icmp' 'icmp_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %if.end.i.i.do.body.i.i_crit_edge, void %if.end.i.i.gf_log.exit.i_crit_edge.exitStub" [aes_tableless.c:28]   --->   Operation 23 'br' 'br_ln28' <Predicate = (!icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%store_ln28 = store i8 %atb_3, i8 %z" [aes_tableless.c:28]   --->   Operation 24 'store' 'store_ln28' <Predicate = (!icmp_ln26 & !icmp_ln28)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln28 = store i8 %i_2, i8 %i" [aes_tableless.c:28]   --->   Operation 25 'store' 'store_ln28' <Predicate = (!icmp_ln26 & !icmp_ln28)> <Delay = 0.38>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln28 = br void %do.body.i.i" [aes_tableless.c:28]   --->   Operation 26 'br' 'br_ln28' <Predicate = (!icmp_ln26 & !icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %i_out, i8 255"   --->   Operation 27 'write' 'write_ln0' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 28 'br' 'br_ln0' <Predicate = (!icmp_ln26 & icmp_ln28)> <Delay = 0.38>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %i_out, i8 %i_1" [aes_tableless.c:28]   --->   Operation 29 'write' 'write_ln28' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.38ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 30 'br' 'br_ln0' <Predicate = (icmp_ln26)> <Delay = 0.38>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i1 1, void %do.body.i.i.gf_log.exit.i_crit_edge.exitStub, i1 0, void %if.end.i.i.gf_log.exit.i_crit_edge.exitStub"   --->   Operation 31 'phi' 'UnifiedRetVal' <Predicate = (icmp_ln28) | (icmp_ln26)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i1 %UnifiedRetVal"   --->   Operation 32 'ret' 'ret_ln0' <Predicate = (icmp_ln28) | (icmp_ln26)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', aes_tableless.c:28) on local variable 'i' [10]  (0 ns)
	'add' operation ('i', aes_tableless.c:28) [14]  (0.705 ns)
	'store' operation ('store_ln28', aes_tableless.c:28) of variable 'i', aes_tableless.c:28 on local variable 'i' [27]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
