# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do mux2_5bits_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mux2_5bits_min_1200mv_0c_fast.svo}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:11 on May 28,2018
# vlog -reportprogress 300 -sv -work work "+incdir+." mux2_5bits_min_1200mv_0c_fast.svo 
# -- Compiling module mux2_5bits
# -- Compiling module hard_block
# 
# Top level modules:
# 	mux2_5bits
# End time: 00:37:11 on May 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/rafae/Desktop/Projetos-CECI/MIPS/multiplexadores/Sem_Parameter/mux2_5bits/testbench {C:/Users/rafae/Desktop/Projetos-CECI/MIPS/multiplexadores/Sem_Parameter/mux2_5bits/testbench/mux2_5bits_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:37:11 on May 28,2018
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/rafae/Desktop/Projetos-CECI/MIPS/multiplexadores/Sem_Parameter/mux2_5bits/testbench" C:/Users/rafae/Desktop/Projetos-CECI/MIPS/multiplexadores/Sem_Parameter/mux2_5bits/testbench/mux2_5bits_tb.sv 
# -- Compiling module mux2_5bits_tb
# 
# Top level modules:
# 	mux2_5bits_tb
# End time: 00:37:11 on May 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  mux2_5bits_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=""+acc"" mux2_5bits_tb 
# Start time: 00:37:12 on May 28,2018
# Loading sv_std.std
# Loading work.mux2_5bits_tb
# Loading work.mux2_5bits
# Loading work.hard_block
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# SDF 10.5b Compiler 2016.10 Oct  5 2016
# 
# Loading instances from mux2_5bits_min_1200mv_0c_v_fast.sdo
# Loading timing data from mux2_5bits_min_1200mv_0c_v_fast.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mux2_5bits_tb File: C:/Users/rafae/Desktop/Projetos-CECI/MIPS/multiplexadores/Sem_Parameter/mux2_5bits/testbench/mux2_5bits_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#          4 tests completed with          0 errors
# ** Note: $finish    : C:/Users/rafae/Desktop/Projetos-CECI/MIPS/multiplexadores/Sem_Parameter/mux2_5bits/testbench/mux2_5bits_tb.sv(50)
#    Time: 55 ns  Iteration: 1  Instance: /mux2_5bits_tb
# 1
# Break in Module mux2_5bits_tb at C:/Users/rafae/Desktop/Projetos-CECI/MIPS/multiplexadores/Sem_Parameter/mux2_5bits/testbench/mux2_5bits_tb.sv line 50
# End time: 00:40:24 on May 28,2018, Elapsed time: 0:03:12
# Errors: 0, Warnings: 0
