//! **************************************************************************
// Written by: Map P.68d on Wed Oct 07 17:15:06 2015
//! **************************************************************************

SCHEMATIC START;
COMP "SR<11>" LOCATE = SITE "T6" LEVEL 1;
COMP "SR<12>" LOCATE = SITE "N12" LEVEL 1;
COMP "SR<13>" LOCATE = SITE "R15" LEVEL 1;
COMP "SR<14>" LOCATE = SITE "N5" LEVEL 1;
COMP "SR<15>" LOCATE = SITE "M3" LEVEL 1;
COMP "TEMPIO" LOCATE = SITE "H16" LEVEL 1;
COMP "RX_DV2" LOCATE = SITE "F2" LEVEL 1;
COMP "RX_CLK" LOCATE = SITE "E8" LEVEL 1;
COMP "TX_EN2" LOCATE = SITE "L3" LEVEL 1;
COMP "EEPROM_WP" LOCATE = SITE "R16" LEVEL 1;
COMP "DIGIT<0>" LOCATE = SITE "A8" LEVEL 1;
COMP "DIGIT<1>" LOCATE = SITE "D11" LEVEL 1;
COMP "DIGIT<2>" LOCATE = SITE "A7" LEVEL 1;
COMP "FAN_OUT" LOCATE = SITE "A3" LEVEL 1;
COMP "GTX_CLK2" LOCATE = SITE "K3" LEVEL 1;
COMP "GTX_CLK" LOCATE = SITE "E10" LEVEL 1;
PIN CLKMAINi/XLXI_5/clkout1_buf_pin<1> = BEL "CLKMAINi/XLXI_5/clkout1_buf"
        PINNAME O;
PIN "CLKMAINi/XLXI_5/clkout1_buf_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN CLKMAINi/XLXI_5/clkout2_buf_pin<1> = BEL "CLKMAINi/XLXI_5/clkout2_buf"
        PINNAME O;
PIN "CLKMAINi/XLXI_5/clkout2_buf_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN CLKMAINi/XLXI_5/clkout3_buf_pin<1> = BEL "CLKMAINi/XLXI_5/clkout3_buf"
        PINNAME O;
PIN "CLKMAINi/XLXI_5/clkout3_buf_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN XLXI_40_pin<1> = BEL "XLXI_40" PINNAME O;
PIN "XLXI_40_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
PIN XLXI_55_pin<1> = BEL "XLXI_55" PINNAME O;
PIN "XLXI_55_pin<1>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "PHY_MDC" LOCATE = SITE "E4" LEVEL 1;
COMP "HA" LOCATE = SITE "L4" LEVEL 1;
COMP "HB" LOCATE = SITE "J3" LEVEL 1;
COMP "HC" LOCATE = SITE "P4" LEVEL 1;
COMP "HD" LOCATE = SITE "N4" LEVEL 1;
COMP "OE" LOCATE = SITE "T5" LEVEL 1;
COMP "PHY_MDIO" LOCATE = SITE "G5" LEVEL 1;
COMP "DB1" LOCATE = SITE "E15" LEVEL 1;
COMP "DB2" LOCATE = SITE "D16" LEVEL 1;
COMP "DB3" LOCATE = SITE "F15" LEVEL 1;
COMP "DB4" LOCATE = SITE "E16" LEVEL 1;
COMP "PHY_CLK25" LOCATE = SITE "H5" LEVEL 1;
COMP "STR" LOCATE = SITE "T4" LEVEL 1;
COMP "RX_CLK2" LOCATE = SITE "J4" LEVEL 1;
PIN RX_CLK2_pin<0> = BEL "RX_CLK2" PINNAME PAD;
PIN "RX_CLK2_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "PHY_RX<0>" LOCATE = SITE "D5" LEVEL 1;
COMP "PHY_RX<1>" LOCATE = SITE "F6" LEVEL 1;
COMP "PHY_RESET" LOCATE = SITE "F7" LEVEL 1;
COMP "PHY_RX<2>" LOCATE = SITE "E3" LEVEL 1;
COMP "PHY_RX<3>" LOCATE = SITE "F3" LEVEL 1;
COMP "PHY_RX<4>" LOCATE = SITE "F4" LEVEL 1;
COMP "PHY_RX<5>" LOCATE = SITE "F5" LEVEL 1;
COMP "PHY_RX<6>" LOCATE = SITE "G6" LEVEL 1;
COMP "PHY_RX<7>" LOCATE = SITE "A2" LEVEL 1;
COMP "PHY_TX<0>" LOCATE = SITE "E1" LEVEL 1;
COMP "PHY_TX<1>" LOCATE = SITE "E2" LEVEL 1;
COMP "PHY_TX<2>" LOCATE = SITE "D1" LEVEL 1;
COMP "PHY_TX<3>" LOCATE = SITE "D3" LEVEL 1;
COMP "PHY_TX<4>" LOCATE = SITE "C1" LEVEL 1;
COMP "PHY_TX<5>" LOCATE = SITE "C2" LEVEL 1;
COMP "PHY_TX<6>" LOCATE = SITE "B1" LEVEL 1;
COMP "PHY_TX<7>" LOCATE = SITE "B2" LEVEL 1;
COMP "DIP_SW_BUF<0>" LOCATE = SITE "A9" LEVEL 1;
COMP "DIP_SW_BUF<1>" LOCATE = SITE "A10" LEVEL 1;
COMP "DIP_SW_BUF<2>" LOCATE = SITE "B10" LEVEL 1;
COMP "DIP_SW_BUF<3>" LOCATE = SITE "D9" LEVEL 1;
COMP "DIP_SW_BUF<4>" LOCATE = SITE "F9" LEVEL 1;
COMP "DIP_SW_BUF<5>" LOCATE = SITE "F10" LEVEL 1;
COMP "DIP_SW_BUF<6>" LOCATE = SITE "A11" LEVEL 1;
COMP "DIP_SW_BUF<7>" LOCATE = SITE "C11" LEVEL 1;
COMP "SCLK" LOCATE = SITE "L5" LEVEL 1;
COMP "DIP_SW_SEL<0>" LOCATE = SITE "B14" LEVEL 1;
COMP "DIP_SW_SEL<1>" LOCATE = SITE "A12" LEVEL 1;
COMP "DIP_SW_SEL<2>" LOCATE = SITE "B12" LEVEL 1;
COMP "DIP_SW_SEL<3>" LOCATE = SITE "A13" LEVEL 1;
COMP "DIP_SW_SEL<4>" LOCATE = SITE "C15" LEVEL 1;
COMP "DIP_SW_SEL<5>" LOCATE = SITE "A14" LEVEL 1;
COMP "DIP_SW_SEL<6>" LOCATE = SITE "B16" LEVEL 1;
COMP "DIP_SW_SEL<7>" LOCATE = SITE "B15" LEVEL 1;
COMP "SB<0>" LOCATE = SITE "J16" LEVEL 1;
COMP "SB<1>" LOCATE = SITE "N9" LEVEL 1;
COMP "SB<2>" LOCATE = SITE "N8" LEVEL 1;
COMP "SB<3>" LOCATE = SITE "R14" LEVEL 1;
COMP "SB<4>" LOCATE = SITE "M15" LEVEL 1;
COMP "SB<5>" LOCATE = SITE "K15" LEVEL 1;
COMP "SB<6>" LOCATE = SITE "T9" LEVEL 1;
COMP "SB<7>" LOCATE = SITE "M7" LEVEL 1;
COMP "SB<8>" LOCATE = SITE "L13" LEVEL 1;
COMP "SB<9>" LOCATE = SITE "L12" LEVEL 1;
COMP "SG<0>" LOCATE = SITE "K16" LEVEL 1;
COMP "SG<1>" LOCATE = SITE "L7" LEVEL 1;
COMP "SG<2>" LOCATE = SITE "M6" LEVEL 1;
COMP "SG<3>" LOCATE = SITE "T13" LEVEL 1;
COMP "SG<4>" LOCATE = SITE "J12" LEVEL 1;
COMP "SG<5>" LOCATE = SITE "N16" LEVEL 1;
COMP "SG<6>" LOCATE = SITE "T8" LEVEL 1;
COMP "SG<7>" LOCATE = SITE "R9" LEVEL 1;
COMP "SG<8>" LOCATE = SITE "H11" LEVEL 1;
COMP "SG<9>" LOCATE = SITE "K12" LEVEL 1;
COMP "SR<0>" LOCATE = SITE "J14" LEVEL 1;
COMP "SR<1>" LOCATE = SITE "R12" LEVEL 1;
COMP "SR<2>" LOCATE = SITE "P8" LEVEL 1;
COMP "SR<3>" LOCATE = SITE "T14" LEVEL 1;
COMP "SR<4>" LOCATE = SITE "M16" LEVEL 1;
COMP "SR<5>" LOCATE = SITE "L16" LEVEL 1;
COMP "SR<6>" LOCATE = SITE "K5" LEVEL 1;
COMP "SR<7>" LOCATE = SITE "M5" LEVEL 1;
COMP "SR<8>" LOCATE = SITE "N14" LEVEL 1;
COMP "SR<9>" LOCATE = SITE "K14" LEVEL 1;
COMP "RX_DV" LOCATE = SITE "E6" LEVEL 1;
COMP "TX_EN" LOCATE = SITE "J6" LEVEL 1;
COMP "DOUT_SEG<0>" LOCATE = SITE "A4" LEVEL 1;
COMP "DOUT_SEG<1>" LOCATE = SITE "E7" LEVEL 1;
COMP "DOUT_SEG<2>" LOCATE = SITE "D6" LEVEL 1;
COMP "DOUT_SEG<3>" LOCATE = SITE "C9" LEVEL 1;
COMP "DOUT_SEG<4>" LOCATE = SITE "A5" LEVEL 1;
COMP "DOUT_SEG<5>" LOCATE = SITE "C8" LEVEL 1;
COMP "DOUT_SEG<6>" LOCATE = SITE "E11" LEVEL 1;
COMP "DOUT_SEG<7>" LOCATE = SITE "D8" LEVEL 1;
COMP "EEPROM_SDA" LOCATE = SITE "P16" LEVEL 1;
COMP "EEPROM_SCL" LOCATE = SITE "P15" LEVEL 1;
COMP "PHY_RXD2<0>" LOCATE = SITE "F1" LEVEL 1;
COMP "PHY_RXD2<1>" LOCATE = SITE "G3" LEVEL 1;
COMP "PHY_RXD2<2>" LOCATE = SITE "G1" LEVEL 1;
COMP "PHY_RXD2<3>" LOCATE = SITE "H2" LEVEL 1;
COMP "PHY_RXD2<4>" LOCATE = SITE "H1" LEVEL 1;
COMP "PHY_RXD2<5>" LOCATE = SITE "J1" LEVEL 1;
COMP "PHY_RXD2<6>" LOCATE = SITE "K2" LEVEL 1;
COMP "PHY_RXD2<7>" LOCATE = SITE "K1" LEVEL 1;
COMP "PHY_TXD2<0>" LOCATE = SITE "R2" LEVEL 1;
COMP "PHY_TXD2<1>" LOCATE = SITE "R1" LEVEL 1;
COMP "PHY_TXD2<2>" LOCATE = SITE "P2" LEVEL 1;
COMP "PHY_TXD2<3>" LOCATE = SITE "P1" LEVEL 1;
COMP "PHY_TXD2<4>" LOCATE = SITE "N1" LEVEL 1;
COMP "PHY_TXD2<5>" LOCATE = SITE "M2" LEVEL 1;
COMP "PHY_TXD2<6>" LOCATE = SITE "M1" LEVEL 1;
COMP "PHY_TXD2<7>" LOCATE = SITE "L1" LEVEL 1;
COMP "C125IN" LOCATE = SITE "H4" LEVEL 1;
COMP "Watchdog" LOCATE = SITE "C6" LEVEL 1;
COMP "SB<10>" LOCATE = SITE "N6" LEVEL 1;
COMP "SB<11>" LOCATE = SITE "P7" LEVEL 1;
COMP "SB<12>" LOCATE = SITE "P12" LEVEL 1;
COMP "SB<13>" LOCATE = SITE "T15" LEVEL 1;
COMP "SB<14>" LOCATE = SITE "N3" LEVEL 1;
COMP "SB<15>" LOCATE = SITE "R5" LEVEL 1;
COMP "DIP_SW1<0>" LOCATE = SITE "C3" LEVEL 1;
COMP "DIP_SW1<1>" LOCATE = SITE "C5" LEVEL 1;
COMP "SG<10>" LOCATE = SITE "T7" LEVEL 1;
COMP "SG<11>" LOCATE = SITE "R7" LEVEL 1;
COMP "SG<12>" LOCATE = SITE "M12" LEVEL 1;
COMP "SG<13>" LOCATE = SITE "L10" LEVEL 1;
COMP "SG<14>" LOCATE = SITE "P5" LEVEL 1;
COMP "SG<15>" LOCATE = SITE "M4" LEVEL 1;
COMP "LED_OS" LOCATE = SITE "A6" LEVEL 1;
COMP "LED_RX" LOCATE = SITE "B5" LEVEL 1;
COMP "SR<10>" LOCATE = SITE "P6" LEVEL 1;
PIN
        ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKA;
PIN
        G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
PIN
        G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<26>
        = BEL
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKAWRCLK;
TIMEGRP RX_CLK = BEL "XLXI_36" BEL "G_DRIVEi/CLK_GD_MUXi" BEL
        "ETH_DRIVEi/ETH_CLK_MUXi" BEL "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_11"
        BEL "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_10" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_9" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_8" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_7" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_6" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_5" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_4" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_3" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_2" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_1" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_0" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_15" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_14" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_13" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_12" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_11" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_10" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_9" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_8" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_7" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_6" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_5" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_4" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_3" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_2" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_1" BEL
        "ETH_DRIVEi/ETH_RXi/PACKAGE_COUNTER_0" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_24" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_23" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_22" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_21" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_20" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_19" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_18" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_17" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_16" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_15" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_14" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_13" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_12" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_11" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_10" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_9" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_8" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_7" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_6" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_5" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_4" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_3" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_2" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_1" BEL
        "ETH_DRIVEi/ETH_RXi/blink_counter_0" BEL
        "ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd2" BEL
        "ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3" BEL
        "ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd1" BEL
        "ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd5" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_GAMMA_7" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_GAMMA_6" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_GAMMA_5" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_GAMMA_4" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_GAMMA_3" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_GAMMA_2" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_GAMMA_1" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_GAMMA_0" BEL
        "ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4" BEL
        "ETH_DRIVEi/ETH_RXi/STATE2_FSM_FFd1" BEL
        "ETH_DRIVEi/ETH_RXi/STATE2_FSM_FFd2" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_8" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_7" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_6" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_5" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_4" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_3" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_2" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_1" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_PHY_0" BEL "ETH_DRIVEi/ETH_RXi/WR_GAMMA"
        BEL "ETH_DRIVEi/ETH_RXi/counter_byte_9" BEL
        "ETH_DRIVEi/ETH_RXi/counter_byte_8" BEL
        "ETH_DRIVEi/ETH_RXi/counter_byte_7" BEL
        "ETH_DRIVEi/ETH_RXi/counter_byte_6" BEL
        "ETH_DRIVEi/ETH_RXi/counter_byte_5" BEL
        "ETH_DRIVEi/ETH_RXi/counter_byte_4" BEL
        "ETH_DRIVEi/ETH_RXi/counter_byte_3" BEL
        "ETH_DRIVEi/ETH_RXi/counter_byte_2" BEL
        "ETH_DRIVEi/ETH_RXi/counter_byte_1" BEL
        "ETH_DRIVEi/ETH_RXi/counter_byte_0" BEL
        "ETH_DRIVEi/ETH_RXi/ADDRESS_13" BEL "ETH_DRIVEi/ETH_RXi/ADDRESS_12"
        BEL "ETH_DRIVEi/ETH_RXi/ADDRESS_11" BEL
        "ETH_DRIVEi/ETH_RXi/ADDRESS_10" BEL "ETH_DRIVEi/ETH_RXi/ADDRESS_9" BEL
        "ETH_DRIVEi/ETH_RXi/ADDRESS_8" BEL "ETH_DRIVEi/ETH_RXi/ADDRESS_7" BEL
        "ETH_DRIVEi/ETH_RXi/ADDRESS_6" BEL "ETH_DRIVEi/ETH_RXi/ADDRESS_5" BEL
        "ETH_DRIVEi/ETH_RXi/ADDRESS_4" BEL "ETH_DRIVEi/ETH_RXi/ADDRESS_3" BEL
        "ETH_DRIVEi/ETH_RXi/ADDRESS_2" BEL "ETH_DRIVEi/ETH_RXi/ADDRESS_1" BEL
        "ETH_DRIVEi/ETH_RXi/ADDRESS_0" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_BUFF_6" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_BUFF_5" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_BUFF_4" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_BUFF_3" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_BUFF_2" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_BUFF_1" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_BUFF_0" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_BUFF_6" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_BUFF_5" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_BUFF_4" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_BUFF_3" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_BUFF_2" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_BUFF_1" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_BUFF_0" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_8" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_7" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_6" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_5" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_4" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_3" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_2" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_1" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_0" BEL
        "ETH_DRIVEi/ETH_RXi/counter_package_7" BEL
        "ETH_DRIVEi/ETH_RXi/counter_package_6" BEL
        "ETH_DRIVEi/ETH_RXi/counter_package_5" BEL
        "ETH_DRIVEi/ETH_RXi/counter_package_4" BEL
        "ETH_DRIVEi/ETH_RXi/counter_package_3" BEL
        "ETH_DRIVEi/ETH_RXi/counter_package_2" BEL
        "ETH_DRIVEi/ETH_RXi/counter_package_1" BEL
        "ETH_DRIVEi/ETH_RXi/counter_package_0" BEL "ETH_DRIVEi/ETH_RXi/WE" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_23" BEL "ETH_DRIVEi/ETH_RXi/DATA_22" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_21" BEL "ETH_DRIVEi/ETH_RXi/DATA_20" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_19" BEL "ETH_DRIVEi/ETH_RXi/DATA_18" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_17" BEL "ETH_DRIVEi/ETH_RXi/DATA_16" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_15" BEL "ETH_DRIVEi/ETH_RXi/DATA_14" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_13" BEL "ETH_DRIVEi/ETH_RXi/DATA_12" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_11" BEL "ETH_DRIVEi/ETH_RXi/DATA_10" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_9" BEL "ETH_DRIVEi/ETH_RXi/DATA_8" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_7" BEL "ETH_DRIVEi/ETH_RXi/DATA_6" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_5" BEL "ETH_DRIVEi/ETH_RXi/DATA_4" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_3" BEL "ETH_DRIVEi/ETH_RXi/DATA_2" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_1" BEL "ETH_DRIVEi/ETH_RXi/DATA_0" BEL
        "ETH_DRIVEi/ETH_RXi/WR_OUT" BEL "ETH_DRIVEi/ETH_RXi/DATA_BUFF_23" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_22" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_21" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_20" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_19" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_18" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_17" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_16" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_15" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_14" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_13" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_12" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_11" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_10" BEL "ETH_DRIVEi/ETH_RXi/DATA_BUFF_9"
        BEL "ETH_DRIVEi/ETH_RXi/DATA_BUFF_8" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_7" BEL "ETH_DRIVEi/ETH_RXi/DATA_BUFF_6"
        BEL "ETH_DRIVEi/ETH_RXi/DATA_BUFF_5" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_4" BEL "ETH_DRIVEi/ETH_RXi/DATA_BUFF_3"
        BEL "ETH_DRIVEi/ETH_RXi/DATA_BUFF_2" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_1" BEL "ETH_DRIVEi/ETH_RXi/DATA_BUFF_0"
        BEL "ETH_DRIVEi/ETH_RXi/ADD_counter_WB_11" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB_10" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB_9" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB_8" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB_7" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB_6" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB_5" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB_4" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB_3" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB_2" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB_1" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB_0" BEL
        "ETH_DRIVEi/ETH_RXi/RGB_BUFF_15" BEL "ETH_DRIVEi/ETH_RXi/RGB_BUFF_14"
        BEL "ETH_DRIVEi/ETH_RXi/RGB_BUFF_13" BEL
        "ETH_DRIVEi/ETH_RXi/RGB_BUFF_12" BEL "ETH_DRIVEi/ETH_RXi/RGB_BUFF_11"
        BEL "ETH_DRIVEi/ETH_RXi/RGB_BUFF_10" BEL
        "ETH_DRIVEi/ETH_RXi/RGB_BUFF_9" BEL "ETH_DRIVEi/ETH_RXi/RGB_BUFF_8"
        BEL "ETH_DRIVEi/ETH_RXi/RGB_BUFF_7" BEL
        "ETH_DRIVEi/ETH_RXi/RGB_BUFF_6" BEL "ETH_DRIVEi/ETH_RXi/RGB_BUFF_5"
        BEL "ETH_DRIVEi/ETH_RXi/RGB_BUFF_4" BEL
        "ETH_DRIVEi/ETH_RXi/RGB_BUFF_3" BEL "ETH_DRIVEi/ETH_RXi/RGB_BUFF_2"
        BEL "ETH_DRIVEi/ETH_RXi/RGB_BUFF_1" BEL
        "ETH_DRIVEi/ETH_RXi/RGB_BUFF_0" BEL
        "ETH_DRIVEi/ETH_RXi/END_PACKAGE_FLAG" BEL
        "ETH_DRIVEi/ETH_RXi/START_PACKAGE_FLAG" BEL "ETH_DRIVEi/ETH_RXi/WR_x"
        BEL "ETH_DRIVEi/ETH_RXi/ADD_counter_WB2_7" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB2_6" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB2_5" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB2_4" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB2_3" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB2_2" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB2_1" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_WB2_0" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_23" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_22" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_21" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_20" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_19" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_18" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_17" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_16" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_15" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_14" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_13" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_12" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_11" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_10" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_9" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_8" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_7" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_6" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_5" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_4" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_3" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_2" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_1" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_GAMMA_0" BEL "ETH_DRIVEi/ETH_RXi/DIM_x_4" BEL
        "ETH_DRIVEi/ETH_RXi/DIM_x_3" BEL "ETH_DRIVEi/ETH_RXi/DIM_x_2" BEL
        "ETH_DRIVEi/ETH_RXi/DIM_x_1" BEL "ETH_DRIVEi/ETH_RXi/DIM_x_0" BEL
        "ETH_DRIVEi/ETH_RXi/counter_byte_rgb_1" BEL
        "ETH_DRIVEi/ETH_RXi/counter_byte_rgb_0" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_23" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_22" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_21" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_20" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_19" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_18" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_17" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_16" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_15" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_14" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_13" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_12" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_11" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_10" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_9" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_8" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_7" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_6" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_5" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_4" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_3" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_2" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_1" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_OUT_WB_0" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_GAMMA_7" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_GAMMA_6" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_GAMMA_5" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_GAMMA_4" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_GAMMA_3" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_GAMMA_2" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_GAMMA_1" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_GAMMA_0" BEL
        "ETH_DRIVEi/ETH_RXi/DIM_BUFF_4" BEL "ETH_DRIVEi/ETH_RXi/DIM_BUFF_3"
        BEL "ETH_DRIVEi/ETH_RXi/DIM_BUFF_2" BEL
        "ETH_DRIVEi/ETH_RXi/DIM_BUFF_1" BEL "ETH_DRIVEi/ETH_RXi/DIM_BUFF_0"
        BEL "ETH_DRIVEi/ETH_RXi/ID_GD_MSB_7" BEL
        "ETH_DRIVEi/ETH_RXi/ID_GD_MSB_6" BEL "ETH_DRIVEi/ETH_RXi/ID_GD_MSB_5"
        BEL "ETH_DRIVEi/ETH_RXi/ID_GD_MSB_4" BEL
        "ETH_DRIVEi/ETH_RXi/ID_GD_MSB_3" BEL "ETH_DRIVEi/ETH_RXi/ID_GD_MSB_2"
        BEL "ETH_DRIVEi/ETH_RXi/ID_GD_MSB_1" BEL
        "ETH_DRIVEi/ETH_RXi/ID_GD_MSB_0" BEL "ETH_DRIVEi/ETH_RXi/ID_GD_LSB_7"
        BEL "ETH_DRIVEi/ETH_RXi/ID_GD_LSB_6" BEL
        "ETH_DRIVEi/ETH_RXi/ID_GD_LSB_5" BEL "ETH_DRIVEi/ETH_RXi/ID_GD_LSB_4"
        BEL "ETH_DRIVEi/ETH_RXi/ID_GD_LSB_3" BEL
        "ETH_DRIVEi/ETH_RXi/ID_GD_LSB_2" BEL "ETH_DRIVEi/ETH_RXi/ID_GD_LSB_1"
        BEL "ETH_DRIVEi/ETH_RXi/ID_GD_LSB_0" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_IN_7" BEL "ETH_DRIVEi/ETH_RXi/DATA_IN_6" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_IN_5" BEL "ETH_DRIVEi/ETH_RXi/DATA_IN_4" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_IN_3" BEL "ETH_DRIVEi/ETH_RXi/DATA_IN_2" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_IN_1" BEL "ETH_DRIVEi/ETH_RXi/DATA_IN_0" BEL
        "ETH_DRIVEi/ETH_RXi/SYN_FLAG" BEL "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_15"
        BEL "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_14" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_13" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_12" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_11" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_10" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_9" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_8" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_7" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_6" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_5" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_4" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_3" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_2" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_1" BEL
        "ETH_DRIVEi/ETH_RXi/DATA_BUFF_WB_0" BEL
        "ETH_DRIVEi/ETH_RXi/ID_MSB_enable" BEL "ETH_DRIVEi/ETH_RXi/RX_DV_b"
        BEL "ETH_DRIVEi/ETH_RXi/PHY_RXD_b_7" BEL
        "ETH_DRIVEi/ETH_RXi/PHY_RXD_b_6" BEL "ETH_DRIVEi/ETH_RXi/PHY_RXD_b_5"
        BEL "ETH_DRIVEi/ETH_RXi/PHY_RXD_b_4" BEL
        "ETH_DRIVEi/ETH_RXi/PHY_RXD_b_3" BEL "ETH_DRIVEi/ETH_RXi/PHY_RXD_b_2"
        BEL "ETH_DRIVEi/ETH_RXi/PHY_RXD_b_1" BEL
        "ETH_DRIVEi/ETH_RXi/PHY_RXD_b_0" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_2" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_12" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_11" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_10" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_9" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_8" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_7" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_6" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_5" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_4" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_3" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_2" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_1" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_0" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/LED_MODULE_SELECT_3" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/LED_MODULE_SELECT_2" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/LED_MODULE_SELECT_1" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/LED_MODULE_SELECT_0" BEL
        "ETH_DRIVEi/ETH_RXi/WR_PHY_A" BEL "ETH_DRIVEi/ETH_RXi/WR_PHY_B" BEL
        "ETH_DRIVEi/ETH_RXi/WR_WB" BEL "ETH_DRIVEi/ETH_RXi/ID_correct" BEL
        "ETH_DRIVEi/ETH_RXi/enable_gamma" BEL
        "ETH_DRIVEi/ETH_RXi/package_count_correct" BEL
        "ETH_DRIVEi/ETH_RXi/blink_flag" BEL "ETH_DRIVEi/ETH_RXi/blink_ena" BEL
        "ETH_DRIVEi/ETH_RXi/WB_TG_FLAG" BEL
        "ETH_DRIVEi/ETH_RXi/check_package_en" BEL
        "ETH_DRIVEi/ETH_RXi/PAGE_flag" BEL "ETH_DRIVEi/ETH_RXi/BLINK_OUT" BEL
        "ETH_DRIVEi/ETH_RXi/counter_byte_2_1" BEL
        "ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd4_1" BEL
        "ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd5_1" BEL
        "ETH_DRIVEi/ETH_RXi/STATE_FSM_FFd3_1" BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PIN
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PIN
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<26>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<26>";
PIN MAIN_CONTROLi/Mram_D1_SEG[7]_PWR_46_o_wide_mux_61_OUT_pins<10> = BEL
        "MAIN_CONTROLi/Mram_D1_SEG[7]_PWR_46_o_wide_mux_61_OUT" PINNAME
        CLKAWRCLK;
PIN MAIN_CONTROLi/Mram_D3_SEG[7]_PWR_46_o_wide_mux_80_OUT_pins<10> = BEL
        "MAIN_CONTROLi/Mram_D3_SEG[7]_PWR_46_o_wide_mux_80_OUT" PINNAME
        CLKAWRCLK;
PIN
        ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
TIMEGRP CLKMAINi_XLXI_5_clkout0 = BEL "XLXI_40" BEL "XLXI_55" BEL
        "G_DRIVEi/CLK_GD_MUXi" BEL "temp_1820reader_i/STATE_FSM_FFd1" BEL
        "temp_1820reader_i/STATE_FSM_FFd2" BEL
        "temp_1820reader_i/STATE_FSM_FFd3" BEL
        "temp_1820reader_i/cmd_FSM_FFd1" BEL "temp_1820reader_i/DELAY_READ_13"
        BEL "temp_1820reader_i/DELAY_READ_12" BEL
        "temp_1820reader_i/DELAY_READ_11" BEL
        "temp_1820reader_i/DELAY_READ_10" BEL "temp_1820reader_i/DELAY_READ_9"
        BEL "temp_1820reader_i/DELAY_READ_8" BEL
        "temp_1820reader_i/DELAY_READ_7" BEL "temp_1820reader_i/DELAY_READ_6"
        BEL "temp_1820reader_i/DELAY_READ_5" BEL
        "temp_1820reader_i/DELAY_READ_4" BEL "temp_1820reader_i/DELAY_READ_3"
        BEL "temp_1820reader_i/DELAY_READ_2" BEL
        "temp_1820reader_i/DELAY_READ_1" BEL "temp_1820reader_i/DELAY_READ_0"
        BEL "temp_1820reader_i/CLK_DIV_6" BEL "temp_1820reader_i/CLK_DIV_5"
        BEL "temp_1820reader_i/CLK_DIV_4" BEL "temp_1820reader_i/CLK_DIV_3"
        BEL "temp_1820reader_i/CLK_DIV_2" BEL "temp_1820reader_i/CLK_DIV_1"
        BEL "temp_1820reader_i/CLK_DIV_0" BEL "temp_1820reader_i/DATA_OUT_7"
        BEL "temp_1820reader_i/DATA_OUT_6" BEL "temp_1820reader_i/DATA_OUT_5"
        BEL "temp_1820reader_i/DATA_OUT_4" BEL "temp_1820reader_i/DATA_OUT_3"
        BEL "temp_1820reader_i/DATA_OUT_2" BEL "temp_1820reader_i/DATA_OUT_1"
        BEL "temp_1820reader_i/DATA_OUT_0" BEL "temp_1820reader_i/DAT_7" BEL
        "temp_1820reader_i/DAT_6" BEL "temp_1820reader_i/DAT_5" BEL
        "temp_1820reader_i/DAT_4" BEL "temp_1820reader_i/DAT_3" BEL
        "temp_1820reader_i/DAT_2" BEL "temp_1820reader_i/DAT_1" BEL
        "temp_1820reader_i/DAT_0" BEL "temp_1820reader_i/OW_i" BEL
        "temp_1820reader_i/COUNT_13" BEL "temp_1820reader_i/COUNT_12" BEL
        "temp_1820reader_i/COUNT_11" BEL "temp_1820reader_i/COUNT_10" BEL
        "temp_1820reader_i/COUNT_9" BEL "temp_1820reader_i/COUNT_8" BEL
        "temp_1820reader_i/COUNT_7" BEL "temp_1820reader_i/COUNT_6" BEL
        "temp_1820reader_i/COUNT_5" BEL "temp_1820reader_i/COUNT_4" BEL
        "temp_1820reader_i/COUNT_3" BEL "temp_1820reader_i/COUNT_2" BEL
        "temp_1820reader_i/COUNT_1" BEL "temp_1820reader_i/COUNT_0" BEL
        "temp_1820reader_i/COUNT_DELAY_26" BEL
        "temp_1820reader_i/COUNT_DELAY_25" BEL
        "temp_1820reader_i/COUNT_DELAY_24" BEL
        "temp_1820reader_i/COUNT_DELAY_23" BEL
        "temp_1820reader_i/COUNT_DELAY_22" BEL
        "temp_1820reader_i/COUNT_DELAY_21" BEL
        "temp_1820reader_i/COUNT_DELAY_20" BEL
        "temp_1820reader_i/COUNT_DELAY_19" BEL
        "temp_1820reader_i/COUNT_DELAY_18" BEL
        "temp_1820reader_i/COUNT_DELAY_17" BEL
        "temp_1820reader_i/COUNT_DELAY_16" BEL
        "temp_1820reader_i/COUNT_DELAY_15" BEL
        "temp_1820reader_i/COUNT_DELAY_14" BEL
        "temp_1820reader_i/COUNT_DELAY_13" BEL
        "temp_1820reader_i/COUNT_DELAY_12" BEL
        "temp_1820reader_i/COUNT_DELAY_11" BEL
        "temp_1820reader_i/COUNT_DELAY_10" BEL
        "temp_1820reader_i/COUNT_DELAY_9" BEL
        "temp_1820reader_i/COUNT_DELAY_8" BEL
        "temp_1820reader_i/COUNT_DELAY_7" BEL
        "temp_1820reader_i/COUNT_DELAY_6" BEL
        "temp_1820reader_i/COUNT_DELAY_5" BEL
        "temp_1820reader_i/COUNT_DELAY_4" BEL
        "temp_1820reader_i/COUNT_DELAY_3" BEL
        "temp_1820reader_i/COUNT_DELAY_2" BEL
        "temp_1820reader_i/COUNT_DELAY_1" BEL
        "temp_1820reader_i/COUNT_DELAY_0" BEL "MAIN_CONTROLi/digixx_3" BEL
        "MAIN_CONTROLi/digixx_2" BEL "MAIN_CONTROLi/digixx_1" BEL
        "MAIN_CONTROLi/digixx_0" BEL "MAIN_CONTROLi/watch_dog_counter_11" BEL
        "MAIN_CONTROLi/watch_dog_counter_10" BEL
        "MAIN_CONTROLi/watch_dog_counter_9" BEL
        "MAIN_CONTROLi/watch_dog_counter_8" BEL
        "MAIN_CONTROLi/watch_dog_counter_7" BEL
        "MAIN_CONTROLi/watch_dog_counter_6" BEL
        "MAIN_CONTROLi/watch_dog_counter_5" BEL
        "MAIN_CONTROLi/watch_dog_counter_4" BEL
        "MAIN_CONTROLi/watch_dog_counter_3" BEL
        "MAIN_CONTROLi/watch_dog_counter_2" BEL
        "MAIN_CONTROLi/watch_dog_counter_1" BEL
        "MAIN_CONTROLi/watch_dog_counter_0" BEL "MAIN_CONTROLi/delay_23" BEL
        "MAIN_CONTROLi/delay_22" BEL "MAIN_CONTROLi/delay_21" BEL
        "MAIN_CONTROLi/delay_20" BEL "MAIN_CONTROLi/delay_19" BEL
        "MAIN_CONTROLi/delay_18" BEL "MAIN_CONTROLi/delay_17" BEL
        "MAIN_CONTROLi/delay_16" BEL "MAIN_CONTROLi/delay_15" BEL
        "MAIN_CONTROLi/delay_14" BEL "MAIN_CONTROLi/delay_13" BEL
        "MAIN_CONTROLi/delay_12" BEL "MAIN_CONTROLi/delay_11" BEL
        "MAIN_CONTROLi/delay_10" BEL "MAIN_CONTROLi/delay_9" BEL
        "MAIN_CONTROLi/delay_8" BEL "MAIN_CONTROLi/delay_7" BEL
        "MAIN_CONTROLi/delay_6" BEL "MAIN_CONTROLi/delay_5" BEL
        "MAIN_CONTROLi/delay_4" BEL "MAIN_CONTROLi/delay_3" BEL
        "MAIN_CONTROLi/delay_2" BEL "MAIN_CONTROLi/delay_1" BEL
        "MAIN_CONTROLi/delay_0" BEL "MAIN_CONTROLi/BOUNT_FAN_23" BEL
        "MAIN_CONTROLi/BOUNT_FAN_22" BEL "MAIN_CONTROLi/BOUNT_FAN_21" BEL
        "MAIN_CONTROLi/BOUNT_FAN_20" BEL "MAIN_CONTROLi/BOUNT_FAN_19" BEL
        "MAIN_CONTROLi/BOUNT_FAN_18" BEL "MAIN_CONTROLi/BOUNT_FAN_17" BEL
        "MAIN_CONTROLi/BOUNT_FAN_16" BEL "MAIN_CONTROLi/BOUNT_FAN_15" BEL
        "MAIN_CONTROLi/BOUNT_FAN_14" BEL "MAIN_CONTROLi/BOUNT_FAN_13" BEL
        "MAIN_CONTROLi/BOUNT_FAN_12" BEL "MAIN_CONTROLi/BOUNT_FAN_11" BEL
        "MAIN_CONTROLi/BOUNT_FAN_10" BEL "MAIN_CONTROLi/BOUNT_FAN_9" BEL
        "MAIN_CONTROLi/BOUNT_FAN_8" BEL "MAIN_CONTROLi/BOUNT_FAN_7" BEL
        "MAIN_CONTROLi/BOUNT_FAN_6" BEL "MAIN_CONTROLi/BOUNT_FAN_5" BEL
        "MAIN_CONTROLi/BOUNT_FAN_4" BEL "MAIN_CONTROLi/BOUNT_FAN_3" BEL
        "MAIN_CONTROLi/BOUNT_FAN_2" BEL "MAIN_CONTROLi/BOUNT_FAN_1" BEL
        "MAIN_CONTROLi/BOUNT_FAN_0" BEL "MAIN_CONTROLi/LED_FIBER_COUNT_26" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_25" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_24" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_23" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_22" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_21" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_20" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_19" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_18" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_17" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_16" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_15" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_14" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_13" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_12" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_11" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_10" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_9" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_8" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_7" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_6" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_5" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_4" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_3" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_2" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_1" BEL
        "MAIN_CONTROLi/LED_FIBER_COUNT_0" BEL "MAIN_CONTROLi/SCAN_FSM_FFd2"
        BEL "MAIN_CONTROLi/SCAN_FSM_FFd1" BEL "MAIN_CONTROLi/DATA_BUFOUT_7"
        BEL "MAIN_CONTROLi/DATA_BUFOUT_6" BEL "MAIN_CONTROLi/DATA_BUFOUT_5"
        BEL "MAIN_CONTROLi/DATA_BUFOUT_4" BEL "MAIN_CONTROLi/DATA_BUFOUT_3"
        BEL "MAIN_CONTROLi/DATA_BUFOUT_2" BEL "MAIN_CONTROLi/DATA_BUFOUT_1"
        BEL "MAIN_CONTROLi/DATA_BUFOUT_0" BEL "MAIN_CONTROLi/DATA_BUFF2_6" BEL
        "MAIN_CONTROLi/DATA_BUFF2_5" BEL "MAIN_CONTROLi/DATA_BUFF2_4" BEL
        "MAIN_CONTROLi/DATA_BUFF2_3" BEL "MAIN_CONTROLi/DATA_BUFF2_2" BEL
        "MAIN_CONTROLi/DATA_BUFF2_1" BEL "MAIN_CONTROLi/DATA_BUFF2_0" BEL
        "MAIN_CONTROLi/SEG7_2_3" BEL "MAIN_CONTROLi/SEG7_2_2" BEL
        "MAIN_CONTROLi/SEG7_2_1" BEL "MAIN_CONTROLi/SEG7_2_0" BEL
        "MAIN_CONTROLi/SEG7_3_3" BEL "MAIN_CONTROLi/SEG7_3_2" BEL
        "MAIN_CONTROLi/SEG7_3_1" BEL "MAIN_CONTROLi/SEG7_3_0" BEL
        "MAIN_CONTROLi/Watchdog_trig_o" BEL "MAIN_CONTROLi/digi99_6" BEL
        "MAIN_CONTROLi/digi99_5" BEL "MAIN_CONTROLi/digi99_4" BEL
        "MAIN_CONTROLi/digi99_3" BEL "MAIN_CONTROLi/digi99_2" BEL
        "MAIN_CONTROLi/digi99_1" BEL "MAIN_CONTROLi/digi99_0" BEL
        "MAIN_CONTROLi/digimax_6" BEL "MAIN_CONTROLi/digimax_5" BEL
        "MAIN_CONTROLi/digimax_4" BEL "MAIN_CONTROLi/digimax_3" BEL
        "MAIN_CONTROLi/digimax_0" BEL "MAIN_CONTROLi/DIGIT_2" BEL
        "MAIN_CONTROLi/DIGIT_1" BEL "MAIN_CONTROLi/DIGIT_0" BEL
        "MAIN_CONTROLi/LED_OS" BEL "MAIN_CONTROLi/Temp_buf_6" BEL
        "MAIN_CONTROLi/Temp_buf_5" BEL "MAIN_CONTROLi/Temp_buf_4" BEL
        "MAIN_CONTROLi/Temp_buf_3" BEL "MAIN_CONTROLi/Temp_buf_2" BEL
        "MAIN_CONTROLi/Temp_buf_1" BEL "MAIN_CONTROLi/Temp_buf_0" BEL
        "MAIN_CONTROLi/CONFIG2_25" BEL "MAIN_CONTROLi/CONFIG2_24" BEL
        "MAIN_CONTROLi/CONFIG2_15" BEL "MAIN_CONTROLi/CONFIG2_14" BEL
        "MAIN_CONTROLi/CONFIG2_13" BEL "MAIN_CONTROLi/CONFIG2_12" BEL
        "MAIN_CONTROLi/CONFIG2_11" BEL "MAIN_CONTROLi/CONFIG2_10" BEL
        "MAIN_CONTROLi/CONFIG2_9" BEL "MAIN_CONTROLi/CONFIG2_8" BEL
        "MAIN_CONTROLi/CONFIG2_7" BEL "MAIN_CONTROLi/CONFIG2_6" BEL
        "MAIN_CONTROLi/CONFIG2_5" BEL "MAIN_CONTROLi/CONFIG2_4" BEL
        "MAIN_CONTROLi/CONFIG2_3" BEL "MAIN_CONTROLi/CONFIG2_2" BEL
        "MAIN_CONTROLi/CONFIG2_1" BEL "MAIN_CONTROLi/CONFIG2_0" BEL
        "ETH_DRIVEi/ETH_RXi/STATE3_FSM_FFd2" BEL
        "ETH_DRIVEi/ETH_RXi/STATE3_FSM_FFd1" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter2_5" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter2_4" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter2_3" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter2_2" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter2_1" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter2_0" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_26" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_25" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_24" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_23" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_22" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_21" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_20" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_19" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_18" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_17" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_16" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_15" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_14" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_13" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_12" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_11" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_10" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_9" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_8" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_7" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_6" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_5" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_4" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_3" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_2" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_1" BEL
        "ETH_DRIVEi/ETH_RXi/ENABLE_counter_0" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_23" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_22" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_21" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_20" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_19" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_18" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_17" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_16" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_15" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_14" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_13" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_12" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_11" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_10" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_9" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_8" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_7" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_6" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_5" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_4" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_3" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_2" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_1" BEL
        "ETH_DRIVEi/ETH_RXi/counter_rst_0" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_capture_10" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_capture_9" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_capture_8" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_capture_7" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_capture_6" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_capture_5" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_X_capture_4" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_capture_10" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_capture_9" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_capture_8" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_capture_7" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_capture_6" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_capture_5" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_capture_4" BEL
        "ETH_DRIVEi/ETH_RXi/ADD_counter_Y_capture_3" BEL
        "ETH_DRIVEi/ETH_RXi/PAGE_flag2" BEL "ETH_DRIVEi/ETH_RXi/PHY_RESET_c"
        BEL "ETH_DRIVEi/ETH_RXi/PHY_RESET_b" BEL
        "ETH_DRIVEi/XLXI_44/CLK_Counter_7" BEL
        "ETH_DRIVEi/XLXI_44/CLK_Counter_6" BEL
        "ETH_DRIVEi/XLXI_44/CLK_Counter_5" BEL
        "ETH_DRIVEi/XLXI_44/CLK_Counter_4" BEL
        "ETH_DRIVEi/XLXI_44/CLK_Counter_3" BEL
        "ETH_DRIVEi/XLXI_44/CLK_Counter_2" BEL
        "ETH_DRIVEi/XLXI_44/CLK_Counter_1" BEL
        "ETH_DRIVEi/XLXI_44/CLK_Counter_0" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_26" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_25" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_24" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_23" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_22" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_21" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_20" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_19" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_18" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_17" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_16" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_15" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_14" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_13" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_12" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_11" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_10" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_9" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_8" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_7" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_6" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_5" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_4" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_3" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_2" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_1" BEL
        "ETH_DRIVEi/ETH_RXbi/active_counter_0" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_26" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_25" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_24" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_23" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_22" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_21" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_20" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_19" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_18" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_17" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_16" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_15" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_14" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_13" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_12" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_11" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_10" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_9" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_8" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_7" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_6" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_5" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_4" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_3" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_2" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_1" BEL
        "ETH_DRIVEi/ETH_TX2i/counter_rst_0" BEL
        "ETH_DRIVEi/ETH_TX2i/state_FSM_FFd2" BEL
        "ETH_DRIVEi/ETH_TX2i/state_FSM_FFd3" BEL
        "ETH_DRIVEi/ETH_TX2i/state_FSM_FFd1" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_7" BEL "ETH_DRIVEi/ETH_TX2i/PHY_TXD_6"
        BEL "ETH_DRIVEi/ETH_TX2i/PHY_TXD_5" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_4" BEL "ETH_DRIVEi/ETH_TX2i/PHY_TXD_3"
        BEL "ETH_DRIVEi/ETH_TX2i/PHY_TXD_2" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_1" BEL "ETH_DRIVEi/ETH_TX2i/PHY_TXD_0"
        BEL "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_7" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_5" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_3" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_1" BEL "ETH_DRIVEi/ETH_TX2i/TX_EN" BEL
        "ETH_DRIVEi/ETH_TX2i/TX_EN_b" BEL "ETH_DRIVEi/ETH_TX2i/RD_EN" BEL
        "ETH_DRIVEi/ETH_TX2i/byte_counter_5" BEL
        "ETH_DRIVEi/ETH_TX2i/byte_counter_4" BEL
        "ETH_DRIVEi/ETH_TX2i/byte_counter_3" BEL
        "ETH_DRIVEi/ETH_TX2i/byte_counter_2" BEL
        "ETH_DRIVEi/ETH_TX2i/byte_counter_1" BEL
        "ETH_DRIVEi/ETH_TX2i/byte_counter_0" BEL
        "ETH_DRIVEi/ETH_TX2i/DATA_BUFF_7" BEL
        "ETH_DRIVEi/ETH_TX2i/DATA_BUFF_1" BEL
        "ETH_DRIVEi/ETH_TX2i/DATA_BUFF_0" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_26" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_25" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_24" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_23" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_22" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_21" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_20" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_19" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_18" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_17" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_16" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_15" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_14" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_13" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_12" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_11" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_10" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_9" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_8" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_7" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_6" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_5" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_4" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_3" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_2" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_1" BEL
        "ETH_DRIVEi/ETH_TX1i/counter_rst_0" BEL
        "ETH_DRIVEi/ETH_TX1i/state_FSM_FFd2" BEL
        "ETH_DRIVEi/ETH_TX1i/state_FSM_FFd3" BEL
        "ETH_DRIVEi/ETH_TX1i/state_FSM_FFd1" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_7" BEL "ETH_DRIVEi/ETH_TX1i/PHY_TXD_6"
        BEL "ETH_DRIVEi/ETH_TX1i/PHY_TXD_5" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_4" BEL "ETH_DRIVEi/ETH_TX1i/PHY_TXD_3"
        BEL "ETH_DRIVEi/ETH_TX1i/PHY_TXD_2" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_1" BEL "ETH_DRIVEi/ETH_TX1i/PHY_TXD_0"
        BEL "ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_7" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_5" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_3" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_1" BEL "ETH_DRIVEi/ETH_TX1i/TX_EN" BEL
        "ETH_DRIVEi/ETH_TX1i/TX_EN_b" BEL "ETH_DRIVEi/ETH_TX1i/RD_EN" BEL
        "ETH_DRIVEi/ETH_TX1i/byte_counter_5" BEL
        "ETH_DRIVEi/ETH_TX1i/byte_counter_4" BEL
        "ETH_DRIVEi/ETH_TX1i/byte_counter_3" BEL
        "ETH_DRIVEi/ETH_TX1i/byte_counter_2" BEL
        "ETH_DRIVEi/ETH_TX1i/byte_counter_1" BEL
        "ETH_DRIVEi/ETH_TX1i/byte_counter_0" BEL
        "ETH_DRIVEi/ETH_TX1i/DATA_BUFF_7" BEL
        "ETH_DRIVEi/ETH_TX1i/DATA_BUFF_1" BEL
        "ETH_DRIVEi/ETH_TX1i/DATA_BUFF_0" BEL "CLKMAINi/XLXI_5/clkout1_buf"
        BEL "G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_2" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/WR_OUT_1" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_12" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_11" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_10" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_9" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_8" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_7" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_6" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_5" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_4" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_3" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_2" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_1" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/ADD_OUT_1_0" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/LED_MODULE_SELECT_3" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/LED_MODULE_SELECT_2" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/LED_MODULE_SELECT_1" BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_3/LED_MODULE_SELECT_0" BEL
        "G_DRIVEi/TEST_MODEi/counter_y_6" BEL
        "G_DRIVEi/TEST_MODEi/counter_y_5" BEL
        "G_DRIVEi/TEST_MODEi/counter_y_4" BEL
        "G_DRIVEi/TEST_MODEi/counter_y_3" BEL
        "G_DRIVEi/TEST_MODEi/counter_y_2" BEL "G_DRIVEi/TEST_MODEi/counter4_5"
        BEL "G_DRIVEi/TEST_MODEi/counter4_4" BEL
        "G_DRIVEi/TEST_MODEi/counter4_3" BEL "G_DRIVEi/TEST_MODEi/counter4_2"
        BEL "G_DRIVEi/TEST_MODEi/counter4_1" BEL
        "G_DRIVEi/TEST_MODEi/counter4_0" BEL "G_DRIVEi/TEST_MODEi/cc_25" BEL
        "G_DRIVEi/TEST_MODEi/cc_24" BEL "G_DRIVEi/TEST_MODEi/cc_23" BEL
        "G_DRIVEi/TEST_MODEi/cc_22" BEL "G_DRIVEi/TEST_MODEi/cc_21" BEL
        "G_DRIVEi/TEST_MODEi/cc_20" BEL "G_DRIVEi/TEST_MODEi/cc_19" BEL
        "G_DRIVEi/TEST_MODEi/cc_18" BEL "G_DRIVEi/TEST_MODEi/cc_17" BEL
        "G_DRIVEi/TEST_MODEi/cc_16" BEL "G_DRIVEi/TEST_MODEi/cc_15" BEL
        "G_DRIVEi/TEST_MODEi/cc_14" BEL "G_DRIVEi/TEST_MODEi/cc_13" BEL
        "G_DRIVEi/TEST_MODEi/cc_12" BEL "G_DRIVEi/TEST_MODEi/cc_11" BEL
        "G_DRIVEi/TEST_MODEi/cc_10" BEL "G_DRIVEi/TEST_MODEi/cc_9" BEL
        "G_DRIVEi/TEST_MODEi/cc_8" BEL "G_DRIVEi/TEST_MODEi/cc_7" BEL
        "G_DRIVEi/TEST_MODEi/cc_6" BEL "G_DRIVEi/TEST_MODEi/cc_5" BEL
        "G_DRIVEi/TEST_MODEi/cc_4" BEL "G_DRIVEi/TEST_MODEi/cc_3" BEL
        "G_DRIVEi/TEST_MODEi/cc_2" BEL "G_DRIVEi/TEST_MODEi/cc_1" BEL
        "G_DRIVEi/TEST_MODEi/cc_0" BEL
        "G_DRIVEi/TEST_MODEi/test_mode_FSM_FFd1" BEL
        "G_DRIVEi/TEST_MODEi/test_mode_FSM_FFd2" BEL
        "G_DRIVEi/TEST_MODEi/test_mode_FSM_FFd3" BEL
        "G_DRIVEi/TEST_MODEi/statetest_FSM_FFd1" BEL
        "G_DRIVEi/TEST_MODEi/statetest_FSM_FFd2" BEL
        "G_DRIVEi/TEST_MODEi/statetest_FSM_FFd3" BEL
        "G_DRIVEi/TEST_MODEi/counter2_15" BEL
        "G_DRIVEi/TEST_MODEi/counter2_14" BEL
        "G_DRIVEi/TEST_MODEi/counter2_13" BEL
        "G_DRIVEi/TEST_MODEi/counter2_12" BEL
        "G_DRIVEi/TEST_MODEi/counter2_11" BEL
        "G_DRIVEi/TEST_MODEi/counter2_10" BEL "G_DRIVEi/TEST_MODEi/counter2_9"
        BEL "G_DRIVEi/TEST_MODEi/counter2_8" BEL
        "G_DRIVEi/TEST_MODEi/counter2_7" BEL "G_DRIVEi/TEST_MODEi/counter2_6"
        BEL "G_DRIVEi/TEST_MODEi/counter2_5" BEL
        "G_DRIVEi/TEST_MODEi/counter2_4" BEL "G_DRIVEi/TEST_MODEi/counter2_3"
        BEL "G_DRIVEi/TEST_MODEi/counter2_2" BEL
        "G_DRIVEi/TEST_MODEi/counter2_1" BEL "G_DRIVEi/TEST_MODEi/counter2_0"
        BEL "G_DRIVEi/TEST_MODEi/counter3_15" BEL
        "G_DRIVEi/TEST_MODEi/counter3_14" BEL
        "G_DRIVEi/TEST_MODEi/counter3_13" BEL
        "G_DRIVEi/TEST_MODEi/counter3_12" BEL
        "G_DRIVEi/TEST_MODEi/counter3_11" BEL
        "G_DRIVEi/TEST_MODEi/counter3_10" BEL "G_DRIVEi/TEST_MODEi/counter3_9"
        BEL "G_DRIVEi/TEST_MODEi/counter3_8" BEL
        "G_DRIVEi/TEST_MODEi/counter3_7" BEL "G_DRIVEi/TEST_MODEi/counter3_6"
        BEL "G_DRIVEi/TEST_MODEi/counter3_5" BEL
        "G_DRIVEi/TEST_MODEi/counter3_4" BEL "G_DRIVEi/TEST_MODEi/counter3_3"
        BEL "G_DRIVEi/TEST_MODEi/counter3_2" BEL
        "G_DRIVEi/TEST_MODEi/counter3_1" BEL "G_DRIVEi/TEST_MODEi/counter3_0"
        BEL "G_DRIVEi/TEST_MODEi/DIP_ID1_3" BEL
        "G_DRIVEi/TEST_MODEi/DIP_ID1_2" BEL "G_DRIVEi/TEST_MODEi/DIP_ID1_1"
        BEL "G_DRIVEi/TEST_MODEi/DIP_ID1_0" BEL "G_DRIVEi/TEST_MODEi/DIMMER_4"
        BEL "G_DRIVEi/TEST_MODEi/DIMMER_3" BEL "G_DRIVEi/TEST_MODEi/DIMMER_2"
        BEL "G_DRIVEi/TEST_MODEi/DIMMER_1" BEL "G_DRIVEi/TEST_MODEi/DIMMER_0"
        BEL "G_DRIVEi/TEST_MODEi/test_enable_b" BEL
        "G_DRIVEi/TEST_MODEi/DIP_ID1_c_3" BEL
        "G_DRIVEi/TEST_MODEi/DIP_ID1_c_2" BEL
        "G_DRIVEi/TEST_MODEi/DIP_ID1_c_1" BEL
        "G_DRIVEi/TEST_MODEi/DIP_ID1_c_0" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_23" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_22" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_21" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_20" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_19" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_18" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_17" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_16" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_15" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_14" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_13" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_12" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_11" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_10" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_9" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_8" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_7" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_6" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_5" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_4" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_3" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_2" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_1" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF2_0" BEL "G_DRIVEi/TEST_MODEi/ADD_13"
        BEL "G_DRIVEi/TEST_MODEi/ADD_12" BEL "G_DRIVEi/TEST_MODEi/ADD_11" BEL
        "G_DRIVEi/TEST_MODEi/ADD_10" BEL "G_DRIVEi/TEST_MODEi/ADD_9" BEL
        "G_DRIVEi/TEST_MODEi/ADD_8" BEL "G_DRIVEi/TEST_MODEi/ADD_7" BEL
        "G_DRIVEi/TEST_MODEi/ADD_6" BEL "G_DRIVEi/TEST_MODEi/ADD_5" BEL
        "G_DRIVEi/TEST_MODEi/ADD_4" BEL "G_DRIVEi/TEST_MODEi/ADD_3" BEL
        "G_DRIVEi/TEST_MODEi/ADD_2" BEL "G_DRIVEi/TEST_MODEi/ADD_1" BEL
        "G_DRIVEi/TEST_MODEi/ADD_0" BEL "G_DRIVEi/TEST_MODEi/DATA_BUFF_23" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_22" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_21" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_20" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_19" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_18" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_17" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_16" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_15" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_14" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_13" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_12" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_11" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_10" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_9" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_8" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_7" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_6" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_5" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_4" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_3" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_2" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_1" BEL
        "G_DRIVEi/TEST_MODEi/DATA_BUFF_0" BEL "G_DRIVEi/TEST_MODEi/WE" BEL
        "G_DRIVEi/TEST_MODEi/DIP_ID2_3" BEL "G_DRIVEi/TEST_MODEi/DIP_ID2_2"
        BEL "G_DRIVEi/TEST_MODEi/DIP_ID2_1" BEL
        "G_DRIVEi/TEST_MODEi/DIP_ID2_0" BEL "G_DRIVEi/TEST_MODEi/DIP_ID1_b_3"
        BEL "G_DRIVEi/TEST_MODEi/DIP_ID1_b_2" BEL
        "G_DRIVEi/TEST_MODEi/DIP_ID1_b_1" BEL
        "G_DRIVEi/TEST_MODEi/DIP_ID1_b_0" BEL
        "temp_1820reader_i/STATE[3]_CLK_DFF_514" BEL
        "MAIN_CONTROLi/Watchdog_trig" BEL "MAIN_CONTROLi/LED" BEL
        "MAIN_CONTROLi/SEG7_1_0" BEL "ETH_DRIVEi/XLXI_44/CLKx" BEL
        "ETH_DRIVEi/ETH_RXbi/RX_ACTIVE" BEL "G_DRIVEi/TEST_MODEi/page_flag"
        BEL "MAIN_CONTROLi/state_count" BEL "MAIN_CONTROLi/FAN_OUT" BEL
        "ETH_DRIVEi/ETH_TX2i/bit_nibble" BEL "ETH_DRIVEi/ETH_TX1i/bit_nibble"
        BEL "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_6_C_6" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_6_P_6" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_4_C_4" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_4_P_4" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_2_C_2" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_2_P_2" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_0_C_0" BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_0_P_0" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_C_6" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_6_P_6" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_4_C_4" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_4_P_4" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_C_2" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_2_P_2" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_C_0" BEL
        "ETH_DRIVEi/ETH_TX1i/PHY_TXD_b_0_P_0" BEL "temp_1820reader_i/OW" PIN
        "MAIN_CONTROLi/Mram_D1_SEG[7]_PWR_46_o_wide_mux_61_OUT_pins<10>" PIN
        "MAIN_CONTROLi/Mram_D3_SEG[7]_PWR_46_o_wide_mux_80_OUT_pins<10>" BEL
        "G_DRIVEi/TEST_MODEi/Mshreg_test_enable" BEL
        "G_DRIVEi/TEST_MODEi/test_enable" BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        PIN
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.grdc1.rdc/rd_dc_i_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg_d1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_d1_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_asreg_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0"
        PIN
        "ETH_DRIVEi/FIFO_ETH2i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>"
        BEL "GTX_CLK" BEL "GTX_CLK2";
PIN
        G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>
        = BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram"
        PINNAME CLKB;
PIN
        G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
PIN
        G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>
        = BEL
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram"
        PINNAME CLKBRDCLK;
TIMEGRP CLKMAINi_XLXI_5_clkout3 = BEL "CLKMAINi/ETH_CLK_MUXi" BEL
        "G_DRIVEi/i2c_master_i/count_9" BEL "G_DRIVEi/i2c_master_i/count_8"
        BEL "G_DRIVEi/i2c_master_i/count_7" BEL
        "G_DRIVEi/i2c_master_i/count_6" BEL "G_DRIVEi/i2c_master_i/count_5"
        BEL "G_DRIVEi/i2c_master_i/count_4" BEL
        "G_DRIVEi/i2c_master_i/count_3" BEL "G_DRIVEi/i2c_master_i/count_2"
        BEL "G_DRIVEi/i2c_master_i/count_1" BEL
        "G_DRIVEi/i2c_master_i/count_0" BEL
        "G_DRIVEi/i2c_master_i/GND_43_o_clk_DFF_422" BEL
        "G_DRIVEi/i2c_master_i/data_clk" BEL "CLKMAINi/XLXI_5/clkout4_buf" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_15" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_14" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_13" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_12" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_11" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_10" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_9" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_8" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_7" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_6" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_5" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_4" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_3" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_2" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_1" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_0" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_15" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_14" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_13" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_12" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_11" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_10" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_9" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_8" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_7" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_6" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_5" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_4" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_3" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_2" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_1" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_0" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_15" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_14" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_13" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_12" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_11" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_10" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_9" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_8" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_7" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_6" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_5" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_4" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_3" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_2" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_1" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_0" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_15" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_14" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_13" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_12" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_11" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_10" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_9" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_8" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_7" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_6" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_5" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_4" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_3" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_2" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_1" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_0" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_15" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_14" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_13" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_12" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_11" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_10" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_9" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_8" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_7" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_6" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_5" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_4" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_3" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_2" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_1" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_0" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_15" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_14" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_13" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_12" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_11" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_10" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_9" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_8" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_7" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_6" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_5" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_4" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_3" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_2" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_1" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_0" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_7" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_6" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_5" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_4" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_3" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_2" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_1" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_0" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_7" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_6" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_5" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_4" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_3" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_2" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_1" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_0" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_7" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_6" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_5" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_4" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_3" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_2" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_1" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_0" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_7" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_6" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_5" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_4" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_3" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_2" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_1" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_0" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_7" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_6" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_5" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_4" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_3" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_2" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_1" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_0" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_7" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_6" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_5" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_4" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_3" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_2" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_1" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_0" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_1" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_0" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_27" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_26" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_25" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_24" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_23" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_22" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_21" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_20" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_19" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_18" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_17" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_16" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_15" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_14" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_13" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_12" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_11" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_10" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_9" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_8" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_7" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_6" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_5" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_4" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_3" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_2" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_1" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_0" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_20" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_19" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_18" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_17" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_16" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_15" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_14" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_13" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_12" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_11" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_10" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_9" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_8" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_7" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_6" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_5" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_4" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_3" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_2" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_1" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_0" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_26" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_25" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_24" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_23" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_22" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_21" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_20" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_19" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_18" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_17" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_16" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_15" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_14" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_13" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_12" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_11" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_10" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_9" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_8" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_7" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_6" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_5" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_4" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_3" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_2" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_1" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_0" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_24" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_23" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_22" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_21" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_20" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_19" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_18" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_17" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_16" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_15" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_14" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_13" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_12" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_11" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_10" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_9" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_8" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_7" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_6" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_5" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_4" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_3" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_2" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_1" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_0" BEL
        "G_DRIVEi/ee_prom_control_i/ena" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_7" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_6" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_5" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_4" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_3" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_2" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_1" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_0" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_23" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_22" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_21" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_20" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_19" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_18" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_17" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_16" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_15" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_14" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_13" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_12" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_11" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_10" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_9" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_8" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_7" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_6" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_5" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_4" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_3" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_2" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_1" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_0" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_7" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_6" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_5" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_4" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_3" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_2" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_1" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_0" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_15" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_14" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_13" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_12" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_11" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_10" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_9" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_8" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_7" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_6" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_5" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_4" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_3" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_2" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_1" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_0" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_H_2" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_H_1" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_H_0" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_6" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_5" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_4" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_3" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_2" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_1" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_0" BEL
        "G_DRIVEi/ee_prom_control_i/next_state_3" BEL
        "G_DRIVEi/ee_prom_control_i/next_state_1" BEL
        "G_DRIVEi/ee_prom_control_i/next_state_0" BEL
        "G_DRIVEi/ee_prom_control_i/read_count_1" BEL
        "G_DRIVEi/ee_prom_control_i/read_count_0" BEL
        "G_DRIVEi/ee_prom_control_i/byte_counter_1" BEL
        "G_DRIVEi/ee_prom_control_i/byte_counter_0" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_7" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_6" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_5" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_4" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_3" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_2" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_1" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_0" BEL
        "G_DRIVEi/ee_prom_control_i/wb_read_trig_1" BEL
        "G_DRIVEi/ee_prom_control_i/DB3" BEL "G_DRIVEi/ee_prom_control_i/DB1"
        BEL "G_DRIVEi/ee_prom_control_i/DIP_SW2_1" BEL
        "G_DRIVEi/ee_prom_control_i/DB2" BEL
        "G_DRIVEi/ee_prom_control_i/state_3" BEL
        "G_DRIVEi/ee_prom_control_i/state_2" BEL
        "G_DRIVEi/ee_prom_control_i/state_1" BEL
        "G_DRIVEi/ee_prom_control_i/state_0" BEL
        "G_DRIVEi/ee_prom_control_i/BUSY_I2C_i_b" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/page_count_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/page_count_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/page_count_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/page_count_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/page_count_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/page_count_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_div_clk_pwm_3"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_div_clk_pwm_2"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_div_clk_pwm_1"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_div_clk_pwm_0"
        BEL "G_DRIVEi/g_drive_controller_shif_register_i/STATE_FSM_FFd2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_send_config_delay_5"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_send_config_delay_4"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_send_config_delay_3"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_send_config_delay_2"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_send_config_delay_1"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_send_config_delay_0"
        BEL "G_DRIVEi/g_drive_controller_shif_register_i/STATE_FSM_FFd1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_ADD_counter_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_ADD_counter_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_ADD_counter_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_ADD_counter_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/bit_counter_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/bit_counter_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/bit_counter_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/bit_counter_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/STROBE1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_Y<5:0>_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_Y<5:0>_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_Y<5:0>_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_Y<5:0>_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_Y<5:0>_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_Y<5:0>_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/MODE_flag" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/HD" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/HC" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/HA" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_B_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_B_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_B_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_B_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_B_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_B_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_B_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_11" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_10" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_9" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_8" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/BOARD_counter_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/BOARD_counter_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/BOARD_counter_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/BOARD_counter_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_BOARD_counter_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_BOARD_counter_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_BOARD_counter_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_BOARD_counter_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/dimx_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/dimx_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/dimx_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/dimx_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/dimx_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/STROBE" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_24" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_23" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_22" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_21" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_20" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_19" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_18" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_17" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_16" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_15" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_14" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_13" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_12" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_11" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_10" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_9" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_8" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_41" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_40" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_39" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_38" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_37" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_36" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_35" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_34" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_25" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_24" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_23" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_22" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_21" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_20" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_19" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_18" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_9" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_8" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/CLK_OUT1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/display_EN" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_enable" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/CLK_OUT_buff" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/WB_PAGE_SELECT_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/WB_PAGE_SELECT_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/div_clk_pwm" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/HB" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/PAGE_flag" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DIM_INi_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DIM_INi_3" BEL
        "G_DRIVEi/i2c_master_i/stretch" BEL "G_DRIVEi/i2c_master_i/scl_clk"
        BEL "G_DRIVEi/ee_prom_control_i/RW_I2C_o" BEL
        "G_DRIVEi/ee_prom_control_i/wb_read_trig_flag_1" BEL
        "G_DRIVEi/ee_prom_control_i/blink_flag" BEL
        "G_DRIVEi/ee_prom_control_i/blink_ena" BEL
        "G_DRIVEi/ee_prom_control_i/WB_WR_TRIG_FLAG" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/SEND_WB_BUSY" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/MODE_PWM" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/clk_pwm_buff" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/state_active" BEL
        "G_DRIVEi/ee_prom_control_i/BLINK_OUT" BEL
        "G_DRIVEi/ee_prom_control_i/EEPROM_WP" BEL
        "G_DRIVEi/ee_prom_control_i/WR_RAM" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/OE_BUFF" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_MODE" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/MODE" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_ROW_select_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_select_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_ROW_select_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_select_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_ROW_select_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_select_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_STROBE_C" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/STROBE_C" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_config_data_15"
        BEL "G_DRIVEi/g_drive_controller_shif_register_i/config_data_15" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_config_data_10"
        BEL "G_DRIVEi/g_drive_controller_shif_register_i/config_data_10" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_STROBE_K" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/STROBE_K" PIN
        "G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>";
TIMEGRP CLKMAINi_XLXI_5_clkout2 = BEL "CLKMAINi/ETH_CLK_MUXi" BEL
        "G_DRIVEi/i2c_master_i/count_9" BEL "G_DRIVEi/i2c_master_i/count_8"
        BEL "G_DRIVEi/i2c_master_i/count_7" BEL
        "G_DRIVEi/i2c_master_i/count_6" BEL "G_DRIVEi/i2c_master_i/count_5"
        BEL "G_DRIVEi/i2c_master_i/count_4" BEL
        "G_DRIVEi/i2c_master_i/count_3" BEL "G_DRIVEi/i2c_master_i/count_2"
        BEL "G_DRIVEi/i2c_master_i/count_1" BEL
        "G_DRIVEi/i2c_master_i/count_0" BEL
        "G_DRIVEi/i2c_master_i/GND_43_o_clk_DFF_422" BEL
        "G_DRIVEi/i2c_master_i/data_clk" BEL "CLKMAINi/XLXI_5/clkout3_buf" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_15" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_14" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_13" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_12" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_11" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_10" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_9" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_8" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_7" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_6" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_5" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_4" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_3" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_2" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_1" BEL
        "G_DRIVEi/Driver_shift_register_i/B_o_0" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_15" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_14" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_13" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_12" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_11" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_10" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_9" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_8" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_7" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_6" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_5" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_4" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_3" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_2" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_1" BEL
        "G_DRIVEi/Driver_shift_register_i/G_o_0" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_15" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_14" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_13" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_12" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_11" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_10" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_9" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_8" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_7" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_6" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_5" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_4" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_3" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_2" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_1" BEL
        "G_DRIVEi/Driver_shift_register_i/R_o_0" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_15" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_14" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_13" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_12" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_11" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_10" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_9" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_8" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_7" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_6" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_5" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_4" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_3" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_2" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_1" BEL
        "G_DRIVEi/Driver_shift_register_i/yB_0" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_15" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_14" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_13" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_12" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_11" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_10" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_9" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_8" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_7" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_6" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_5" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_4" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_3" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_2" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_1" BEL
        "G_DRIVEi/Driver_shift_register_i/yG_0" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_15" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_14" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_13" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_12" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_11" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_10" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_9" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_8" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_7" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_6" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_5" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_4" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_3" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_2" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_1" BEL
        "G_DRIVEi/Driver_shift_register_i/yR_0" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_7" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_6" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_5" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_4" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_3" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_2" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_1" BEL
        "G_DRIVEi/Driver_shift_register_i/xB2_0" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_7" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_6" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_5" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_4" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_3" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_2" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_1" BEL
        "G_DRIVEi/Driver_shift_register_i/xB_0" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_7" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_6" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_5" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_4" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_3" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_2" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_1" BEL
        "G_DRIVEi/Driver_shift_register_i/xG2_0" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_7" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_6" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_5" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_4" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_3" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_2" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_1" BEL
        "G_DRIVEi/Driver_shift_register_i/xG_0" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_7" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_6" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_5" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_4" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_3" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_2" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_1" BEL
        "G_DRIVEi/Driver_shift_register_i/xR2_0" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_7" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_6" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_5" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_4" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_3" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_2" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_1" BEL
        "G_DRIVEi/Driver_shift_register_i/xR_0" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_1" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_0" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_27" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_26" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_25" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_24" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_23" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_22" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_21" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_20" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_19" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_18" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_17" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_16" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_15" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_14" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_13" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_12" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_11" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_10" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_9" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_8" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_7" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_6" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_5" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_4" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_3" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_2" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_1" BEL
        "G_DRIVEi/ee_prom_control_i/Write_counter_time_count_0" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_20" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_19" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_18" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_17" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_16" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_15" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_14" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_13" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_12" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_11" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_10" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_9" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_8" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_7" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_6" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_5" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_4" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_3" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_2" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_1" BEL
        "G_DRIVEi/ee_prom_control_i/delay_counter_0" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_26" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_25" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_24" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_23" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_22" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_21" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_20" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_19" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_18" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_17" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_16" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_15" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_14" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_13" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_12" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_11" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_10" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_9" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_8" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_7" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_6" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_5" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_4" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_3" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_2" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_1" BEL
        "G_DRIVEi/ee_prom_control_i/start_up_counter_0" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_24" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_23" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_22" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_21" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_20" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_19" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_18" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_17" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_16" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_15" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_14" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_13" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_12" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_11" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_10" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_9" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_8" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_7" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_6" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_5" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_4" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_3" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_2" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_1" BEL
        "G_DRIVEi/ee_prom_control_i/blink_counter_0" BEL
        "G_DRIVEi/ee_prom_control_i/ena" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_7" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_6" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_5" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_4" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_3" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_2" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_1" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_I2C_o_0" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_23" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_22" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_21" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_20" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_19" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_18" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_17" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_16" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_15" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_14" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_13" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_12" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_11" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_10" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_9" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_8" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_7" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_6" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_5" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_4" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_3" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_2" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_1" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_OUT_WB_RAM_0" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_7" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_6" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_5" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_4" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_3" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_2" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_1" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_B_0" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_15" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_14" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_13" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_12" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_11" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_10" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_9" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_8" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_7" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_6" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_5" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_4" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_3" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_2" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_1" BEL
        "G_DRIVEi/ee_prom_control_i/DATA_WB_BUFF_0" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_H_2" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_H_1" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_H_0" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_6" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_5" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_4" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_3" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_2" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_1" BEL
        "G_DRIVEi/ee_prom_control_i/ADDRESS_I2C_L_0" BEL
        "G_DRIVEi/ee_prom_control_i/next_state_3" BEL
        "G_DRIVEi/ee_prom_control_i/next_state_1" BEL
        "G_DRIVEi/ee_prom_control_i/next_state_0" BEL
        "G_DRIVEi/ee_prom_control_i/read_count_1" BEL
        "G_DRIVEi/ee_prom_control_i/read_count_0" BEL
        "G_DRIVEi/ee_prom_control_i/byte_counter_1" BEL
        "G_DRIVEi/ee_prom_control_i/byte_counter_0" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_7" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_6" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_5" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_4" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_3" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_2" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_1" BEL
        "G_DRIVEi/ee_prom_control_i/ADD_RAM_COUNTER_0" BEL
        "G_DRIVEi/ee_prom_control_i/wb_read_trig_1" BEL
        "G_DRIVEi/ee_prom_control_i/DB3" BEL "G_DRIVEi/ee_prom_control_i/DB1"
        BEL "G_DRIVEi/ee_prom_control_i/DIP_SW2_1" BEL
        "G_DRIVEi/ee_prom_control_i/DB2" BEL
        "G_DRIVEi/ee_prom_control_i/state_3" BEL
        "G_DRIVEi/ee_prom_control_i/state_2" BEL
        "G_DRIVEi/ee_prom_control_i/state_1" BEL
        "G_DRIVEi/ee_prom_control_i/state_0" BEL
        "G_DRIVEi/ee_prom_control_i/BUSY_I2C_i_b" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/page_count_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/page_count_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/page_count_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/page_count_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/page_count_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/page_count_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_div_clk_pwm_3"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_div_clk_pwm_2"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_div_clk_pwm_1"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_div_clk_pwm_0"
        BEL "G_DRIVEi/g_drive_controller_shif_register_i/STATE_FSM_FFd2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_send_config_delay_5"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_send_config_delay_4"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_send_config_delay_3"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_send_config_delay_2"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_send_config_delay_1"
        BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter_send_config_delay_0"
        BEL "G_DRIVEi/g_drive_controller_shif_register_i/STATE_FSM_FFd1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_ADD_counter_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_ADD_counter_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_ADD_counter_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_ADD_counter_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/bit_counter_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/bit_counter_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/bit_counter_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/bit_counter_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/STROBE1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/counter2_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_Y<5:0>_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_Y<5:0>_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_Y<5:0>_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_Y<5:0>_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_Y<5:0>_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_Y<5:0>_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADDRESS_X_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_B_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/MODE_flag" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/HD" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/HC" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/HA" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_B_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_B_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_B_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_B_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_B_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_B_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_B_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_counter_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/COL_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_11" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_10" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_9" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_8" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ADD_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/BOARD_counter_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/BOARD_counter_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/BOARD_counter_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/BOARD_counter_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_BOARD_counter_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_BOARD_counter_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_BOARD_counter_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/IC_BOARD_counter_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/dimx_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/dimx_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/dimx_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/dimx_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/dimx_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/STROBE" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_24" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_23" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_22" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_21" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_20" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_19" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_18" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_17" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_16" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_15" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_14" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_13" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_12" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_11" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_10" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_9" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_8" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/timer_counter_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_41" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_40" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_39" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_38" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_37" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_36" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_35" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_34" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_25" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_24" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_23" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_22" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_21" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_20" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_19" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_18" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_9" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_8" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_data_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/CLK_OUT1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/display_EN" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/config_enable" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/CLK_OUT_buff" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/WB_PAGE_SELECT_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/WB_PAGE_SELECT_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/div_clk_pwm" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/HB" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/PAGE_flag" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DIM_INi_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DIM_INi_3" BEL
        "G_DRIVEi/i2c_master_i/stretch" BEL "G_DRIVEi/i2c_master_i/scl_clk"
        BEL "G_DRIVEi/ee_prom_control_i/RW_I2C_o" BEL
        "G_DRIVEi/ee_prom_control_i/wb_read_trig_flag_1" BEL
        "G_DRIVEi/ee_prom_control_i/blink_flag" BEL
        "G_DRIVEi/ee_prom_control_i/blink_ena" BEL
        "G_DRIVEi/ee_prom_control_i/WB_WR_TRIG_FLAG" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/SEND_WB_BUSY" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/MODE_PWM" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/clk_pwm_buff" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/state_active" BEL
        "G_DRIVEi/ee_prom_control_i/BLINK_OUT" BEL
        "G_DRIVEi/ee_prom_control_i/EEPROM_WP" BEL
        "G_DRIVEi/ee_prom_control_i/WR_RAM" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/OE_BUFF" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_6" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_7" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_5" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_4" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_3" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_DATA_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/DATA_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_MODE" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/MODE" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_ROW_select_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_select_2" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_ROW_select_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_select_1" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_ROW_select_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/ROW_select_0" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_STROBE_C" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/STROBE_C" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_config_data_15"
        BEL "G_DRIVEi/g_drive_controller_shif_register_i/config_data_15" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_config_data_10"
        BEL "G_DRIVEi/g_drive_controller_shif_register_i/config_data_10" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/Mshreg_STROBE_K" BEL
        "G_DRIVEi/g_drive_controller_shif_register_i/STROBE_K" PIN
        "G_DRIVEi/WB_RAMi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/TRUE_DP.PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/frame_buff_memi/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_0"
        BEL
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_1"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/sch_frame_buffer_i/XLXI_2/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<29>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH1_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_B_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_G_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>"
        PIN
        "G_DRIVEi/RGB_GAMMA_SCH2_i/gamma_table_R_i/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.WIDE_PRIM9.ram_pins<27>";
TIMEGRP RX_CLK2 = BEL "ETH_DRIVEi/ETH_CLK_MUXi" BEL "ETH_DRIVEi/XLXI_36" BEL
        "ETH_DRIVEi/ETH_RXbi/STATE2_FSM_FFd1" BEL
        "ETH_DRIVEi/ETH_RXbi/STATE2_FSM_FFd2" BEL "ETH_DRIVEi/ETH_RXbi/WR_PHY"
        BEL "ETH_DRIVEi/ETH_RXbi/DATA_OUT_PHY_8" BEL
        "ETH_DRIVEi/ETH_RXbi/DATA_OUT_PHY_7" BEL
        "ETH_DRIVEi/ETH_RXbi/DATA_OUT_PHY_6" BEL
        "ETH_DRIVEi/ETH_RXbi/DATA_OUT_PHY_5" BEL
        "ETH_DRIVEi/ETH_RXbi/DATA_OUT_PHY_4" BEL
        "ETH_DRIVEi/ETH_RXbi/DATA_OUT_PHY_3" BEL
        "ETH_DRIVEi/ETH_RXbi/DATA_OUT_PHY_2" BEL
        "ETH_DRIVEi/ETH_RXbi/DATA_OUT_PHY_1" BEL
        "ETH_DRIVEi/ETH_RXbi/DATA_OUT_PHY_0" BEL "ETH_DRIVEi/ETH_RXbi/RX_DV3"
        BEL "ETH_DRIVEi/ETH_RXbi/DATA_IN_7" BEL
        "ETH_DRIVEi/ETH_RXbi/DATA_IN_6" BEL "ETH_DRIVEi/ETH_RXbi/DATA_IN_5"
        BEL "ETH_DRIVEi/ETH_RXbi/DATA_IN_4" BEL
        "ETH_DRIVEi/ETH_RXbi/DATA_IN_3" BEL "ETH_DRIVEi/ETH_RXbi/DATA_IN_2"
        BEL "ETH_DRIVEi/ETH_RXbi/DATA_IN_1" BEL
        "ETH_DRIVEi/ETH_RXbi/DATA_IN_0" BEL "ETH_DRIVEi/ETH_RXbi/RX_DV2" BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_d1_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_asreg_0"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_10"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_9"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_8"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_7"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_6"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_5"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_4"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1"
        BEL
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0"
        PIN
        "ETH_DRIVEi/FIFO_ETH1i/XLXI_1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram_pins<28>";
TIMEGRP TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD = BEL
        "ETH_DRIVEi/ETH_TX2i/PHY_TXD_b_6_LD";
TIMEGRP PHY1_RX = BEL "PHY_RX<7>" BEL "PHY_RX<6>" BEL "PHY_RX<5>" BEL
        "PHY_RX<4>" BEL "PHY_RX<3>" BEL "PHY_RX<2>" BEL "PHY_RX<1>" BEL
        "PHY_RX<0>" BEL "RX_DV";
TIMEGRP PHY2_RX = BEL "PHY_RXD2<7>" BEL "PHY_RXD2<6>" BEL "PHY_RXD2<5>" BEL
        "PHY_RXD2<4>" BEL "PHY_RXD2<3>" BEL "PHY_RXD2<2>" BEL "PHY_RXD2<1>"
        BEL "PHY_RXD2<0>" BEL "RX_DV2";
TIMEGRP CLKMAINi_XLXI_5_clkout1 = BEL "PHY_CLK25" BEL
        "CLKMAINi/XLXI_5/clkout2_buf";
PIN SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0> = BEL
        "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0" PINNAME DIVCLK;
PIN CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV_pins<2> = BEL
        "CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV" PINNAME CLKIN1;
TIMEGRP C125IN = PIN "SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_0_pins<0>" PIN
        "CLKMAINi/XLXI_5/pll_base_inst/PLL_ADV_pins<2>";
TS_C125IN = PERIOD TIMEGRP "C125IN" 125 MHz HIGH 50%;
TS_RX_CLK = PERIOD TIMEGRP "RX_CLK" 125 MHz HIGH 50%;
TS_RX_CLK2 = PERIOD TIMEGRP "RX_CLK2" 125 MHz HIGH 50%;
TS_CLKMAINi_XLXI_5_clkout3 = PERIOD TIMEGRP "CLKMAINi_XLXI_5_clkout3"
        TS_C125IN * 0.533333333 HIGH 50%;
TS_CLKMAINi_XLXI_5_clkout1 = PERIOD TIMEGRP "CLKMAINi_XLXI_5_clkout1"
        TS_C125IN * 0.2 HIGH 50%;
TS_CLKMAINi_XLXI_5_clkout0 = PERIOD TIMEGRP "CLKMAINi_XLXI_5_clkout0"
        TS_C125IN HIGH 50%;
TS_CLKMAINi_XLXI_5_clkout2 = PERIOD TIMEGRP "CLKMAINi_XLXI_5_clkout2"
        TS_C125IN HIGH 50%;
TS_TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD = MAXDELAY TO TIMEGRP
        "TO_ETH_DRIVEiETH_TX2iPHY_TXD_b_6_LD" TS_RX_CLK DATAPATHONLY;
TIMEGRP "PHY1_RX" OFFSET = IN 4 ns VALID 8 ns BEFORE COMP "RX_CLK" "RISING";
TIMEGRP "PHY2_RX" OFFSET = IN 4 ns VALID 8 ns BEFORE COMP "RX_CLK2" "RISING";
SCHEMATIC END;

