
DEM_BOOTLOADER_STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029dc  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002cc  08002a94  08002a94  00003a94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d60  08002d60  00004004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08002d60  08002d60  00004004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08002d60  08002d60  00004004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d60  08002d60  00003d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002d64  08002d64  00003d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08002d68  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000021c  20000004  08002d6c  00004004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000220  08002d6c  00004220  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00004004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004960  00000000  00000000  0000402c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000011fb  00000000  00000000  0000898c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006c8  00000000  00000000  00009b88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000521  00000000  00000000  0000a250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000f234  00000000  00000000  0000a771  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000059e7  00000000  00000000  000199a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00051ca9  00000000  00000000  0001f38c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00071035  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000177c  00000000  00000000  00071078  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000059  00000000  00000000  000727f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000004 	.word	0x20000004
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08002a7c 	.word	0x08002a7c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000008 	.word	0x20000008
 80000fc:	08002a7c 	.word	0x08002a7c

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f8f0 	bl	80003e8 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__divsi3>:
 8000214:	4603      	mov	r3, r0
 8000216:	430b      	orrs	r3, r1
 8000218:	d47f      	bmi.n	800031a <__divsi3+0x106>
 800021a:	2200      	movs	r2, #0
 800021c:	0843      	lsrs	r3, r0, #1
 800021e:	428b      	cmp	r3, r1
 8000220:	d374      	bcc.n	800030c <__divsi3+0xf8>
 8000222:	0903      	lsrs	r3, r0, #4
 8000224:	428b      	cmp	r3, r1
 8000226:	d35f      	bcc.n	80002e8 <__divsi3+0xd4>
 8000228:	0a03      	lsrs	r3, r0, #8
 800022a:	428b      	cmp	r3, r1
 800022c:	d344      	bcc.n	80002b8 <__divsi3+0xa4>
 800022e:	0b03      	lsrs	r3, r0, #12
 8000230:	428b      	cmp	r3, r1
 8000232:	d328      	bcc.n	8000286 <__divsi3+0x72>
 8000234:	0c03      	lsrs	r3, r0, #16
 8000236:	428b      	cmp	r3, r1
 8000238:	d30d      	bcc.n	8000256 <__divsi3+0x42>
 800023a:	22ff      	movs	r2, #255	@ 0xff
 800023c:	0209      	lsls	r1, r1, #8
 800023e:	ba12      	rev	r2, r2
 8000240:	0c03      	lsrs	r3, r0, #16
 8000242:	428b      	cmp	r3, r1
 8000244:	d302      	bcc.n	800024c <__divsi3+0x38>
 8000246:	1212      	asrs	r2, r2, #8
 8000248:	0209      	lsls	r1, r1, #8
 800024a:	d065      	beq.n	8000318 <__divsi3+0x104>
 800024c:	0b03      	lsrs	r3, r0, #12
 800024e:	428b      	cmp	r3, r1
 8000250:	d319      	bcc.n	8000286 <__divsi3+0x72>
 8000252:	e000      	b.n	8000256 <__divsi3+0x42>
 8000254:	0a09      	lsrs	r1, r1, #8
 8000256:	0bc3      	lsrs	r3, r0, #15
 8000258:	428b      	cmp	r3, r1
 800025a:	d301      	bcc.n	8000260 <__divsi3+0x4c>
 800025c:	03cb      	lsls	r3, r1, #15
 800025e:	1ac0      	subs	r0, r0, r3
 8000260:	4152      	adcs	r2, r2
 8000262:	0b83      	lsrs	r3, r0, #14
 8000264:	428b      	cmp	r3, r1
 8000266:	d301      	bcc.n	800026c <__divsi3+0x58>
 8000268:	038b      	lsls	r3, r1, #14
 800026a:	1ac0      	subs	r0, r0, r3
 800026c:	4152      	adcs	r2, r2
 800026e:	0b43      	lsrs	r3, r0, #13
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x64>
 8000274:	034b      	lsls	r3, r1, #13
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b03      	lsrs	r3, r0, #12
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x70>
 8000280:	030b      	lsls	r3, r1, #12
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0ac3      	lsrs	r3, r0, #11
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x7c>
 800028c:	02cb      	lsls	r3, r1, #11
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0a83      	lsrs	r3, r0, #10
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x88>
 8000298:	028b      	lsls	r3, r1, #10
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0a43      	lsrs	r3, r0, #9
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x94>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a03      	lsrs	r3, r0, #8
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0xa0>
 80002b0:	020b      	lsls	r3, r1, #8
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	d2cd      	bcs.n	8000254 <__divsi3+0x40>
 80002b8:	09c3      	lsrs	r3, r0, #7
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__divsi3+0xae>
 80002be:	01cb      	lsls	r3, r1, #7
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0983      	lsrs	r3, r0, #6
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__divsi3+0xba>
 80002ca:	018b      	lsls	r3, r1, #6
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	0943      	lsrs	r3, r0, #5
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xc6>
 80002d6:	014b      	lsls	r3, r1, #5
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0903      	lsrs	r3, r0, #4
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xd2>
 80002e2:	010b      	lsls	r3, r1, #4
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	08c3      	lsrs	r3, r0, #3
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xde>
 80002ee:	00cb      	lsls	r3, r1, #3
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0883      	lsrs	r3, r0, #2
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xea>
 80002fa:	008b      	lsls	r3, r1, #2
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0843      	lsrs	r3, r0, #1
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xf6>
 8000306:	004b      	lsls	r3, r1, #1
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	1a41      	subs	r1, r0, r1
 800030e:	d200      	bcs.n	8000312 <__divsi3+0xfe>
 8000310:	4601      	mov	r1, r0
 8000312:	4152      	adcs	r2, r2
 8000314:	4610      	mov	r0, r2
 8000316:	4770      	bx	lr
 8000318:	e05d      	b.n	80003d6 <__divsi3+0x1c2>
 800031a:	0fca      	lsrs	r2, r1, #31
 800031c:	d000      	beq.n	8000320 <__divsi3+0x10c>
 800031e:	4249      	negs	r1, r1
 8000320:	1003      	asrs	r3, r0, #32
 8000322:	d300      	bcc.n	8000326 <__divsi3+0x112>
 8000324:	4240      	negs	r0, r0
 8000326:	4053      	eors	r3, r2
 8000328:	2200      	movs	r2, #0
 800032a:	469c      	mov	ip, r3
 800032c:	0903      	lsrs	r3, r0, #4
 800032e:	428b      	cmp	r3, r1
 8000330:	d32d      	bcc.n	800038e <__divsi3+0x17a>
 8000332:	0a03      	lsrs	r3, r0, #8
 8000334:	428b      	cmp	r3, r1
 8000336:	d312      	bcc.n	800035e <__divsi3+0x14a>
 8000338:	22fc      	movs	r2, #252	@ 0xfc
 800033a:	0189      	lsls	r1, r1, #6
 800033c:	ba12      	rev	r2, r2
 800033e:	0a03      	lsrs	r3, r0, #8
 8000340:	428b      	cmp	r3, r1
 8000342:	d30c      	bcc.n	800035e <__divsi3+0x14a>
 8000344:	0189      	lsls	r1, r1, #6
 8000346:	1192      	asrs	r2, r2, #6
 8000348:	428b      	cmp	r3, r1
 800034a:	d308      	bcc.n	800035e <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d304      	bcc.n	800035e <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	d03a      	beq.n	80003ce <__divsi3+0x1ba>
 8000358:	1192      	asrs	r2, r2, #6
 800035a:	e000      	b.n	800035e <__divsi3+0x14a>
 800035c:	0989      	lsrs	r1, r1, #6
 800035e:	09c3      	lsrs	r3, r0, #7
 8000360:	428b      	cmp	r3, r1
 8000362:	d301      	bcc.n	8000368 <__divsi3+0x154>
 8000364:	01cb      	lsls	r3, r1, #7
 8000366:	1ac0      	subs	r0, r0, r3
 8000368:	4152      	adcs	r2, r2
 800036a:	0983      	lsrs	r3, r0, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d301      	bcc.n	8000374 <__divsi3+0x160>
 8000370:	018b      	lsls	r3, r1, #6
 8000372:	1ac0      	subs	r0, r0, r3
 8000374:	4152      	adcs	r2, r2
 8000376:	0943      	lsrs	r3, r0, #5
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x16c>
 800037c:	014b      	lsls	r3, r1, #5
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0903      	lsrs	r3, r0, #4
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x178>
 8000388:	010b      	lsls	r3, r1, #4
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	08c3      	lsrs	r3, r0, #3
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x184>
 8000394:	00cb      	lsls	r3, r1, #3
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0883      	lsrs	r3, r0, #2
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x190>
 80003a0:	008b      	lsls	r3, r1, #2
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	d2d9      	bcs.n	800035c <__divsi3+0x148>
 80003a8:	0843      	lsrs	r3, r0, #1
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d301      	bcc.n	80003b2 <__divsi3+0x19e>
 80003ae:	004b      	lsls	r3, r1, #1
 80003b0:	1ac0      	subs	r0, r0, r3
 80003b2:	4152      	adcs	r2, r2
 80003b4:	1a41      	subs	r1, r0, r1
 80003b6:	d200      	bcs.n	80003ba <__divsi3+0x1a6>
 80003b8:	4601      	mov	r1, r0
 80003ba:	4663      	mov	r3, ip
 80003bc:	4152      	adcs	r2, r2
 80003be:	105b      	asrs	r3, r3, #1
 80003c0:	4610      	mov	r0, r2
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x1b4>
 80003c4:	4240      	negs	r0, r0
 80003c6:	2b00      	cmp	r3, #0
 80003c8:	d500      	bpl.n	80003cc <__divsi3+0x1b8>
 80003ca:	4249      	negs	r1, r1
 80003cc:	4770      	bx	lr
 80003ce:	4663      	mov	r3, ip
 80003d0:	105b      	asrs	r3, r3, #1
 80003d2:	d300      	bcc.n	80003d6 <__divsi3+0x1c2>
 80003d4:	4240      	negs	r0, r0
 80003d6:	b501      	push	{r0, lr}
 80003d8:	2000      	movs	r0, #0
 80003da:	f000 f805 	bl	80003e8 <__aeabi_idiv0>
 80003de:	bd02      	pop	{r1, pc}

080003e0 <__aeabi_idivmod>:
 80003e0:	2900      	cmp	r1, #0
 80003e2:	d0f8      	beq.n	80003d6 <__divsi3+0x1c2>
 80003e4:	e716      	b.n	8000214 <__divsi3>
 80003e6:	4770      	bx	lr

080003e8 <__aeabi_idiv0>:
 80003e8:	4770      	bx	lr
 80003ea:	46c0      	nop			@ (mov r8, r8)

080003ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003ec:	b580      	push	{r7, lr}
 80003ee:	b082      	sub	sp, #8
 80003f0:	af00      	add	r7, sp, #0
 80003f2:	0002      	movs	r2, r0
 80003f4:	1dfb      	adds	r3, r7, #7
 80003f6:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80003f8:	1dfb      	adds	r3, r7, #7
 80003fa:	781b      	ldrb	r3, [r3, #0]
 80003fc:	2b7f      	cmp	r3, #127	@ 0x7f
 80003fe:	d809      	bhi.n	8000414 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000400:	1dfb      	adds	r3, r7, #7
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	001a      	movs	r2, r3
 8000406:	231f      	movs	r3, #31
 8000408:	401a      	ands	r2, r3
 800040a:	4b04      	ldr	r3, [pc, #16]	@ (800041c <__NVIC_EnableIRQ+0x30>)
 800040c:	2101      	movs	r1, #1
 800040e:	4091      	lsls	r1, r2
 8000410:	000a      	movs	r2, r1
 8000412:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000414:	46c0      	nop			@ (mov r8, r8)
 8000416:	46bd      	mov	sp, r7
 8000418:	b002      	add	sp, #8
 800041a:	bd80      	pop	{r7, pc}
 800041c:	e000e100 	.word	0xe000e100

08000420 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000420:	b590      	push	{r4, r7, lr}
 8000422:	b083      	sub	sp, #12
 8000424:	af00      	add	r7, sp, #0
 8000426:	0002      	movs	r2, r0
 8000428:	6039      	str	r1, [r7, #0]
 800042a:	1dfb      	adds	r3, r7, #7
 800042c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800042e:	1dfb      	adds	r3, r7, #7
 8000430:	781b      	ldrb	r3, [r3, #0]
 8000432:	2b7f      	cmp	r3, #127	@ 0x7f
 8000434:	d828      	bhi.n	8000488 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000436:	4a2f      	ldr	r2, [pc, #188]	@ (80004f4 <__NVIC_SetPriority+0xd4>)
 8000438:	1dfb      	adds	r3, r7, #7
 800043a:	781b      	ldrb	r3, [r3, #0]
 800043c:	b25b      	sxtb	r3, r3
 800043e:	089b      	lsrs	r3, r3, #2
 8000440:	33c0      	adds	r3, #192	@ 0xc0
 8000442:	009b      	lsls	r3, r3, #2
 8000444:	589b      	ldr	r3, [r3, r2]
 8000446:	1dfa      	adds	r2, r7, #7
 8000448:	7812      	ldrb	r2, [r2, #0]
 800044a:	0011      	movs	r1, r2
 800044c:	2203      	movs	r2, #3
 800044e:	400a      	ands	r2, r1
 8000450:	00d2      	lsls	r2, r2, #3
 8000452:	21ff      	movs	r1, #255	@ 0xff
 8000454:	4091      	lsls	r1, r2
 8000456:	000a      	movs	r2, r1
 8000458:	43d2      	mvns	r2, r2
 800045a:	401a      	ands	r2, r3
 800045c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	019b      	lsls	r3, r3, #6
 8000462:	22ff      	movs	r2, #255	@ 0xff
 8000464:	401a      	ands	r2, r3
 8000466:	1dfb      	adds	r3, r7, #7
 8000468:	781b      	ldrb	r3, [r3, #0]
 800046a:	0018      	movs	r0, r3
 800046c:	2303      	movs	r3, #3
 800046e:	4003      	ands	r3, r0
 8000470:	00db      	lsls	r3, r3, #3
 8000472:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000474:	481f      	ldr	r0, [pc, #124]	@ (80004f4 <__NVIC_SetPriority+0xd4>)
 8000476:	1dfb      	adds	r3, r7, #7
 8000478:	781b      	ldrb	r3, [r3, #0]
 800047a:	b25b      	sxtb	r3, r3
 800047c:	089b      	lsrs	r3, r3, #2
 800047e:	430a      	orrs	r2, r1
 8000480:	33c0      	adds	r3, #192	@ 0xc0
 8000482:	009b      	lsls	r3, r3, #2
 8000484:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000486:	e031      	b.n	80004ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000488:	4a1b      	ldr	r2, [pc, #108]	@ (80004f8 <__NVIC_SetPriority+0xd8>)
 800048a:	1dfb      	adds	r3, r7, #7
 800048c:	781b      	ldrb	r3, [r3, #0]
 800048e:	0019      	movs	r1, r3
 8000490:	230f      	movs	r3, #15
 8000492:	400b      	ands	r3, r1
 8000494:	3b08      	subs	r3, #8
 8000496:	089b      	lsrs	r3, r3, #2
 8000498:	3306      	adds	r3, #6
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	18d3      	adds	r3, r2, r3
 800049e:	3304      	adds	r3, #4
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	1dfa      	adds	r2, r7, #7
 80004a4:	7812      	ldrb	r2, [r2, #0]
 80004a6:	0011      	movs	r1, r2
 80004a8:	2203      	movs	r2, #3
 80004aa:	400a      	ands	r2, r1
 80004ac:	00d2      	lsls	r2, r2, #3
 80004ae:	21ff      	movs	r1, #255	@ 0xff
 80004b0:	4091      	lsls	r1, r2
 80004b2:	000a      	movs	r2, r1
 80004b4:	43d2      	mvns	r2, r2
 80004b6:	401a      	ands	r2, r3
 80004b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80004ba:	683b      	ldr	r3, [r7, #0]
 80004bc:	019b      	lsls	r3, r3, #6
 80004be:	22ff      	movs	r2, #255	@ 0xff
 80004c0:	401a      	ands	r2, r3
 80004c2:	1dfb      	adds	r3, r7, #7
 80004c4:	781b      	ldrb	r3, [r3, #0]
 80004c6:	0018      	movs	r0, r3
 80004c8:	2303      	movs	r3, #3
 80004ca:	4003      	ands	r3, r0
 80004cc:	00db      	lsls	r3, r3, #3
 80004ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80004d0:	4809      	ldr	r0, [pc, #36]	@ (80004f8 <__NVIC_SetPriority+0xd8>)
 80004d2:	1dfb      	adds	r3, r7, #7
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	001c      	movs	r4, r3
 80004d8:	230f      	movs	r3, #15
 80004da:	4023      	ands	r3, r4
 80004dc:	3b08      	subs	r3, #8
 80004de:	089b      	lsrs	r3, r3, #2
 80004e0:	430a      	orrs	r2, r1
 80004e2:	3306      	adds	r3, #6
 80004e4:	009b      	lsls	r3, r3, #2
 80004e6:	18c3      	adds	r3, r0, r3
 80004e8:	3304      	adds	r3, #4
 80004ea:	601a      	str	r2, [r3, #0]
}
 80004ec:	46c0      	nop			@ (mov r8, r8)
 80004ee:	46bd      	mov	sp, r7
 80004f0:	b003      	add	sp, #12
 80004f2:	bd90      	pop	{r4, r7, pc}
 80004f4:	e000e100 	.word	0xe000e100
 80004f8:	e000ed00 	.word	0xe000ed00

080004fc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000500:	f3bf 8f4f 	dsb	sy
}
 8000504:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000506:	4b04      	ldr	r3, [pc, #16]	@ (8000518 <__NVIC_SystemReset+0x1c>)
 8000508:	4a04      	ldr	r2, [pc, #16]	@ (800051c <__NVIC_SystemReset+0x20>)
 800050a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800050c:	f3bf 8f4f 	dsb	sy
}
 8000510:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8000512:	46c0      	nop			@ (mov r8, r8)
 8000514:	e7fd      	b.n	8000512 <__NVIC_SystemReset+0x16>
 8000516:	46c0      	nop			@ (mov r8, r8)
 8000518:	e000ed00 	.word	0xe000ed00
 800051c:	05fa0004 	.word	0x05fa0004

08000520 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8000520:	b580      	push	{r7, lr}
 8000522:	b082      	sub	sp, #8
 8000524:	af00      	add	r7, sp, #0
 8000526:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4a03      	ldr	r2, [pc, #12]	@ (800053c <LL_I2C_EnableClockStretching+0x1c>)
 800052e:	401a      	ands	r2, r3
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	601a      	str	r2, [r3, #0]
}
 8000534:	46c0      	nop			@ (mov r8, r8)
 8000536:	46bd      	mov	sp, r7
 8000538:	b002      	add	sp, #8
 800053a:	bd80      	pop	{r7, pc}
 800053c:	fffdffff 	.word	0xfffdffff

08000540 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8000540:	b580      	push	{r7, lr}
 8000542:	b082      	sub	sp, #8
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 8000548:	687b      	ldr	r3, [r7, #4]
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4a03      	ldr	r2, [pc, #12]	@ (800055c <LL_I2C_DisableGeneralCall+0x1c>)
 800054e:	401a      	ands	r2, r3
 8000550:	687b      	ldr	r3, [r7, #4]
 8000552:	601a      	str	r2, [r3, #0]
}
 8000554:	46c0      	nop			@ (mov r8, r8)
 8000556:	46bd      	mov	sp, r7
 8000558:	b002      	add	sp, #8
 800055a:	bd80      	pop	{r7, pc}
 800055c:	fff7ffff 	.word	0xfff7ffff

08000560 <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b084      	sub	sp, #16
 8000564:	af00      	add	r7, sp, #0
 8000566:	60f8      	str	r0, [r7, #12]
 8000568:	60b9      	str	r1, [r7, #8]
 800056a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 800056c:	68fb      	ldr	r3, [r7, #12]
 800056e:	68db      	ldr	r3, [r3, #12]
 8000570:	4a05      	ldr	r2, [pc, #20]	@ (8000588 <LL_I2C_SetOwnAddress2+0x28>)
 8000572:	401a      	ands	r2, r3
 8000574:	68b9      	ldr	r1, [r7, #8]
 8000576:	687b      	ldr	r3, [r7, #4]
 8000578:	430b      	orrs	r3, r1
 800057a:	431a      	orrs	r2, r3
 800057c:	68fb      	ldr	r3, [r7, #12]
 800057e:	60da      	str	r2, [r3, #12]
}
 8000580:	46c0      	nop			@ (mov r8, r8)
 8000582:	46bd      	mov	sp, r7
 8000584:	b004      	add	sp, #16
 8000586:	bd80      	pop	{r7, pc}
 8000588:	fffff801 	.word	0xfffff801

0800058c <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b082      	sub	sp, #8
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	68db      	ldr	r3, [r3, #12]
 8000598:	4a03      	ldr	r2, [pc, #12]	@ (80005a8 <LL_I2C_DisableOwnAddress2+0x1c>)
 800059a:	401a      	ands	r2, r3
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	60da      	str	r2, [r3, #12]
}
 80005a0:	46c0      	nop			@ (mov r8, r8)
 80005a2:	46bd      	mov	sp, r7
 80005a4:	b002      	add	sp, #8
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	ffff7fff 	.word	0xffff7fff

080005ac <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	685b      	ldr	r3, [r3, #4]
 80005b8:	2280      	movs	r2, #128	@ 0x80
 80005ba:	0492      	lsls	r2, r2, #18
 80005bc:	431a      	orrs	r2, r3
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	605a      	str	r2, [r3, #4]
}
 80005c2:	46c0      	nop			@ (mov r8, r8)
 80005c4:	46bd      	mov	sp, r7
 80005c6:	b002      	add	sp, #8
 80005c8:	bd80      	pop	{r7, pc}
	...

080005cc <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80005cc:	b580      	push	{r7, lr}
 80005ce:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80005d0:	4b04      	ldr	r3, [pc, #16]	@ (80005e4 <LL_RCC_HSI_Enable+0x18>)
 80005d2:	681a      	ldr	r2, [r3, #0]
 80005d4:	4b03      	ldr	r3, [pc, #12]	@ (80005e4 <LL_RCC_HSI_Enable+0x18>)
 80005d6:	2180      	movs	r1, #128	@ 0x80
 80005d8:	0049      	lsls	r1, r1, #1
 80005da:	430a      	orrs	r2, r1
 80005dc:	601a      	str	r2, [r3, #0]
}
 80005de:	46c0      	nop			@ (mov r8, r8)
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}
 80005e4:	40021000 	.word	0x40021000

080005e8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80005ec:	4b07      	ldr	r3, [pc, #28]	@ (800060c <LL_RCC_HSI_IsReady+0x24>)
 80005ee:	681a      	ldr	r2, [r3, #0]
 80005f0:	2380      	movs	r3, #128	@ 0x80
 80005f2:	00db      	lsls	r3, r3, #3
 80005f4:	401a      	ands	r2, r3
 80005f6:	2380      	movs	r3, #128	@ 0x80
 80005f8:	00db      	lsls	r3, r3, #3
 80005fa:	429a      	cmp	r2, r3
 80005fc:	d101      	bne.n	8000602 <LL_RCC_HSI_IsReady+0x1a>
 80005fe:	2301      	movs	r3, #1
 8000600:	e000      	b.n	8000604 <LL_RCC_HSI_IsReady+0x1c>
 8000602:	2300      	movs	r3, #0
}
 8000604:	0018      	movs	r0, r3
 8000606:	46bd      	mov	sp, r7
 8000608:	bd80      	pop	{r7, pc}
 800060a:	46c0      	nop			@ (mov r8, r8)
 800060c:	40021000 	.word	0x40021000

08000610 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b082      	sub	sp, #8
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000618:	4b06      	ldr	r3, [pc, #24]	@ (8000634 <LL_RCC_SetSysClkSource+0x24>)
 800061a:	689b      	ldr	r3, [r3, #8]
 800061c:	2207      	movs	r2, #7
 800061e:	4393      	bics	r3, r2
 8000620:	0019      	movs	r1, r3
 8000622:	4b04      	ldr	r3, [pc, #16]	@ (8000634 <LL_RCC_SetSysClkSource+0x24>)
 8000624:	687a      	ldr	r2, [r7, #4]
 8000626:	430a      	orrs	r2, r1
 8000628:	609a      	str	r2, [r3, #8]
}
 800062a:	46c0      	nop			@ (mov r8, r8)
 800062c:	46bd      	mov	sp, r7
 800062e:	b002      	add	sp, #8
 8000630:	bd80      	pop	{r7, pc}
 8000632:	46c0      	nop			@ (mov r8, r8)
 8000634:	40021000 	.word	0x40021000

08000638 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800063c:	4b03      	ldr	r3, [pc, #12]	@ (800064c <LL_RCC_GetSysClkSource+0x14>)
 800063e:	689b      	ldr	r3, [r3, #8]
 8000640:	2238      	movs	r2, #56	@ 0x38
 8000642:	4013      	ands	r3, r2
}
 8000644:	0018      	movs	r0, r3
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	46c0      	nop			@ (mov r8, r8)
 800064c:	40021000 	.word	0x40021000

08000650 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b082      	sub	sp, #8
 8000654:	af00      	add	r7, sp, #0
 8000656:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000658:	4b06      	ldr	r3, [pc, #24]	@ (8000674 <LL_RCC_SetAHBPrescaler+0x24>)
 800065a:	689b      	ldr	r3, [r3, #8]
 800065c:	4a06      	ldr	r2, [pc, #24]	@ (8000678 <LL_RCC_SetAHBPrescaler+0x28>)
 800065e:	4013      	ands	r3, r2
 8000660:	0019      	movs	r1, r3
 8000662:	4b04      	ldr	r3, [pc, #16]	@ (8000674 <LL_RCC_SetAHBPrescaler+0x24>)
 8000664:	687a      	ldr	r2, [r7, #4]
 8000666:	430a      	orrs	r2, r1
 8000668:	609a      	str	r2, [r3, #8]
}
 800066a:	46c0      	nop			@ (mov r8, r8)
 800066c:	46bd      	mov	sp, r7
 800066e:	b002      	add	sp, #8
 8000670:	bd80      	pop	{r7, pc}
 8000672:	46c0      	nop			@ (mov r8, r8)
 8000674:	40021000 	.word	0x40021000
 8000678:	fffff0ff 	.word	0xfffff0ff

0800067c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, Prescaler);
 8000684:	4b06      	ldr	r3, [pc, #24]	@ (80006a0 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000686:	689b      	ldr	r3, [r3, #8]
 8000688:	4a06      	ldr	r2, [pc, #24]	@ (80006a4 <LL_RCC_SetAPB1Prescaler+0x28>)
 800068a:	4013      	ands	r3, r2
 800068c:	0019      	movs	r1, r3
 800068e:	4b04      	ldr	r3, [pc, #16]	@ (80006a0 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000690:	687a      	ldr	r2, [r7, #4]
 8000692:	430a      	orrs	r2, r1
 8000694:	609a      	str	r2, [r3, #8]
}
 8000696:	46c0      	nop			@ (mov r8, r8)
 8000698:	46bd      	mov	sp, r7
 800069a:	b002      	add	sp, #8
 800069c:	bd80      	pop	{r7, pc}
 800069e:	46c0      	nop			@ (mov r8, r8)
 80006a0:	40021000 	.word	0x40021000
 80006a4:	ffff8fff 	.word	0xffff8fff

080006a8 <LL_RCC_SetUSARTClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 80006a8:	b580      	push	{r7, lr}
 80006aa:	b082      	sub	sp, #8
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 80006b0:	4b08      	ldr	r3, [pc, #32]	@ (80006d4 <LL_RCC_SetUSARTClockSource+0x2c>)
 80006b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80006b4:	687a      	ldr	r2, [r7, #4]
 80006b6:	0c12      	lsrs	r2, r2, #16
 80006b8:	43d2      	mvns	r2, r2
 80006ba:	401a      	ands	r2, r3
 80006bc:	0011      	movs	r1, r2
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	041b      	lsls	r3, r3, #16
 80006c2:	0c1a      	lsrs	r2, r3, #16
 80006c4:	4b03      	ldr	r3, [pc, #12]	@ (80006d4 <LL_RCC_SetUSARTClockSource+0x2c>)
 80006c6:	430a      	orrs	r2, r1
 80006c8:	655a      	str	r2, [r3, #84]	@ 0x54
}
 80006ca:	46c0      	nop			@ (mov r8, r8)
 80006cc:	46bd      	mov	sp, r7
 80006ce:	b002      	add	sp, #8
 80006d0:	bd80      	pop	{r7, pc}
 80006d2:	46c0      	nop			@ (mov r8, r8)
 80006d4:	40021000 	.word	0x40021000

080006d8 <LL_RCC_SetI2CClockSource>:
  *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI (*)
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (I2CxSource >> 16U), (I2CxSource & 0x0000FFFFU));
 80006e0:	4b08      	ldr	r3, [pc, #32]	@ (8000704 <LL_RCC_SetI2CClockSource+0x2c>)
 80006e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80006e4:	687a      	ldr	r2, [r7, #4]
 80006e6:	0c12      	lsrs	r2, r2, #16
 80006e8:	43d2      	mvns	r2, r2
 80006ea:	401a      	ands	r2, r3
 80006ec:	0011      	movs	r1, r2
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	041b      	lsls	r3, r3, #16
 80006f2:	0c1a      	lsrs	r2, r3, #16
 80006f4:	4b03      	ldr	r3, [pc, #12]	@ (8000704 <LL_RCC_SetI2CClockSource+0x2c>)
 80006f6:	430a      	orrs	r2, r1
 80006f8:	655a      	str	r2, [r3, #84]	@ 0x54
}
 80006fa:	46c0      	nop			@ (mov r8, r8)
 80006fc:	46bd      	mov	sp, r7
 80006fe:	b002      	add	sp, #8
 8000700:	bd80      	pop	{r7, pc}
 8000702:	46c0      	nop			@ (mov r8, r8)
 8000704:	40021000 	.word	0x40021000

08000708 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800070c:	4b04      	ldr	r3, [pc, #16]	@ (8000720 <LL_RCC_PLL_Enable+0x18>)
 800070e:	681a      	ldr	r2, [r3, #0]
 8000710:	4b03      	ldr	r3, [pc, #12]	@ (8000720 <LL_RCC_PLL_Enable+0x18>)
 8000712:	2180      	movs	r1, #128	@ 0x80
 8000714:	0449      	lsls	r1, r1, #17
 8000716:	430a      	orrs	r2, r1
 8000718:	601a      	str	r2, [r3, #0]
}
 800071a:	46c0      	nop			@ (mov r8, r8)
 800071c:	46bd      	mov	sp, r7
 800071e:	bd80      	pop	{r7, pc}
 8000720:	40021000 	.word	0x40021000

08000724 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000724:	b580      	push	{r7, lr}
 8000726:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8000728:	4b07      	ldr	r3, [pc, #28]	@ (8000748 <LL_RCC_PLL_IsReady+0x24>)
 800072a:	681a      	ldr	r2, [r3, #0]
 800072c:	2380      	movs	r3, #128	@ 0x80
 800072e:	049b      	lsls	r3, r3, #18
 8000730:	401a      	ands	r2, r3
 8000732:	2380      	movs	r3, #128	@ 0x80
 8000734:	049b      	lsls	r3, r3, #18
 8000736:	429a      	cmp	r2, r3
 8000738:	d101      	bne.n	800073e <LL_RCC_PLL_IsReady+0x1a>
 800073a:	2301      	movs	r3, #1
 800073c:	e000      	b.n	8000740 <LL_RCC_PLL_IsReady+0x1c>
 800073e:	2300      	movs	r3, #0
}
 8000740:	0018      	movs	r0, r3
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	46c0      	nop			@ (mov r8, r8)
 8000748:	40021000 	.word	0x40021000

0800074c <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 800074c:	b580      	push	{r7, lr}
 800074e:	b084      	sub	sp, #16
 8000750:	af00      	add	r7, sp, #0
 8000752:	60f8      	str	r0, [r7, #12]
 8000754:	60b9      	str	r1, [r7, #8]
 8000756:	607a      	str	r2, [r7, #4]
 8000758:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 800075a:	4b0a      	ldr	r3, [pc, #40]	@ (8000784 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 800075c:	68db      	ldr	r3, [r3, #12]
 800075e:	4a0a      	ldr	r2, [pc, #40]	@ (8000788 <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8000760:	4013      	ands	r3, r2
 8000762:	0019      	movs	r1, r3
 8000764:	68fa      	ldr	r2, [r7, #12]
 8000766:	68bb      	ldr	r3, [r7, #8]
 8000768:	431a      	orrs	r2, r3
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	021b      	lsls	r3, r3, #8
 800076e:	431a      	orrs	r2, r3
 8000770:	683b      	ldr	r3, [r7, #0]
 8000772:	431a      	orrs	r2, r3
 8000774:	4b03      	ldr	r3, [pc, #12]	@ (8000784 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8000776:	430a      	orrs	r2, r1
 8000778:	60da      	str	r2, [r3, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 800077a:	46c0      	nop			@ (mov r8, r8)
 800077c:	46bd      	mov	sp, r7
 800077e:	b004      	add	sp, #16
 8000780:	bd80      	pop	{r7, pc}
 8000782:	46c0      	nop			@ (mov r8, r8)
 8000784:	40021000 	.word	0x40021000
 8000788:	1fff808c 	.word	0x1fff808c

0800078c <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8000790:	4b04      	ldr	r3, [pc, #16]	@ (80007a4 <LL_RCC_PLL_EnableDomain_SYS+0x18>)
 8000792:	68da      	ldr	r2, [r3, #12]
 8000794:	4b03      	ldr	r3, [pc, #12]	@ (80007a4 <LL_RCC_PLL_EnableDomain_SYS+0x18>)
 8000796:	2180      	movs	r1, #128	@ 0x80
 8000798:	0549      	lsls	r1, r1, #21
 800079a:	430a      	orrs	r2, r1
 800079c:	60da      	str	r2, [r3, #12]
}
 800079e:	46c0      	nop			@ (mov r8, r8)
 80007a0:	46bd      	mov	sp, r7
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	40021000 	.word	0x40021000

080007a8 <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1  (1)
  * @note Peripheral marked with (1) are not available all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b084      	sub	sp, #16
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR1, Periphs);
 80007b0:	4b07      	ldr	r3, [pc, #28]	@ (80007d0 <LL_APB1_GRP1_EnableClock+0x28>)
 80007b2:	6bd9      	ldr	r1, [r3, #60]	@ 0x3c
 80007b4:	4b06      	ldr	r3, [pc, #24]	@ (80007d0 <LL_APB1_GRP1_EnableClock+0x28>)
 80007b6:	687a      	ldr	r2, [r7, #4]
 80007b8:	430a      	orrs	r2, r1
 80007ba:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR1, Periphs);
 80007bc:	4b04      	ldr	r3, [pc, #16]	@ (80007d0 <LL_APB1_GRP1_EnableClock+0x28>)
 80007be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80007c0:	687a      	ldr	r2, [r7, #4]
 80007c2:	4013      	ands	r3, r2
 80007c4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007c6:	68fb      	ldr	r3, [r7, #12]
}
 80007c8:	46c0      	nop			@ (mov r8, r8)
 80007ca:	46bd      	mov	sp, r7
 80007cc:	b004      	add	sp, #16
 80007ce:	bd80      	pop	{r7, pc}
 80007d0:	40021000 	.word	0x40021000

080007d4 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_ADC
  * @note (*) peripheral not available on all devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b084      	sub	sp, #16
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APBENR2, Periphs);
 80007dc:	4b07      	ldr	r3, [pc, #28]	@ (80007fc <LL_APB2_GRP1_EnableClock+0x28>)
 80007de:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 80007e0:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <LL_APB2_GRP1_EnableClock+0x28>)
 80007e2:	687a      	ldr	r2, [r7, #4]
 80007e4:	430a      	orrs	r2, r1
 80007e6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APBENR2, Periphs);
 80007e8:	4b04      	ldr	r3, [pc, #16]	@ (80007fc <LL_APB2_GRP1_EnableClock+0x28>)
 80007ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007ec:	687a      	ldr	r2, [r7, #4]
 80007ee:	4013      	ands	r3, r2
 80007f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80007f2:	68fb      	ldr	r3, [r7, #12]
}
 80007f4:	46c0      	nop			@ (mov r8, r8)
 80007f6:	46bd      	mov	sp, r7
 80007f8:	b004      	add	sp, #16
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40021000 	.word	0x40021000

08000800 <LL_IOP_GRP1_EnableClock>:
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOE
  *         @arg @ref LL_IOP_GRP1_PERIPH_GPIOF
  * @retval None
  */
__STATIC_INLINE void LL_IOP_GRP1_EnableClock(uint32_t Periphs)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b084      	sub	sp, #16
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->IOPENR, Periphs);
 8000808:	4b07      	ldr	r3, [pc, #28]	@ (8000828 <LL_IOP_GRP1_EnableClock+0x28>)
 800080a:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800080c:	4b06      	ldr	r3, [pc, #24]	@ (8000828 <LL_IOP_GRP1_EnableClock+0x28>)
 800080e:	687a      	ldr	r2, [r7, #4]
 8000810:	430a      	orrs	r2, r1
 8000812:	635a      	str	r2, [r3, #52]	@ 0x34
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->IOPENR, Periphs);
 8000814:	4b04      	ldr	r3, [pc, #16]	@ (8000828 <LL_IOP_GRP1_EnableClock+0x28>)
 8000816:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000818:	687a      	ldr	r2, [r7, #4]
 800081a:	4013      	ands	r3, r2
 800081c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800081e:	68fb      	ldr	r3, [r7, #12]
}
 8000820:	46c0      	nop			@ (mov r8, r8)
 8000822:	46bd      	mov	sp, r7
 8000824:	b004      	add	sp, #16
 8000826:	bd80      	pop	{r7, pc}
 8000828:	40021000 	.word	0x40021000

0800082c <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b082      	sub	sp, #8
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000834:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <LL_FLASH_SetLatency+0x24>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	2207      	movs	r2, #7
 800083a:	4393      	bics	r3, r2
 800083c:	0019      	movs	r1, r3
 800083e:	4b04      	ldr	r3, [pc, #16]	@ (8000850 <LL_FLASH_SetLatency+0x24>)
 8000840:	687a      	ldr	r2, [r7, #4]
 8000842:	430a      	orrs	r2, r1
 8000844:	601a      	str	r2, [r3, #0]
}
 8000846:	46c0      	nop			@ (mov r8, r8)
 8000848:	46bd      	mov	sp, r7
 800084a:	b002      	add	sp, #8
 800084c:	bd80      	pop	{r7, pc}
 800084e:	46c0      	nop			@ (mov r8, r8)
 8000850:	40022000 	.word	0x40022000

08000854 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000858:	4b03      	ldr	r3, [pc, #12]	@ (8000868 <LL_FLASH_GetLatency+0x14>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	2207      	movs	r2, #7
 800085e:	4013      	ands	r3, r2
}
 8000860:	0018      	movs	r0, r3
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	46c0      	nop			@ (mov r8, r8)
 8000868:	40022000 	.word	0x40022000

0800086c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	681b      	ldr	r3, [r3, #0]
 8000878:	2201      	movs	r2, #1
 800087a:	431a      	orrs	r2, r3
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	601a      	str	r2, [r3, #0]
}
 8000880:	46c0      	nop			@ (mov r8, r8)
 8000882:	46bd      	mov	sp, r7
 8000884:	b002      	add	sp, #8
 8000886:	bd80      	pop	{r7, pc}

08000888 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a03      	ldr	r2, [pc, #12]	@ (80008a4 <LL_USART_DisableFIFO+0x1c>)
 8000896:	401a      	ands	r2, r3
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	601a      	str	r2, [r3, #0]
}
 800089c:	46c0      	nop			@ (mov r8, r8)
 800089e:	46bd      	mov	sp, r7
 80008a0:	b002      	add	sp, #8
 80008a2:	bd80      	pop	{r7, pc}
 80008a4:	dfffffff 	.word	0xdfffffff

080008a8 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b086      	sub	sp, #24
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	6078      	str	r0, [r7, #4]
 80008b0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80008b2:	f3ef 8310 	mrs	r3, PRIMASK
 80008b6:	60bb      	str	r3, [r7, #8]
  return(result);
 80008b8:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 80008ba:	617b      	str	r3, [r7, #20]
 80008bc:	2301      	movs	r3, #1
 80008be:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	f383 8810 	msr	PRIMASK, r3
}
 80008c6:	46c0      	nop			@ (mov r8, r8)
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	689b      	ldr	r3, [r3, #8]
 80008cc:	00db      	lsls	r3, r3, #3
 80008ce:	08da      	lsrs	r2, r3, #3
 80008d0:	683b      	ldr	r3, [r7, #0]
 80008d2:	075b      	lsls	r3, r3, #29
 80008d4:	431a      	orrs	r2, r3
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	609a      	str	r2, [r3, #8]
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80008de:	693b      	ldr	r3, [r7, #16]
 80008e0:	f383 8810 	msr	PRIMASK, r3
}
 80008e4:	46c0      	nop			@ (mov r8, r8)
}
 80008e6:	46c0      	nop			@ (mov r8, r8)
 80008e8:	46bd      	mov	sp, r7
 80008ea:	b006      	add	sp, #24
 80008ec:	bd80      	pop	{r7, pc}
	...

080008f0 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b086      	sub	sp, #24
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
 80008f8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80008fa:	f3ef 8310 	mrs	r3, PRIMASK
 80008fe:	60bb      	str	r3, [r7, #8]
  return(result);
 8000900:	68bb      	ldr	r3, [r7, #8]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8000902:	617b      	str	r3, [r7, #20]
 8000904:	2301      	movs	r3, #1
 8000906:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	f383 8810 	msr	PRIMASK, r3
}
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	687b      	ldr	r3, [r7, #4]
 8000912:	689b      	ldr	r3, [r3, #8]
 8000914:	4a08      	ldr	r2, [pc, #32]	@ (8000938 <LL_USART_SetRXFIFOThreshold+0x48>)
 8000916:	401a      	ands	r2, r3
 8000918:	683b      	ldr	r3, [r7, #0]
 800091a:	065b      	lsls	r3, r3, #25
 800091c:	431a      	orrs	r2, r3
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	609a      	str	r2, [r3, #8]
 8000922:	697b      	ldr	r3, [r7, #20]
 8000924:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8000926:	693b      	ldr	r3, [r7, #16]
 8000928:	f383 8810 	msr	PRIMASK, r3
}
 800092c:	46c0      	nop			@ (mov r8, r8)
}
 800092e:	46c0      	nop			@ (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	b006      	add	sp, #24
 8000934:	bd80      	pop	{r7, pc}
 8000936:	46c0      	nop			@ (mov r8, r8)
 8000938:	f1ffffff 	.word	0xf1ffffff

0800093c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 800093c:	b580      	push	{r7, lr}
 800093e:	b082      	sub	sp, #8
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	685b      	ldr	r3, [r3, #4]
 8000948:	4a07      	ldr	r2, [pc, #28]	@ (8000968 <LL_USART_ConfigAsyncMode+0x2c>)
 800094a:	401a      	ands	r2, r3
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	689b      	ldr	r3, [r3, #8]
 8000954:	222a      	movs	r2, #42	@ 0x2a
 8000956:	4393      	bics	r3, r2
 8000958:	001a      	movs	r2, r3
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	609a      	str	r2, [r3, #8]
}
 800095e:	46c0      	nop			@ (mov r8, r8)
 8000960:	46bd      	mov	sp, r7
 8000962:	b002      	add	sp, #8
 8000964:	bd80      	pop	{r7, pc}
 8000966:	46c0      	nop			@ (mov r8, r8)
 8000968:	ffffb7ff 	.word	0xffffb7ff

0800096c <LL_USART_IsActiveFlag_RXNE_RXFNE>:
  * @rmtoll ISR          RXNE_RXFNE    LL_USART_IsActiveFlag_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_RXNE_RXFNE(const USART_TypeDef *USARTx)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 8000974:	687b      	ldr	r3, [r7, #4]
 8000976:	69db      	ldr	r3, [r3, #28]
 8000978:	2220      	movs	r2, #32
 800097a:	4013      	ands	r3, r2
 800097c:	2b20      	cmp	r3, #32
 800097e:	d101      	bne.n	8000984 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8000980:	2301      	movs	r3, #1
 8000982:	e000      	b.n	8000986 <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 8000984:	2300      	movs	r3, #0
}
 8000986:	0018      	movs	r0, r3
 8000988:	46bd      	mov	sp, r7
 800098a:	b002      	add	sp, #8
 800098c:	bd80      	pop	{r7, pc}

0800098e <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(const USART_TypeDef *USARTx)
{
 800098e:	b580      	push	{r7, lr}
 8000990:	b082      	sub	sp, #8
 8000992:	af00      	add	r7, sp, #0
 8000994:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 8000996:	687b      	ldr	r3, [r7, #4]
 8000998:	69db      	ldr	r3, [r3, #28]
 800099a:	2240      	movs	r2, #64	@ 0x40
 800099c:	4013      	ands	r3, r2
 800099e:	2b40      	cmp	r3, #64	@ 0x40
 80009a0:	d101      	bne.n	80009a6 <LL_USART_IsActiveFlag_TC+0x18>
 80009a2:	2301      	movs	r3, #1
 80009a4:	e000      	b.n	80009a8 <LL_USART_IsActiveFlag_TC+0x1a>
 80009a6:	2300      	movs	r3, #0
}
 80009a8:	0018      	movs	r0, r3
 80009aa:	46bd      	mov	sp, r7
 80009ac:	b002      	add	sp, #8
 80009ae:	bd80      	pop	{r7, pc}

080009b0 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	69da      	ldr	r2, [r3, #28]
 80009bc:	2380      	movs	r3, #128	@ 0x80
 80009be:	039b      	lsls	r3, r3, #14
 80009c0:	401a      	ands	r2, r3
 80009c2:	2380      	movs	r3, #128	@ 0x80
 80009c4:	039b      	lsls	r3, r3, #14
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d101      	bne.n	80009ce <LL_USART_IsActiveFlag_TEACK+0x1e>
 80009ca:	2301      	movs	r3, #1
 80009cc:	e000      	b.n	80009d0 <LL_USART_IsActiveFlag_TEACK+0x20>
 80009ce:	2300      	movs	r3, #0
}
 80009d0:	0018      	movs	r0, r3
 80009d2:	46bd      	mov	sp, r7
 80009d4:	b002      	add	sp, #8
 80009d6:	bd80      	pop	{r7, pc}

080009d8 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	69da      	ldr	r2, [r3, #28]
 80009e4:	2380      	movs	r3, #128	@ 0x80
 80009e6:	03db      	lsls	r3, r3, #15
 80009e8:	401a      	ands	r2, r3
 80009ea:	2380      	movs	r3, #128	@ 0x80
 80009ec:	03db      	lsls	r3, r3, #15
 80009ee:	429a      	cmp	r2, r3
 80009f0:	d101      	bne.n	80009f6 <LL_USART_IsActiveFlag_REACK+0x1e>
 80009f2:	2301      	movs	r3, #1
 80009f4:	e000      	b.n	80009f8 <LL_USART_IsActiveFlag_REACK+0x20>
 80009f6:	2300      	movs	r3, #0
}
 80009f8:	0018      	movs	r0, r3
 80009fa:	46bd      	mov	sp, r7
 80009fc:	b002      	add	sp, #8
 80009fe:	bd80      	pop	{r7, pc}

08000a00 <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b082      	sub	sp, #8
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a0c:	b2db      	uxtb	r3, r3
}
 8000a0e:	0018      	movs	r0, r3
 8000a10:	46bd      	mov	sp, r7
 8000a12:	b002      	add	sp, #8
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8000a16:	b580      	push	{r7, lr}
 8000a18:	b082      	sub	sp, #8
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	6078      	str	r0, [r7, #4]
 8000a1e:	000a      	movs	r2, r1
 8000a20:	1cfb      	adds	r3, r7, #3
 8000a22:	701a      	strb	r2, [r3, #0]
  USARTx->TDR = Value;
 8000a24:	1cfb      	adds	r3, r7, #3
 8000a26:	781a      	ldrb	r2, [r3, #0]
 8000a28:	687b      	ldr	r3, [r7, #4]
 8000a2a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000a2c:	46c0      	nop			@ (mov r8, r8)
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	b002      	add	sp, #8
 8000a32:	bd80      	pop	{r7, pc}

08000a34 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
 8000a3c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	683a      	ldr	r2, [r7, #0]
 8000a42:	619a      	str	r2, [r3, #24]
}
 8000a44:	46c0      	nop			@ (mov r8, r8)
 8000a46:	46bd      	mov	sp, r7
 8000a48:	b002      	add	sp, #8
 8000a4a:	bd80      	pop	{r7, pc}

08000a4c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b082      	sub	sp, #8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	683a      	ldr	r2, [r7, #0]
 8000a5a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000a5c:	46c0      	nop			@ (mov r8, r8)
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	b002      	add	sp, #8
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b084      	sub	sp, #16
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
 8000a6c:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	695b      	ldr	r3, [r3, #20]
 8000a72:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	683a      	ldr	r2, [r7, #0]
 8000a78:	4013      	ands	r3, r2
 8000a7a:	041a      	lsls	r2, r3, #16
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	43db      	mvns	r3, r3
 8000a80:	6839      	ldr	r1, [r7, #0]
 8000a82:	400b      	ands	r3, r1
 8000a84:	431a      	orrs	r2, r3
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	619a      	str	r2, [r3, #24]
}
 8000a8a:	46c0      	nop			@ (mov r8, r8)
 8000a8c:	46bd      	mov	sp, r7
 8000a8e:	b004      	add	sp, #16
 8000a90:	bd80      	pop	{r7, pc}
	...

08000a94 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000a94:	b590      	push	{r4, r7, lr}
 8000a96:	b087      	sub	sp, #28
 8000a98:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 8000a9a:	2001      	movs	r0, #1
 8000a9c:	f7ff fe9a 	bl	80007d4 <LL_APB2_GRP1_EnableClock>
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000aa0:	2380      	movs	r3, #128	@ 0x80
 8000aa2:	055b      	lsls	r3, r3, #21
 8000aa4:	0018      	movs	r0, r3
 8000aa6:	f7ff fe7f 	bl	80007a8 <LL_APB1_GRP1_EnableClock>

	/* SysTick_IRQn interrupt configuration */
	NVIC_SetPriority(SysTick_IRQn, 3);
 8000aaa:	2301      	movs	r3, #1
 8000aac:	425b      	negs	r3, r3
 8000aae:	2103      	movs	r1, #3
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	f7ff fcb5 	bl	8000420 <__NVIC_SetPriority>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000ab6:	f000 f8dd 	bl	8000c74 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000aba:	f000 fad5 	bl	8001068 <MX_GPIO_Init>
	MX_USART1_UART_Init();
 8000abe:	f000 f9a5 	bl	8000e0c <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 8000ac2:	f000 fa41 	bl	8000f48 <MX_USART2_UART_Init>
	MX_I2C1_Init();
 8000ac6:	f000 f915 	bl	8000cf4 <MX_I2C1_Init>
	/* USER CODE BEGIN 2 */
	SSD1306_Init();
 8000aca:	f001 fd89 	bl	80025e0 <SSD1306_Init>
	  LL_USART_Enable(USART2);
 8000ace:	4b57      	ldr	r3, [pc, #348]	@ (8000c2c <main+0x198>)
 8000ad0:	0018      	movs	r0, r3
 8000ad2:	f7ff fecb 	bl	800086c <LL_USART_Enable>
	  BL_UI_UpdateStatus("SYSTEM BOOT", 0);
 8000ad6:	4b56      	ldr	r3, [pc, #344]	@ (8000c30 <main+0x19c>)
 8000ad8:	2100      	movs	r1, #0
 8000ada:	0018      	movs	r0, r3
 8000adc:	f000 fc6e 	bl	80013bc <BL_UI_UpdateStatus>

	  // --- STEP 1: LISTEN FOR ESP32 HANDSHAKE ---
	  // ESP32'de yeni versiyon varsa bu fonksiyon iinde indirme yaplr.
	  BL_ListenForUpdate();
 8000ae0:	f000 fb2c 	bl	800113c <BL_ListenForUpdate>

	  // --- STEP 2: POST-OTA VALIDATION & ACTIVATION ---
	  // Python scripti ile uyumlu ofset
	  BL_AppHeader_t *newFW = (BL_AppHeader_t *)BL_SLOT_B_START;
 8000ae4:	4b53      	ldr	r3, [pc, #332]	@ (8000c34 <main+0x1a0>)
 8000ae6:	617b      	str	r3, [r7, #20]

	  // 1. Check if Slot B has a valid signature (SECU)
	  if (newFW->Magic == BL_HEADER_MAGIC)
 8000ae8:	697b      	ldr	r3, [r7, #20]
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	4a52      	ldr	r2, [pc, #328]	@ (8000c38 <main+0x1a4>)
 8000aee:	4293      	cmp	r3, r2
 8000af0:	d000      	beq.n	8000af4 <main+0x60>
 8000af2:	e083      	b.n	8000bfc <main+0x168>
	  {
	      // 2. Prepare Payload for CRC Verification
	      uint8_t *payloadAddr = (uint8_t *)(BL_SLOT_B_START + FW_HEADER_TOTAL_SIZE);
 8000af4:	4b51      	ldr	r3, [pc, #324]	@ (8000c3c <main+0x1a8>)
 8000af6:	613b      	str	r3, [r7, #16]
	      uint32_t payloadSize = newFW->PayloadSize; // Not: Struct yapndaki isimle eletiinden emin ol (Size/PayloadSize)
 8000af8:	697b      	ldr	r3, [r7, #20]
 8000afa:	689b      	ldr	r3, [r3, #8]
 8000afc:	60fb      	str	r3, [r7, #12]

	      // 3. Calculate Integrity Checksum
	      uint32_t calculatedCRC = BL_CalculateCRC32_Soft(payloadAddr, payloadSize);
 8000afe:	68fa      	ldr	r2, [r7, #12]
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	0011      	movs	r1, r2
 8000b04:	0018      	movs	r0, r3
 8000b06:	f000 ff13 	bl	8001930 <BL_CalculateCRC32_Soft>
 8000b0a:	0003      	movs	r3, r0
 8000b0c:	60bb      	str	r3, [r7, #8]

	      // Verify Version and CRC
	      bool isVersionOK = BL_Security_VerifyVersion(newFW->Version);
 8000b0e:	697b      	ldr	r3, [r7, #20]
 8000b10:	685b      	ldr	r3, [r3, #4]
 8000b12:	1dfc      	adds	r4, r7, #7
 8000b14:	0018      	movs	r0, r3
 8000b16:	f000 fdb1 	bl	800167c <BL_Security_VerifyVersion>
 8000b1a:	0003      	movs	r3, r0
 8000b1c:	7023      	strb	r3, [r4, #0]
	      bool isCRC_OK    = (calculatedCRC == newFW->CRC32);
 8000b1e:	697b      	ldr	r3, [r7, #20]
 8000b20:	68da      	ldr	r2, [r3, #12]
 8000b22:	1dbb      	adds	r3, r7, #6
 8000b24:	68b9      	ldr	r1, [r7, #8]
 8000b26:	1a8a      	subs	r2, r1, r2
 8000b28:	4251      	negs	r1, r2
 8000b2a:	414a      	adcs	r2, r1
 8000b2c:	701a      	strb	r2, [r3, #0]

	      if (isVersionOK && isCRC_OK)
 8000b2e:	1dfb      	adds	r3, r7, #7
 8000b30:	781b      	ldrb	r3, [r3, #0]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d053      	beq.n	8000bde <main+0x14a>
 8000b36:	1dbb      	adds	r3, r7, #6
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d04f      	beq.n	8000bde <main+0x14a>
	      {
	          BL_UI_UpdateStatus("VERIFY SUCCESS", 100);
 8000b3e:	4b40      	ldr	r3, [pc, #256]	@ (8000c40 <main+0x1ac>)
 8000b40:	2164      	movs	r1, #100	@ 0x64
 8000b42:	0018      	movs	r0, r3
 8000b44:	f000 fc3a 	bl	80013bc <BL_UI_UpdateStatus>
	          LL_mDelay(1000);
 8000b48:	23fa      	movs	r3, #250	@ 0xfa
 8000b4a:	009b      	lsls	r3, r3, #2
 8000b4c:	0018      	movs	r0, r3
 8000b4e:	f001 fc35 	bl	80023bc <LL_mDelay>

	          // 4. Activate: Copy Slot B (New) to Slot A (Active)
	          if (BL_Firmware_Activate())
 8000b52:	f000 fe05 	bl	8001760 <BL_Firmware_Activate>
 8000b56:	1e03      	subs	r3, r0, #0
 8000b58:	d050      	beq.n	8000bfc <main+0x168>
	          {
	              /* --- CRITICAL: INVALIDATE SLOT B TO BREAK THE LOOP --- */
	              // Reset sonras tekrar kopyalamamas iin Slot B imzasn siliyoruz.
	              BL_UI_UpdateStatus("FINALIZING...", 100);
 8000b5a:	4b3a      	ldr	r3, [pc, #232]	@ (8000c44 <main+0x1b0>)
 8000b5c:	2164      	movs	r1, #100	@ 0x64
 8000b5e:	0018      	movs	r0, r3
 8000b60:	f000 fc2c 	bl	80013bc <BL_UI_UpdateStatus>

	              /* --- LL / REGISTER 	LEVEL FLASH ERASE (SLOT B INVALIDATION) --- */

	              /* 1. Flash Kilidini A (Unlock Sequence) */
	              if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U) {
 8000b64:	4b38      	ldr	r3, [pc, #224]	@ (8000c48 <main+0x1b4>)
 8000b66:	695b      	ldr	r3, [r3, #20]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	da05      	bge.n	8000b78 <main+0xe4>
	                  WRITE_REG(FLASH->KEYR, 0x45670123U); // Key 1
 8000b6c:	4b36      	ldr	r3, [pc, #216]	@ (8000c48 <main+0x1b4>)
 8000b6e:	4a37      	ldr	r2, [pc, #220]	@ (8000c4c <main+0x1b8>)
 8000b70:	609a      	str	r2, [r3, #8]
	                  WRITE_REG(FLASH->KEYR, 0xCDEF89ABU); // Key 2
 8000b72:	4b35      	ldr	r3, [pc, #212]	@ (8000c48 <main+0x1b4>)
 8000b74:	4a36      	ldr	r2, [pc, #216]	@ (8000c50 <main+0x1bc>)
 8000b76:	609a      	str	r2, [r3, #8]
	              }

	              /* 2. Flash Hazr Olana Kadar Bekle */
	              while (READ_BIT(FLASH->SR, FLASH_SR_BSY1) != 0U);
 8000b78:	46c0      	nop			@ (mov r8, r8)
 8000b7a:	4b33      	ldr	r3, [pc, #204]	@ (8000c48 <main+0x1b4>)
 8000b7c:	691a      	ldr	r2, [r3, #16]
 8000b7e:	2380      	movs	r3, #128	@ 0x80
 8000b80:	025b      	lsls	r3, r3, #9
 8000b82:	4013      	ands	r3, r2
 8000b84:	d1f9      	bne.n	8000b7a <main+0xe6>

	              /* 3. Programlama Modunu Aktif Et (PG Bit) */
	              SET_BIT(FLASH->CR, FLASH_CR_PG);
 8000b86:	4b30      	ldr	r3, [pc, #192]	@ (8000c48 <main+0x1b4>)
 8000b88:	695a      	ldr	r2, [r3, #20]
 8000b8a:	4b2f      	ldr	r3, [pc, #188]	@ (8000c48 <main+0x1b4>)
 8000b8c:	2101      	movs	r1, #1
 8000b8e:	430a      	orrs	r2, r1
 8000b90:	615a      	str	r2, [r3, #20]

	              /* 4. 0 Yazarak Slot B'yi Boz (STM32G0 iin arka arkaya iki 32-bit yazlr) */
	              *(__IO uint32_t*)(BL_SLOT_B_START)      = 0x00000000U; // lk 32-bit
 8000b92:	4b28      	ldr	r3, [pc, #160]	@ (8000c34 <main+0x1a0>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
	              *(__IO uint32_t*)(BL_SLOT_B_START + 4U) = 0x00000000U; // kinci 32-bit (Donanm ilemi balatr)
 8000b98:	4b2e      	ldr	r3, [pc, #184]	@ (8000c54 <main+0x1c0>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	601a      	str	r2, [r3, #0]

	              /* 5. lemin Bitmesini Bekle */
	              while (READ_BIT(FLASH->SR, FLASH_SR_BSY1) != 0U);
 8000b9e:	46c0      	nop			@ (mov r8, r8)
 8000ba0:	4b29      	ldr	r3, [pc, #164]	@ (8000c48 <main+0x1b4>)
 8000ba2:	691a      	ldr	r2, [r3, #16]
 8000ba4:	2380      	movs	r3, #128	@ 0x80
 8000ba6:	025b      	lsls	r3, r3, #9
 8000ba8:	4013      	ands	r3, r2
 8000baa:	d1f9      	bne.n	8000ba0 <main+0x10c>

	              /* 6. Temizlik ve Kilitleme */
	              CLEAR_BIT(FLASH->CR, FLASH_CR_PG); // PG bitini temizle
 8000bac:	4b26      	ldr	r3, [pc, #152]	@ (8000c48 <main+0x1b4>)
 8000bae:	695a      	ldr	r2, [r3, #20]
 8000bb0:	4b25      	ldr	r3, [pc, #148]	@ (8000c48 <main+0x1b4>)
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	438a      	bics	r2, r1
 8000bb6:	615a      	str	r2, [r3, #20]
	              SET_BIT(FLASH->CR, FLASH_CR_LOCK); // Flash' tekrar kilitle
 8000bb8:	4b23      	ldr	r3, [pc, #140]	@ (8000c48 <main+0x1b4>)
 8000bba:	695a      	ldr	r2, [r3, #20]
 8000bbc:	4b22      	ldr	r3, [pc, #136]	@ (8000c48 <main+0x1b4>)
 8000bbe:	2180      	movs	r1, #128	@ 0x80
 8000bc0:	0609      	lsls	r1, r1, #24
 8000bc2:	430a      	orrs	r2, r1
 8000bc4:	615a      	str	r2, [r3, #20]
	              /* ----------------------------------------------------- */

	              BL_UI_UpdateStatus("UPDATE COMPLETE", 100);
 8000bc6:	4b24      	ldr	r3, [pc, #144]	@ (8000c58 <main+0x1c4>)
 8000bc8:	2164      	movs	r1, #100	@ 0x64
 8000bca:	0018      	movs	r0, r3
 8000bcc:	f000 fbf6 	bl	80013bc <BL_UI_UpdateStatus>
	              LL_mDelay(1000);
 8000bd0:	23fa      	movs	r3, #250	@ 0xfa
 8000bd2:	009b      	lsls	r3, r3, #2
 8000bd4:	0018      	movs	r0, r3
 8000bd6:	f001 fbf1 	bl	80023bc <LL_mDelay>

	              NVIC_SystemReset(); // Reboot to run the new Slot A application
 8000bda:	f7ff fc8f 	bl	80004fc <__NVIC_SystemReset>
	          }
	      }
	      else
	      {
	          // Validation failed
	          BL_UI_UpdateStatus(isVersionOK ? "CRC MISMATCH!" : "VERSION OLD!", 0);
 8000bde:	1dfb      	adds	r3, r7, #7
 8000be0:	781b      	ldrb	r3, [r3, #0]
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <main+0x156>
 8000be6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c5c <main+0x1c8>)
 8000be8:	e000      	b.n	8000bec <main+0x158>
 8000bea:	4b1d      	ldr	r3, [pc, #116]	@ (8000c60 <main+0x1cc>)
 8000bec:	2100      	movs	r1, #0
 8000bee:	0018      	movs	r0, r3
 8000bf0:	f000 fbe4 	bl	80013bc <BL_UI_UpdateStatus>
	          LL_mDelay(3000);
 8000bf4:	4b1b      	ldr	r3, [pc, #108]	@ (8000c64 <main+0x1d0>)
 8000bf6:	0018      	movs	r0, r3
 8000bf8:	f001 fbe0 	bl	80023bc <LL_mDelay>
	      }
	  }

	  // --- STEP 3: LAUNCH APPLICATION (FALLBACK) ---
	  // If no update was found or update was just finished, jump to Slot A.
	  BL_UI_UpdateStatus("LAUNCHING APP", 100);
 8000bfc:	4b1a      	ldr	r3, [pc, #104]	@ (8000c68 <main+0x1d4>)
 8000bfe:	2164      	movs	r1, #100	@ 0x64
 8000c00:	0018      	movs	r0, r3
 8000c02:	f000 fbdb 	bl	80013bc <BL_UI_UpdateStatus>
	  LL_mDelay(500);
 8000c06:	23fa      	movs	r3, #250	@ 0xfa
 8000c08:	005b      	lsls	r3, r3, #1
 8000c0a:	0018      	movs	r0, r3
 8000c0c:	f001 fbd6 	bl	80023bc <LL_mDelay>
	  BL_JumpToApplication(BL_SLOT_A_START + FW_HEADER_TOTAL_SIZE);
 8000c10:	4b16      	ldr	r3, [pc, #88]	@ (8000c6c <main+0x1d8>)
 8000c12:	0018      	movs	r0, r3
 8000c14:	f000 fbf4 	bl	8001400 <BL_JumpToApplication>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* Error Trap: If Jump fails, blink Red LED */
		    LL_GPIO_TogglePin(GPIOD, LL_GPIO_PIN_3);
 8000c18:	4b15      	ldr	r3, [pc, #84]	@ (8000c70 <main+0x1dc>)
 8000c1a:	2108      	movs	r1, #8
 8000c1c:	0018      	movs	r0, r3
 8000c1e:	f7ff ff21 	bl	8000a64 <LL_GPIO_TogglePin>
		    LL_mDelay(200);
 8000c22:	20c8      	movs	r0, #200	@ 0xc8
 8000c24:	f001 fbca 	bl	80023bc <LL_mDelay>
		    LL_GPIO_TogglePin(GPIOD, LL_GPIO_PIN_3);
 8000c28:	46c0      	nop			@ (mov r8, r8)
 8000c2a:	e7f5      	b.n	8000c18 <main+0x184>
 8000c2c:	40004400 	.word	0x40004400
 8000c30:	08002a94 	.word	0x08002a94
 8000c34:	0800a000 	.word	0x0800a000
 8000c38:	53454355 	.word	0x53454355
 8000c3c:	0800a040 	.word	0x0800a040
 8000c40:	08002aa0 	.word	0x08002aa0
 8000c44:	08002ab0 	.word	0x08002ab0
 8000c48:	40022000 	.word	0x40022000
 8000c4c:	45670123 	.word	0x45670123
 8000c50:	cdef89ab 	.word	0xcdef89ab
 8000c54:	0800a004 	.word	0x0800a004
 8000c58:	08002ac0 	.word	0x08002ac0
 8000c5c:	08002ad0 	.word	0x08002ad0
 8000c60:	08002ae0 	.word	0x08002ae0
 8000c64:	00000bb8 	.word	0x00000bb8
 8000c68:	08002af0 	.word	0x08002af0
 8000c6c:	08004040 	.word	0x08004040
 8000c70:	50000c00 	.word	0x50000c00

08000c74 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0
	LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000c78:	2002      	movs	r0, #2
 8000c7a:	f7ff fdd7 	bl	800082c <LL_FLASH_SetLatency>
	while (LL_FLASH_GetLatency() != LL_FLASH_LATENCY_2) {
 8000c7e:	46c0      	nop			@ (mov r8, r8)
 8000c80:	f7ff fde8 	bl	8000854 <LL_FLASH_GetLatency>
 8000c84:	0003      	movs	r3, r0
 8000c86:	2b02      	cmp	r3, #2
 8000c88:	d1fa      	bne.n	8000c80 <SystemClock_Config+0xc>
	}

	/* HSI configuration and activation */
	LL_RCC_HSI_Enable();
 8000c8a:	f7ff fc9f 	bl	80005cc <LL_RCC_HSI_Enable>
	while (LL_RCC_HSI_IsReady() != 1) {
 8000c8e:	46c0      	nop			@ (mov r8, r8)
 8000c90:	f7ff fcaa 	bl	80005e8 <LL_RCC_HSI_IsReady>
 8000c94:	0003      	movs	r3, r0
 8000c96:	2b01      	cmp	r3, #1
 8000c98:	d1fa      	bne.n	8000c90 <SystemClock_Config+0x1c>
	}

	/* Main PLL configuration and activation */
	LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_1, 8,
 8000c9a:	2380      	movs	r3, #128	@ 0x80
 8000c9c:	059b      	lsls	r3, r3, #22
 8000c9e:	2208      	movs	r2, #8
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	2002      	movs	r0, #2
 8000ca4:	f7ff fd52 	bl	800074c <LL_RCC_PLL_ConfigDomain_SYS>
	LL_RCC_PLLR_DIV_2);
	LL_RCC_PLL_Enable();
 8000ca8:	f7ff fd2e 	bl	8000708 <LL_RCC_PLL_Enable>
	LL_RCC_PLL_EnableDomain_SYS();
 8000cac:	f7ff fd6e 	bl	800078c <LL_RCC_PLL_EnableDomain_SYS>
	while (LL_RCC_PLL_IsReady() != 1) {
 8000cb0:	46c0      	nop			@ (mov r8, r8)
 8000cb2:	f7ff fd37 	bl	8000724 <LL_RCC_PLL_IsReady>
 8000cb6:	0003      	movs	r3, r0
 8000cb8:	2b01      	cmp	r3, #1
 8000cba:	d1fa      	bne.n	8000cb2 <SystemClock_Config+0x3e>
	}

	/* Set AHB prescaler*/
	LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000cbc:	2000      	movs	r0, #0
 8000cbe:	f7ff fcc7 	bl	8000650 <LL_RCC_SetAHBPrescaler>

	/* Sysclk activation on the main PLL */
	LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000cc2:	2002      	movs	r0, #2
 8000cc4:	f7ff fca4 	bl	8000610 <LL_RCC_SetSysClkSource>
	while (LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {
 8000cc8:	46c0      	nop			@ (mov r8, r8)
 8000cca:	f7ff fcb5 	bl	8000638 <LL_RCC_GetSysClkSource>
 8000cce:	0003      	movs	r3, r0
 8000cd0:	2b10      	cmp	r3, #16
 8000cd2:	d1fa      	bne.n	8000cca <SystemClock_Config+0x56>
	}

	/* Set APB1 prescaler*/
	LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000cd4:	2000      	movs	r0, #0
 8000cd6:	f7ff fcd1 	bl	800067c <LL_RCC_SetAPB1Prescaler>

	LL_Init1msTick(64000000);
 8000cda:	4b05      	ldr	r3, [pc, #20]	@ (8000cf0 <SystemClock_Config+0x7c>)
 8000cdc:	0018      	movs	r0, r3
 8000cde:	f001 fb5d 	bl	800239c <LL_Init1msTick>

	/* Update CMSIS variable (which can be updated also through SystemCoreClockUpdate function) */
	LL_SetSystemCoreClock(64000000);
 8000ce2:	4b03      	ldr	r3, [pc, #12]	@ (8000cf0 <SystemClock_Config+0x7c>)
 8000ce4:	0018      	movs	r0, r3
 8000ce6:	f001 fb8d 	bl	8002404 <LL_SetSystemCoreClock>
}
 8000cea:	46c0      	nop			@ (mov r8, r8)
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	03d09000 	.word	0x03d09000

08000cf4 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000cf4:	b590      	push	{r4, r7, lr}
 8000cf6:	b08f      	sub	sp, #60	@ 0x3c
 8000cf8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN I2C1_Init 0 */

	/* USER CODE END I2C1_Init 0 */

	LL_I2C_InitTypeDef I2C_InitStruct = { 0 };
 8000cfa:	241c      	movs	r4, #28
 8000cfc:	193b      	adds	r3, r7, r4
 8000cfe:	0018      	movs	r0, r3
 8000d00:	231c      	movs	r3, #28
 8000d02:	001a      	movs	r2, r3
 8000d04:	2100      	movs	r1, #0
 8000d06:	f001 fe8c 	bl	8002a22 <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000d0a:	1d3b      	adds	r3, r7, #4
 8000d0c:	0018      	movs	r0, r3
 8000d0e:	2318      	movs	r3, #24
 8000d10:	001a      	movs	r2, r3
 8000d12:	2100      	movs	r1, #0
 8000d14:	f001 fe85 	bl	8002a22 <memset>

	LL_RCC_SetI2CClockSource(LL_RCC_I2C1_CLKSOURCE_PCLK1);
 8000d18:	23c0      	movs	r3, #192	@ 0xc0
 8000d1a:	059b      	lsls	r3, r3, #22
 8000d1c:	0018      	movs	r0, r3
 8000d1e:	f7ff fcdb 	bl	80006d8 <LL_RCC_SetI2CClockSource>

	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 8000d22:	2002      	movs	r0, #2
 8000d24:	f7ff fd6c 	bl	8000800 <LL_IOP_GRP1_EnableClock>
	/**I2C1 GPIO Configuration
	 PB6   ------> I2C1_SCL
	 PB7   ------> I2C1_SDA
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	2240      	movs	r2, #64	@ 0x40
 8000d2c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d2e:	1d3b      	adds	r3, r7, #4
 8000d30:	2202      	movs	r2, #2
 8000d32:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d34:	1d3b      	adds	r3, r7, #4
 8000d36:	2200      	movs	r2, #0
 8000d38:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d40:	1d3b      	adds	r3, r7, #4
 8000d42:	2200      	movs	r2, #0
 8000d44:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8000d46:	1d3b      	adds	r3, r7, #4
 8000d48:	2206      	movs	r2, #6
 8000d4a:	615a      	str	r2, [r3, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d4c:	1d3b      	adds	r3, r7, #4
 8000d4e:	4a2c      	ldr	r2, [pc, #176]	@ (8000e00 <MX_I2C1_Init+0x10c>)
 8000d50:	0019      	movs	r1, r3
 8000d52:	0010      	movs	r0, r2
 8000d54:	f000 ff28 	bl	8001ba8 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 8000d58:	1d3b      	adds	r3, r7, #4
 8000d5a:	2280      	movs	r2, #128	@ 0x80
 8000d5c:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000d5e:	1d3b      	adds	r3, r7, #4
 8000d60:	2202      	movs	r2, #2
 8000d62:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000d64:	1d3b      	adds	r3, r7, #4
 8000d66:	2200      	movs	r2, #0
 8000d68:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000d70:	1d3b      	adds	r3, r7, #4
 8000d72:	2200      	movs	r2, #0
 8000d74:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8000d76:	1d3b      	adds	r3, r7, #4
 8000d78:	2206      	movs	r2, #6
 8000d7a:	615a      	str	r2, [r3, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d7c:	1d3b      	adds	r3, r7, #4
 8000d7e:	4a20      	ldr	r2, [pc, #128]	@ (8000e00 <MX_I2C1_Init+0x10c>)
 8000d80:	0019      	movs	r1, r3
 8000d82:	0010      	movs	r0, r2
 8000d84:	f000 ff10 	bl	8001ba8 <LL_GPIO_Init>

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8000d88:	2380      	movs	r3, #128	@ 0x80
 8000d8a:	039b      	lsls	r3, r3, #14
 8000d8c:	0018      	movs	r0, r3
 8000d8e:	f7ff fd0b 	bl	80007a8 <LL_APB1_GRP1_EnableClock>

	/* USER CODE END I2C1_Init 1 */

	/** I2C Initialization
	 */
	I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 8000d92:	0021      	movs	r1, r4
 8000d94:	187b      	adds	r3, r7, r1
 8000d96:	2200      	movs	r2, #0
 8000d98:	601a      	str	r2, [r3, #0]
	I2C_InitStruct.Timing = 0x00C12166;
 8000d9a:	187b      	adds	r3, r7, r1
 8000d9c:	4a19      	ldr	r2, [pc, #100]	@ (8000e04 <MX_I2C1_Init+0x110>)
 8000d9e:	605a      	str	r2, [r3, #4]
	I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	2200      	movs	r2, #0
 8000da4:	609a      	str	r2, [r3, #8]
	I2C_InitStruct.DigitalFilter = 0;
 8000da6:	187b      	adds	r3, r7, r1
 8000da8:	2200      	movs	r2, #0
 8000daa:	60da      	str	r2, [r3, #12]
	I2C_InitStruct.OwnAddress1 = 0;
 8000dac:	187b      	adds	r3, r7, r1
 8000dae:	2200      	movs	r2, #0
 8000db0:	611a      	str	r2, [r3, #16]
	I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 8000db2:	187b      	adds	r3, r7, r1
 8000db4:	2200      	movs	r2, #0
 8000db6:	615a      	str	r2, [r3, #20]
	I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8000db8:	187b      	adds	r3, r7, r1
 8000dba:	2200      	movs	r2, #0
 8000dbc:	619a      	str	r2, [r3, #24]
	LL_I2C_Init(I2C1, &I2C_InitStruct);
 8000dbe:	187b      	adds	r3, r7, r1
 8000dc0:	4a11      	ldr	r2, [pc, #68]	@ (8000e08 <MX_I2C1_Init+0x114>)
 8000dc2:	0019      	movs	r1, r3
 8000dc4:	0010      	movs	r0, r2
 8000dc6:	f000 ffe7 	bl	8001d98 <LL_I2C_Init>
	LL_I2C_EnableAutoEndMode(I2C1);
 8000dca:	4b0f      	ldr	r3, [pc, #60]	@ (8000e08 <MX_I2C1_Init+0x114>)
 8000dcc:	0018      	movs	r0, r3
 8000dce:	f7ff fbed 	bl	80005ac <LL_I2C_EnableAutoEndMode>
	LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8000dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8000e08 <MX_I2C1_Init+0x114>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	0018      	movs	r0, r3
 8000dda:	f7ff fbc1 	bl	8000560 <LL_I2C_SetOwnAddress2>
	LL_I2C_DisableOwnAddress2(I2C1);
 8000dde:	4b0a      	ldr	r3, [pc, #40]	@ (8000e08 <MX_I2C1_Init+0x114>)
 8000de0:	0018      	movs	r0, r3
 8000de2:	f7ff fbd3 	bl	800058c <LL_I2C_DisableOwnAddress2>
	LL_I2C_DisableGeneralCall(I2C1);
 8000de6:	4b08      	ldr	r3, [pc, #32]	@ (8000e08 <MX_I2C1_Init+0x114>)
 8000de8:	0018      	movs	r0, r3
 8000dea:	f7ff fba9 	bl	8000540 <LL_I2C_DisableGeneralCall>
	LL_I2C_EnableClockStretching(I2C1);
 8000dee:	4b06      	ldr	r3, [pc, #24]	@ (8000e08 <MX_I2C1_Init+0x114>)
 8000df0:	0018      	movs	r0, r3
 8000df2:	f7ff fb95 	bl	8000520 <LL_I2C_EnableClockStretching>
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000df6:	46c0      	nop			@ (mov r8, r8)
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	b00f      	add	sp, #60	@ 0x3c
 8000dfc:	bd90      	pop	{r4, r7, pc}
 8000dfe:	46c0      	nop			@ (mov r8, r8)
 8000e00:	50000400 	.word	0x50000400
 8000e04:	00c12166 	.word	0x00c12166
 8000e08:	40005400 	.word	0x40005400

08000e0c <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8000e0c:	b590      	push	{r4, r7, lr}
 8000e0e:	b08f      	sub	sp, #60	@ 0x3c
 8000e10:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN USART1_Init 0 */

	/* USER CODE END USART1_Init 0 */

	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 8000e12:	2418      	movs	r4, #24
 8000e14:	193b      	adds	r3, r7, r4
 8000e16:	0018      	movs	r0, r3
 8000e18:	2320      	movs	r3, #32
 8000e1a:	001a      	movs	r2, r3
 8000e1c:	2100      	movs	r1, #0
 8000e1e:	f001 fe00 	bl	8002a22 <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000e22:	003b      	movs	r3, r7
 8000e24:	0018      	movs	r0, r3
 8000e26:	2318      	movs	r3, #24
 8000e28:	001a      	movs	r2, r3
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	f001 fdf9 	bl	8002a22 <memset>

	LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK1);
 8000e30:	23c0      	movs	r3, #192	@ 0xc0
 8000e32:	029b      	lsls	r3, r3, #10
 8000e34:	0018      	movs	r0, r3
 8000e36:	f7ff fc37 	bl	80006a8 <LL_RCC_SetUSARTClockSource>

	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8000e3a:	2380      	movs	r3, #128	@ 0x80
 8000e3c:	01db      	lsls	r3, r3, #7
 8000e3e:	0018      	movs	r0, r3
 8000e40:	f7ff fcc8 	bl	80007d4 <LL_APB2_GRP1_EnableClock>

	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000e44:	2001      	movs	r0, #1
 8000e46:	f7ff fcdb 	bl	8000800 <LL_IOP_GRP1_EnableClock>
	/**USART1 GPIO Configuration
	 PA9   ------> USART1_TX
	 PA10   ------> USART1_RX
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8000e4a:	003b      	movs	r3, r7
 8000e4c:	2280      	movs	r2, #128	@ 0x80
 8000e4e:	0092      	lsls	r2, r2, #2
 8000e50:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000e52:	003b      	movs	r3, r7
 8000e54:	2202      	movs	r2, #2
 8000e56:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e58:	003b      	movs	r3, r7
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e5e:	003b      	movs	r3, r7
 8000e60:	2200      	movs	r2, #0
 8000e62:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e64:	003b      	movs	r3, r7
 8000e66:	2200      	movs	r2, #0
 8000e68:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000e6a:	003b      	movs	r3, r7
 8000e6c:	2201      	movs	r2, #1
 8000e6e:	615a      	str	r2, [r3, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e70:	003a      	movs	r2, r7
 8000e72:	23a0      	movs	r3, #160	@ 0xa0
 8000e74:	05db      	lsls	r3, r3, #23
 8000e76:	0011      	movs	r1, r2
 8000e78:	0018      	movs	r0, r3
 8000e7a:	f000 fe95 	bl	8001ba8 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8000e7e:	003b      	movs	r3, r7
 8000e80:	2280      	movs	r2, #128	@ 0x80
 8000e82:	00d2      	lsls	r2, r2, #3
 8000e84:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000e86:	003b      	movs	r3, r7
 8000e88:	2202      	movs	r2, #2
 8000e8a:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000e8c:	003b      	movs	r3, r7
 8000e8e:	2200      	movs	r2, #0
 8000e90:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e92:	003b      	movs	r3, r7
 8000e94:	2200      	movs	r2, #0
 8000e96:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e98:	003b      	movs	r3, r7
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000e9e:	003b      	movs	r3, r7
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	615a      	str	r2, [r3, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ea4:	003a      	movs	r2, r7
 8000ea6:	23a0      	movs	r3, #160	@ 0xa0
 8000ea8:	05db      	lsls	r3, r3, #23
 8000eaa:	0011      	movs	r1, r2
 8000eac:	0018      	movs	r0, r3
 8000eae:	f000 fe7b 	bl	8001ba8 <LL_GPIO_Init>

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000eb2:	193b      	adds	r3, r7, r4
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	601a      	str	r2, [r3, #0]
	USART_InitStruct.BaudRate = 115200;
 8000eb8:	193b      	adds	r3, r7, r4
 8000eba:	22e1      	movs	r2, #225	@ 0xe1
 8000ebc:	0252      	lsls	r2, r2, #9
 8000ebe:	605a      	str	r2, [r3, #4]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000ec0:	0021      	movs	r1, r4
 8000ec2:	187b      	adds	r3, r7, r1
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	609a      	str	r2, [r3, #8]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8000ec8:	187b      	adds	r3, r7, r1
 8000eca:	2200      	movs	r2, #0
 8000ecc:	60da      	str	r2, [r3, #12]
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8000ece:	187b      	adds	r3, r7, r1
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	611a      	str	r2, [r3, #16]
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8000ed4:	187b      	adds	r3, r7, r1
 8000ed6:	220c      	movs	r2, #12
 8000ed8:	615a      	str	r2, [r3, #20]
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8000eda:	187b      	adds	r3, r7, r1
 8000edc:	2200      	movs	r2, #0
 8000ede:	619a      	str	r2, [r3, #24]
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8000ee0:	187b      	adds	r3, r7, r1
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	61da      	str	r2, [r3, #28]
	LL_USART_Init(USART1, &USART_InitStruct);
 8000ee6:	187b      	adds	r3, r7, r1
 8000ee8:	4a16      	ldr	r2, [pc, #88]	@ (8000f44 <MX_USART1_UART_Init+0x138>)
 8000eea:	0019      	movs	r1, r3
 8000eec:	0010      	movs	r0, r2
 8000eee:	f001 f9c9 	bl	8002284 <LL_USART_Init>
	LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8000ef2:	4b14      	ldr	r3, [pc, #80]	@ (8000f44 <MX_USART1_UART_Init+0x138>)
 8000ef4:	2100      	movs	r1, #0
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	f7ff fcd6 	bl	80008a8 <LL_USART_SetTXFIFOThreshold>
	LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8000efc:	4b11      	ldr	r3, [pc, #68]	@ (8000f44 <MX_USART1_UART_Init+0x138>)
 8000efe:	2100      	movs	r1, #0
 8000f00:	0018      	movs	r0, r3
 8000f02:	f7ff fcf5 	bl	80008f0 <LL_USART_SetRXFIFOThreshold>
	LL_USART_DisableFIFO(USART1);
 8000f06:	4b0f      	ldr	r3, [pc, #60]	@ (8000f44 <MX_USART1_UART_Init+0x138>)
 8000f08:	0018      	movs	r0, r3
 8000f0a:	f7ff fcbd 	bl	8000888 <LL_USART_DisableFIFO>
	LL_USART_ConfigAsyncMode(USART1);
 8000f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000f44 <MX_USART1_UART_Init+0x138>)
 8000f10:	0018      	movs	r0, r3
 8000f12:	f7ff fd13 	bl	800093c <LL_USART_ConfigAsyncMode>

	/* USER CODE BEGIN WKUPType USART1 */

	/* USER CODE END WKUPType USART1 */

	LL_USART_Enable(USART1);
 8000f16:	4b0b      	ldr	r3, [pc, #44]	@ (8000f44 <MX_USART1_UART_Init+0x138>)
 8000f18:	0018      	movs	r0, r3
 8000f1a:	f7ff fca7 	bl	800086c <LL_USART_Enable>

	/* Polling USART1 initialisation */
	while ((!(LL_USART_IsActiveFlag_TEACK(USART1)))
 8000f1e:	46c0      	nop			@ (mov r8, r8)
 8000f20:	4b08      	ldr	r3, [pc, #32]	@ (8000f44 <MX_USART1_UART_Init+0x138>)
 8000f22:	0018      	movs	r0, r3
 8000f24:	f7ff fd44 	bl	80009b0 <LL_USART_IsActiveFlag_TEACK>
 8000f28:	1e03      	subs	r3, r0, #0
			|| (!(LL_USART_IsActiveFlag_REACK(USART1)))) {
 8000f2a:	d0f9      	beq.n	8000f20 <MX_USART1_UART_Init+0x114>
 8000f2c:	4b05      	ldr	r3, [pc, #20]	@ (8000f44 <MX_USART1_UART_Init+0x138>)
 8000f2e:	0018      	movs	r0, r3
 8000f30:	f7ff fd52 	bl	80009d8 <LL_USART_IsActiveFlag_REACK>
 8000f34:	1e03      	subs	r3, r0, #0
 8000f36:	d0f3      	beq.n	8000f20 <MX_USART1_UART_Init+0x114>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000f38:	46c0      	nop			@ (mov r8, r8)
 8000f3a:	46c0      	nop			@ (mov r8, r8)
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	b00f      	add	sp, #60	@ 0x3c
 8000f40:	bd90      	pop	{r4, r7, pc}
 8000f42:	46c0      	nop			@ (mov r8, r8)
 8000f44:	40013800 	.word	0x40013800

08000f48 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8000f48:	b590      	push	{r4, r7, lr}
 8000f4a:	b08f      	sub	sp, #60	@ 0x3c
 8000f4c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN USART2_Init 0 */

	/* USER CODE END USART2_Init 0 */

	LL_USART_InitTypeDef USART_InitStruct = { 0 };
 8000f4e:	2418      	movs	r4, #24
 8000f50:	193b      	adds	r3, r7, r4
 8000f52:	0018      	movs	r0, r3
 8000f54:	2320      	movs	r3, #32
 8000f56:	001a      	movs	r2, r3
 8000f58:	2100      	movs	r1, #0
 8000f5a:	f001 fd62 	bl	8002a22 <memset>

	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000f5e:	003b      	movs	r3, r7
 8000f60:	0018      	movs	r0, r3
 8000f62:	2318      	movs	r3, #24
 8000f64:	001a      	movs	r2, r3
 8000f66:	2100      	movs	r1, #0
 8000f68:	f001 fd5b 	bl	8002a22 <memset>

	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8000f6c:	2380      	movs	r3, #128	@ 0x80
 8000f6e:	029b      	lsls	r3, r3, #10
 8000f70:	0018      	movs	r0, r3
 8000f72:	f7ff fc19 	bl	80007a8 <LL_APB1_GRP1_EnableClock>

	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8000f76:	2001      	movs	r0, #1
 8000f78:	f7ff fc42 	bl	8000800 <LL_IOP_GRP1_EnableClock>
	/**USART2 GPIO Configuration
	 PA2   ------> USART2_TX
	 PA3   ------> USART2_RX
	 */
	GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8000f7c:	003b      	movs	r3, r7
 8000f7e:	2204      	movs	r2, #4
 8000f80:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000f82:	003b      	movs	r3, r7
 8000f84:	2202      	movs	r2, #2
 8000f86:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000f88:	003b      	movs	r3, r7
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000f8e:	003b      	movs	r3, r7
 8000f90:	2200      	movs	r2, #0
 8000f92:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000f94:	003b      	movs	r3, r7
 8000f96:	2200      	movs	r2, #0
 8000f98:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000f9a:	003b      	movs	r3, r7
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	615a      	str	r2, [r3, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fa0:	003a      	movs	r2, r7
 8000fa2:	23a0      	movs	r3, #160	@ 0xa0
 8000fa4:	05db      	lsls	r3, r3, #23
 8000fa6:	0011      	movs	r1, r2
 8000fa8:	0018      	movs	r0, r3
 8000faa:	f000 fdfd 	bl	8001ba8 <LL_GPIO_Init>

	GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8000fae:	003b      	movs	r3, r7
 8000fb0:	2208      	movs	r2, #8
 8000fb2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000fb4:	003b      	movs	r3, r7
 8000fb6:	2202      	movs	r2, #2
 8000fb8:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8000fba:	003b      	movs	r3, r7
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000fc0:	003b      	movs	r3, r7
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000fc6:	003b      	movs	r3, r7
 8000fc8:	2200      	movs	r2, #0
 8000fca:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 8000fcc:	003b      	movs	r3, r7
 8000fce:	2201      	movs	r2, #1
 8000fd0:	615a      	str	r2, [r3, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd2:	003a      	movs	r2, r7
 8000fd4:	23a0      	movs	r3, #160	@ 0xa0
 8000fd6:	05db      	lsls	r3, r3, #23
 8000fd8:	0011      	movs	r1, r2
 8000fda:	0018      	movs	r0, r3
 8000fdc:	f000 fde4 	bl	8001ba8 <LL_GPIO_Init>

	/* USART2 interrupt Init */
	NVIC_SetPriority(USART2_IRQn, 0);
 8000fe0:	2100      	movs	r1, #0
 8000fe2:	201c      	movs	r0, #28
 8000fe4:	f7ff fa1c 	bl	8000420 <__NVIC_SetPriority>
	NVIC_EnableIRQ(USART2_IRQn);
 8000fe8:	201c      	movs	r0, #28
 8000fea:	f7ff f9ff 	bl	80003ec <__NVIC_EnableIRQ>

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8000fee:	193b      	adds	r3, r7, r4
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	601a      	str	r2, [r3, #0]
	USART_InitStruct.BaudRate = 115200;
 8000ff4:	193b      	adds	r3, r7, r4
 8000ff6:	22e1      	movs	r2, #225	@ 0xe1
 8000ff8:	0252      	lsls	r2, r2, #9
 8000ffa:	605a      	str	r2, [r3, #4]
	USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8000ffc:	0021      	movs	r1, r4
 8000ffe:	187b      	adds	r3, r7, r1
 8001000:	2200      	movs	r2, #0
 8001002:	609a      	str	r2, [r3, #8]
	USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001004:	187b      	adds	r3, r7, r1
 8001006:	2200      	movs	r2, #0
 8001008:	60da      	str	r2, [r3, #12]
	USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 800100a:	187b      	adds	r3, r7, r1
 800100c:	2200      	movs	r2, #0
 800100e:	611a      	str	r2, [r3, #16]
	USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001010:	187b      	adds	r3, r7, r1
 8001012:	220c      	movs	r2, #12
 8001014:	615a      	str	r2, [r3, #20]
	USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001016:	187b      	adds	r3, r7, r1
 8001018:	2200      	movs	r2, #0
 800101a:	619a      	str	r2, [r3, #24]
	USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800101c:	187b      	adds	r3, r7, r1
 800101e:	2200      	movs	r2, #0
 8001020:	61da      	str	r2, [r3, #28]
	LL_USART_Init(USART2, &USART_InitStruct);
 8001022:	187b      	adds	r3, r7, r1
 8001024:	4a0f      	ldr	r2, [pc, #60]	@ (8001064 <MX_USART2_UART_Init+0x11c>)
 8001026:	0019      	movs	r1, r3
 8001028:	0010      	movs	r0, r2
 800102a:	f001 f92b 	bl	8002284 <LL_USART_Init>
	LL_USART_ConfigAsyncMode(USART2);
 800102e:	4b0d      	ldr	r3, [pc, #52]	@ (8001064 <MX_USART2_UART_Init+0x11c>)
 8001030:	0018      	movs	r0, r3
 8001032:	f7ff fc83 	bl	800093c <LL_USART_ConfigAsyncMode>

	/* USER CODE BEGIN WKUPType USART2 */

	/* USER CODE END WKUPType USART2 */

	LL_USART_Enable(USART2);
 8001036:	4b0b      	ldr	r3, [pc, #44]	@ (8001064 <MX_USART2_UART_Init+0x11c>)
 8001038:	0018      	movs	r0, r3
 800103a:	f7ff fc17 	bl	800086c <LL_USART_Enable>

	/* Polling USART2 initialisation */
	while ((!(LL_USART_IsActiveFlag_TEACK(USART2)))
 800103e:	46c0      	nop			@ (mov r8, r8)
 8001040:	4b08      	ldr	r3, [pc, #32]	@ (8001064 <MX_USART2_UART_Init+0x11c>)
 8001042:	0018      	movs	r0, r3
 8001044:	f7ff fcb4 	bl	80009b0 <LL_USART_IsActiveFlag_TEACK>
 8001048:	1e03      	subs	r3, r0, #0
			|| (!(LL_USART_IsActiveFlag_REACK(USART2)))) {
 800104a:	d0f9      	beq.n	8001040 <MX_USART2_UART_Init+0xf8>
 800104c:	4b05      	ldr	r3, [pc, #20]	@ (8001064 <MX_USART2_UART_Init+0x11c>)
 800104e:	0018      	movs	r0, r3
 8001050:	f7ff fcc2 	bl	80009d8 <LL_USART_IsActiveFlag_REACK>
 8001054:	1e03      	subs	r3, r0, #0
 8001056:	d0f3      	beq.n	8001040 <MX_USART2_UART_Init+0xf8>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001058:	46c0      	nop			@ (mov r8, r8)
 800105a:	46c0      	nop			@ (mov r8, r8)
 800105c:	46bd      	mov	sp, r7
 800105e:	b00f      	add	sp, #60	@ 0x3c
 8001060:	bd90      	pop	{r4, r7, pc}
 8001062:	46c0      	nop			@ (mov r8, r8)
 8001064:	40004400 	.word	0x40004400

08001068 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001068:	b580      	push	{r7, lr}
 800106a:	b086      	sub	sp, #24
 800106c:	af00      	add	r7, sp, #0
	LL_GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 800106e:	003b      	movs	r3, r7
 8001070:	0018      	movs	r0, r3
 8001072:	2318      	movs	r3, #24
 8001074:	001a      	movs	r2, r3
 8001076:	2100      	movs	r1, #0
 8001078:	f001 fcd3 	bl	8002a22 <memset>
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOF);
 800107c:	2020      	movs	r0, #32
 800107e:	f7ff fbbf 	bl	8000800 <LL_IOP_GRP1_EnableClock>
	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOA);
 8001082:	2001      	movs	r0, #1
 8001084:	f7ff fbbc 	bl	8000800 <LL_IOP_GRP1_EnableClock>
	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOD);
 8001088:	2008      	movs	r0, #8
 800108a:	f7ff fbb9 	bl	8000800 <LL_IOP_GRP1_EnableClock>
	LL_IOP_GRP1_EnableClock(LL_IOP_GRP1_PERIPH_GPIOB);
 800108e:	2002      	movs	r0, #2
 8001090:	f7ff fbb6 	bl	8000800 <LL_IOP_GRP1_EnableClock>

	/**/
	LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_1);
 8001094:	4b28      	ldr	r3, [pc, #160]	@ (8001138 <MX_GPIO_Init+0xd0>)
 8001096:	2102      	movs	r1, #2
 8001098:	0018      	movs	r0, r3
 800109a:	f7ff fcd7 	bl	8000a4c <LL_GPIO_ResetOutputPin>

	/**/
	LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_2);
 800109e:	4b26      	ldr	r3, [pc, #152]	@ (8001138 <MX_GPIO_Init+0xd0>)
 80010a0:	2104      	movs	r1, #4
 80010a2:	0018      	movs	r0, r3
 80010a4:	f7ff fcd2 	bl	8000a4c <LL_GPIO_ResetOutputPin>

	/**/
	LL_GPIO_ResetOutputPin(GPIOD, LL_GPIO_PIN_3);
 80010a8:	4b23      	ldr	r3, [pc, #140]	@ (8001138 <MX_GPIO_Init+0xd0>)
 80010aa:	2108      	movs	r1, #8
 80010ac:	0018      	movs	r0, r3
 80010ae:	f7ff fccd 	bl	8000a4c <LL_GPIO_ResetOutputPin>

	/**/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 80010b2:	003b      	movs	r3, r7
 80010b4:	2202      	movs	r2, #2
 80010b6:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80010b8:	003b      	movs	r3, r7
 80010ba:	2201      	movs	r2, #1
 80010bc:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80010be:	003b      	movs	r3, r7
 80010c0:	2200      	movs	r2, #0
 80010c2:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010c4:	003b      	movs	r3, r7
 80010c6:	2200      	movs	r2, #0
 80010c8:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010ca:	003b      	movs	r3, r7
 80010cc:	2200      	movs	r2, #0
 80010ce:	611a      	str	r2, [r3, #16]
	LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010d0:	003b      	movs	r3, r7
 80010d2:	4a19      	ldr	r2, [pc, #100]	@ (8001138 <MX_GPIO_Init+0xd0>)
 80010d4:	0019      	movs	r1, r3
 80010d6:	0010      	movs	r0, r2
 80010d8:	f000 fd66 	bl	8001ba8 <LL_GPIO_Init>

	/**/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 80010dc:	003b      	movs	r3, r7
 80010de:	2204      	movs	r2, #4
 80010e0:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80010e2:	003b      	movs	r3, r7
 80010e4:	2201      	movs	r2, #1
 80010e6:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80010e8:	003b      	movs	r3, r7
 80010ea:	2200      	movs	r2, #0
 80010ec:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010ee:	003b      	movs	r3, r7
 80010f0:	2200      	movs	r2, #0
 80010f2:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010f4:	003b      	movs	r3, r7
 80010f6:	2200      	movs	r2, #0
 80010f8:	611a      	str	r2, [r3, #16]
	LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010fa:	003b      	movs	r3, r7
 80010fc:	4a0e      	ldr	r2, [pc, #56]	@ (8001138 <MX_GPIO_Init+0xd0>)
 80010fe:	0019      	movs	r1, r3
 8001100:	0010      	movs	r0, r2
 8001102:	f000 fd51 	bl	8001ba8 <LL_GPIO_Init>

	/**/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 8001106:	003b      	movs	r3, r7
 8001108:	2208      	movs	r2, #8
 800110a:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800110c:	003b      	movs	r3, r7
 800110e:	2201      	movs	r2, #1
 8001110:	605a      	str	r2, [r3, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001112:	003b      	movs	r3, r7
 8001114:	2200      	movs	r2, #0
 8001116:	609a      	str	r2, [r3, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001118:	003b      	movs	r3, r7
 800111a:	2200      	movs	r2, #0
 800111c:	60da      	str	r2, [r3, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800111e:	003b      	movs	r3, r7
 8001120:	2200      	movs	r2, #0
 8001122:	611a      	str	r2, [r3, #16]
	LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001124:	003b      	movs	r3, r7
 8001126:	4a04      	ldr	r2, [pc, #16]	@ (8001138 <MX_GPIO_Init+0xd0>)
 8001128:	0019      	movs	r1, r3
 800112a:	0010      	movs	r0, r2
 800112c:	f000 fd3c 	bl	8001ba8 <LL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8001130:	46c0      	nop			@ (mov r8, r8)
 8001132:	46bd      	mov	sp, r7
 8001134:	b006      	add	sp, #24
 8001136:	bd80      	pop	{r7, pc}
 8001138:	50000c00 	.word	0x50000c00

0800113c <BL_ListenForUpdate>:

/**
 * @brief  Listens for the magic byte from ESP32 for 3 seconds.
 * If received, enters Command Processing mode.
 */
void BL_ListenForUpdate(void) {
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
    uint32_t timeout_counter = 300; // 300 * 10ms = 3 Seconds
 8001142:	2396      	movs	r3, #150	@ 0x96
 8001144:	005b      	lsls	r3, r3, #1
 8001146:	607b      	str	r3, [r7, #4]

    BL_UI_UpdateStatus("WAITING OTA...", 0);
 8001148:	4b1f      	ldr	r3, [pc, #124]	@ (80011c8 <BL_ListenForUpdate+0x8c>)
 800114a:	2100      	movs	r1, #0
 800114c:	0018      	movs	r0, r3
 800114e:	f000 f935 	bl	80013bc <BL_UI_UpdateStatus>

    while (timeout_counter > 0) {
 8001152:	e029      	b.n	80011a8 <BL_ListenForUpdate+0x6c>
        /* Visual Feedback: Blink LED */
        if (timeout_counter % 20 == 0) LL_GPIO_TogglePin(GPIOD, LL_GPIO_PIN_3);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2114      	movs	r1, #20
 8001158:	0018      	movs	r0, r3
 800115a:	f7ff f857 	bl	800020c <__aeabi_uidivmod>
 800115e:	1e0b      	subs	r3, r1, #0
 8001160:	d104      	bne.n	800116c <BL_ListenForUpdate+0x30>
 8001162:	4b1a      	ldr	r3, [pc, #104]	@ (80011cc <BL_ListenForUpdate+0x90>)
 8001164:	2108      	movs	r1, #8
 8001166:	0018      	movs	r0, r3
 8001168:	f7ff fc7c 	bl	8000a64 <LL_GPIO_TogglePin>

        /* Check UART RX Buffer */
        if (LL_USART_IsActiveFlag_RXNE(USART2)) {
 800116c:	4b18      	ldr	r3, [pc, #96]	@ (80011d0 <BL_ListenForUpdate+0x94>)
 800116e:	0018      	movs	r0, r3
 8001170:	f7ff fbfc 	bl	800096c <LL_USART_IsActiveFlag_RXNE_RXFNE>
 8001174:	1e03      	subs	r3, r0, #0
 8001176:	d011      	beq.n	800119c <BL_ListenForUpdate+0x60>
            if (LL_USART_ReceiveData8(USART2) == BL_PROTOCOL_INIT) {
 8001178:	4b15      	ldr	r3, [pc, #84]	@ (80011d0 <BL_ListenForUpdate+0x94>)
 800117a:	0018      	movs	r0, r3
 800117c:	f7ff fc40 	bl	8000a00 <LL_USART_ReceiveData8>
 8001180:	0003      	movs	r3, r0
 8001182:	2bab      	cmp	r3, #171	@ 0xab
 8001184:	d10a      	bne.n	800119c <BL_ListenForUpdate+0x60>
                /* Handshake Successful */
                LL_GPIO_SetOutputPin(GPIOD, LL_GPIO_PIN_3); // Solid Red LED
 8001186:	4b11      	ldr	r3, [pc, #68]	@ (80011cc <BL_ListenForUpdate+0x90>)
 8001188:	2108      	movs	r1, #8
 800118a:	0018      	movs	r0, r3
 800118c:	f7ff fc52 	bl	8000a34 <LL_GPIO_SetOutputPin>
                BL_UART_SendByte(BL_PROTOCOL_ACK);          // Send ACK
 8001190:	20c1      	movs	r0, #193	@ 0xc1
 8001192:	f000 fac9 	bl	8001728 <BL_UART_SendByte>
                BL_ProcessSecureCommands();                 // Enter Secure Loop
 8001196:	f000 f81f 	bl	80011d8 <BL_ProcessSecureCommands>
                return;
 800119a:	e012      	b.n	80011c2 <BL_ListenForUpdate+0x86>
            }
        }
        LL_mDelay(10);
 800119c:	200a      	movs	r0, #10
 800119e:	f001 f90d 	bl	80023bc <LL_mDelay>
        timeout_counter--;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	3b01      	subs	r3, #1
 80011a6:	607b      	str	r3, [r7, #4]
    while (timeout_counter > 0) {
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2b00      	cmp	r3, #0
 80011ac:	d1d2      	bne.n	8001154 <BL_ListenForUpdate+0x18>
    }

    /* Timeout: Clean up UI */
    BL_UI_UpdateStatus("STARTING APP", 100);
 80011ae:	4b09      	ldr	r3, [pc, #36]	@ (80011d4 <BL_ListenForUpdate+0x98>)
 80011b0:	2164      	movs	r1, #100	@ 0x64
 80011b2:	0018      	movs	r0, r3
 80011b4:	f000 f902 	bl	80013bc <BL_UI_UpdateStatus>
    LL_mDelay(500); // Small delay to read screen
 80011b8:	23fa      	movs	r3, #250	@ 0xfa
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	0018      	movs	r0, r3
 80011be:	f001 f8fd 	bl	80023bc <LL_mDelay>
}
 80011c2:	46bd      	mov	sp, r7
 80011c4:	b002      	add	sp, #8
 80011c6:	bd80      	pop	{r7, pc}
 80011c8:	08002b00 	.word	0x08002b00
 80011cc:	50000c00 	.word	0x50000c00
 80011d0:	40004400 	.word	0x40004400
 80011d4:	08002b10 	.word	0x08002b10

080011d8 <BL_ProcessSecureCommands>:

/**
 * @brief  Main loop to process secure commands (Erase, Write, Verify).
 * Handles Slot B management and Decryption hooks.
 */
void BL_ProcessSecureCommands(void) {
 80011d8:	b5b0      	push	{r4, r5, r7, lr}
 80011da:	b0a6      	sub	sp, #152	@ 0x98
 80011dc:	af00      	add	r7, sp, #0
    uint8_t rxBuffer[128];
    uint32_t currentWriteAddr = BL_SLOT_B_START;
 80011de:	4b6e      	ldr	r3, [pc, #440]	@ (8001398 <BL_ProcessSecureCommands+0x1c0>)
 80011e0:	2294      	movs	r2, #148	@ 0x94
 80011e2:	18ba      	adds	r2, r7, r2
 80011e4:	6013      	str	r3, [r2, #0]
    uint32_t bytesReceived = 0;
 80011e6:	2300      	movs	r3, #0
 80011e8:	2290      	movs	r2, #144	@ 0x90
 80011ea:	18ba      	adds	r2, r7, r2
 80011ec:	6013      	str	r3, [r2, #0]

    BL_Flash_Unlock();
 80011ee:	f000 f967 	bl	80014c0 <BL_Flash_Unlock>

    while (1) {
        uint8_t command = BL_UART_ReceiveByte();
 80011f2:	258f      	movs	r5, #143	@ 0x8f
 80011f4:	197c      	adds	r4, r7, r5
 80011f6:	f000 fa5d 	bl	80016b4 <BL_UART_ReceiveByte>
 80011fa:	0003      	movs	r3, r0
 80011fc:	7023      	strb	r3, [r4, #0]

        switch (command) {
 80011fe:	197b      	adds	r3, r7, r5
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	2b53      	cmp	r3, #83	@ 0x53
 8001204:	d100      	bne.n	8001208 <BL_ProcessSecureCommands+0x30>
 8001206:	e080      	b.n	800130a <BL_ProcessSecureCommands+0x132>
 8001208:	dd00      	ble.n	800120c <BL_ProcessSecureCommands+0x34>
 800120a:	e0bf      	b.n	800138c <BL_ProcessSecureCommands+0x1b4>
 800120c:	2b52      	cmp	r3, #82	@ 0x52
 800120e:	d100      	bne.n	8001212 <BL_ProcessSecureCommands+0x3a>
 8001210:	e0ad      	b.n	800136e <BL_ProcessSecureCommands+0x196>
 8001212:	dd00      	ble.n	8001216 <BL_ProcessSecureCommands+0x3e>
 8001214:	e0ba      	b.n	800138c <BL_ProcessSecureCommands+0x1b4>
 8001216:	2b50      	cmp	r3, #80	@ 0x50
 8001218:	d002      	beq.n	8001220 <BL_ProcessSecureCommands+0x48>
 800121a:	2b51      	cmp	r3, #81	@ 0x51
 800121c:	d011      	beq.n	8001242 <BL_ProcessSecureCommands+0x6a>
 800121e:	e0b5      	b.n	800138c <BL_ProcessSecureCommands+0x1b4>
            /* --- ERASE COMMAND (ARTIK SADECE HAZIRLIK) --- */
            case BL_CMD_ERASE:
                // Kullancya bilgi ver ama silme yapma (Yazarken silecek)
                BL_UI_UpdateStatus("READY...", 0);
 8001220:	4b5e      	ldr	r3, [pc, #376]	@ (800139c <BL_ProcessSecureCommands+0x1c4>)
 8001222:	2100      	movs	r1, #0
 8001224:	0018      	movs	r0, r3
 8001226:	f000 f8c9 	bl	80013bc <BL_UI_UpdateStatus>

                // Adresleri sfrla
                currentWriteAddr = BL_SLOT_B_START;
 800122a:	4b5b      	ldr	r3, [pc, #364]	@ (8001398 <BL_ProcessSecureCommands+0x1c0>)
 800122c:	2294      	movs	r2, #148	@ 0x94
 800122e:	18ba      	adds	r2, r7, r2
 8001230:	6013      	str	r3, [r2, #0]
                bytesReceived = 0;
 8001232:	2300      	movs	r3, #0
 8001234:	2290      	movs	r2, #144	@ 0x90
 8001236:	18ba      	adds	r2, r7, r2
 8001238:	6013      	str	r3, [r2, #0]

                // ESP32'ye annda "ACK" ver, bekletme.
                BL_UART_SendByte(BL_PROTOCOL_ACK);
 800123a:	20c1      	movs	r0, #193	@ 0xc1
 800123c:	f000 fa74 	bl	8001728 <BL_UART_SendByte>
                break;
 8001240:	e0a8      	b.n	8001394 <BL_ProcessSecureCommands+0x1bc>

            /* --- WRITE COMMAND (AKILLI SLME BURADA) --- */
            case BL_CMD_WRITE:
                {
                    uint8_t packetLen = BL_UART_ReceiveByte();
 8001242:	2587      	movs	r5, #135	@ 0x87
 8001244:	197c      	adds	r4, r7, r5
 8001246:	f000 fa35 	bl	80016b4 <BL_UART_ReceiveByte>
 800124a:	0003      	movs	r3, r0
 800124c:	7023      	strb	r3, [r4, #0]
                    BL_UART_ReceiveArray(rxBuffer, packetLen);
 800124e:	197b      	adds	r3, r7, r5
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	b29a      	uxth	r2, r3
 8001254:	1d3b      	adds	r3, r7, #4
 8001256:	0011      	movs	r1, r2
 8001258:	0018      	movs	r0, r3
 800125a:	f000 fa3f 	bl	80016dc <BL_UART_ReceiveArray>

                    /* --- KRTK NOKTA: Sayfa Ba Kontrol --- */
                    /* Eer u anki adres, 2048'in katysa (Sayfa Ba), nce o sayfay sil */
                    if ((currentWriteAddr % BL_FLASH_PAGE_SIZE) == 0) {
 800125e:	2294      	movs	r2, #148	@ 0x94
 8001260:	18bb      	adds	r3, r7, r2
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	055b      	lsls	r3, r3, #21
 8001266:	0d5b      	lsrs	r3, r3, #21
 8001268:	d10f      	bne.n	800128a <BL_ProcessSecureCommands+0xb2>
                        // Olas bir hata durumunda kurtarmak iin
                        if (!BL_Flash_ErasePage(currentWriteAddr)) {
 800126a:	18bb      	adds	r3, r7, r2
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	0018      	movs	r0, r3
 8001270:	f000 f94a 	bl	8001508 <BL_Flash_ErasePage>
 8001274:	0003      	movs	r3, r0
 8001276:	001a      	movs	r2, r3
 8001278:	2301      	movs	r3, #1
 800127a:	4053      	eors	r3, r2
 800127c:	b2db      	uxtb	r3, r3
 800127e:	2b00      	cmp	r3, #0
 8001280:	d003      	beq.n	800128a <BL_ProcessSecureCommands+0xb2>
                             BL_UART_SendByte(BL_PROTOCOL_NACK);
 8001282:	207f      	movs	r0, #127	@ 0x7f
 8001284:	f000 fa50 	bl	8001728 <BL_UART_SendByte>
                             break;
 8001288:	e084      	b.n	8001394 <BL_ProcessSecureCommands+0x1bc>

                    /* Decrypt (lerde aktif edilecekse buraya) */
                    // BL_Security_DecryptPacket(rxBuffer, rxBuffer, packetLen);

                    /* Veriyi Yaz */
                    if (BL_Flash_Write(currentWriteAddr, rxBuffer, packetLen) == 1) {
 800128a:	2487      	movs	r4, #135	@ 0x87
 800128c:	193b      	adds	r3, r7, r4
 800128e:	781a      	ldrb	r2, [r3, #0]
 8001290:	1d39      	adds	r1, r7, #4
 8001292:	2594      	movs	r5, #148	@ 0x94
 8001294:	197b      	adds	r3, r7, r5
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	0018      	movs	r0, r3
 800129a:	f000 f997 	bl	80015cc <BL_Flash_Write>
 800129e:	0003      	movs	r3, r0
 80012a0:	2b01      	cmp	r3, #1
 80012a2:	d12e      	bne.n	8001302 <BL_ProcessSecureCommands+0x12a>
                        currentWriteAddr += packetLen;
 80012a4:	0021      	movs	r1, r4
 80012a6:	187b      	adds	r3, r7, r1
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	197a      	adds	r2, r7, r5
 80012ac:	6812      	ldr	r2, [r2, #0]
 80012ae:	18d3      	adds	r3, r2, r3
 80012b0:	197a      	adds	r2, r7, r5
 80012b2:	6013      	str	r3, [r2, #0]
                        bytesReceived += packetLen;
 80012b4:	187b      	adds	r3, r7, r1
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	2190      	movs	r1, #144	@ 0x90
 80012ba:	187a      	adds	r2, r7, r1
 80012bc:	6812      	ldr	r2, [r2, #0]
 80012be:	18d3      	adds	r3, r2, r3
 80012c0:	000a      	movs	r2, r1
 80012c2:	18b9      	adds	r1, r7, r2
 80012c4:	600b      	str	r3, [r1, #0]

                        /* UI Gncelleme (Her 1KB'da bir) */
                        if (bytesReceived % 1024 == 0) {
 80012c6:	18bb      	adds	r3, r7, r2
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	059b      	lsls	r3, r3, #22
 80012cc:	0d9b      	lsrs	r3, r3, #22
 80012ce:	d114      	bne.n	80012fa <BL_ProcessSecureCommands+0x122>
                             // Yzde hesab: (Alnan / Toplam Slot Boyutu) * 100
                             uint8_t progress = (bytesReceived * 100) / BL_SLOT_SIZE;
 80012d0:	18bb      	adds	r3, r7, r2
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	2264      	movs	r2, #100	@ 0x64
 80012d6:	4353      	muls	r3, r2
 80012d8:	22c0      	movs	r2, #192	@ 0xc0
 80012da:	01d1      	lsls	r1, r2, #7
 80012dc:	0018      	movs	r0, r3
 80012de:	f7fe ff0f 	bl	8000100 <__udivsi3>
 80012e2:	0003      	movs	r3, r0
 80012e4:	001a      	movs	r2, r3
 80012e6:	2186      	movs	r1, #134	@ 0x86
 80012e8:	187b      	adds	r3, r7, r1
 80012ea:	701a      	strb	r2, [r3, #0]
                             BL_UI_UpdateStatus("DOWNLOADING...", progress);
 80012ec:	187b      	adds	r3, r7, r1
 80012ee:	781a      	ldrb	r2, [r3, #0]
 80012f0:	4b2b      	ldr	r3, [pc, #172]	@ (80013a0 <BL_ProcessSecureCommands+0x1c8>)
 80012f2:	0011      	movs	r1, r2
 80012f4:	0018      	movs	r0, r3
 80012f6:	f000 f861 	bl	80013bc <BL_UI_UpdateStatus>
                        }

                        BL_UART_SendByte(BL_PROTOCOL_ACK);
 80012fa:	20c1      	movs	r0, #193	@ 0xc1
 80012fc:	f000 fa14 	bl	8001728 <BL_UART_SendByte>
                    } else {
                        BL_UART_SendByte(BL_PROTOCOL_NACK);
                    }
                }
                break;
 8001300:	e048      	b.n	8001394 <BL_ProcessSecureCommands+0x1bc>
                        BL_UART_SendByte(BL_PROTOCOL_NACK);
 8001302:	207f      	movs	r0, #127	@ 0x7f
 8001304:	f000 fa10 	bl	8001728 <BL_UART_SendByte>
                break;
 8001308:	e044      	b.n	8001394 <BL_ProcessSecureCommands+0x1bc>

            /* --- VERIFY COMMAND --- */
            case BL_CMD_VERIFY:
                {
                    BL_UI_UpdateStatus("VERIFYING...", 95);
 800130a:	4b26      	ldr	r3, [pc, #152]	@ (80013a4 <BL_ProcessSecureCommands+0x1cc>)
 800130c:	215f      	movs	r1, #95	@ 0x5f
 800130e:	0018      	movs	r0, r3
 8001310:	f000 f854 	bl	80013bc <BL_UI_UpdateStatus>
                    BL_AppHeader_t *newHeader = (BL_AppHeader_t *)BL_SLOT_B_START;
 8001314:	4b20      	ldr	r3, [pc, #128]	@ (8001398 <BL_ProcessSecureCommands+0x1c0>)
 8001316:	2188      	movs	r1, #136	@ 0x88
 8001318:	187a      	adds	r2, r7, r1
 800131a:	6013      	str	r3, [r2, #0]

                    if (newHeader->Magic == BL_HEADER_MAGIC) {
 800131c:	187b      	adds	r3, r7, r1
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a21      	ldr	r2, [pc, #132]	@ (80013a8 <BL_ProcessSecureCommands+0x1d0>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d119      	bne.n	800135c <BL_ProcessSecureCommands+0x184>
                        if (BL_Security_VerifyVersion(newHeader->Version)) {
 8001328:	187b      	adds	r3, r7, r1
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	685b      	ldr	r3, [r3, #4]
 800132e:	0018      	movs	r0, r3
 8001330:	f000 f9a4 	bl	800167c <BL_Security_VerifyVersion>
 8001334:	1e03      	subs	r3, r0, #0
 8001336:	d008      	beq.n	800134a <BL_ProcessSecureCommands+0x172>
                             // mza kontrol de eklenebilir: && BL_Security_VerifySignature()
                            BL_UI_UpdateStatus("INTEGRITY OK", 100);
 8001338:	4b1c      	ldr	r3, [pc, #112]	@ (80013ac <BL_ProcessSecureCommands+0x1d4>)
 800133a:	2164      	movs	r1, #100	@ 0x64
 800133c:	0018      	movs	r0, r3
 800133e:	f000 f83d 	bl	80013bc <BL_UI_UpdateStatus>
                            BL_UART_SendByte(BL_PROTOCOL_ACK);
 8001342:	20c1      	movs	r0, #193	@ 0xc1
 8001344:	f000 f9f0 	bl	8001728 <BL_UART_SendByte>
                    } else {
                        BL_UI_UpdateStatus("INVALID HEADER", 0);
                        BL_UART_SendByte(BL_PROTOCOL_NACK);
                    }
                }
                break;
 8001348:	e024      	b.n	8001394 <BL_ProcessSecureCommands+0x1bc>
                            BL_UI_UpdateStatus("ROLLBACK BLOCKED", 0);
 800134a:	4b19      	ldr	r3, [pc, #100]	@ (80013b0 <BL_ProcessSecureCommands+0x1d8>)
 800134c:	2100      	movs	r1, #0
 800134e:	0018      	movs	r0, r3
 8001350:	f000 f834 	bl	80013bc <BL_UI_UpdateStatus>
                            BL_UART_SendByte(BL_PROTOCOL_NACK);
 8001354:	207f      	movs	r0, #127	@ 0x7f
 8001356:	f000 f9e7 	bl	8001728 <BL_UART_SendByte>
                break;
 800135a:	e01b      	b.n	8001394 <BL_ProcessSecureCommands+0x1bc>
                        BL_UI_UpdateStatus("INVALID HEADER", 0);
 800135c:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <BL_ProcessSecureCommands+0x1dc>)
 800135e:	2100      	movs	r1, #0
 8001360:	0018      	movs	r0, r3
 8001362:	f000 f82b 	bl	80013bc <BL_UI_UpdateStatus>
                        BL_UART_SendByte(BL_PROTOCOL_NACK);
 8001366:	207f      	movs	r0, #127	@ 0x7f
 8001368:	f000 f9de 	bl	8001728 <BL_UART_SendByte>
                break;
 800136c:	e012      	b.n	8001394 <BL_ProcessSecureCommands+0x1bc>

            /* --- JUMP COMMAND --- */
            case BL_CMD_JUMP:
                BL_UI_UpdateStatus("REBOOTING...", 100);
 800136e:	4b12      	ldr	r3, [pc, #72]	@ (80013b8 <BL_ProcessSecureCommands+0x1e0>)
 8001370:	2164      	movs	r1, #100	@ 0x64
 8001372:	0018      	movs	r0, r3
 8001374:	f000 f822 	bl	80013bc <BL_UI_UpdateStatus>
                BL_Flash_Lock();
 8001378:	f000 f8b8 	bl	80014ec <BL_Flash_Lock>
                BL_UART_SendByte(BL_PROTOCOL_ACK);
 800137c:	20c1      	movs	r0, #193	@ 0xc1
 800137e:	f000 f9d3 	bl	8001728 <BL_UART_SendByte>
                LL_mDelay(100);
 8001382:	2064      	movs	r0, #100	@ 0x64
 8001384:	f001 f81a 	bl	80023bc <LL_mDelay>
                NVIC_SystemReset();
 8001388:	f7ff f8b8 	bl	80004fc <__NVIC_SystemReset>
                return;

            default:
                BL_UART_SendByte(BL_PROTOCOL_NACK);
 800138c:	207f      	movs	r0, #127	@ 0x7f
 800138e:	f000 f9cb 	bl	8001728 <BL_UART_SendByte>
                break;
 8001392:	46c0      	nop			@ (mov r8, r8)
    while (1) {
 8001394:	e72d      	b.n	80011f2 <BL_ProcessSecureCommands+0x1a>
 8001396:	46c0      	nop			@ (mov r8, r8)
 8001398:	0800a000 	.word	0x0800a000
 800139c:	08002b20 	.word	0x08002b20
 80013a0:	08002b2c 	.word	0x08002b2c
 80013a4:	08002b3c 	.word	0x08002b3c
 80013a8:	53454355 	.word	0x53454355
 80013ac:	08002b4c 	.word	0x08002b4c
 80013b0:	08002b5c 	.word	0x08002b5c
 80013b4:	08002b70 	.word	0x08002b70
 80013b8:	08002b80 	.word	0x08002b80

080013bc <BL_UI_UpdateStatus>:
/* ========================================================================== */

/**
 * @brief  Helper to update OLED status and progress bar.
 */
void BL_UI_UpdateStatus(const char *StatusMsg, uint8_t Progress) {
 80013bc:	b580      	push	{r7, lr}
 80013be:	b082      	sub	sp, #8
 80013c0:	af00      	add	r7, sp, #0
 80013c2:	6078      	str	r0, [r7, #4]
 80013c4:	000a      	movs	r2, r1
 80013c6:	1cfb      	adds	r3, r7, #3
 80013c8:	701a      	strb	r2, [r3, #0]
    SSD1306_Clear();
 80013ca:	f001 f967 	bl	800269c <SSD1306_Clear>
    /* Draw Header */
    SSD1306_WriteString(30, 2, "DEMEDUKIT");
 80013ce:	4b0b      	ldr	r3, [pc, #44]	@ (80013fc <BL_UI_UpdateStatus+0x40>)
 80013d0:	001a      	movs	r2, r3
 80013d2:	2102      	movs	r1, #2
 80013d4:	201e      	movs	r0, #30
 80013d6:	f001 fa6d 	bl	80028b4 <SSD1306_WriteString>
    /* Draw Status Message */
    SSD1306_WriteString(10, 15, (char*)StatusMsg);
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	001a      	movs	r2, r3
 80013de:	210f      	movs	r1, #15
 80013e0:	200a      	movs	r0, #10
 80013e2:	f001 fa67 	bl	80028b4 <SSD1306_WriteString>
    /* Draw Progress Bar */
    SSD1306_DrawProgressBar(Progress);
 80013e6:	1cfb      	adds	r3, r7, #3
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	0018      	movs	r0, r3
 80013ec:	f001 fa8c 	bl	8002908 <SSD1306_DrawProgressBar>
    SSD1306_UpdateScreen();
 80013f0:	f001 f962 	bl	80026b8 <SSD1306_UpdateScreen>
}
 80013f4:	46c0      	nop			@ (mov r8, r8)
 80013f6:	46bd      	mov	sp, r7
 80013f8:	b002      	add	sp, #8
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	08002b90 	.word	0x08002b90

08001400 <BL_JumpToApplication>:
 * @brief  Jumps to the User Application located at the specified address.
 */
typedef void (*pFunction)(void); // Fonksiyon iaretisi tanm

void BL_JumpToApplication(uint32_t address)
{
 8001400:	b580      	push	{r7, lr}
 8001402:	b088      	sub	sp, #32
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
    // 1. Gideceimiz adreste gerekten bir kod var m? (Stack Pointer RAM'de mi?)
    // STM32G0 RAM genelde 0x20000000 ile balar.
    uint32_t msp = *(__IO uint32_t*)address;
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	61bb      	str	r3, [r7, #24]

    if ((msp & 0x2FF00000) != 0x20000000) {
 800140e:	69bb      	ldr	r3, [r7, #24]
 8001410:	4a26      	ldr	r2, [pc, #152]	@ (80014ac <BL_JumpToApplication+0xac>)
 8001412:	401a      	ands	r2, r3
 8001414:	2380      	movs	r3, #128	@ 0x80
 8001416:	059b      	lsls	r3, r3, #22
 8001418:	429a      	cmp	r2, r3
 800141a:	d005      	beq.n	8001428 <BL_JumpToApplication+0x28>
        BL_UI_UpdateStatus("EMPTY APP!", 0); // Adres bosa hata ver
 800141c:	4b24      	ldr	r3, [pc, #144]	@ (80014b0 <BL_JumpToApplication+0xb0>)
 800141e:	2100      	movs	r1, #0
 8001420:	0018      	movs	r0, r3
 8001422:	f7ff ffcb 	bl	80013bc <BL_UI_UpdateStatus>
        return;
 8001426:	e03d      	b.n	80014a4 <BL_JumpToApplication+0xa4>
  __ASM volatile ("cpsid i" : : : "memory");
 8001428:	b672      	cpsid	i
}
 800142a:	46c0      	nop			@ (mov r8, r8)

    // 2. TM INTERRUPTLARI KAPAT (Global Interrupt Disable)
    __disable_irq();

    // 3. SysTick Zamanlaycsn ldr (En byk sulu budur!)
    SysTick->CTRL = 0;
 800142c:	4b21      	ldr	r3, [pc, #132]	@ (80014b4 <BL_JumpToApplication+0xb4>)
 800142e:	2200      	movs	r2, #0
 8001430:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 8001432:	4b20      	ldr	r3, [pc, #128]	@ (80014b4 <BL_JumpToApplication+0xb4>)
 8001434:	2200      	movs	r2, #0
 8001436:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0;
 8001438:	4b1e      	ldr	r3, [pc, #120]	@ (80014b4 <BL_JumpToApplication+0xb4>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]

    // 4. evre Birimlerini Kapat (UART vs.)
    // Eer baka LL init yaptysan onlar da de-init etmen iyi olur.
    // rnek: USART2'yi kapatyoruz.
    if (USART2->CR1 & USART_CR1_UE) {
 800143e:	4b1e      	ldr	r3, [pc, #120]	@ (80014b8 <BL_JumpToApplication+0xb8>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	2201      	movs	r2, #1
 8001444:	4013      	ands	r3, r2
 8001446:	d005      	beq.n	8001454 <BL_JumpToApplication+0x54>
        CLEAR_BIT(USART2->CR1, USART_CR1_UE);
 8001448:	4b1b      	ldr	r3, [pc, #108]	@ (80014b8 <BL_JumpToApplication+0xb8>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	4b1a      	ldr	r3, [pc, #104]	@ (80014b8 <BL_JumpToApplication+0xb8>)
 800144e:	2101      	movs	r1, #1
 8001450:	438a      	bics	r2, r1
 8001452:	601a      	str	r2, [r3, #0]
    }

    // 5. NVIC (Kesme Kontrolcs) Temizlii
    // Bekleyen tm kesme bayraklarn indiriyoruz.
    for (int i = 0; i < 32; i++) {
 8001454:	2300      	movs	r3, #0
 8001456:	61fb      	str	r3, [r7, #28]
 8001458:	e013      	b.n	8001482 <BL_JumpToApplication+0x82>
        NVIC->ICER[0] = (1 << i); // Kesmeyi kapat
 800145a:	2201      	movs	r2, #1
 800145c:	69fb      	ldr	r3, [r7, #28]
 800145e:	409a      	lsls	r2, r3
 8001460:	0013      	movs	r3, r2
 8001462:	4a16      	ldr	r2, [pc, #88]	@ (80014bc <BL_JumpToApplication+0xbc>)
 8001464:	0019      	movs	r1, r3
 8001466:	2380      	movs	r3, #128	@ 0x80
 8001468:	50d1      	str	r1, [r2, r3]
        NVIC->ICPR[0] = (1 << i); // Bekleyen bayra sil
 800146a:	2201      	movs	r2, #1
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	409a      	lsls	r2, r3
 8001470:	0013      	movs	r3, r2
 8001472:	4a12      	ldr	r2, [pc, #72]	@ (80014bc <BL_JumpToApplication+0xbc>)
 8001474:	0019      	movs	r1, r3
 8001476:	23c0      	movs	r3, #192	@ 0xc0
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	50d1      	str	r1, [r2, r3]
    for (int i = 0; i < 32; i++) {
 800147c:	69fb      	ldr	r3, [r7, #28]
 800147e:	3301      	adds	r3, #1
 8001480:	61fb      	str	r3, [r7, #28]
 8001482:	69fb      	ldr	r3, [r7, #28]
 8001484:	2b1f      	cmp	r3, #31
 8001486:	dde8      	ble.n	800145a <BL_JumpToApplication+0x5a>
    }

    // 6. Zplama Hazrl
    uint32_t jump_addr = *(__IO uint32_t*)(address + 4); // Reset Handler adresi
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3304      	adds	r3, #4
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	617b      	str	r3, [r7, #20]
    pFunction jump_to_app = (pFunction)jump_addr;
 8001490:	697b      	ldr	r3, [r7, #20]
 8001492:	613b      	str	r3, [r7, #16]
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	f383 8808 	msr	MSP, r3
}
 800149e:	46c0      	nop			@ (mov r8, r8)

    // 7. Stack Pointer' (MSP) Uygulamannkine Ayarla
    __set_MSP(msp);


    jump_to_app();
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	4798      	blx	r3
}
 80014a4:	46bd      	mov	sp, r7
 80014a6:	b008      	add	sp, #32
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	46c0      	nop			@ (mov r8, r8)
 80014ac:	2ff00000 	.word	0x2ff00000
 80014b0:	08002b9c 	.word	0x08002b9c
 80014b4:	e000e010 	.word	0xe000e010
 80014b8:	40004400 	.word	0x40004400
 80014bc:	e000e100 	.word	0xe000e100

080014c0 <BL_Flash_Unlock>:

/* ========================================================================== */
/* FLASH DRIVERS (LL IMPLEMENTATION)                                          */
/* ========================================================================== */

void BL_Flash_Unlock(void) {
 80014c0:	b580      	push	{r7, lr}
 80014c2:	af00      	add	r7, sp, #0
    if (FLASH->CR & FLASH_CR_LOCK) {
 80014c4:	4b06      	ldr	r3, [pc, #24]	@ (80014e0 <BL_Flash_Unlock+0x20>)
 80014c6:	695b      	ldr	r3, [r3, #20]
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	da05      	bge.n	80014d8 <BL_Flash_Unlock+0x18>
        FLASH->KEYR = FLASH_KEY1;
 80014cc:	4b04      	ldr	r3, [pc, #16]	@ (80014e0 <BL_Flash_Unlock+0x20>)
 80014ce:	4a05      	ldr	r2, [pc, #20]	@ (80014e4 <BL_Flash_Unlock+0x24>)
 80014d0:	609a      	str	r2, [r3, #8]
        FLASH->KEYR = FLASH_KEY2;
 80014d2:	4b03      	ldr	r3, [pc, #12]	@ (80014e0 <BL_Flash_Unlock+0x20>)
 80014d4:	4a04      	ldr	r2, [pc, #16]	@ (80014e8 <BL_Flash_Unlock+0x28>)
 80014d6:	609a      	str	r2, [r3, #8]
    }
}
 80014d8:	46c0      	nop			@ (mov r8, r8)
 80014da:	46bd      	mov	sp, r7
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	46c0      	nop			@ (mov r8, r8)
 80014e0:	40022000 	.word	0x40022000
 80014e4:	45670123 	.word	0x45670123
 80014e8:	cdef89ab 	.word	0xcdef89ab

080014ec <BL_Flash_Lock>:

void BL_Flash_Lock(void) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	af00      	add	r7, sp, #0
    FLASH->CR |= FLASH_CR_LOCK;
 80014f0:	4b04      	ldr	r3, [pc, #16]	@ (8001504 <BL_Flash_Lock+0x18>)
 80014f2:	695a      	ldr	r2, [r3, #20]
 80014f4:	4b03      	ldr	r3, [pc, #12]	@ (8001504 <BL_Flash_Lock+0x18>)
 80014f6:	2180      	movs	r1, #128	@ 0x80
 80014f8:	0609      	lsls	r1, r1, #24
 80014fa:	430a      	orrs	r2, r1
 80014fc:	615a      	str	r2, [r3, #20]
}
 80014fe:	46c0      	nop			@ (mov r8, r8)
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40022000 	.word	0x40022000

08001508 <BL_Flash_ErasePage>:
/**
 * @brief  Tek bir sayfay silen optimize edilmi fonksiyon.
 * @param  PageAddress: Silinecek sayfann balang adresi.
 * @return Baarlysa true, deilse false.
 */
bool BL_Flash_ErasePage(uint32_t PageAddress) {
 8001508:	b580      	push	{r7, lr}
 800150a:	b084      	sub	sp, #16
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
    // Adresin geerli flash aralnda olup olmadn kontrol et (Opsiyonel ama iyi olur)
    if (PageAddress < BL_SLOT_B_START || PageAddress >= (BL_SLOT_B_START + BL_SLOT_SIZE)) {
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	4a29      	ldr	r2, [pc, #164]	@ (80015b8 <BL_Flash_ErasePage+0xb0>)
 8001514:	4293      	cmp	r3, r2
 8001516:	d903      	bls.n	8001520 <BL_Flash_ErasePage+0x18>
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4a28      	ldr	r2, [pc, #160]	@ (80015bc <BL_Flash_ErasePage+0xb4>)
 800151c:	4293      	cmp	r3, r2
 800151e:	d901      	bls.n	8001524 <BL_Flash_ErasePage+0x1c>
        return false; // Slot B dna kma!
 8001520:	2300      	movs	r3, #0
 8001522:	e045      	b.n	80015b0 <BL_Flash_ErasePage+0xa8>
    }

    uint32_t pageIndex = (PageAddress - 0x08000000U) / BL_FLASH_PAGE_SIZE;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	22f8      	movs	r2, #248	@ 0xf8
 8001528:	0612      	lsls	r2, r2, #24
 800152a:	4694      	mov	ip, r2
 800152c:	4463      	add	r3, ip
 800152e:	0adb      	lsrs	r3, r3, #11
 8001530:	60fb      	str	r3, [r7, #12]

    /* 1. Olas Hata Bayraklarn Temizle */
    FLASH->SR = FLASH_SR_OPERR | FLASH_SR_PROGERR | FLASH_SR_WRPERR |
 8001532:	4b23      	ldr	r3, [pc, #140]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 8001534:	4a23      	ldr	r2, [pc, #140]	@ (80015c4 <BL_Flash_ErasePage+0xbc>)
 8001536:	611a      	str	r2, [r3, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8001538:	b672      	cpsid	i
}
 800153a:	46c0      	nop			@ (mov r8, r8)

    /* 2. Kesmeleri Kapat (ok ksa sreliine) */
    __disable_irq();

    /* nceki ilem bitsin */
    while (FLASH->SR & FLASH_SR_BSY1);
 800153c:	46c0      	nop			@ (mov r8, r8)
 800153e:	4b20      	ldr	r3, [pc, #128]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 8001540:	691a      	ldr	r2, [r3, #16]
 8001542:	2380      	movs	r3, #128	@ 0x80
 8001544:	025b      	lsls	r3, r3, #9
 8001546:	4013      	ands	r3, r2
 8001548:	d1f9      	bne.n	800153e <BL_Flash_ErasePage+0x36>

    /* Silme Komutlarn Hazrla */
    FLASH->CR |= FLASH_CR_PER;                // Page Erase Aktif
 800154a:	4b1d      	ldr	r3, [pc, #116]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 800154c:	695a      	ldr	r2, [r3, #20]
 800154e:	4b1c      	ldr	r3, [pc, #112]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 8001550:	2102      	movs	r1, #2
 8001552:	430a      	orrs	r2, r1
 8001554:	615a      	str	r2, [r3, #20]
    FLASH->CR &= ~FLASH_CR_PNB;               // nce PNB'yi temizle
 8001556:	4b1a      	ldr	r3, [pc, #104]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 8001558:	695a      	ldr	r2, [r3, #20]
 800155a:	4b19      	ldr	r3, [pc, #100]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 800155c:	491a      	ldr	r1, [pc, #104]	@ (80015c8 <BL_Flash_ErasePage+0xc0>)
 800155e:	400a      	ands	r2, r1
 8001560:	615a      	str	r2, [r3, #20]
    FLASH->CR |= (pageIndex << FLASH_CR_PNB_Pos); // Hangi sayfa?
 8001562:	4b17      	ldr	r3, [pc, #92]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 8001564:	6959      	ldr	r1, [r3, #20]
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	00da      	lsls	r2, r3, #3
 800156a:	4b15      	ldr	r3, [pc, #84]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 800156c:	430a      	orrs	r2, r1
 800156e:	615a      	str	r2, [r3, #20]
    FLASH->CR |= FLASH_CR_STRT;               // Balat!
 8001570:	4b13      	ldr	r3, [pc, #76]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 8001572:	695a      	ldr	r2, [r3, #20]
 8001574:	4b12      	ldr	r3, [pc, #72]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 8001576:	2180      	movs	r1, #128	@ 0x80
 8001578:	0249      	lsls	r1, r1, #9
 800157a:	430a      	orrs	r2, r1
 800157c:	615a      	str	r2, [r3, #20]

    /* Bekle (Sadece 20-40ms srer) */
    while (FLASH->SR & FLASH_SR_BSY1);
 800157e:	46c0      	nop			@ (mov r8, r8)
 8001580:	4b0f      	ldr	r3, [pc, #60]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 8001582:	691a      	ldr	r2, [r3, #16]
 8001584:	2380      	movs	r3, #128	@ 0x80
 8001586:	025b      	lsls	r3, r3, #9
 8001588:	4013      	ands	r3, r2
 800158a:	d1f9      	bne.n	8001580 <BL_Flash_ErasePage+0x78>

    /* Temizlik */
    FLASH->CR &= ~FLASH_CR_PER;
 800158c:	4b0c      	ldr	r3, [pc, #48]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 800158e:	695a      	ldr	r2, [r3, #20]
 8001590:	4b0b      	ldr	r3, [pc, #44]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 8001592:	2102      	movs	r1, #2
 8001594:	438a      	bics	r2, r1
 8001596:	615a      	str	r2, [r3, #20]

    /* Hata var m? */
    if (FLASH->SR & (FLASH_SR_WRPERR | FLASH_SR_PGAERR | FLASH_SR_PROGERR | FLASH_SR_OPERR)) {
 8001598:	4b09      	ldr	r3, [pc, #36]	@ (80015c0 <BL_Flash_ErasePage+0xb8>)
 800159a:	691b      	ldr	r3, [r3, #16]
 800159c:	223a      	movs	r2, #58	@ 0x3a
 800159e:	4013      	ands	r3, r2
 80015a0:	d003      	beq.n	80015aa <BL_Flash_ErasePage+0xa2>
  __ASM volatile ("cpsie i" : : : "memory");
 80015a2:	b662      	cpsie	i
}
 80015a4:	46c0      	nop			@ (mov r8, r8)
        __enable_irq();
        return false;
 80015a6:	2300      	movs	r3, #0
 80015a8:	e002      	b.n	80015b0 <BL_Flash_ErasePage+0xa8>
  __ASM volatile ("cpsie i" : : : "memory");
 80015aa:	b662      	cpsie	i
}
 80015ac:	46c0      	nop			@ (mov r8, r8)
    }

    /* 3. Kesmeleri A */
    __enable_irq();
    return true;
 80015ae:	2301      	movs	r3, #1
}
 80015b0:	0018      	movs	r0, r3
 80015b2:	46bd      	mov	sp, r7
 80015b4:	b004      	add	sp, #16
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	08009fff 	.word	0x08009fff
 80015bc:	0800ffff 	.word	0x0800ffff
 80015c0:	40022000 	.word	0x40022000
 80015c4:	000003fb 	.word	0x000003fb
 80015c8:	ffffe007 	.word	0xffffe007

080015cc <BL_Flash_Write>:

uint8_t BL_Flash_Write(uint32_t StartAddress, uint8_t *Data, uint32_t Length) {
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b088      	sub	sp, #32
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80015d8:	b672      	cpsid	i
}
 80015da:	46c0      	nop			@ (mov r8, r8)
    uint32_t dataWord1, dataWord2;

    __disable_irq();
    FLASH->SR = FLASH_SR_OPERR | FLASH_SR_PROGERR | FLASH_SR_WRPERR |
 80015dc:	4b25      	ldr	r3, [pc, #148]	@ (8001674 <BL_Flash_Write+0xa8>)
 80015de:	4a26      	ldr	r2, [pc, #152]	@ (8001678 <BL_Flash_Write+0xac>)
 80015e0:	611a      	str	r2, [r3, #16]
                FLASH_SR_PGAERR | FLASH_SR_SIZERR | FLASH_SR_PGSERR |
                FLASH_SR_MISERR | FLASH_SR_FASTERR | FLASH_SR_EOP;

    FLASH->CR |= FLASH_CR_PG;
 80015e2:	4b24      	ldr	r3, [pc, #144]	@ (8001674 <BL_Flash_Write+0xa8>)
 80015e4:	695a      	ldr	r2, [r3, #20]
 80015e6:	4b23      	ldr	r3, [pc, #140]	@ (8001674 <BL_Flash_Write+0xa8>)
 80015e8:	2101      	movs	r1, #1
 80015ea:	430a      	orrs	r2, r1
 80015ec:	615a      	str	r2, [r3, #20]

    for (uint32_t i = 0; i < Length; i += 8) {
 80015ee:	2300      	movs	r3, #0
 80015f0:	61fb      	str	r3, [r7, #28]
 80015f2:	e02e      	b.n	8001652 <BL_Flash_Write+0x86>
        /* Prepare Double Word (64-bit) for STM32G0 */
        dataWord1 = *(uint32_t*)(&Data[i]);
 80015f4:	68ba      	ldr	r2, [r7, #8]
 80015f6:	69fb      	ldr	r3, [r7, #28]
 80015f8:	18d3      	adds	r3, r2, r3
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	61bb      	str	r3, [r7, #24]
        dataWord2 = *(uint32_t*)(&Data[i + 4]);
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	3304      	adds	r3, #4
 8001602:	68ba      	ldr	r2, [r7, #8]
 8001604:	18d3      	adds	r3, r2, r3
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	617b      	str	r3, [r7, #20]

        *(__IO uint32_t*)(StartAddress + i) = dataWord1;
 800160a:	68fa      	ldr	r2, [r7, #12]
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	18d3      	adds	r3, r2, r3
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	601a      	str	r2, [r3, #0]
        *(__IO uint32_t*)(StartAddress + i + 4) = dataWord2;
 8001614:	68fa      	ldr	r2, [r7, #12]
 8001616:	69fb      	ldr	r3, [r7, #28]
 8001618:	18d3      	adds	r3, r2, r3
 800161a:	3304      	adds	r3, #4
 800161c:	697a      	ldr	r2, [r7, #20]
 800161e:	601a      	str	r2, [r3, #0]

        while (FLASH->SR & FLASH_SR_BSY1);
 8001620:	46c0      	nop			@ (mov r8, r8)
 8001622:	4b14      	ldr	r3, [pc, #80]	@ (8001674 <BL_Flash_Write+0xa8>)
 8001624:	691a      	ldr	r2, [r3, #16]
 8001626:	2380      	movs	r3, #128	@ 0x80
 8001628:	025b      	lsls	r3, r3, #9
 800162a:	4013      	ands	r3, r2
 800162c:	d1f9      	bne.n	8001622 <BL_Flash_Write+0x56>

        if (FLASH->SR & (FLASH_SR_OPERR | FLASH_SR_PROGERR | FLASH_SR_WRPERR)) {
 800162e:	4b11      	ldr	r3, [pc, #68]	@ (8001674 <BL_Flash_Write+0xa8>)
 8001630:	691b      	ldr	r3, [r3, #16]
 8001632:	221a      	movs	r2, #26
 8001634:	4013      	ands	r3, r2
 8001636:	d009      	beq.n	800164c <BL_Flash_Write+0x80>
            FLASH->CR &= ~FLASH_CR_PG;
 8001638:	4b0e      	ldr	r3, [pc, #56]	@ (8001674 <BL_Flash_Write+0xa8>)
 800163a:	695a      	ldr	r2, [r3, #20]
 800163c:	4b0d      	ldr	r3, [pc, #52]	@ (8001674 <BL_Flash_Write+0xa8>)
 800163e:	2101      	movs	r1, #1
 8001640:	438a      	bics	r2, r1
 8001642:	615a      	str	r2, [r3, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 8001644:	b662      	cpsie	i
}
 8001646:	46c0      	nop			@ (mov r8, r8)
            __enable_irq();
            return 0; // Write Error
 8001648:	2300      	movs	r3, #0
 800164a:	e00f      	b.n	800166c <BL_Flash_Write+0xa0>
    for (uint32_t i = 0; i < Length; i += 8) {
 800164c:	69fb      	ldr	r3, [r7, #28]
 800164e:	3308      	adds	r3, #8
 8001650:	61fb      	str	r3, [r7, #28]
 8001652:	69fa      	ldr	r2, [r7, #28]
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	429a      	cmp	r2, r3
 8001658:	d3cc      	bcc.n	80015f4 <BL_Flash_Write+0x28>
        }
    }

    FLASH->CR &= ~FLASH_CR_PG;
 800165a:	4b06      	ldr	r3, [pc, #24]	@ (8001674 <BL_Flash_Write+0xa8>)
 800165c:	695a      	ldr	r2, [r3, #20]
 800165e:	4b05      	ldr	r3, [pc, #20]	@ (8001674 <BL_Flash_Write+0xa8>)
 8001660:	2101      	movs	r1, #1
 8001662:	438a      	bics	r2, r1
 8001664:	615a      	str	r2, [r3, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 8001666:	b662      	cpsie	i
}
 8001668:	46c0      	nop			@ (mov r8, r8)
    __enable_irq();
    return 1; // Success
 800166a:	2301      	movs	r3, #1
}
 800166c:	0018      	movs	r0, r3
 800166e:	46bd      	mov	sp, r7
 8001670:	b008      	add	sp, #32
 8001672:	bd80      	pop	{r7, pc}
 8001674:	40022000 	.word	0x40022000
 8001678:	000003fb 	.word	0x000003fb

0800167c <BL_Security_VerifyVersion>:

/* ========================================================================== */
/* SECURITY & UART UTILITIES                                                  */
/* ========================================================================== */

bool BL_Security_VerifyVersion(uint32_t NewVersion) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
    BL_AppHeader_t *currentHeader = (BL_AppHeader_t *)BL_SLOT_A_START;
 8001684:	4b09      	ldr	r3, [pc, #36]	@ (80016ac <BL_Security_VerifyVersion+0x30>)
 8001686:	60fb      	str	r3, [r7, #12]

    /* If Slot A is empty/invalid, accept any version */
    if (currentHeader->Magic != BL_HEADER_MAGIC) return true;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	4a08      	ldr	r2, [pc, #32]	@ (80016b0 <BL_Security_VerifyVersion+0x34>)
 800168e:	4293      	cmp	r3, r2
 8001690:	d001      	beq.n	8001696 <BL_Security_VerifyVersion+0x1a>
 8001692:	2301      	movs	r3, #1
 8001694:	e006      	b.n	80016a4 <BL_Security_VerifyVersion+0x28>

    /* Reject if NewVersion <= CurrentVersion (Anti-Rollback) */
    return (NewVersion > currentHeader->Version);
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	685a      	ldr	r2, [r3, #4]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	429a      	cmp	r2, r3
 800169e:	419b      	sbcs	r3, r3
 80016a0:	425b      	negs	r3, r3
 80016a2:	b2db      	uxtb	r3, r3
}
 80016a4:	0018      	movs	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b004      	add	sp, #16
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	08004000 	.word	0x08004000
 80016b0:	53454355 	.word	0x53454355

080016b4 <BL_UART_ReceiveByte>:

/* Updated UART Functions with professional naming */
uint8_t BL_UART_ReceiveByte(void) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	af00      	add	r7, sp, #0
    while (!LL_USART_IsActiveFlag_RXNE(USART2));
 80016b8:	46c0      	nop			@ (mov r8, r8)
 80016ba:	4b07      	ldr	r3, [pc, #28]	@ (80016d8 <BL_UART_ReceiveByte+0x24>)
 80016bc:	0018      	movs	r0, r3
 80016be:	f7ff f955 	bl	800096c <LL_USART_IsActiveFlag_RXNE_RXFNE>
 80016c2:	1e03      	subs	r3, r0, #0
 80016c4:	d0f9      	beq.n	80016ba <BL_UART_ReceiveByte+0x6>
    return LL_USART_ReceiveData8(USART2);
 80016c6:	4b04      	ldr	r3, [pc, #16]	@ (80016d8 <BL_UART_ReceiveByte+0x24>)
 80016c8:	0018      	movs	r0, r3
 80016ca:	f7ff f999 	bl	8000a00 <LL_USART_ReceiveData8>
 80016ce:	0003      	movs	r3, r0
}
 80016d0:	0018      	movs	r0, r3
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	46c0      	nop			@ (mov r8, r8)
 80016d8:	40004400 	.word	0x40004400

080016dc <BL_UART_ReceiveArray>:

void BL_UART_ReceiveArray(uint8_t *buffer, uint16_t len) {
 80016dc:	b5b0      	push	{r4, r5, r7, lr}
 80016de:	b084      	sub	sp, #16
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	000a      	movs	r2, r1
 80016e6:	1cbb      	adds	r3, r7, #2
 80016e8:	801a      	strh	r2, [r3, #0]
    for (uint16_t i = 0; i < len; i++) {
 80016ea:	230e      	movs	r3, #14
 80016ec:	18fb      	adds	r3, r7, r3
 80016ee:	2200      	movs	r2, #0
 80016f0:	801a      	strh	r2, [r3, #0]
 80016f2:	e00d      	b.n	8001710 <BL_UART_ReceiveArray+0x34>
        buffer[i] = BL_UART_ReceiveByte();
 80016f4:	250e      	movs	r5, #14
 80016f6:	197b      	adds	r3, r7, r5
 80016f8:	881b      	ldrh	r3, [r3, #0]
 80016fa:	687a      	ldr	r2, [r7, #4]
 80016fc:	18d4      	adds	r4, r2, r3
 80016fe:	f7ff ffd9 	bl	80016b4 <BL_UART_ReceiveByte>
 8001702:	0003      	movs	r3, r0
 8001704:	7023      	strb	r3, [r4, #0]
    for (uint16_t i = 0; i < len; i++) {
 8001706:	197b      	adds	r3, r7, r5
 8001708:	881a      	ldrh	r2, [r3, #0]
 800170a:	197b      	adds	r3, r7, r5
 800170c:	3201      	adds	r2, #1
 800170e:	801a      	strh	r2, [r3, #0]
 8001710:	230e      	movs	r3, #14
 8001712:	18fa      	adds	r2, r7, r3
 8001714:	1cbb      	adds	r3, r7, #2
 8001716:	8812      	ldrh	r2, [r2, #0]
 8001718:	881b      	ldrh	r3, [r3, #0]
 800171a:	429a      	cmp	r2, r3
 800171c:	d3ea      	bcc.n	80016f4 <BL_UART_ReceiveArray+0x18>
    }
}
 800171e:	46c0      	nop			@ (mov r8, r8)
 8001720:	46c0      	nop			@ (mov r8, r8)
 8001722:	46bd      	mov	sp, r7
 8001724:	b004      	add	sp, #16
 8001726:	bdb0      	pop	{r4, r5, r7, pc}

08001728 <BL_UART_SendByte>:

void BL_UART_SendByte(uint8_t data) {
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	0002      	movs	r2, r0
 8001730:	1dfb      	adds	r3, r7, #7
 8001732:	701a      	strb	r2, [r3, #0]
    LL_USART_TransmitData8(USART2, data);
 8001734:	1dfb      	adds	r3, r7, #7
 8001736:	781b      	ldrb	r3, [r3, #0]
 8001738:	4a08      	ldr	r2, [pc, #32]	@ (800175c <BL_UART_SendByte+0x34>)
 800173a:	0019      	movs	r1, r3
 800173c:	0010      	movs	r0, r2
 800173e:	f7ff f96a 	bl	8000a16 <LL_USART_TransmitData8>
    while (!LL_USART_IsActiveFlag_TC(USART2));
 8001742:	46c0      	nop			@ (mov r8, r8)
 8001744:	4b05      	ldr	r3, [pc, #20]	@ (800175c <BL_UART_SendByte+0x34>)
 8001746:	0018      	movs	r0, r3
 8001748:	f7ff f921 	bl	800098e <LL_USART_IsActiveFlag_TC>
 800174c:	1e03      	subs	r3, r0, #0
 800174e:	d0f9      	beq.n	8001744 <BL_UART_SendByte+0x1c>
}
 8001750:	46c0      	nop			@ (mov r8, r8)
 8001752:	46c0      	nop			@ (mov r8, r8)
 8001754:	46bd      	mov	sp, r7
 8001756:	b002      	add	sp, #8
 8001758:	bd80      	pop	{r7, pc}
 800175a:	46c0      	nop			@ (mov r8, r8)
 800175c:	40004400 	.word	0x40004400

08001760 <BL_Firmware_Activate>:
/**
 * @brief  Activates firmware by copying it from Slot B to Slot A.
 * @return true if successful, false otherwise.
 */
bool BL_Firmware_Activate(void)
{
 8001760:	b580      	push	{r7, lr}
 8001762:	b08a      	sub	sp, #40	@ 0x28
 8001764:	af00      	add	r7, sp, #0
    BL_AppHeader_t *pHeader = (BL_AppHeader_t *)BL_SLOT_B_START;
 8001766:	4b6c      	ldr	r3, [pc, #432]	@ (8001918 <BL_Firmware_Activate+0x1b8>)
 8001768:	613b      	str	r3, [r7, #16]
    uint32_t payloadSize = pHeader->PayloadSize;
 800176a:	693b      	ldr	r3, [r7, #16]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	60fb      	str	r3, [r7, #12]

    /* Gvenlik: Boyut ok bykse veya 0 ise ilem yapma */
    if (payloadSize == 0 || payloadSize > (32 * 1024)) return false;
 8001770:	68fb      	ldr	r3, [r7, #12]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d004      	beq.n	8001780 <BL_Firmware_Activate+0x20>
 8001776:	68fa      	ldr	r2, [r7, #12]
 8001778:	2380      	movs	r3, #128	@ 0x80
 800177a:	021b      	lsls	r3, r3, #8
 800177c:	429a      	cmp	r2, r3
 800177e:	d901      	bls.n	8001784 <BL_Firmware_Activate+0x24>
 8001780:	2300      	movs	r3, #0
 8001782:	e0c5      	b.n	8001910 <BL_Firmware_Activate+0x1b0>

    // Kopyalanacak toplam boyut (Header + Payload)
    // STM32G0 64-bit yazd iin 8'in kat olmas salkldr.
    uint32_t totalSize = payloadSize + 64; // FW_HEADER_SIZE
 8001784:	68fb      	ldr	r3, [r7, #12]
 8001786:	3340      	adds	r3, #64	@ 0x40
 8001788:	60bb      	str	r3, [r7, #8]

    /* ---------------------------------------------------------------------- */
    /* 1. FLASH KLDN A (UNLOCK)                                          */
    /* ---------------------------------------------------------------------- */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U) {
 800178a:	4b64      	ldr	r3, [pc, #400]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 800178c:	695b      	ldr	r3, [r3, #20]
 800178e:	2b00      	cmp	r3, #0
 8001790:	da05      	bge.n	800179e <BL_Firmware_Activate+0x3e>
        WRITE_REG(FLASH->KEYR, 0x45670123U);
 8001792:	4b62      	ldr	r3, [pc, #392]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 8001794:	4a62      	ldr	r2, [pc, #392]	@ (8001920 <BL_Firmware_Activate+0x1c0>)
 8001796:	609a      	str	r2, [r3, #8]
        WRITE_REG(FLASH->KEYR, 0xCDEF89ABU);
 8001798:	4b60      	ldr	r3, [pc, #384]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 800179a:	4a62      	ldr	r2, [pc, #392]	@ (8001924 <BL_Firmware_Activate+0x1c4>)
 800179c:	609a      	str	r2, [r3, #8]
    }
    // Bekle
    while (READ_BIT(FLASH->SR, FLASH_SR_BSY1) != 0U);
 800179e:	46c0      	nop			@ (mov r8, r8)
 80017a0:	4b5e      	ldr	r3, [pc, #376]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80017a2:	691a      	ldr	r2, [r3, #16]
 80017a4:	2380      	movs	r3, #128	@ 0x80
 80017a6:	025b      	lsls	r3, r3, #9
 80017a8:	4013      	ands	r3, r2
 80017aa:	d1f9      	bne.n	80017a0 <BL_Firmware_Activate+0x40>

    /* ---------------------------------------------------------------------- */
    /* 2. SLOT A'YI TEMZLE (ERASE)                                           */
    /* ---------------------------------------------------------------------- */
    // Slot A boyutuna gre sayfa sayfa siliyoruz (Her sayfa 2KB)
    uint32_t pagesToErase = (totalSize / 2048) + 1;
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	0adb      	lsrs	r3, r3, #11
 80017b0:	3301      	adds	r3, #1
 80017b2:	607b      	str	r3, [r7, #4]
    uint32_t pageAddr = BL_SLOT_A_START;
 80017b4:	4b5c      	ldr	r3, [pc, #368]	@ (8001928 <BL_Firmware_Activate+0x1c8>)
 80017b6:	627b      	str	r3, [r7, #36]	@ 0x24

    for (uint32_t i = 0; i < pagesToErase; i++)
 80017b8:	2300      	movs	r3, #0
 80017ba:	623b      	str	r3, [r7, #32]
 80017bc:	e047      	b.n	800184e <BL_Firmware_Activate+0xee>
    {
        // Sayfa numarasn hesapla (Adres - Base) / 2048
        uint32_t pageNum = (pageAddr - 0x08000000) / 2048;
 80017be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80017c0:	22f8      	movs	r2, #248	@ 0xf8
 80017c2:	0612      	lsls	r2, r2, #24
 80017c4:	4694      	mov	ip, r2
 80017c6:	4463      	add	r3, ip
 80017c8:	0adb      	lsrs	r3, r3, #11
 80017ca:	603b      	str	r3, [r7, #0]

        // a. Silme Ayarlar
        MODIFY_REG(FLASH->CR, FLASH_CR_PNB, (pageNum << FLASH_CR_PNB_Pos)); // Sayfa No
 80017cc:	4b53      	ldr	r3, [pc, #332]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80017ce:	695b      	ldr	r3, [r3, #20]
 80017d0:	4a56      	ldr	r2, [pc, #344]	@ (800192c <BL_Firmware_Activate+0x1cc>)
 80017d2:	4013      	ands	r3, r2
 80017d4:	0019      	movs	r1, r3
 80017d6:	683b      	ldr	r3, [r7, #0]
 80017d8:	00da      	lsls	r2, r3, #3
 80017da:	4b50      	ldr	r3, [pc, #320]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80017dc:	430a      	orrs	r2, r1
 80017de:	615a      	str	r2, [r3, #20]
        SET_BIT(FLASH->CR, FLASH_CR_PER);  // Page Erase Modu
 80017e0:	4b4e      	ldr	r3, [pc, #312]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80017e2:	695a      	ldr	r2, [r3, #20]
 80017e4:	4b4d      	ldr	r3, [pc, #308]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80017e6:	2102      	movs	r1, #2
 80017e8:	430a      	orrs	r2, r1
 80017ea:	615a      	str	r2, [r3, #20]

        // b. Silmeyi Balat
        SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80017ec:	4b4b      	ldr	r3, [pc, #300]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80017ee:	695a      	ldr	r2, [r3, #20]
 80017f0:	4b4a      	ldr	r3, [pc, #296]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80017f2:	2180      	movs	r1, #128	@ 0x80
 80017f4:	0249      	lsls	r1, r1, #9
 80017f6:	430a      	orrs	r2, r1
 80017f8:	615a      	str	r2, [r3, #20]

        // c. Bekle
        while (READ_BIT(FLASH->SR, FLASH_SR_BSY1) != 0U);
 80017fa:	46c0      	nop			@ (mov r8, r8)
 80017fc:	4b47      	ldr	r3, [pc, #284]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80017fe:	691a      	ldr	r2, [r3, #16]
 8001800:	2380      	movs	r3, #128	@ 0x80
 8001802:	025b      	lsls	r3, r3, #9
 8001804:	4013      	ands	r3, r2
 8001806:	d1f9      	bne.n	80017fc <BL_Firmware_Activate+0x9c>

        // Hata kontrol
        if (FLASH->SR & (FLASH_SR_PROGERR | FLASH_SR_WRPERR | FLASH_SR_PGAERR)) {
 8001808:	4b44      	ldr	r3, [pc, #272]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 800180a:	691b      	ldr	r3, [r3, #16]
 800180c:	2238      	movs	r2, #56	@ 0x38
 800180e:	4013      	ands	r3, r2
 8001810:	d014      	beq.n	800183c <BL_Firmware_Activate+0xdc>
             // Hata bayraklarn temizle
             FLASH->SR |= (FLASH_SR_PROGERR | FLASH_SR_WRPERR | FLASH_SR_PGAERR);
 8001812:	4b42      	ldr	r3, [pc, #264]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 8001814:	691a      	ldr	r2, [r3, #16]
 8001816:	4b41      	ldr	r3, [pc, #260]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 8001818:	2138      	movs	r1, #56	@ 0x38
 800181a:	430a      	orrs	r2, r1
 800181c:	611a      	str	r2, [r3, #16]
             CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 800181e:	4b3f      	ldr	r3, [pc, #252]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 8001820:	695a      	ldr	r2, [r3, #20]
 8001822:	4b3e      	ldr	r3, [pc, #248]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 8001824:	2102      	movs	r1, #2
 8001826:	438a      	bics	r2, r1
 8001828:	615a      	str	r2, [r3, #20]
             SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800182a:	4b3c      	ldr	r3, [pc, #240]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 800182c:	695a      	ldr	r2, [r3, #20]
 800182e:	4b3b      	ldr	r3, [pc, #236]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 8001830:	2180      	movs	r1, #128	@ 0x80
 8001832:	0609      	lsls	r1, r1, #24
 8001834:	430a      	orrs	r2, r1
 8001836:	615a      	str	r2, [r3, #20]
             return false;
 8001838:	2300      	movs	r3, #0
 800183a:	e069      	b.n	8001910 <BL_Firmware_Activate+0x1b0>
        }

        pageAddr += 2048; // Bir sonraki sayfa
 800183c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800183e:	2280      	movs	r2, #128	@ 0x80
 8001840:	0112      	lsls	r2, r2, #4
 8001842:	4694      	mov	ip, r2
 8001844:	4463      	add	r3, ip
 8001846:	627b      	str	r3, [r7, #36]	@ 0x24
    for (uint32_t i = 0; i < pagesToErase; i++)
 8001848:	6a3b      	ldr	r3, [r7, #32]
 800184a:	3301      	adds	r3, #1
 800184c:	623b      	str	r3, [r7, #32]
 800184e:	6a3a      	ldr	r2, [r7, #32]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	429a      	cmp	r2, r3
 8001854:	d3b3      	bcc.n	80017be <BL_Firmware_Activate+0x5e>
    }

    // Silme modundan k
    CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001856:	4b31      	ldr	r3, [pc, #196]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 8001858:	695a      	ldr	r2, [r3, #20]
 800185a:	4b30      	ldr	r3, [pc, #192]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 800185c:	2102      	movs	r1, #2
 800185e:	438a      	bics	r2, r1
 8001860:	615a      	str	r2, [r3, #20]
    /* ---------------------------------------------------------------------- */
    /* 3. KOPYALA (COPY LOOP - SLOT B -> SLOT A)                              */
    /* ---------------------------------------------------------------------- */
    // STM32G0 64-bit (Double Word) yazar. 2 adet 32-bit veri pe pee yazlmal.

    uint32_t *pSrc = (uint32_t *)BL_SLOT_B_START;
 8001862:	4b2d      	ldr	r3, [pc, #180]	@ (8001918 <BL_Firmware_Activate+0x1b8>)
 8001864:	61fb      	str	r3, [r7, #28]
    uint32_t *pDest = (uint32_t *)BL_SLOT_A_START;
 8001866:	4b30      	ldr	r3, [pc, #192]	@ (8001928 <BL_Firmware_Activate+0x1c8>)
 8001868:	61bb      	str	r3, [r7, #24]

    // Programlama modunu a
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 800186a:	4b2c      	ldr	r3, [pc, #176]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 800186c:	695a      	ldr	r2, [r3, #20]
 800186e:	4b2b      	ldr	r3, [pc, #172]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 8001870:	2101      	movs	r1, #1
 8001872:	430a      	orrs	r2, r1
 8001874:	615a      	str	r2, [r3, #20]

    for (uint32_t i = 0; i < totalSize; i += 8)
 8001876:	2300      	movs	r3, #0
 8001878:	617b      	str	r3, [r7, #20]
 800187a:	e037      	b.n	80018ec <BL_Firmware_Activate+0x18c>
    {
        // 1. lk 32-bit kelimeyi yaz
        *pDest = *pSrc;
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	681a      	ldr	r2, [r3, #0]
 8001880:	69bb      	ldr	r3, [r7, #24]
 8001882:	601a      	str	r2, [r3, #0]
        pDest++; pSrc++;
 8001884:	69bb      	ldr	r3, [r7, #24]
 8001886:	3304      	adds	r3, #4
 8001888:	61bb      	str	r3, [r7, #24]
 800188a:	69fb      	ldr	r3, [r7, #28]
 800188c:	3304      	adds	r3, #4
 800188e:	61fb      	str	r3, [r7, #28]

        // 2. kinci 32-bit kelimeyi yaz (Yazma ilemi burada tetiklenir!)
        *pDest = *pSrc;
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	681a      	ldr	r2, [r3, #0]
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	601a      	str	r2, [r3, #0]
        pDest++; pSrc++;
 8001898:	69bb      	ldr	r3, [r7, #24]
 800189a:	3304      	adds	r3, #4
 800189c:	61bb      	str	r3, [r7, #24]
 800189e:	69fb      	ldr	r3, [r7, #28]
 80018a0:	3304      	adds	r3, #4
 80018a2:	61fb      	str	r3, [r7, #28]

        // 3. lemin bitmesini bekle
        while (READ_BIT(FLASH->SR, FLASH_SR_BSY1) != 0U);
 80018a4:	46c0      	nop			@ (mov r8, r8)
 80018a6:	4b1d      	ldr	r3, [pc, #116]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80018a8:	691a      	ldr	r2, [r3, #16]
 80018aa:	2380      	movs	r3, #128	@ 0x80
 80018ac:	025b      	lsls	r3, r3, #9
 80018ae:	4013      	ands	r3, r2
 80018b0:	d1f9      	bne.n	80018a6 <BL_Firmware_Activate+0x146>

        // 4. Yazma Hatas Kontrol
        if (FLASH->SR & (FLASH_SR_PROGERR | FLASH_SR_WRPERR | FLASH_SR_PGAERR)) {
 80018b2:	4b1a      	ldr	r3, [pc, #104]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80018b4:	691b      	ldr	r3, [r3, #16]
 80018b6:	2238      	movs	r2, #56	@ 0x38
 80018b8:	4013      	ands	r3, r2
 80018ba:	d014      	beq.n	80018e6 <BL_Firmware_Activate+0x186>
             FLASH->SR |= (FLASH_SR_PROGERR | FLASH_SR_WRPERR | FLASH_SR_PGAERR);
 80018bc:	4b17      	ldr	r3, [pc, #92]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80018be:	691a      	ldr	r2, [r3, #16]
 80018c0:	4b16      	ldr	r3, [pc, #88]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80018c2:	2138      	movs	r1, #56	@ 0x38
 80018c4:	430a      	orrs	r2, r1
 80018c6:	611a      	str	r2, [r3, #16]
             CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 80018c8:	4b14      	ldr	r3, [pc, #80]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80018ca:	695a      	ldr	r2, [r3, #20]
 80018cc:	4b13      	ldr	r3, [pc, #76]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80018ce:	2101      	movs	r1, #1
 80018d0:	438a      	bics	r2, r1
 80018d2:	615a      	str	r2, [r3, #20]
             SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80018d4:	4b11      	ldr	r3, [pc, #68]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80018d6:	695a      	ldr	r2, [r3, #20]
 80018d8:	4b10      	ldr	r3, [pc, #64]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80018da:	2180      	movs	r1, #128	@ 0x80
 80018dc:	0609      	lsls	r1, r1, #24
 80018de:	430a      	orrs	r2, r1
 80018e0:	615a      	str	r2, [r3, #20]
             return false;
 80018e2:	2300      	movs	r3, #0
 80018e4:	e014      	b.n	8001910 <BL_Firmware_Activate+0x1b0>
    for (uint32_t i = 0; i < totalSize; i += 8)
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	3308      	adds	r3, #8
 80018ea:	617b      	str	r3, [r7, #20]
 80018ec:	697a      	ldr	r2, [r7, #20]
 80018ee:	68bb      	ldr	r3, [r7, #8]
 80018f0:	429a      	cmp	r2, r3
 80018f2:	d3c3      	bcc.n	800187c <BL_Firmware_Activate+0x11c>
    }

    /* ---------------------------------------------------------------------- */
    /* 4. KAPANI (LOCK)                                                      */
    /* ---------------------------------------------------------------------- */
    CLEAR_BIT(FLASH->CR, FLASH_CR_PG); // PG bitini kapat
 80018f4:	4b09      	ldr	r3, [pc, #36]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80018f6:	695a      	ldr	r2, [r3, #20]
 80018f8:	4b08      	ldr	r3, [pc, #32]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 80018fa:	2101      	movs	r1, #1
 80018fc:	438a      	bics	r2, r1
 80018fe:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_LOCK); // Flash' kilitle
 8001900:	4b06      	ldr	r3, [pc, #24]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 8001902:	695a      	ldr	r2, [r3, #20]
 8001904:	4b05      	ldr	r3, [pc, #20]	@ (800191c <BL_Firmware_Activate+0x1bc>)
 8001906:	2180      	movs	r1, #128	@ 0x80
 8001908:	0609      	lsls	r1, r1, #24
 800190a:	430a      	orrs	r2, r1
 800190c:	615a      	str	r2, [r3, #20]

    return true;
 800190e:	2301      	movs	r3, #1
}
 8001910:	0018      	movs	r0, r3
 8001912:	46bd      	mov	sp, r7
 8001914:	b00a      	add	sp, #40	@ 0x28
 8001916:	bd80      	pop	{r7, pc}
 8001918:	0800a000 	.word	0x0800a000
 800191c:	40022000 	.word	0x40022000
 8001920:	45670123 	.word	0x45670123
 8001924:	cdef89ab 	.word	0xcdef89ab
 8001928:	08004000 	.word	0x08004000
 800192c:	ffffe007 	.word	0xffffe007

08001930 <BL_CalculateCRC32_Soft>:
        return true;
    }
    return false;
}
uint32_t BL_CalculateCRC32_Soft(uint8_t *pData, uint32_t Length)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
 8001938:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF; // Balang Deeri
 800193a:	2301      	movs	r3, #1
 800193c:	425b      	negs	r3, r3
 800193e:	617b      	str	r3, [r7, #20]

    for (uint32_t i = 0; i < Length; i++)
 8001940:	2300      	movs	r3, #0
 8001942:	613b      	str	r3, [r7, #16]
 8001944:	e020      	b.n	8001988 <BL_CalculateCRC32_Soft+0x58>
    {
        crc ^= pData[i];
 8001946:	687a      	ldr	r2, [r7, #4]
 8001948:	693b      	ldr	r3, [r7, #16]
 800194a:	18d3      	adds	r3, r2, r3
 800194c:	781b      	ldrb	r3, [r3, #0]
 800194e:	001a      	movs	r2, r3
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	4053      	eors	r3, r2
 8001954:	617b      	str	r3, [r7, #20]
        for (uint32_t j = 0; j < 8; j++)
 8001956:	2300      	movs	r3, #0
 8001958:	60fb      	str	r3, [r7, #12]
 800195a:	e00f      	b.n	800197c <BL_CalculateCRC32_Soft+0x4c>
        {
            if (crc & 1)
 800195c:	697b      	ldr	r3, [r7, #20]
 800195e:	2201      	movs	r2, #1
 8001960:	4013      	ands	r3, r2
 8001962:	d005      	beq.n	8001970 <BL_CalculateCRC32_Soft+0x40>
                crc = (crc >> 1) ^ 0xEDB88320; // Standart Ethernet/Zip Polinomu
 8001964:	697b      	ldr	r3, [r7, #20]
 8001966:	085b      	lsrs	r3, r3, #1
 8001968:	4a0c      	ldr	r2, [pc, #48]	@ (800199c <BL_CalculateCRC32_Soft+0x6c>)
 800196a:	4053      	eors	r3, r2
 800196c:	617b      	str	r3, [r7, #20]
 800196e:	e002      	b.n	8001976 <BL_CalculateCRC32_Soft+0x46>
            else
                crc >>= 1;
 8001970:	697b      	ldr	r3, [r7, #20]
 8001972:	085b      	lsrs	r3, r3, #1
 8001974:	617b      	str	r3, [r7, #20]
        for (uint32_t j = 0; j < 8; j++)
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	3301      	adds	r3, #1
 800197a:	60fb      	str	r3, [r7, #12]
 800197c:	68fb      	ldr	r3, [r7, #12]
 800197e:	2b07      	cmp	r3, #7
 8001980:	d9ec      	bls.n	800195c <BL_CalculateCRC32_Soft+0x2c>
    for (uint32_t i = 0; i < Length; i++)
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	3301      	adds	r3, #1
 8001986:	613b      	str	r3, [r7, #16]
 8001988:	693a      	ldr	r2, [r7, #16]
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	429a      	cmp	r2, r3
 800198e:	d3da      	bcc.n	8001946 <BL_CalculateCRC32_Soft+0x16>
        }
    }
    return ~crc; // Sonu terslenir (NOT ilemi)
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	43db      	mvns	r3, r3
}
 8001994:	0018      	movs	r0, r3
 8001996:	46bd      	mov	sp, r7
 8001998:	b006      	add	sp, #24
 800199a:	bd80      	pop	{r7, pc}
 800199c:	edb88320 	.word	0xedb88320

080019a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a4:	46c0      	nop			@ (mov r8, r8)
 80019a6:	e7fd      	b.n	80019a4 <NMI_Handler+0x4>

080019a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ac:	46c0      	nop			@ (mov r8, r8)
 80019ae:	e7fd      	b.n	80019ac <HardFault_Handler+0x4>

080019b0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80019b4:	46c0      	nop			@ (mov r8, r8)
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019be:	46c0      	nop			@ (mov r8, r8)
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bd80      	pop	{r7, pc}

080019c4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019c8:	46c0      	nop			@ (mov r8, r8)
 80019ca:	46bd      	mov	sp, r7
 80019cc:	bd80      	pop	{r7, pc}

080019ce <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80019ce:	b580      	push	{r7, lr}
 80019d0:	af00      	add	r7, sp, #0

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80019d2:	46c0      	nop			@ (mov r8, r8)
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019dc:	46c0      	nop			@ (mov r8, r8)
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
	...

080019e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80019e4:	480d      	ldr	r0, [pc, #52]	@ (8001a1c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80019e6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80019e8:	f7ff fff6 	bl	80019d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019ec:	480c      	ldr	r0, [pc, #48]	@ (8001a20 <LoopForever+0x6>)
  ldr r1, =_edata
 80019ee:	490d      	ldr	r1, [pc, #52]	@ (8001a24 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001a28 <LoopForever+0xe>)
  movs r3, #0
 80019f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019f4:	e002      	b.n	80019fc <LoopCopyDataInit>

080019f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019fa:	3304      	adds	r3, #4

080019fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a00:	d3f9      	bcc.n	80019f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a02:	4a0a      	ldr	r2, [pc, #40]	@ (8001a2c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a04:	4c0a      	ldr	r4, [pc, #40]	@ (8001a30 <LoopForever+0x16>)
  movs r3, #0
 8001a06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a08:	e001      	b.n	8001a0e <LoopFillZerobss>

08001a0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a0c:	3204      	adds	r2, #4

08001a0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a10:	d3fb      	bcc.n	8001a0a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8001a12:	f001 f80f 	bl	8002a34 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8001a16:	f7ff f83d 	bl	8000a94 <main>

08001a1a <LoopForever>:

LoopForever:
  b LoopForever
 8001a1a:	e7fe      	b.n	8001a1a <LoopForever>
  ldr   r0, =_estack
 8001a1c:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8001a20:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a24:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8001a28:	08002d68 	.word	0x08002d68
  ldr r2, =_sbss
 8001a2c:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8001a30:	20000220 	.word	0x20000220

08001a34 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001a34:	e7fe      	b.n	8001a34 <ADC1_IRQHandler>

08001a36 <LL_GPIO_SetPinMode>:
{
 8001a36:	b580      	push	{r7, lr}
 8001a38:	b084      	sub	sp, #16
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	60f8      	str	r0, [r7, #12]
 8001a3e:	60b9      	str	r1, [r7, #8]
 8001a40:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	6819      	ldr	r1, [r3, #0]
 8001a46:	68bb      	ldr	r3, [r7, #8]
 8001a48:	435b      	muls	r3, r3
 8001a4a:	001a      	movs	r2, r3
 8001a4c:	0013      	movs	r3, r2
 8001a4e:	005b      	lsls	r3, r3, #1
 8001a50:	189b      	adds	r3, r3, r2
 8001a52:	43db      	mvns	r3, r3
 8001a54:	400b      	ands	r3, r1
 8001a56:	001a      	movs	r2, r3
 8001a58:	68bb      	ldr	r3, [r7, #8]
 8001a5a:	435b      	muls	r3, r3
 8001a5c:	6879      	ldr	r1, [r7, #4]
 8001a5e:	434b      	muls	r3, r1
 8001a60:	431a      	orrs	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	601a      	str	r2, [r3, #0]
}
 8001a66:	46c0      	nop			@ (mov r8, r8)
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	b004      	add	sp, #16
 8001a6c:	bd80      	pop	{r7, pc}

08001a6e <LL_GPIO_SetPinOutputType>:
{
 8001a6e:	b580      	push	{r7, lr}
 8001a70:	b084      	sub	sp, #16
 8001a72:	af00      	add	r7, sp, #0
 8001a74:	60f8      	str	r0, [r7, #12]
 8001a76:	60b9      	str	r1, [r7, #8]
 8001a78:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	685b      	ldr	r3, [r3, #4]
 8001a7e:	68ba      	ldr	r2, [r7, #8]
 8001a80:	43d2      	mvns	r2, r2
 8001a82:	401a      	ands	r2, r3
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	6879      	ldr	r1, [r7, #4]
 8001a88:	434b      	muls	r3, r1
 8001a8a:	431a      	orrs	r2, r3
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	605a      	str	r2, [r3, #4]
}
 8001a90:	46c0      	nop			@ (mov r8, r8)
 8001a92:	46bd      	mov	sp, r7
 8001a94:	b004      	add	sp, #16
 8001a96:	bd80      	pop	{r7, pc}

08001a98 <LL_GPIO_SetPinSpeed>:
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b084      	sub	sp, #16
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	60f8      	str	r0, [r7, #12]
 8001aa0:	60b9      	str	r1, [r7, #8]
 8001aa2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8001aa4:	68fb      	ldr	r3, [r7, #12]
 8001aa6:	6899      	ldr	r1, [r3, #8]
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	435b      	muls	r3, r3
 8001aac:	001a      	movs	r2, r3
 8001aae:	0013      	movs	r3, r2
 8001ab0:	005b      	lsls	r3, r3, #1
 8001ab2:	189b      	adds	r3, r3, r2
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	400b      	ands	r3, r1
 8001ab8:	001a      	movs	r2, r3
 8001aba:	68bb      	ldr	r3, [r7, #8]
 8001abc:	435b      	muls	r3, r3
 8001abe:	6879      	ldr	r1, [r7, #4]
 8001ac0:	434b      	muls	r3, r1
 8001ac2:	431a      	orrs	r2, r3
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	609a      	str	r2, [r3, #8]
}
 8001ac8:	46c0      	nop			@ (mov r8, r8)
 8001aca:	46bd      	mov	sp, r7
 8001acc:	b004      	add	sp, #16
 8001ace:	bd80      	pop	{r7, pc}

08001ad0 <LL_GPIO_SetPinPull>:
{
 8001ad0:	b580      	push	{r7, lr}
 8001ad2:	b084      	sub	sp, #16
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	60f8      	str	r0, [r7, #12]
 8001ad8:	60b9      	str	r1, [r7, #8]
 8001ada:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	68d9      	ldr	r1, [r3, #12]
 8001ae0:	68bb      	ldr	r3, [r7, #8]
 8001ae2:	435b      	muls	r3, r3
 8001ae4:	001a      	movs	r2, r3
 8001ae6:	0013      	movs	r3, r2
 8001ae8:	005b      	lsls	r3, r3, #1
 8001aea:	189b      	adds	r3, r3, r2
 8001aec:	43db      	mvns	r3, r3
 8001aee:	400b      	ands	r3, r1
 8001af0:	001a      	movs	r2, r3
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	435b      	muls	r3, r3
 8001af6:	6879      	ldr	r1, [r7, #4]
 8001af8:	434b      	muls	r3, r1
 8001afa:	431a      	orrs	r2, r3
 8001afc:	68fb      	ldr	r3, [r7, #12]
 8001afe:	60da      	str	r2, [r3, #12]
}
 8001b00:	46c0      	nop			@ (mov r8, r8)
 8001b02:	46bd      	mov	sp, r7
 8001b04:	b004      	add	sp, #16
 8001b06:	bd80      	pop	{r7, pc}

08001b08 <LL_GPIO_SetAFPin_0_7>:
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b084      	sub	sp, #16
 8001b0c:	af00      	add	r7, sp, #0
 8001b0e:	60f8      	str	r0, [r7, #12]
 8001b10:	60b9      	str	r1, [r7, #8]
 8001b12:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 8001b14:	68fb      	ldr	r3, [r7, #12]
 8001b16:	6a19      	ldr	r1, [r3, #32]
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	435b      	muls	r3, r3
 8001b1c:	68ba      	ldr	r2, [r7, #8]
 8001b1e:	4353      	muls	r3, r2
 8001b20:	68ba      	ldr	r2, [r7, #8]
 8001b22:	435a      	muls	r2, r3
 8001b24:	0013      	movs	r3, r2
 8001b26:	011b      	lsls	r3, r3, #4
 8001b28:	1a9b      	subs	r3, r3, r2
 8001b2a:	43db      	mvns	r3, r3
 8001b2c:	400b      	ands	r3, r1
 8001b2e:	001a      	movs	r2, r3
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	435b      	muls	r3, r3
 8001b34:	68b9      	ldr	r1, [r7, #8]
 8001b36:	434b      	muls	r3, r1
 8001b38:	68b9      	ldr	r1, [r7, #8]
 8001b3a:	434b      	muls	r3, r1
 8001b3c:	6879      	ldr	r1, [r7, #4]
 8001b3e:	434b      	muls	r3, r1
 8001b40:	431a      	orrs	r2, r3
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	621a      	str	r2, [r3, #32]
}
 8001b46:	46c0      	nop			@ (mov r8, r8)
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	b004      	add	sp, #16
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <LL_GPIO_SetAFPin_8_15>:
{
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b084      	sub	sp, #16
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	60f8      	str	r0, [r7, #12]
 8001b56:	60b9      	str	r1, [r7, #8]
 8001b58:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	0a1b      	lsrs	r3, r3, #8
 8001b62:	68ba      	ldr	r2, [r7, #8]
 8001b64:	0a12      	lsrs	r2, r2, #8
 8001b66:	4353      	muls	r3, r2
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	0a12      	lsrs	r2, r2, #8
 8001b6c:	4353      	muls	r3, r2
 8001b6e:	68ba      	ldr	r2, [r7, #8]
 8001b70:	0a12      	lsrs	r2, r2, #8
 8001b72:	435a      	muls	r2, r3
 8001b74:	0013      	movs	r3, r2
 8001b76:	011b      	lsls	r3, r3, #4
 8001b78:	1a9b      	subs	r3, r3, r2
 8001b7a:	43db      	mvns	r3, r3
 8001b7c:	400b      	ands	r3, r1
 8001b7e:	001a      	movs	r2, r3
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	0a1b      	lsrs	r3, r3, #8
 8001b84:	68b9      	ldr	r1, [r7, #8]
 8001b86:	0a09      	lsrs	r1, r1, #8
 8001b88:	434b      	muls	r3, r1
 8001b8a:	68b9      	ldr	r1, [r7, #8]
 8001b8c:	0a09      	lsrs	r1, r1, #8
 8001b8e:	434b      	muls	r3, r1
 8001b90:	68b9      	ldr	r1, [r7, #8]
 8001b92:	0a09      	lsrs	r1, r1, #8
 8001b94:	434b      	muls	r3, r1
 8001b96:	6879      	ldr	r1, [r7, #4]
 8001b98:	434b      	muls	r3, r1
 8001b9a:	431a      	orrs	r2, r3
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8001ba0:	46c0      	nop			@ (mov r8, r8)
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	b004      	add	sp, #16
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]
 8001bb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = 0;
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60fb      	str	r3, [r7, #12]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001bb6:	e047      	b.n	8001c48 <LL_GPIO_Init+0xa0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	2101      	movs	r1, #1
 8001bbe:	68fa      	ldr	r2, [r7, #12]
 8001bc0:	4091      	lsls	r1, r2
 8001bc2:	000a      	movs	r2, r1
 8001bc4:	4013      	ands	r3, r2
 8001bc6:	60bb      	str	r3, [r7, #8]

    if (currentpin != 0x00u)
 8001bc8:	68bb      	ldr	r3, [r7, #8]
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d039      	beq.n	8001c42 <LL_GPIO_Init+0x9a>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8001bce:	683b      	ldr	r3, [r7, #0]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2b01      	cmp	r3, #1
 8001bd4:	d003      	beq.n	8001bde <LL_GPIO_Init+0x36>
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d10d      	bne.n	8001bfa <LL_GPIO_Init+0x52>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8001bde:	683b      	ldr	r3, [r7, #0]
 8001be0:	689a      	ldr	r2, [r3, #8]
 8001be2:	68b9      	ldr	r1, [r7, #8]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	0018      	movs	r0, r3
 8001be8:	f7ff ff56 	bl	8001a98 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	68da      	ldr	r2, [r3, #12]
 8001bf0:	68b9      	ldr	r1, [r7, #8]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	0018      	movs	r0, r3
 8001bf6:	f7ff ff3a 	bl	8001a6e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	691a      	ldr	r2, [r3, #16]
 8001bfe:	68b9      	ldr	r1, [r7, #8]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	0018      	movs	r0, r3
 8001c04:	f7ff ff64 	bl	8001ad0 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	685b      	ldr	r3, [r3, #4]
 8001c0c:	2b02      	cmp	r3, #2
 8001c0e:	d111      	bne.n	8001c34 <LL_GPIO_Init+0x8c>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	2bff      	cmp	r3, #255	@ 0xff
 8001c14:	d807      	bhi.n	8001c26 <LL_GPIO_Init+0x7e>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	695a      	ldr	r2, [r3, #20]
 8001c1a:	68b9      	ldr	r1, [r7, #8]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	0018      	movs	r0, r3
 8001c20:	f7ff ff72 	bl	8001b08 <LL_GPIO_SetAFPin_0_7>
 8001c24:	e006      	b.n	8001c34 <LL_GPIO_Init+0x8c>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	695a      	ldr	r2, [r3, #20]
 8001c2a:	68b9      	ldr	r1, [r7, #8]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	0018      	movs	r0, r3
 8001c30:	f7ff ff8d 	bl	8001b4e <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	685a      	ldr	r2, [r3, #4]
 8001c38:	68b9      	ldr	r1, [r7, #8]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	0018      	movs	r0, r3
 8001c3e:	f7ff fefa 	bl	8001a36 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	3301      	adds	r3, #1
 8001c46:	60fb      	str	r3, [r7, #12]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	681a      	ldr	r2, [r3, #0]
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	40da      	lsrs	r2, r3
 8001c50:	1e13      	subs	r3, r2, #0
 8001c52:	d1b1      	bne.n	8001bb8 <LL_GPIO_Init+0x10>
  }

  return (SUCCESS);
 8001c54:	2300      	movs	r3, #0
}
 8001c56:	0018      	movs	r0, r3
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	b004      	add	sp, #16
 8001c5c:	bd80      	pop	{r7, pc}

08001c5e <LL_I2C_Enable>:
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	431a      	orrs	r2, r3
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	601a      	str	r2, [r3, #0]
}
 8001c72:	46c0      	nop			@ (mov r8, r8)
 8001c74:	46bd      	mov	sp, r7
 8001c76:	b002      	add	sp, #8
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <LL_I2C_Disable>:
{
 8001c7a:	b580      	push	{r7, lr}
 8001c7c:	b082      	sub	sp, #8
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2201      	movs	r2, #1
 8001c88:	4393      	bics	r3, r2
 8001c8a:	001a      	movs	r2, r3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	601a      	str	r2, [r3, #0]
}
 8001c90:	46c0      	nop			@ (mov r8, r8)
 8001c92:	46bd      	mov	sp, r7
 8001c94:	b002      	add	sp, #8
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <LL_I2C_ConfigFilters>:
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	60f8      	str	r0, [r7, #12]
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	4a06      	ldr	r2, [pc, #24]	@ (8001cc4 <LL_I2C_ConfigFilters+0x2c>)
 8001caa:	401a      	ands	r2, r3
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	0219      	lsls	r1, r3, #8
 8001cb0:	68bb      	ldr	r3, [r7, #8]
 8001cb2:	430b      	orrs	r3, r1
 8001cb4:	431a      	orrs	r2, r3
 8001cb6:	68fb      	ldr	r3, [r7, #12]
 8001cb8:	601a      	str	r2, [r3, #0]
}
 8001cba:	46c0      	nop			@ (mov r8, r8)
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	b004      	add	sp, #16
 8001cc0:	bd80      	pop	{r7, pc}
 8001cc2:	46c0      	nop			@ (mov r8, r8)
 8001cc4:	ffffe0ff 	.word	0xffffe0ff

08001cc8 <LL_I2C_SetOwnAddress1>:
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b084      	sub	sp, #16
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	60f8      	str	r0, [r7, #12]
 8001cd0:	60b9      	str	r1, [r7, #8]
 8001cd2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8001cd4:	68fb      	ldr	r3, [r7, #12]
 8001cd6:	689b      	ldr	r3, [r3, #8]
 8001cd8:	0adb      	lsrs	r3, r3, #11
 8001cda:	02da      	lsls	r2, r3, #11
 8001cdc:	68b9      	ldr	r1, [r7, #8]
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	430b      	orrs	r3, r1
 8001ce2:	431a      	orrs	r2, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	609a      	str	r2, [r3, #8]
}
 8001ce8:	46c0      	nop			@ (mov r8, r8)
 8001cea:	46bd      	mov	sp, r7
 8001cec:	b004      	add	sp, #16
 8001cee:	bd80      	pop	{r7, pc}

08001cf0 <LL_I2C_EnableOwnAddress1>:
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	689b      	ldr	r3, [r3, #8]
 8001cfc:	2280      	movs	r2, #128	@ 0x80
 8001cfe:	0212      	lsls	r2, r2, #8
 8001d00:	431a      	orrs	r2, r3
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	609a      	str	r2, [r3, #8]
}
 8001d06:	46c0      	nop			@ (mov r8, r8)
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	b002      	add	sp, #8
 8001d0c:	bd80      	pop	{r7, pc}
	...

08001d10 <LL_I2C_DisableOwnAddress1>:
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	4a03      	ldr	r2, [pc, #12]	@ (8001d2c <LL_I2C_DisableOwnAddress1+0x1c>)
 8001d1e:	401a      	ands	r2, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	609a      	str	r2, [r3, #8]
}
 8001d24:	46c0      	nop			@ (mov r8, r8)
 8001d26:	46bd      	mov	sp, r7
 8001d28:	b002      	add	sp, #8
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	ffff7fff 	.word	0xffff7fff

08001d30 <LL_I2C_SetTiming>:
{
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b082      	sub	sp, #8
 8001d34:	af00      	add	r7, sp, #0
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	683a      	ldr	r2, [r7, #0]
 8001d3e:	611a      	str	r2, [r3, #16]
}
 8001d40:	46c0      	nop			@ (mov r8, r8)
 8001d42:	46bd      	mov	sp, r7
 8001d44:	b002      	add	sp, #8
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <LL_I2C_SetMode>:
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
 8001d50:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a05      	ldr	r2, [pc, #20]	@ (8001d6c <LL_I2C_SetMode+0x24>)
 8001d58:	401a      	ands	r2, r3
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	431a      	orrs	r2, r3
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	601a      	str	r2, [r3, #0]
}
 8001d62:	46c0      	nop			@ (mov r8, r8)
 8001d64:	46bd      	mov	sp, r7
 8001d66:	b002      	add	sp, #8
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	46c0      	nop			@ (mov r8, r8)
 8001d6c:	ffcfffff 	.word	0xffcfffff

08001d70 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	4a05      	ldr	r2, [pc, #20]	@ (8001d94 <LL_I2C_AcknowledgeNextData+0x24>)
 8001d80:	401a      	ands	r2, r3
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	431a      	orrs	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	605a      	str	r2, [r3, #4]
}
 8001d8a:	46c0      	nop			@ (mov r8, r8)
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	b002      	add	sp, #8
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	46c0      	nop			@ (mov r8, r8)
 8001d94:	ffff7fff 	.word	0xffff7fff

08001d98 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b082      	sub	sp, #8
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
 8001da0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	0018      	movs	r0, r3
 8001da6:	f7ff ff68 	bl	8001c7a <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	6899      	ldr	r1, [r3, #8]
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	68da      	ldr	r2, [r3, #12]
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	0018      	movs	r0, r3
 8001db6:	f7ff ff6f 	bl	8001c98 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	685a      	ldr	r2, [r3, #4]
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	0011      	movs	r1, r2
 8001dc2:	0018      	movs	r0, r3
 8001dc4:	f7ff ffb4 	bl	8001d30 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	0018      	movs	r0, r3
 8001dcc:	f7ff ff47 	bl	8001c5e <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	0018      	movs	r0, r3
 8001dd4:	f7ff ff9c 	bl	8001d10 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	6919      	ldr	r1, [r3, #16]
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	699a      	ldr	r2, [r3, #24]
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	0018      	movs	r0, r3
 8001de4:	f7ff ff70 	bl	8001cc8 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	691b      	ldr	r3, [r3, #16]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d003      	beq.n	8001df8 <LL_I2C_Init+0x60>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	0018      	movs	r0, r3
 8001df4:	f7ff ff7c 	bl	8001cf0 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	681a      	ldr	r2, [r3, #0]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	0011      	movs	r1, r2
 8001e00:	0018      	movs	r0, r3
 8001e02:	f7ff ffa1 	bl	8001d48 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	695a      	ldr	r2, [r3, #20]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	0011      	movs	r1, r2
 8001e0e:	0018      	movs	r0, r3
 8001e10:	f7ff ffae 	bl	8001d70 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	0018      	movs	r0, r3
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	b002      	add	sp, #8
 8001e1c:	bd80      	pop	{r7, pc}
	...

08001e20 <LL_RCC_HSI_IsReady>:
{
 8001e20:	b580      	push	{r7, lr}
 8001e22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8001e24:	4b07      	ldr	r3, [pc, #28]	@ (8001e44 <LL_RCC_HSI_IsReady+0x24>)
 8001e26:	681a      	ldr	r2, [r3, #0]
 8001e28:	2380      	movs	r3, #128	@ 0x80
 8001e2a:	00db      	lsls	r3, r3, #3
 8001e2c:	401a      	ands	r2, r3
 8001e2e:	2380      	movs	r3, #128	@ 0x80
 8001e30:	00db      	lsls	r3, r3, #3
 8001e32:	429a      	cmp	r2, r3
 8001e34:	d101      	bne.n	8001e3a <LL_RCC_HSI_IsReady+0x1a>
 8001e36:	2301      	movs	r3, #1
 8001e38:	e000      	b.n	8001e3c <LL_RCC_HSI_IsReady+0x1c>
 8001e3a:	2300      	movs	r3, #0
}
 8001e3c:	0018      	movs	r0, r3
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bd80      	pop	{r7, pc}
 8001e42:	46c0      	nop			@ (mov r8, r8)
 8001e44:	40021000 	.word	0x40021000

08001e48 <LL_RCC_LSE_IsReady>:
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8001e4c:	4b05      	ldr	r3, [pc, #20]	@ (8001e64 <LL_RCC_LSE_IsReady+0x1c>)
 8001e4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e50:	2202      	movs	r2, #2
 8001e52:	4013      	ands	r3, r2
 8001e54:	2b02      	cmp	r3, #2
 8001e56:	d101      	bne.n	8001e5c <LL_RCC_LSE_IsReady+0x14>
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e000      	b.n	8001e5e <LL_RCC_LSE_IsReady+0x16>
 8001e5c:	2300      	movs	r3, #0
}
 8001e5e:	0018      	movs	r0, r3
 8001e60:	46bd      	mov	sp, r7
 8001e62:	bd80      	pop	{r7, pc}
 8001e64:	40021000 	.word	0x40021000

08001e68 <LL_RCC_GetSysClkSource>:
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001e6c:	4b03      	ldr	r3, [pc, #12]	@ (8001e7c <LL_RCC_GetSysClkSource+0x14>)
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	2238      	movs	r2, #56	@ 0x38
 8001e72:	4013      	ands	r3, r2
}
 8001e74:	0018      	movs	r0, r3
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	46c0      	nop			@ (mov r8, r8)
 8001e7c:	40021000 	.word	0x40021000

08001e80 <LL_RCC_GetAHBPrescaler>:
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8001e84:	4b03      	ldr	r3, [pc, #12]	@ (8001e94 <LL_RCC_GetAHBPrescaler+0x14>)
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	23f0      	movs	r3, #240	@ 0xf0
 8001e8a:	011b      	lsls	r3, r3, #4
 8001e8c:	4013      	ands	r3, r2
}
 8001e8e:	0018      	movs	r0, r3
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	40021000 	.word	0x40021000

08001e98 <LL_RCC_GetAPB1Prescaler>:
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8001e9c:	4b03      	ldr	r3, [pc, #12]	@ (8001eac <LL_RCC_GetAPB1Prescaler+0x14>)
 8001e9e:	689a      	ldr	r2, [r3, #8]
 8001ea0:	23e0      	movs	r3, #224	@ 0xe0
 8001ea2:	01db      	lsls	r3, r3, #7
 8001ea4:	4013      	ands	r3, r2
}
 8001ea6:	0018      	movs	r0, r3
 8001ea8:	46bd      	mov	sp, r7
 8001eaa:	bd80      	pop	{r7, pc}
 8001eac:	40021000 	.word	0x40021000

08001eb0 <LL_RCC_GetUSARTClockSource>:
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b082      	sub	sp, #8
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8001eb8:	4b05      	ldr	r3, [pc, #20]	@ (8001ed0 <LL_RCC_GetUSARTClockSource+0x20>)
 8001eba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	401a      	ands	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	041b      	lsls	r3, r3, #16
 8001ec4:	4313      	orrs	r3, r2
}
 8001ec6:	0018      	movs	r0, r3
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	b002      	add	sp, #8
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	46c0      	nop			@ (mov r8, r8)
 8001ed0:	40021000 	.word	0x40021000

08001ed4 <LL_RCC_PLL_GetN>:
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8001ed8:	4b03      	ldr	r3, [pc, #12]	@ (8001ee8 <LL_RCC_PLL_GetN+0x14>)
 8001eda:	68db      	ldr	r3, [r3, #12]
 8001edc:	0a1b      	lsrs	r3, r3, #8
 8001ede:	227f      	movs	r2, #127	@ 0x7f
 8001ee0:	4013      	ands	r3, r2
}
 8001ee2:	0018      	movs	r0, r3
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	40021000 	.word	0x40021000

08001eec <LL_RCC_PLL_GetR>:
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8001ef0:	4b03      	ldr	r3, [pc, #12]	@ (8001f00 <LL_RCC_PLL_GetR+0x14>)
 8001ef2:	68db      	ldr	r3, [r3, #12]
 8001ef4:	0f5b      	lsrs	r3, r3, #29
 8001ef6:	075b      	lsls	r3, r3, #29
}
 8001ef8:	0018      	movs	r0, r3
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	46c0      	nop			@ (mov r8, r8)
 8001f00:	40021000 	.word	0x40021000

08001f04 <LL_RCC_PLL_GetMainSource>:
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8001f08:	4b03      	ldr	r3, [pc, #12]	@ (8001f18 <LL_RCC_PLL_GetMainSource+0x14>)
 8001f0a:	68db      	ldr	r3, [r3, #12]
 8001f0c:	2203      	movs	r2, #3
 8001f0e:	4013      	ands	r3, r2
}
 8001f10:	0018      	movs	r0, r3
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	46c0      	nop			@ (mov r8, r8)
 8001f18:	40021000 	.word	0x40021000

08001f1c <LL_RCC_PLL_GetDivider>:
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8001f20:	4b03      	ldr	r3, [pc, #12]	@ (8001f30 <LL_RCC_PLL_GetDivider+0x14>)
 8001f22:	68db      	ldr	r3, [r3, #12]
 8001f24:	2270      	movs	r2, #112	@ 0x70
 8001f26:	4013      	ands	r3, r2
}
 8001f28:	0018      	movs	r0, r3
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}
 8001f2e:	46c0      	nop			@ (mov r8, r8)
 8001f30:	40021000 	.word	0x40021000

08001f34 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8001f3c:	f000 f866 	bl	800200c <RCC_GetSystemClockFreq>
 8001f40:	0002      	movs	r2, r0
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	f000 f88c 	bl	8002068 <RCC_GetHCLKClockFreq>
 8001f50:	0002      	movs	r2, r0
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	0018      	movs	r0, r3
 8001f5c:	f000 f89c 	bl	8002098 <RCC_GetPCLK1ClockFreq>
 8001f60:	0002      	movs	r2, r0
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	609a      	str	r2, [r3, #8]
}
 8001f66:	46c0      	nop			@ (mov r8, r8)
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	b002      	add	sp, #8
 8001f6c:	bd80      	pop	{r7, pc}
	...

08001f70 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2b03      	cmp	r3, #3
 8001f80:	d137      	bne.n	8001ff2 <LL_RCC_GetUSARTClockFreq+0x82>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	0018      	movs	r0, r3
 8001f86:	f7ff ff93 	bl	8001eb0 <LL_RCC_GetUSARTClockSource>
 8001f8a:	0003      	movs	r3, r0
 8001f8c:	4a1b      	ldr	r2, [pc, #108]	@ (8001ffc <LL_RCC_GetUSARTClockFreq+0x8c>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d016      	beq.n	8001fc0 <LL_RCC_GetUSARTClockFreq+0x50>
 8001f92:	4a1a      	ldr	r2, [pc, #104]	@ (8001ffc <LL_RCC_GetUSARTClockFreq+0x8c>)
 8001f94:	4293      	cmp	r3, r2
 8001f96:	d81c      	bhi.n	8001fd2 <LL_RCC_GetUSARTClockFreq+0x62>
 8001f98:	4a19      	ldr	r2, [pc, #100]	@ (8002000 <LL_RCC_GetUSARTClockFreq+0x90>)
 8001f9a:	4293      	cmp	r3, r2
 8001f9c:	d003      	beq.n	8001fa6 <LL_RCC_GetUSARTClockFreq+0x36>
 8001f9e:	4a19      	ldr	r2, [pc, #100]	@ (8002004 <LL_RCC_GetUSARTClockFreq+0x94>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d005      	beq.n	8001fb0 <LL_RCC_GetUSARTClockFreq+0x40>
 8001fa4:	e015      	b.n	8001fd2 <LL_RCC_GetUSARTClockFreq+0x62>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8001fa6:	f000 f831 	bl	800200c <RCC_GetSystemClockFreq>
 8001faa:	0003      	movs	r3, r0
 8001fac:	60fb      	str	r3, [r7, #12]
        break;
 8001fae:	e020      	b.n	8001ff2 <LL_RCC_GetUSARTClockFreq+0x82>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() == 1U)
 8001fb0:	f7ff ff36 	bl	8001e20 <LL_RCC_HSI_IsReady>
 8001fb4:	0003      	movs	r3, r0
 8001fb6:	2b01      	cmp	r3, #1
 8001fb8:	d118      	bne.n	8001fec <LL_RCC_GetUSARTClockFreq+0x7c>
        {
          usart_frequency = HSI_VALUE;
 8001fba:	4b13      	ldr	r3, [pc, #76]	@ (8002008 <LL_RCC_GetUSARTClockFreq+0x98>)
 8001fbc:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001fbe:	e015      	b.n	8001fec <LL_RCC_GetUSARTClockFreq+0x7c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() == 1U)
 8001fc0:	f7ff ff42 	bl	8001e48 <LL_RCC_LSE_IsReady>
 8001fc4:	0003      	movs	r3, r0
 8001fc6:	2b01      	cmp	r3, #1
 8001fc8:	d112      	bne.n	8001ff0 <LL_RCC_GetUSARTClockFreq+0x80>
        {
          usart_frequency = LSE_VALUE;
 8001fca:	2380      	movs	r3, #128	@ 0x80
 8001fcc:	021b      	lsls	r3, r3, #8
 8001fce:	60fb      	str	r3, [r7, #12]
        }
        break;
 8001fd0:	e00e      	b.n	8001ff0 <LL_RCC_GetUSARTClockFreq+0x80>

      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8001fd2:	f000 f81b 	bl	800200c <RCC_GetSystemClockFreq>
 8001fd6:	0003      	movs	r3, r0
 8001fd8:	0018      	movs	r0, r3
 8001fda:	f000 f845 	bl	8002068 <RCC_GetHCLKClockFreq>
 8001fde:	0003      	movs	r3, r0
 8001fe0:	0018      	movs	r0, r3
 8001fe2:	f000 f859 	bl	8002098 <RCC_GetPCLK1ClockFreq>
 8001fe6:	0003      	movs	r3, r0
 8001fe8:	60fb      	str	r3, [r7, #12]
        break;
 8001fea:	e002      	b.n	8001ff2 <LL_RCC_GetUSARTClockFreq+0x82>
        break;
 8001fec:	46c0      	nop			@ (mov r8, r8)
 8001fee:	e000      	b.n	8001ff2 <LL_RCC_GetUSARTClockFreq+0x82>
        break;
 8001ff0:	46c0      	nop			@ (mov r8, r8)
#endif /* RCC_CCIPR_USART3SEL */
  else
  {
    /* nothing to do */
  }
  return usart_frequency;
 8001ff2:	68fb      	ldr	r3, [r7, #12]
}
 8001ff4:	0018      	movs	r0, r3
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	b004      	add	sp, #16
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	00030003 	.word	0x00030003
 8002000:	00030001 	.word	0x00030001
 8002004:	00030002 	.word	0x00030002
 8002008:	00f42400 	.word	0x00f42400

0800200c <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
  uint32_t frequency;
  uint32_t hsidiv;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002012:	f7ff ff29 	bl	8001e68 <LL_RCC_GetSysClkSource>
 8002016:	0003      	movs	r3, r0
 8002018:	2b08      	cmp	r3, #8
 800201a:	d002      	beq.n	8002022 <RCC_GetSystemClockFreq+0x16>
 800201c:	2b10      	cmp	r3, #16
 800201e:	d003      	beq.n	8002028 <RCC_GetSystemClockFreq+0x1c>
 8002020:	e007      	b.n	8002032 <RCC_GetSystemClockFreq+0x26>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002022:	4b0e      	ldr	r3, [pc, #56]	@ (800205c <RCC_GetSystemClockFreq+0x50>)
 8002024:	607b      	str	r3, [r7, #4]
      break;
 8002026:	e014      	b.n	8002052 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8002028:	f000 f84c 	bl	80020c4 <RCC_PLL_GetFreqDomain_SYS>
 800202c:	0003      	movs	r3, r0
 800202e:	607b      	str	r3, [r7, #4]
      break;
 8002030:	e00f      	b.n	8002052 <RCC_GetSystemClockFreq+0x46>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
    default:
      hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8002032:	4b0b      	ldr	r3, [pc, #44]	@ (8002060 <RCC_GetSystemClockFreq+0x54>)
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	0adb      	lsrs	r3, r3, #11
 8002038:	2207      	movs	r2, #7
 800203a:	4013      	ands	r3, r2
 800203c:	2201      	movs	r2, #1
 800203e:	409a      	lsls	r2, r3
 8002040:	0013      	movs	r3, r2
 8002042:	603b      	str	r3, [r7, #0]
      frequency = (HSI_VALUE / hsidiv);
 8002044:	6839      	ldr	r1, [r7, #0]
 8002046:	4807      	ldr	r0, [pc, #28]	@ (8002064 <RCC_GetSystemClockFreq+0x58>)
 8002048:	f7fe f85a 	bl	8000100 <__udivsi3>
 800204c:	0003      	movs	r3, r0
 800204e:	607b      	str	r3, [r7, #4]
      break;
 8002050:	46c0      	nop			@ (mov r8, r8)
  }

  return frequency;
 8002052:	687b      	ldr	r3, [r7, #4]
}
 8002054:	0018      	movs	r0, r3
 8002056:	46bd      	mov	sp, r7
 8002058:	b002      	add	sp, #8
 800205a:	bd80      	pop	{r7, pc}
 800205c:	007a1200 	.word	0x007a1200
 8002060:	40021000 	.word	0x40021000
 8002064:	00f42400 	.word	0x00f42400

08002068 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002070:	f7ff ff06 	bl	8001e80 <LL_RCC_GetAHBPrescaler>
 8002074:	0003      	movs	r3, r0
 8002076:	0a1b      	lsrs	r3, r3, #8
 8002078:	220f      	movs	r2, #15
 800207a:	401a      	ands	r2, r3
 800207c:	4b05      	ldr	r3, [pc, #20]	@ (8002094 <RCC_GetHCLKClockFreq+0x2c>)
 800207e:	0092      	lsls	r2, r2, #2
 8002080:	58d3      	ldr	r3, [r2, r3]
 8002082:	221f      	movs	r2, #31
 8002084:	4013      	ands	r3, r2
 8002086:	687a      	ldr	r2, [r7, #4]
 8002088:	40da      	lsrs	r2, r3
 800208a:	0013      	movs	r3, r2
}
 800208c:	0018      	movs	r0, r3
 800208e:	46bd      	mov	sp, r7
 8002090:	b002      	add	sp, #8
 8002092:	bd80      	pop	{r7, pc}
 8002094:	08002ba8 	.word	0x08002ba8

08002098 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 80020a0:	f7ff fefa 	bl	8001e98 <LL_RCC_GetAPB1Prescaler>
 80020a4:	0003      	movs	r3, r0
 80020a6:	0b1a      	lsrs	r2, r3, #12
 80020a8:	4b05      	ldr	r3, [pc, #20]	@ (80020c0 <RCC_GetPCLK1ClockFreq+0x28>)
 80020aa:	0092      	lsls	r2, r2, #2
 80020ac:	58d3      	ldr	r3, [r2, r3]
 80020ae:	221f      	movs	r2, #31
 80020b0:	4013      	ands	r3, r2
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	40da      	lsrs	r2, r3
 80020b6:	0013      	movs	r3, r2
}
 80020b8:	0018      	movs	r0, r3
 80020ba:	46bd      	mov	sp, r7
 80020bc:	b002      	add	sp, #8
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	08002be8 	.word	0x08002be8

080020c4 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
static uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 80020c4:	b590      	push	{r4, r7, lr}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
  uint32_t pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80020ca:	f7ff ff1b 	bl	8001f04 <LL_RCC_PLL_GetMainSource>
 80020ce:	0003      	movs	r3, r0
 80020d0:	603b      	str	r3, [r7, #0]

  switch (pllsource)
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	2b02      	cmp	r3, #2
 80020d6:	d003      	beq.n	80020e0 <RCC_PLL_GetFreqDomain_SYS+0x1c>
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	2b03      	cmp	r3, #3
 80020dc:	d003      	beq.n	80020e6 <RCC_PLL_GetFreqDomain_SYS+0x22>
 80020de:	e005      	b.n	80020ec <RCC_PLL_GetFreqDomain_SYS+0x28>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80020e0:	4b13      	ldr	r3, [pc, #76]	@ (8002130 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 80020e2:	607b      	str	r3, [r7, #4]
      break;
 80020e4:	e005      	b.n	80020f2 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80020e6:	4b13      	ldr	r3, [pc, #76]	@ (8002134 <RCC_PLL_GetFreqDomain_SYS+0x70>)
 80020e8:	607b      	str	r3, [r7, #4]
      break;
 80020ea:	e002      	b.n	80020f2 <RCC_PLL_GetFreqDomain_SYS+0x2e>

    default:
      pllinputfreq = HSI_VALUE;
 80020ec:	4b10      	ldr	r3, [pc, #64]	@ (8002130 <RCC_PLL_GetFreqDomain_SYS+0x6c>)
 80020ee:	607b      	str	r3, [r7, #4]
      break;
 80020f0:	46c0      	nop			@ (mov r8, r8)
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80020f2:	f7ff feef 	bl	8001ed4 <LL_RCC_PLL_GetN>
 80020f6:	0002      	movs	r2, r0
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	4353      	muls	r3, r2
 80020fc:	001c      	movs	r4, r3
 80020fe:	f7ff ff0d 	bl	8001f1c <LL_RCC_PLL_GetDivider>
 8002102:	0003      	movs	r3, r0
 8002104:	091b      	lsrs	r3, r3, #4
 8002106:	3301      	adds	r3, #1
 8002108:	0019      	movs	r1, r3
 800210a:	0020      	movs	r0, r4
 800210c:	f7fd fff8 	bl	8000100 <__udivsi3>
 8002110:	0003      	movs	r3, r0
 8002112:	001c      	movs	r4, r3
 8002114:	f7ff feea 	bl	8001eec <LL_RCC_PLL_GetR>
 8002118:	0003      	movs	r3, r0
 800211a:	0f5b      	lsrs	r3, r3, #29
 800211c:	3301      	adds	r3, #1
 800211e:	0019      	movs	r1, r3
 8002120:	0020      	movs	r0, r4
 8002122:	f7fd ffed 	bl	8000100 <__udivsi3>
 8002126:	0003      	movs	r3, r0
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8002128:	0018      	movs	r0, r3
 800212a:	46bd      	mov	sp, r7
 800212c:	b003      	add	sp, #12
 800212e:	bd90      	pop	{r4, r7, pc}
 8002130:	00f42400 	.word	0x00f42400
 8002134:	007a1200 	.word	0x007a1200

08002138 <LL_USART_IsEnabled>:
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	2201      	movs	r2, #1
 8002146:	4013      	ands	r3, r2
 8002148:	2b01      	cmp	r3, #1
 800214a:	d101      	bne.n	8002150 <LL_USART_IsEnabled+0x18>
 800214c:	2301      	movs	r3, #1
 800214e:	e000      	b.n	8002152 <LL_USART_IsEnabled+0x1a>
 8002150:	2300      	movs	r3, #0
}
 8002152:	0018      	movs	r0, r3
 8002154:	46bd      	mov	sp, r7
 8002156:	b002      	add	sp, #8
 8002158:	bd80      	pop	{r7, pc}

0800215a <LL_USART_SetPrescaler>:
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b082      	sub	sp, #8
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
 8002162:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002168:	220f      	movs	r2, #15
 800216a:	4393      	bics	r3, r2
 800216c:	683a      	ldr	r2, [r7, #0]
 800216e:	b292      	uxth	r2, r2
 8002170:	431a      	orrs	r2, r3
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8002176:	46c0      	nop			@ (mov r8, r8)
 8002178:	46bd      	mov	sp, r7
 800217a:	b002      	add	sp, #8
 800217c:	bd80      	pop	{r7, pc}
	...

08002180 <LL_USART_SetStopBitsLength>:
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b082      	sub	sp, #8
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
 8002188:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	4a05      	ldr	r2, [pc, #20]	@ (80021a4 <LL_USART_SetStopBitsLength+0x24>)
 8002190:	401a      	ands	r2, r3
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	431a      	orrs	r2, r3
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	605a      	str	r2, [r3, #4]
}
 800219a:	46c0      	nop			@ (mov r8, r8)
 800219c:	46bd      	mov	sp, r7
 800219e:	b002      	add	sp, #8
 80021a0:	bd80      	pop	{r7, pc}
 80021a2:	46c0      	nop			@ (mov r8, r8)
 80021a4:	ffffcfff 	.word	0xffffcfff

080021a8 <LL_USART_SetHWFlowCtrl>:
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	b082      	sub	sp, #8
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
 80021b0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	689b      	ldr	r3, [r3, #8]
 80021b6:	4a05      	ldr	r2, [pc, #20]	@ (80021cc <LL_USART_SetHWFlowCtrl+0x24>)
 80021b8:	401a      	ands	r2, r3
 80021ba:	683b      	ldr	r3, [r7, #0]
 80021bc:	431a      	orrs	r2, r3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	609a      	str	r2, [r3, #8]
}
 80021c2:	46c0      	nop			@ (mov r8, r8)
 80021c4:	46bd      	mov	sp, r7
 80021c6:	b002      	add	sp, #8
 80021c8:	bd80      	pop	{r7, pc}
 80021ca:	46c0      	nop			@ (mov r8, r8)
 80021cc:	fffffcff 	.word	0xfffffcff

080021d0 <LL_USART_SetBaudRate>:
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
 80021dc:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b0b      	cmp	r3, #11
 80021e2:	d846      	bhi.n	8002272 <LL_USART_SetBaudRate+0xa2>
  else if (BaudRate == 0U)
 80021e4:	6a3b      	ldr	r3, [r7, #32]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d043      	beq.n	8002272 <LL_USART_SetBaudRate+0xa2>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 80021ea:	683a      	ldr	r2, [r7, #0]
 80021ec:	2380      	movs	r3, #128	@ 0x80
 80021ee:	021b      	lsls	r3, r3, #8
 80021f0:	429a      	cmp	r2, r3
 80021f2:	d126      	bne.n	8002242 <LL_USART_SetBaudRate+0x72>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	b2db      	uxtb	r3, r3
 80021f8:	001a      	movs	r2, r3
 80021fa:	4b20      	ldr	r3, [pc, #128]	@ (800227c <LL_USART_SetBaudRate+0xac>)
 80021fc:	0092      	lsls	r2, r2, #2
 80021fe:	58d3      	ldr	r3, [r2, r3]
 8002200:	0019      	movs	r1, r3
 8002202:	68b8      	ldr	r0, [r7, #8]
 8002204:	f7fd ff7c 	bl	8000100 <__udivsi3>
 8002208:	0003      	movs	r3, r0
 800220a:	005a      	lsls	r2, r3, #1
 800220c:	6a3b      	ldr	r3, [r7, #32]
 800220e:	085b      	lsrs	r3, r3, #1
 8002210:	18d3      	adds	r3, r2, r3
 8002212:	6a39      	ldr	r1, [r7, #32]
 8002214:	0018      	movs	r0, r3
 8002216:	f7fd ff73 	bl	8000100 <__udivsi3>
 800221a:	0003      	movs	r3, r0
 800221c:	b29b      	uxth	r3, r3
 800221e:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8002220:	697b      	ldr	r3, [r7, #20]
 8002222:	4a17      	ldr	r2, [pc, #92]	@ (8002280 <LL_USART_SetBaudRate+0xb0>)
 8002224:	4013      	ands	r3, r2
 8002226:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002228:	697b      	ldr	r3, [r7, #20]
 800222a:	085b      	lsrs	r3, r3, #1
 800222c:	b29b      	uxth	r3, r3
 800222e:	001a      	movs	r2, r3
 8002230:	2307      	movs	r3, #7
 8002232:	4013      	ands	r3, r2
 8002234:	693a      	ldr	r2, [r7, #16]
 8002236:	4313      	orrs	r3, r2
 8002238:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	693a      	ldr	r2, [r7, #16]
 800223e:	60da      	str	r2, [r3, #12]
}
 8002240:	e017      	b.n	8002272 <LL_USART_SetBaudRate+0xa2>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	b2db      	uxtb	r3, r3
 8002246:	001a      	movs	r2, r3
 8002248:	4b0c      	ldr	r3, [pc, #48]	@ (800227c <LL_USART_SetBaudRate+0xac>)
 800224a:	0092      	lsls	r2, r2, #2
 800224c:	58d3      	ldr	r3, [r2, r3]
 800224e:	0019      	movs	r1, r3
 8002250:	68b8      	ldr	r0, [r7, #8]
 8002252:	f7fd ff55 	bl	8000100 <__udivsi3>
 8002256:	0003      	movs	r3, r0
 8002258:	001a      	movs	r2, r3
 800225a:	6a3b      	ldr	r3, [r7, #32]
 800225c:	085b      	lsrs	r3, r3, #1
 800225e:	18d3      	adds	r3, r2, r3
 8002260:	6a39      	ldr	r1, [r7, #32]
 8002262:	0018      	movs	r0, r3
 8002264:	f7fd ff4c 	bl	8000100 <__udivsi3>
 8002268:	0003      	movs	r3, r0
 800226a:	b29b      	uxth	r3, r3
 800226c:	001a      	movs	r2, r3
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	60da      	str	r2, [r3, #12]
}
 8002272:	46c0      	nop			@ (mov r8, r8)
 8002274:	46bd      	mov	sp, r7
 8002276:	b006      	add	sp, #24
 8002278:	bd80      	pop	{r7, pc}
 800227a:	46c0      	nop			@ (mov r8, r8)
 800227c:	08002c08 	.word	0x08002c08
 8002280:	0000fff0 	.word	0x0000fff0

08002284 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002284:	b590      	push	{r4, r7, lr}
 8002286:	b08b      	sub	sp, #44	@ 0x2c
 8002288:	af02      	add	r7, sp, #8
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800228e:	231f      	movs	r3, #31
 8002290:	18fb      	adds	r3, r7, r3
 8002292:	2201      	movs	r2, #1
 8002294:	701a      	strb	r2, [r3, #0]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002296:	2300      	movs	r3, #0
 8002298:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	0018      	movs	r0, r3
 800229e:	f7ff ff4b 	bl	8002138 <LL_USART_IsEnabled>
 80022a2:	1e03      	subs	r3, r0, #0
 80022a4:	d153      	bne.n	800234e <LL_USART_Init+0xca>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	4a2c      	ldr	r2, [pc, #176]	@ (800235c <LL_USART_Init+0xd8>)
 80022ac:	401a      	ands	r2, r3
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	6899      	ldr	r1, [r3, #8]
 80022b2:	683b      	ldr	r3, [r7, #0]
 80022b4:	691b      	ldr	r3, [r3, #16]
 80022b6:	4319      	orrs	r1, r3
 80022b8:	683b      	ldr	r3, [r7, #0]
 80022ba:	695b      	ldr	r3, [r3, #20]
 80022bc:	4319      	orrs	r1, r3
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	69db      	ldr	r3, [r3, #28]
 80022c2:	430b      	orrs	r3, r1
 80022c4:	431a      	orrs	r2, r3
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	68da      	ldr	r2, [r3, #12]
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	0011      	movs	r1, r2
 80022d2:	0018      	movs	r0, r3
 80022d4:	f7ff ff54 	bl	8002180 <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	699a      	ldr	r2, [r3, #24]
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	0011      	movs	r1, r2
 80022e0:	0018      	movs	r0, r3
 80022e2:	f7ff ff61 	bl	80021a8 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002360 <LL_USART_Init+0xdc>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d105      	bne.n	80022fa <LL_USART_Init+0x76>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80022ee:	2003      	movs	r0, #3
 80022f0:	f7ff fe3e 	bl	8001f70 <LL_RCC_GetUSARTClockFreq>
 80022f4:	0003      	movs	r3, r0
 80022f6:	61bb      	str	r3, [r7, #24]
 80022f8:	e00b      	b.n	8002312 <LL_USART_Init+0x8e>
    }
    else if (USARTx == USART2)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	4a19      	ldr	r2, [pc, #100]	@ (8002364 <LL_USART_Init+0xe0>)
 80022fe:	4293      	cmp	r3, r2
 8002300:	d107      	bne.n	8002312 <LL_USART_Init+0x8e>
    {
#if defined(RCC_CCIPR_USART2SEL)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8002302:	240c      	movs	r4, #12
 8002304:	193b      	adds	r3, r7, r4
 8002306:	0018      	movs	r0, r3
 8002308:	f7ff fe14 	bl	8001f34 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800230c:	193b      	adds	r3, r7, r4
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	61bb      	str	r3, [r7, #24]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8002312:	69bb      	ldr	r3, [r7, #24]
 8002314:	2b00      	cmp	r3, #0
 8002316:	d013      	beq.n	8002340 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	2b00      	cmp	r3, #0
 800231e:	d00f      	beq.n	8002340 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 8002320:	231f      	movs	r3, #31
 8002322:	18fb      	adds	r3, r7, r3
 8002324:	2200      	movs	r2, #0
 8002326:	701a      	strb	r2, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	69dc      	ldr	r4, [r3, #28]
                           USART_InitStruct->BaudRate);
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 8002334:	69b9      	ldr	r1, [r7, #24]
 8002336:	6878      	ldr	r0, [r7, #4]
 8002338:	9300      	str	r3, [sp, #0]
 800233a:	0023      	movs	r3, r4
 800233c:	f7ff ff48 	bl	80021d0 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	0011      	movs	r1, r2
 8002348:	0018      	movs	r0, r3
 800234a:	f7ff ff06 	bl	800215a <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 800234e:	231f      	movs	r3, #31
 8002350:	18fb      	adds	r3, r7, r3
 8002352:	781b      	ldrb	r3, [r3, #0]
}
 8002354:	0018      	movs	r0, r3
 8002356:	46bd      	mov	sp, r7
 8002358:	b009      	add	sp, #36	@ 0x24
 800235a:	bd90      	pop	{r4, r7, pc}
 800235c:	efff69f3 	.word	0xefff69f3
 8002360:	40013800 	.word	0x40013800
 8002364:	40004400 	.word	0x40004400

08002368 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b082      	sub	sp, #8
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
 8002370:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8002372:	6839      	ldr	r1, [r7, #0]
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f7fd fec3 	bl	8000100 <__udivsi3>
 800237a:	0003      	movs	r3, r0
 800237c:	001a      	movs	r2, r3
 800237e:	4b06      	ldr	r3, [pc, #24]	@ (8002398 <LL_InitTick+0x30>)
 8002380:	3a01      	subs	r2, #1
 8002382:	605a      	str	r2, [r3, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8002384:	4b04      	ldr	r3, [pc, #16]	@ (8002398 <LL_InitTick+0x30>)
 8002386:	2200      	movs	r2, #0
 8002388:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800238a:	4b03      	ldr	r3, [pc, #12]	@ (8002398 <LL_InitTick+0x30>)
 800238c:	2205      	movs	r2, #5
 800238e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8002390:	46c0      	nop			@ (mov r8, r8)
 8002392:	46bd      	mov	sp, r7
 8002394:	b002      	add	sp, #8
 8002396:	bd80      	pop	{r7, pc}
 8002398:	e000e010 	.word	0xe000e010

0800239c <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80023a4:	23fa      	movs	r3, #250	@ 0xfa
 80023a6:	009a      	lsls	r2, r3, #2
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	0011      	movs	r1, r2
 80023ac:	0018      	movs	r0, r3
 80023ae:	f7ff ffdb 	bl	8002368 <LL_InitTick>
}
 80023b2:	46c0      	nop			@ (mov r8, r8)
 80023b4:	46bd      	mov	sp, r7
 80023b6:	b002      	add	sp, #8
 80023b8:	bd80      	pop	{r7, pc}
	...

080023bc <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b084      	sub	sp, #16
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80023c4:	4b0e      	ldr	r3, [pc, #56]	@ (8002400 <LL_mDelay+0x44>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	60bb      	str	r3, [r7, #8]
   uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80023ca:	68bb      	ldr	r3, [r7, #8]
  tmpDelay  = Delay;
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if (tmpDelay  < LL_MAX_DELAY)
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	3301      	adds	r3, #1
 80023d4:	d00c      	beq.n	80023f0 <LL_mDelay+0x34>
  {
    tmpDelay ++;
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	3301      	adds	r3, #1
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	e008      	b.n	80023f0 <LL_mDelay+0x34>
  }

  while (tmpDelay  != 0U)
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80023de:	4b08      	ldr	r3, [pc, #32]	@ (8002400 <LL_mDelay+0x44>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	2380      	movs	r3, #128	@ 0x80
 80023e4:	025b      	lsls	r3, r3, #9
 80023e6:	4013      	ands	r3, r2
 80023e8:	d002      	beq.n	80023f0 <LL_mDelay+0x34>
    {
      tmpDelay --;
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	3b01      	subs	r3, #1
 80023ee:	60fb      	str	r3, [r7, #12]
  while (tmpDelay  != 0U)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d1f3      	bne.n	80023de <LL_mDelay+0x22>
    }
  }
}
 80023f6:	46c0      	nop			@ (mov r8, r8)
 80023f8:	46c0      	nop			@ (mov r8, r8)
 80023fa:	46bd      	mov	sp, r7
 80023fc:	b004      	add	sp, #16
 80023fe:	bd80      	pop	{r7, pc}
 8002400:	e000e010 	.word	0xe000e010

08002404 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800240c:	4b03      	ldr	r3, [pc, #12]	@ (800241c <LL_SetSystemCoreClock+0x18>)
 800240e:	687a      	ldr	r2, [r7, #4]
 8002410:	601a      	str	r2, [r3, #0]
}
 8002412:	46c0      	nop			@ (mov r8, r8)
 8002414:	46bd      	mov	sp, r7
 8002416:	b002      	add	sp, #8
 8002418:	bd80      	pop	{r7, pc}
 800241a:	46c0      	nop			@ (mov r8, r8)
 800241c:	20000000 	.word	0x20000000

08002420 <LL_I2C_IsActiveFlag_TXIS>:
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b082      	sub	sp, #8
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_TXIS) == (I2C_ISR_TXIS)) ? 1UL : 0UL);
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	2202      	movs	r2, #2
 800242e:	4013      	ands	r3, r2
 8002430:	2b02      	cmp	r3, #2
 8002432:	d101      	bne.n	8002438 <LL_I2C_IsActiveFlag_TXIS+0x18>
 8002434:	2301      	movs	r3, #1
 8002436:	e000      	b.n	800243a <LL_I2C_IsActiveFlag_TXIS+0x1a>
 8002438:	2300      	movs	r3, #0
}
 800243a:	0018      	movs	r0, r3
 800243c:	46bd      	mov	sp, r7
 800243e:	b002      	add	sp, #8
 8002440:	bd80      	pop	{r7, pc}

08002442 <LL_I2C_IsActiveFlag_STOP>:
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b082      	sub	sp, #8
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(I2Cx->ISR, I2C_ISR_STOPF) == (I2C_ISR_STOPF)) ? 1UL : 0UL);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	699b      	ldr	r3, [r3, #24]
 800244e:	2220      	movs	r2, #32
 8002450:	4013      	ands	r3, r2
 8002452:	2b20      	cmp	r3, #32
 8002454:	d101      	bne.n	800245a <LL_I2C_IsActiveFlag_STOP+0x18>
 8002456:	2301      	movs	r3, #1
 8002458:	e000      	b.n	800245c <LL_I2C_IsActiveFlag_STOP+0x1a>
 800245a:	2300      	movs	r3, #0
}
 800245c:	0018      	movs	r0, r3
 800245e:	46bd      	mov	sp, r7
 8002460:	b002      	add	sp, #8
 8002462:	bd80      	pop	{r7, pc}

08002464 <LL_I2C_ClearFlag_STOP>:
{
 8002464:	b580      	push	{r7, lr}
 8002466:	b082      	sub	sp, #8
 8002468:	af00      	add	r7, sp, #0
 800246a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->ICR, I2C_ICR_STOPCF);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	69db      	ldr	r3, [r3, #28]
 8002470:	2220      	movs	r2, #32
 8002472:	431a      	orrs	r2, r3
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	61da      	str	r2, [r3, #28]
}
 8002478:	46c0      	nop			@ (mov r8, r8)
 800247a:	46bd      	mov	sp, r7
 800247c:	b002      	add	sp, #8
 800247e:	bd80      	pop	{r7, pc}

08002480 <LL_I2C_HandleTransfer>:
  *         @arg @ref LL_I2C_GENERATE_RESTART_10BIT_WRITE
  * @retval None
  */
__STATIC_INLINE void LL_I2C_HandleTransfer(I2C_TypeDef *I2Cx, uint32_t SlaveAddr, uint32_t SlaveAddrSize,
                                           uint32_t TransferSize, uint32_t EndMode, uint32_t Request)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b086      	sub	sp, #24
 8002484:	af00      	add	r7, sp, #0
 8002486:	60f8      	str	r0, [r7, #12]
 8002488:	60b9      	str	r1, [r7, #8]
 800248a:	607a      	str	r2, [r7, #4]
 800248c:	603b      	str	r3, [r7, #0]
  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	059b      	lsls	r3, r3, #22
 8002492:	0d9a      	lsrs	r2, r3, #22
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 8002494:	6879      	ldr	r1, [r7, #4]
 8002496:	2380      	movs	r3, #128	@ 0x80
 8002498:	011b      	lsls	r3, r3, #4
 800249a:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 800249c:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	0419      	lsls	r1, r3, #16
 80024a2:	23ff      	movs	r3, #255	@ 0xff
 80024a4:	041b      	lsls	r3, r3, #16
 80024a6:	400b      	ands	r3, r1
                             ((uint32_t)SlaveAddrSize & I2C_CR2_ADD10) | \
 80024a8:	431a      	orrs	r2, r3
                             (((uint32_t)TransferSize << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80024aa:	6a3b      	ldr	r3, [r7, #32]
 80024ac:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)SlaveAddr & I2C_CR2_SADD) | \
 80024ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024b0:	4313      	orrs	r3, r2
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	085b      	lsrs	r3, r3, #1
 80024b6:	617b      	str	r3, [r7, #20]
                             (uint32_t)EndMode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_SADD | I2C_CR2_ADD10 |
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80024be:	0d51      	lsrs	r1, r2, #21
 80024c0:	2280      	movs	r2, #128	@ 0x80
 80024c2:	00d2      	lsls	r2, r2, #3
 80024c4:	400a      	ands	r2, r1
 80024c6:	4906      	ldr	r1, [pc, #24]	@ (80024e0 <LL_I2C_HandleTransfer+0x60>)
 80024c8:	430a      	orrs	r2, r1
 80024ca:	43d2      	mvns	r2, r2
 80024cc:	401a      	ands	r2, r3
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	431a      	orrs	r2, r3
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	605a      	str	r2, [r3, #4]
             (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) |
             I2C_CR2_START | I2C_CR2_STOP | I2C_CR2_RELOAD |
             I2C_CR2_NBYTES | I2C_CR2_AUTOEND | I2C_CR2_HEAD10R,
             tmp);
}
 80024d6:	46c0      	nop			@ (mov r8, r8)
 80024d8:	46bd      	mov	sp, r7
 80024da:	b006      	add	sp, #24
 80024dc:	bd80      	pop	{r7, pc}
 80024de:	46c0      	nop			@ (mov r8, r8)
 80024e0:	03ff7bff 	.word	0x03ff7bff

080024e4 <LL_I2C_TransmitData8>:
  * @param  I2Cx I2C Instance.
  * @param  Data Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_I2C_TransmitData8(I2C_TypeDef *I2Cx, uint8_t Data)
{
 80024e4:	b580      	push	{r7, lr}
 80024e6:	b082      	sub	sp, #8
 80024e8:	af00      	add	r7, sp, #0
 80024ea:	6078      	str	r0, [r7, #4]
 80024ec:	000a      	movs	r2, r1
 80024ee:	1cfb      	adds	r3, r7, #3
 80024f0:	701a      	strb	r2, [r3, #0]
  WRITE_REG(I2Cx->TXDR, Data);
 80024f2:	1cfb      	adds	r3, r7, #3
 80024f4:	781a      	ldrb	r2, [r3, #0]
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80024fa:	46c0      	nop			@ (mov r8, r8)
 80024fc:	46bd      	mov	sp, r7
 80024fe:	b002      	add	sp, #8
 8002500:	bd80      	pop	{r7, pc}
	...

08002504 <I2C_Write>:
 * @param  reg   Register to write to (0x00 for Command, 0x40 for Data).
 * @param  data  Pointer to data buffer.
 * @param  count Number of bytes to send.
 */
static void I2C_Write(uint8_t reg, uint8_t *data, uint16_t count)
{
 8002504:	b590      	push	{r4, r7, lr}
 8002506:	b087      	sub	sp, #28
 8002508:	af02      	add	r7, sp, #8
 800250a:	6039      	str	r1, [r7, #0]
 800250c:	0011      	movs	r1, r2
 800250e:	1dfb      	adds	r3, r7, #7
 8002510:	1c02      	adds	r2, r0, #0
 8002512:	701a      	strb	r2, [r3, #0]
 8002514:	1d3b      	adds	r3, r7, #4
 8002516:	1c0a      	adds	r2, r1, #0
 8002518:	801a      	strh	r2, [r3, #0]
    /* 1. Initiate I2C Transfer */
    LL_I2C_HandleTransfer(SSD1306_I2C_PORT, SSD1306_I2C_ADDR, LL_I2C_ADDRSLAVE_7BIT, count + 1, LL_I2C_MODE_AUTOEND, LL_I2C_GENERATE_START_WRITE);
 800251a:	1d3b      	adds	r3, r7, #4
 800251c:	881b      	ldrh	r3, [r3, #0]
 800251e:	3301      	adds	r3, #1
 8002520:	001a      	movs	r2, r3
 8002522:	4825      	ldr	r0, [pc, #148]	@ (80025b8 <I2C_Write+0xb4>)
 8002524:	4b25      	ldr	r3, [pc, #148]	@ (80025bc <I2C_Write+0xb8>)
 8002526:	9301      	str	r3, [sp, #4]
 8002528:	2380      	movs	r3, #128	@ 0x80
 800252a:	049b      	lsls	r3, r3, #18
 800252c:	9300      	str	r3, [sp, #0]
 800252e:	0013      	movs	r3, r2
 8002530:	2200      	movs	r2, #0
 8002532:	2178      	movs	r1, #120	@ 0x78
 8002534:	f7ff ffa4 	bl	8002480 <LL_I2C_HandleTransfer>

    /* 2. Send Register/Control Byte */
    while(!LL_I2C_IsActiveFlag_TXIS(SSD1306_I2C_PORT));
 8002538:	46c0      	nop			@ (mov r8, r8)
 800253a:	4b1f      	ldr	r3, [pc, #124]	@ (80025b8 <I2C_Write+0xb4>)
 800253c:	0018      	movs	r0, r3
 800253e:	f7ff ff6f 	bl	8002420 <LL_I2C_IsActiveFlag_TXIS>
 8002542:	1e03      	subs	r3, r0, #0
 8002544:	d0f9      	beq.n	800253a <I2C_Write+0x36>
    LL_I2C_TransmitData8(SSD1306_I2C_PORT, reg);
 8002546:	1dfb      	adds	r3, r7, #7
 8002548:	781b      	ldrb	r3, [r3, #0]
 800254a:	4a1b      	ldr	r2, [pc, #108]	@ (80025b8 <I2C_Write+0xb4>)
 800254c:	0019      	movs	r1, r3
 800254e:	0010      	movs	r0, r2
 8002550:	f7ff ffc8 	bl	80024e4 <LL_I2C_TransmitData8>

    /* 3. Send Data Payload */
    for(uint16_t i=0; i<count; i++) {
 8002554:	230e      	movs	r3, #14
 8002556:	18fb      	adds	r3, r7, r3
 8002558:	2200      	movs	r2, #0
 800255a:	801a      	strh	r2, [r3, #0]
 800255c:	e016      	b.n	800258c <I2C_Write+0x88>
        while(!LL_I2C_IsActiveFlag_TXIS(SSD1306_I2C_PORT));
 800255e:	46c0      	nop			@ (mov r8, r8)
 8002560:	4b15      	ldr	r3, [pc, #84]	@ (80025b8 <I2C_Write+0xb4>)
 8002562:	0018      	movs	r0, r3
 8002564:	f7ff ff5c 	bl	8002420 <LL_I2C_IsActiveFlag_TXIS>
 8002568:	1e03      	subs	r3, r0, #0
 800256a:	d0f9      	beq.n	8002560 <I2C_Write+0x5c>
        LL_I2C_TransmitData8(SSD1306_I2C_PORT, data[i]);
 800256c:	240e      	movs	r4, #14
 800256e:	193b      	adds	r3, r7, r4
 8002570:	881b      	ldrh	r3, [r3, #0]
 8002572:	683a      	ldr	r2, [r7, #0]
 8002574:	18d3      	adds	r3, r2, r3
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	4a0f      	ldr	r2, [pc, #60]	@ (80025b8 <I2C_Write+0xb4>)
 800257a:	0019      	movs	r1, r3
 800257c:	0010      	movs	r0, r2
 800257e:	f7ff ffb1 	bl	80024e4 <LL_I2C_TransmitData8>
    for(uint16_t i=0; i<count; i++) {
 8002582:	193b      	adds	r3, r7, r4
 8002584:	881a      	ldrh	r2, [r3, #0]
 8002586:	193b      	adds	r3, r7, r4
 8002588:	3201      	adds	r2, #1
 800258a:	801a      	strh	r2, [r3, #0]
 800258c:	230e      	movs	r3, #14
 800258e:	18fa      	adds	r2, r7, r3
 8002590:	1d3b      	adds	r3, r7, #4
 8002592:	8812      	ldrh	r2, [r2, #0]
 8002594:	881b      	ldrh	r3, [r3, #0]
 8002596:	429a      	cmp	r2, r3
 8002598:	d3e1      	bcc.n	800255e <I2C_Write+0x5a>
    }

    /* 4. Wait for Stop Condition */
    while(!LL_I2C_IsActiveFlag_STOP(SSD1306_I2C_PORT));
 800259a:	46c0      	nop			@ (mov r8, r8)
 800259c:	4b06      	ldr	r3, [pc, #24]	@ (80025b8 <I2C_Write+0xb4>)
 800259e:	0018      	movs	r0, r3
 80025a0:	f7ff ff4f 	bl	8002442 <LL_I2C_IsActiveFlag_STOP>
 80025a4:	1e03      	subs	r3, r0, #0
 80025a6:	d0f9      	beq.n	800259c <I2C_Write+0x98>
    LL_I2C_ClearFlag_STOP(SSD1306_I2C_PORT);
 80025a8:	4b03      	ldr	r3, [pc, #12]	@ (80025b8 <I2C_Write+0xb4>)
 80025aa:	0018      	movs	r0, r3
 80025ac:	f7ff ff5a 	bl	8002464 <LL_I2C_ClearFlag_STOP>
}
 80025b0:	46c0      	nop			@ (mov r8, r8)
 80025b2:	46bd      	mov	sp, r7
 80025b4:	b005      	add	sp, #20
 80025b6:	bd90      	pop	{r4, r7, pc}
 80025b8:	40005400 	.word	0x40005400
 80025bc:	80002000 	.word	0x80002000

080025c0 <WriteCmd>:

/**
 * @brief  Sends a single command byte to the display.
 * @param  cmd Command byte to send.
 */
static void WriteCmd(uint8_t cmd) {
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b082      	sub	sp, #8
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	0002      	movs	r2, r0
 80025c8:	1dfb      	adds	r3, r7, #7
 80025ca:	701a      	strb	r2, [r3, #0]
    I2C_Write(0x00, &cmd, 1);
 80025cc:	1dfb      	adds	r3, r7, #7
 80025ce:	2201      	movs	r2, #1
 80025d0:	0019      	movs	r1, r3
 80025d2:	2000      	movs	r0, #0
 80025d4:	f7ff ff96 	bl	8002504 <I2C_Write>
}
 80025d8:	46c0      	nop			@ (mov r8, r8)
 80025da:	46bd      	mov	sp, r7
 80025dc:	b002      	add	sp, #8
 80025de:	bd80      	pop	{r7, pc}

080025e0 <SSD1306_Init>:
/* ========================================================================== */
/* PUBLIC FUNCTIONS                                                           */
/* ========================================================================== */

void SSD1306_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
    LL_mDelay(100);
 80025e4:	2064      	movs	r0, #100	@ 0x64
 80025e6:	f7ff fee9 	bl	80023bc <LL_mDelay>

    // SSD1306 Initialization Sequence
    WriteCmd(0xAE); // Display Off
 80025ea:	20ae      	movs	r0, #174	@ 0xae
 80025ec:	f7ff ffe8 	bl	80025c0 <WriteCmd>
    WriteCmd(0x20); WriteCmd(0x00); // Memory Addressing Mode: Horizontal
 80025f0:	2020      	movs	r0, #32
 80025f2:	f7ff ffe5 	bl	80025c0 <WriteCmd>
 80025f6:	2000      	movs	r0, #0
 80025f8:	f7ff ffe2 	bl	80025c0 <WriteCmd>
    WriteCmd(0xB0); // Page Start Address
 80025fc:	20b0      	movs	r0, #176	@ 0xb0
 80025fe:	f7ff ffdf 	bl	80025c0 <WriteCmd>
    WriteCmd(0xC8); // COM Output Scan Direction
 8002602:	20c8      	movs	r0, #200	@ 0xc8
 8002604:	f7ff ffdc 	bl	80025c0 <WriteCmd>
    WriteCmd(0x00); // Set Low Column Address
 8002608:	2000      	movs	r0, #0
 800260a:	f7ff ffd9 	bl	80025c0 <WriteCmd>
    WriteCmd(0x10); // Set High Column Address
 800260e:	2010      	movs	r0, #16
 8002610:	f7ff ffd6 	bl	80025c0 <WriteCmd>
    WriteCmd(0x40); // Set Start Line
 8002614:	2040      	movs	r0, #64	@ 0x40
 8002616:	f7ff ffd3 	bl	80025c0 <WriteCmd>
    WriteCmd(0x81); WriteCmd(0xFF); // Contrast Control
 800261a:	2081      	movs	r0, #129	@ 0x81
 800261c:	f7ff ffd0 	bl	80025c0 <WriteCmd>
 8002620:	20ff      	movs	r0, #255	@ 0xff
 8002622:	f7ff ffcd 	bl	80025c0 <WriteCmd>
    WriteCmd(0xA1); // Segment Re-map
 8002626:	20a1      	movs	r0, #161	@ 0xa1
 8002628:	f7ff ffca 	bl	80025c0 <WriteCmd>
    WriteCmd(0xA6); // Normal Display
 800262c:	20a6      	movs	r0, #166	@ 0xa6
 800262e:	f7ff ffc7 	bl	80025c0 <WriteCmd>
    WriteCmd(0xA8); WriteCmd(SSD1306_HEIGHT - 1); // Multiplex Ratio
 8002632:	20a8      	movs	r0, #168	@ 0xa8
 8002634:	f7ff ffc4 	bl	80025c0 <WriteCmd>
 8002638:	201f      	movs	r0, #31
 800263a:	f7ff ffc1 	bl	80025c0 <WriteCmd>
    WriteCmd(0xD3); WriteCmd(0x00); // Display Offset
 800263e:	20d3      	movs	r0, #211	@ 0xd3
 8002640:	f7ff ffbe 	bl	80025c0 <WriteCmd>
 8002644:	2000      	movs	r0, #0
 8002646:	f7ff ffbb 	bl	80025c0 <WriteCmd>
    WriteCmd(0xD5); WriteCmd(0xF0); // Display Clock Divide Ratio
 800264a:	20d5      	movs	r0, #213	@ 0xd5
 800264c:	f7ff ffb8 	bl	80025c0 <WriteCmd>
 8002650:	20f0      	movs	r0, #240	@ 0xf0
 8002652:	f7ff ffb5 	bl	80025c0 <WriteCmd>
    WriteCmd(0xD9); WriteCmd(0x22); // Pre-charge Period
 8002656:	20d9      	movs	r0, #217	@ 0xd9
 8002658:	f7ff ffb2 	bl	80025c0 <WriteCmd>
 800265c:	2022      	movs	r0, #34	@ 0x22
 800265e:	f7ff ffaf 	bl	80025c0 <WriteCmd>
    WriteCmd(0xDA); WriteCmd(0x02); // COM Pins Hardware Configuration
 8002662:	20da      	movs	r0, #218	@ 0xda
 8002664:	f7ff ffac 	bl	80025c0 <WriteCmd>
 8002668:	2002      	movs	r0, #2
 800266a:	f7ff ffa9 	bl	80025c0 <WriteCmd>
    WriteCmd(0xDB); WriteCmd(0x20); // VCOMH Deselect Level
 800266e:	20db      	movs	r0, #219	@ 0xdb
 8002670:	f7ff ffa6 	bl	80025c0 <WriteCmd>
 8002674:	2020      	movs	r0, #32
 8002676:	f7ff ffa3 	bl	80025c0 <WriteCmd>
    WriteCmd(0x8D); WriteCmd(0x14); // Charge Pump Setting
 800267a:	208d      	movs	r0, #141	@ 0x8d
 800267c:	f7ff ffa0 	bl	80025c0 <WriteCmd>
 8002680:	2014      	movs	r0, #20
 8002682:	f7ff ff9d 	bl	80025c0 <WriteCmd>
    WriteCmd(0xAF); // Display On
 8002686:	20af      	movs	r0, #175	@ 0xaf
 8002688:	f7ff ff9a 	bl	80025c0 <WriteCmd>

    SSD1306_Clear();
 800268c:	f000 f806 	bl	800269c <SSD1306_Clear>
    SSD1306_UpdateScreen();
 8002690:	f000 f812 	bl	80026b8 <SSD1306_UpdateScreen>
}
 8002694:	46c0      	nop			@ (mov r8, r8)
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
	...

0800269c <SSD1306_Clear>:

void SSD1306_Clear(void)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	af00      	add	r7, sp, #0
    memset(SSD1306_Buffer, 0, sizeof(SSD1306_Buffer));
 80026a0:	2380      	movs	r3, #128	@ 0x80
 80026a2:	009a      	lsls	r2, r3, #2
 80026a4:	4b03      	ldr	r3, [pc, #12]	@ (80026b4 <SSD1306_Clear+0x18>)
 80026a6:	2100      	movs	r1, #0
 80026a8:	0018      	movs	r0, r3
 80026aa:	f000 f9ba 	bl	8002a22 <memset>
}
 80026ae:	46c0      	nop			@ (mov r8, r8)
 80026b0:	46bd      	mov	sp, r7
 80026b2:	bd80      	pop	{r7, pc}
 80026b4:	20000020 	.word	0x20000020

080026b8 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
    // Write buffer to display RAM page by page
    for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++) {
 80026be:	1dfb      	adds	r3, r7, #7
 80026c0:	2200      	movs	r2, #0
 80026c2:	701a      	strb	r2, [r3, #0]
 80026c4:	e01b      	b.n	80026fe <SSD1306_UpdateScreen+0x46>
        WriteCmd(0xB0 + i); // Set Page Start Address
 80026c6:	1dfb      	adds	r3, r7, #7
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	3b50      	subs	r3, #80	@ 0x50
 80026cc:	b2db      	uxtb	r3, r3
 80026ce:	0018      	movs	r0, r3
 80026d0:	f7ff ff76 	bl	80025c0 <WriteCmd>
        WriteCmd(0x00);     // Set Low Column
 80026d4:	2000      	movs	r0, #0
 80026d6:	f7ff ff73 	bl	80025c0 <WriteCmd>
        WriteCmd(0x10);     // Set High Column
 80026da:	2010      	movs	r0, #16
 80026dc:	f7ff ff70 	bl	80025c0 <WriteCmd>

        // 0x40 indicates Data Stream
        I2C_Write(0x40, &SSD1306_Buffer[SSD1306_WIDTH * i], SSD1306_WIDTH);
 80026e0:	1dfb      	adds	r3, r7, #7
 80026e2:	781b      	ldrb	r3, [r3, #0]
 80026e4:	01da      	lsls	r2, r3, #7
 80026e6:	4b0a      	ldr	r3, [pc, #40]	@ (8002710 <SSD1306_UpdateScreen+0x58>)
 80026e8:	18d3      	adds	r3, r2, r3
 80026ea:	2280      	movs	r2, #128	@ 0x80
 80026ec:	0019      	movs	r1, r3
 80026ee:	2040      	movs	r0, #64	@ 0x40
 80026f0:	f7ff ff08 	bl	8002504 <I2C_Write>
    for (uint8_t i = 0; i < SSD1306_HEIGHT / 8; i++) {
 80026f4:	1dfb      	adds	r3, r7, #7
 80026f6:	781a      	ldrb	r2, [r3, #0]
 80026f8:	1dfb      	adds	r3, r7, #7
 80026fa:	3201      	adds	r2, #1
 80026fc:	701a      	strb	r2, [r3, #0]
 80026fe:	1dfb      	adds	r3, r7, #7
 8002700:	781b      	ldrb	r3, [r3, #0]
 8002702:	2b03      	cmp	r3, #3
 8002704:	d9df      	bls.n	80026c6 <SSD1306_UpdateScreen+0xe>
    }
}
 8002706:	46c0      	nop			@ (mov r8, r8)
 8002708:	46c0      	nop			@ (mov r8, r8)
 800270a:	46bd      	mov	sp, r7
 800270c:	b002      	add	sp, #8
 800270e:	bd80      	pop	{r7, pc}
 8002710:	20000020 	.word	0x20000020

08002714 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint8_t x, uint8_t y, uint8_t color)
{
 8002714:	b590      	push	{r4, r7, lr}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	0004      	movs	r4, r0
 800271c:	0008      	movs	r0, r1
 800271e:	0011      	movs	r1, r2
 8002720:	1dfb      	adds	r3, r7, #7
 8002722:	1c22      	adds	r2, r4, #0
 8002724:	701a      	strb	r2, [r3, #0]
 8002726:	1dbb      	adds	r3, r7, #6
 8002728:	1c02      	adds	r2, r0, #0
 800272a:	701a      	strb	r2, [r3, #0]
 800272c:	1d7b      	adds	r3, r7, #5
 800272e:	1c0a      	adds	r2, r1, #0
 8002730:	701a      	strb	r2, [r3, #0]
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) return;
 8002732:	1dfb      	adds	r3, r7, #7
 8002734:	781b      	ldrb	r3, [r3, #0]
 8002736:	b25b      	sxtb	r3, r3
 8002738:	2b00      	cmp	r3, #0
 800273a:	db47      	blt.n	80027cc <SSD1306_DrawPixel+0xb8>
 800273c:	1dbb      	adds	r3, r7, #6
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	2b1f      	cmp	r3, #31
 8002742:	d843      	bhi.n	80027cc <SSD1306_DrawPixel+0xb8>

    if (color)
 8002744:	1d7b      	adds	r3, r7, #5
 8002746:	781b      	ldrb	r3, [r3, #0]
 8002748:	2b00      	cmp	r3, #0
 800274a:	d01e      	beq.n	800278a <SSD1306_DrawPixel+0x76>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= (1 << (y % 8));
 800274c:	1dfb      	adds	r3, r7, #7
 800274e:	781a      	ldrb	r2, [r3, #0]
 8002750:	1dbb      	adds	r3, r7, #6
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	08db      	lsrs	r3, r3, #3
 8002756:	b2d8      	uxtb	r0, r3
 8002758:	0003      	movs	r3, r0
 800275a:	01db      	lsls	r3, r3, #7
 800275c:	18d3      	adds	r3, r2, r3
 800275e:	4a1d      	ldr	r2, [pc, #116]	@ (80027d4 <SSD1306_DrawPixel+0xc0>)
 8002760:	5cd3      	ldrb	r3, [r2, r3]
 8002762:	b25a      	sxtb	r2, r3
 8002764:	1dbb      	adds	r3, r7, #6
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	2107      	movs	r1, #7
 800276a:	400b      	ands	r3, r1
 800276c:	2101      	movs	r1, #1
 800276e:	4099      	lsls	r1, r3
 8002770:	000b      	movs	r3, r1
 8002772:	b25b      	sxtb	r3, r3
 8002774:	4313      	orrs	r3, r2
 8002776:	b259      	sxtb	r1, r3
 8002778:	1dfb      	adds	r3, r7, #7
 800277a:	781a      	ldrb	r2, [r3, #0]
 800277c:	0003      	movs	r3, r0
 800277e:	01db      	lsls	r3, r3, #7
 8002780:	18d3      	adds	r3, r2, r3
 8002782:	b2c9      	uxtb	r1, r1
 8002784:	4a13      	ldr	r2, [pc, #76]	@ (80027d4 <SSD1306_DrawPixel+0xc0>)
 8002786:	54d1      	strb	r1, [r2, r3]
 8002788:	e021      	b.n	80027ce <SSD1306_DrawPixel+0xba>
    else
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 800278a:	1dfb      	adds	r3, r7, #7
 800278c:	781a      	ldrb	r2, [r3, #0]
 800278e:	1dbb      	adds	r3, r7, #6
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	08db      	lsrs	r3, r3, #3
 8002794:	b2d8      	uxtb	r0, r3
 8002796:	0003      	movs	r3, r0
 8002798:	01db      	lsls	r3, r3, #7
 800279a:	18d3      	adds	r3, r2, r3
 800279c:	4a0d      	ldr	r2, [pc, #52]	@ (80027d4 <SSD1306_DrawPixel+0xc0>)
 800279e:	5cd3      	ldrb	r3, [r2, r3]
 80027a0:	b25b      	sxtb	r3, r3
 80027a2:	1dba      	adds	r2, r7, #6
 80027a4:	7812      	ldrb	r2, [r2, #0]
 80027a6:	2107      	movs	r1, #7
 80027a8:	400a      	ands	r2, r1
 80027aa:	2101      	movs	r1, #1
 80027ac:	4091      	lsls	r1, r2
 80027ae:	000a      	movs	r2, r1
 80027b0:	b252      	sxtb	r2, r2
 80027b2:	43d2      	mvns	r2, r2
 80027b4:	b252      	sxtb	r2, r2
 80027b6:	4013      	ands	r3, r2
 80027b8:	b259      	sxtb	r1, r3
 80027ba:	1dfb      	adds	r3, r7, #7
 80027bc:	781a      	ldrb	r2, [r3, #0]
 80027be:	0003      	movs	r3, r0
 80027c0:	01db      	lsls	r3, r3, #7
 80027c2:	18d3      	adds	r3, r2, r3
 80027c4:	b2c9      	uxtb	r1, r1
 80027c6:	4a03      	ldr	r2, [pc, #12]	@ (80027d4 <SSD1306_DrawPixel+0xc0>)
 80027c8:	54d1      	strb	r1, [r2, r3]
 80027ca:	e000      	b.n	80027ce <SSD1306_DrawPixel+0xba>
    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) return;
 80027cc:	46c0      	nop			@ (mov r8, r8)
}
 80027ce:	46bd      	mov	sp, r7
 80027d0:	b003      	add	sp, #12
 80027d2:	bd90      	pop	{r4, r7, pc}
 80027d4:	20000020 	.word	0x20000020

080027d8 <SSD1306_DrawChar>:

void SSD1306_DrawChar(uint8_t x, uint8_t y, char c)
{
 80027d8:	b590      	push	{r4, r7, lr}
 80027da:	b085      	sub	sp, #20
 80027dc:	af00      	add	r7, sp, #0
 80027de:	0004      	movs	r4, r0
 80027e0:	0008      	movs	r0, r1
 80027e2:	0011      	movs	r1, r2
 80027e4:	1dfb      	adds	r3, r7, #7
 80027e6:	1c22      	adds	r2, r4, #0
 80027e8:	701a      	strb	r2, [r3, #0]
 80027ea:	1dbb      	adds	r3, r7, #6
 80027ec:	1c02      	adds	r2, r0, #0
 80027ee:	701a      	strb	r2, [r3, #0]
 80027f0:	1d7b      	adds	r3, r7, #5
 80027f2:	1c0a      	adds	r2, r1, #0
 80027f4:	701a      	strb	r2, [r3, #0]
    // Check if character is within valid font range (ASCII 32-126 is typical)
    // Our lite font covers limited range, so we fallback to Space for unknown chars.
    if (c < 32 || c > 90) c = 32;
 80027f6:	1d7b      	adds	r3, r7, #5
 80027f8:	781b      	ldrb	r3, [r3, #0]
 80027fa:	2b1f      	cmp	r3, #31
 80027fc:	d903      	bls.n	8002806 <SSD1306_DrawChar+0x2e>
 80027fe:	1d7b      	adds	r3, r7, #5
 8002800:	781b      	ldrb	r3, [r3, #0]
 8002802:	2b5a      	cmp	r3, #90	@ 0x5a
 8002804:	d902      	bls.n	800280c <SSD1306_DrawChar+0x34>
 8002806:	1d7b      	adds	r3, r7, #5
 8002808:	2220      	movs	r2, #32
 800280a:	701a      	strb	r2, [r3, #0]

    for (uint8_t i = 0; i < 5; i++) { // Font width is 5
 800280c:	230f      	movs	r3, #15
 800280e:	18fb      	adds	r3, r7, r3
 8002810:	2200      	movs	r2, #0
 8002812:	701a      	strb	r2, [r3, #0]
 8002814:	e041      	b.n	800289a <SSD1306_DrawChar+0xc2>
        uint8_t line = Font5x7[c - 32][i];
 8002816:	1d7b      	adds	r3, r7, #5
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	3b20      	subs	r3, #32
 800281c:	001a      	movs	r2, r3
 800281e:	230f      	movs	r3, #15
 8002820:	18fb      	adds	r3, r7, r3
 8002822:	7818      	ldrb	r0, [r3, #0]
 8002824:	230d      	movs	r3, #13
 8002826:	18f9      	adds	r1, r7, r3
 8002828:	4c21      	ldr	r4, [pc, #132]	@ (80028b0 <SSD1306_DrawChar+0xd8>)
 800282a:	0013      	movs	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	189b      	adds	r3, r3, r2
 8002830:	18e3      	adds	r3, r4, r3
 8002832:	5c1b      	ldrb	r3, [r3, r0]
 8002834:	700b      	strb	r3, [r1, #0]
        for (uint8_t j = 0; j < 8; j++) {
 8002836:	230e      	movs	r3, #14
 8002838:	18fb      	adds	r3, r7, r3
 800283a:	2200      	movs	r2, #0
 800283c:	701a      	strb	r2, [r3, #0]
 800283e:	e021      	b.n	8002884 <SSD1306_DrawChar+0xac>
            if (line & (1 << j)) SSD1306_DrawPixel(x + i, y + j, 1);
 8002840:	230d      	movs	r3, #13
 8002842:	18fb      	adds	r3, r7, r3
 8002844:	781a      	ldrb	r2, [r3, #0]
 8002846:	210e      	movs	r1, #14
 8002848:	187b      	adds	r3, r7, r1
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	411a      	asrs	r2, r3
 800284e:	0013      	movs	r3, r2
 8002850:	2201      	movs	r2, #1
 8002852:	4013      	ands	r3, r2
 8002854:	d010      	beq.n	8002878 <SSD1306_DrawChar+0xa0>
 8002856:	1dfa      	adds	r2, r7, #7
 8002858:	230f      	movs	r3, #15
 800285a:	18fb      	adds	r3, r7, r3
 800285c:	7812      	ldrb	r2, [r2, #0]
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	18d3      	adds	r3, r2, r3
 8002862:	b2d8      	uxtb	r0, r3
 8002864:	1dba      	adds	r2, r7, #6
 8002866:	187b      	adds	r3, r7, r1
 8002868:	7812      	ldrb	r2, [r2, #0]
 800286a:	781b      	ldrb	r3, [r3, #0]
 800286c:	18d3      	adds	r3, r2, r3
 800286e:	b2db      	uxtb	r3, r3
 8002870:	2201      	movs	r2, #1
 8002872:	0019      	movs	r1, r3
 8002874:	f7ff ff4e 	bl	8002714 <SSD1306_DrawPixel>
        for (uint8_t j = 0; j < 8; j++) {
 8002878:	210e      	movs	r1, #14
 800287a:	187b      	adds	r3, r7, r1
 800287c:	781a      	ldrb	r2, [r3, #0]
 800287e:	187b      	adds	r3, r7, r1
 8002880:	3201      	adds	r2, #1
 8002882:	701a      	strb	r2, [r3, #0]
 8002884:	230e      	movs	r3, #14
 8002886:	18fb      	adds	r3, r7, r3
 8002888:	781b      	ldrb	r3, [r3, #0]
 800288a:	2b07      	cmp	r3, #7
 800288c:	d9d8      	bls.n	8002840 <SSD1306_DrawChar+0x68>
    for (uint8_t i = 0; i < 5; i++) { // Font width is 5
 800288e:	210f      	movs	r1, #15
 8002890:	187b      	adds	r3, r7, r1
 8002892:	781a      	ldrb	r2, [r3, #0]
 8002894:	187b      	adds	r3, r7, r1
 8002896:	3201      	adds	r2, #1
 8002898:	701a      	strb	r2, [r3, #0]
 800289a:	230f      	movs	r3, #15
 800289c:	18fb      	adds	r3, r7, r3
 800289e:	781b      	ldrb	r3, [r3, #0]
 80028a0:	2b04      	cmp	r3, #4
 80028a2:	d9b8      	bls.n	8002816 <SSD1306_DrawChar+0x3e>
        }
    }
}
 80028a4:	46c0      	nop			@ (mov r8, r8)
 80028a6:	46c0      	nop			@ (mov r8, r8)
 80028a8:	46bd      	mov	sp, r7
 80028aa:	b005      	add	sp, #20
 80028ac:	bd90      	pop	{r4, r7, pc}
 80028ae:	46c0      	nop			@ (mov r8, r8)
 80028b0:	08002c38 	.word	0x08002c38

080028b4 <SSD1306_WriteString>:

void SSD1306_WriteString(uint8_t x, uint8_t y, char *str)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b082      	sub	sp, #8
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	603a      	str	r2, [r7, #0]
 80028bc:	1dfb      	adds	r3, r7, #7
 80028be:	1c02      	adds	r2, r0, #0
 80028c0:	701a      	strb	r2, [r3, #0]
 80028c2:	1dbb      	adds	r3, r7, #6
 80028c4:	1c0a      	adds	r2, r1, #0
 80028c6:	701a      	strb	r2, [r3, #0]
    while (*str) {
 80028c8:	e014      	b.n	80028f4 <SSD1306_WriteString+0x40>
        SSD1306_DrawChar(x, y, *str);
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	781a      	ldrb	r2, [r3, #0]
 80028ce:	1dbb      	adds	r3, r7, #6
 80028d0:	7819      	ldrb	r1, [r3, #0]
 80028d2:	1dfb      	adds	r3, r7, #7
 80028d4:	781b      	ldrb	r3, [r3, #0]
 80028d6:	0018      	movs	r0, r3
 80028d8:	f7ff ff7e 	bl	80027d8 <SSD1306_DrawChar>
        x += 6; // Move cursor: Font width (5) + Spacing (1)
 80028dc:	1dfb      	adds	r3, r7, #7
 80028de:	1dfa      	adds	r2, r7, #7
 80028e0:	7812      	ldrb	r2, [r2, #0]
 80028e2:	3206      	adds	r2, #6
 80028e4:	701a      	strb	r2, [r3, #0]
        if(x > SSD1306_WIDTH) break; // Clip if out of bounds
 80028e6:	1dfb      	adds	r3, r7, #7
 80028e8:	781b      	ldrb	r3, [r3, #0]
 80028ea:	2b80      	cmp	r3, #128	@ 0x80
 80028ec:	d807      	bhi.n	80028fe <SSD1306_WriteString+0x4a>
        str++;
 80028ee:	683b      	ldr	r3, [r7, #0]
 80028f0:	3301      	adds	r3, #1
 80028f2:	603b      	str	r3, [r7, #0]
    while (*str) {
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	781b      	ldrb	r3, [r3, #0]
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d1e6      	bne.n	80028ca <SSD1306_WriteString+0x16>
    }
}
 80028fc:	e000      	b.n	8002900 <SSD1306_WriteString+0x4c>
        if(x > SSD1306_WIDTH) break; // Clip if out of bounds
 80028fe:	46c0      	nop			@ (mov r8, r8)
}
 8002900:	46c0      	nop			@ (mov r8, r8)
 8002902:	46bd      	mov	sp, r7
 8002904:	b002      	add	sp, #8
 8002906:	bd80      	pop	{r7, pc}

08002908 <SSD1306_DrawProgressBar>:

void SSD1306_DrawProgressBar(uint8_t percent)
{
 8002908:	b590      	push	{r4, r7, lr}
 800290a:	b085      	sub	sp, #20
 800290c:	af00      	add	r7, sp, #0
 800290e:	0002      	movs	r2, r0
 8002910:	1dfb      	adds	r3, r7, #7
 8002912:	701a      	strb	r2, [r3, #0]
    if (percent > 100) percent = 100;
 8002914:	1dfb      	adds	r3, r7, #7
 8002916:	781b      	ldrb	r3, [r3, #0]
 8002918:	2b64      	cmp	r3, #100	@ 0x64
 800291a:	d902      	bls.n	8002922 <SSD1306_DrawProgressBar+0x1a>
 800291c:	1dfb      	adds	r3, r7, #7
 800291e:	2264      	movs	r2, #100	@ 0x64
 8002920:	701a      	strb	r2, [r3, #0]

    // Calculate filled width based on screen width minus margins
    uint8_t width = (percent * (SSD1306_WIDTH - 4)) / 100;
 8002922:	1dfb      	adds	r3, r7, #7
 8002924:	781a      	ldrb	r2, [r3, #0]
 8002926:	0013      	movs	r3, r2
 8002928:	015b      	lsls	r3, r3, #5
 800292a:	1a9b      	subs	r3, r3, r2
 800292c:	009b      	lsls	r3, r3, #2
 800292e:	2164      	movs	r1, #100	@ 0x64
 8002930:	0018      	movs	r0, r3
 8002932:	f7fd fc6f 	bl	8000214 <__divsi3>
 8002936:	0003      	movs	r3, r0
 8002938:	001a      	movs	r2, r3
 800293a:	230b      	movs	r3, #11
 800293c:	18fb      	adds	r3, r7, r3
 800293e:	701a      	strb	r2, [r3, #0]

    // Draw Frame (Top and Bottom Lines)
    // Location: y=20 to y=31 (Bottom part of 32px screen)
    for(uint8_t i = 0; i < SSD1306_WIDTH; i++) {
 8002940:	230f      	movs	r3, #15
 8002942:	18fb      	adds	r3, r7, r3
 8002944:	2200      	movs	r2, #0
 8002946:	701a      	strb	r2, [r3, #0]
 8002948:	e014      	b.n	8002974 <SSD1306_DrawProgressBar+0x6c>
        SSD1306_DrawPixel(i, 20, 1); // Top Border
 800294a:	240f      	movs	r4, #15
 800294c:	193b      	adds	r3, r7, r4
 800294e:	781b      	ldrb	r3, [r3, #0]
 8002950:	2201      	movs	r2, #1
 8002952:	2114      	movs	r1, #20
 8002954:	0018      	movs	r0, r3
 8002956:	f7ff fedd 	bl	8002714 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(i, 31, 1); // Bottom Border
 800295a:	193b      	adds	r3, r7, r4
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2201      	movs	r2, #1
 8002960:	211f      	movs	r1, #31
 8002962:	0018      	movs	r0, r3
 8002964:	f7ff fed6 	bl	8002714 <SSD1306_DrawPixel>
    for(uint8_t i = 0; i < SSD1306_WIDTH; i++) {
 8002968:	0021      	movs	r1, r4
 800296a:	187b      	adds	r3, r7, r1
 800296c:	781a      	ldrb	r2, [r3, #0]
 800296e:	187b      	adds	r3, r7, r1
 8002970:	3201      	adds	r2, #1
 8002972:	701a      	strb	r2, [r3, #0]
 8002974:	230f      	movs	r3, #15
 8002976:	18fb      	adds	r3, r7, r3
 8002978:	781b      	ldrb	r3, [r3, #0]
 800297a:	b25b      	sxtb	r3, r3
 800297c:	2b00      	cmp	r3, #0
 800297e:	dae4      	bge.n	800294a <SSD1306_DrawProgressBar+0x42>
    }
    // Draw Frame (Left and Right Lines)
    for(uint8_t i = 20; i <= 31; i++) {
 8002980:	230e      	movs	r3, #14
 8002982:	18fb      	adds	r3, r7, r3
 8002984:	2214      	movs	r2, #20
 8002986:	701a      	strb	r2, [r3, #0]
 8002988:	e014      	b.n	80029b4 <SSD1306_DrawProgressBar+0xac>
        SSD1306_DrawPixel(0, i, 1);   // Left Border
 800298a:	240e      	movs	r4, #14
 800298c:	193b      	adds	r3, r7, r4
 800298e:	781b      	ldrb	r3, [r3, #0]
 8002990:	2201      	movs	r2, #1
 8002992:	0019      	movs	r1, r3
 8002994:	2000      	movs	r0, #0
 8002996:	f7ff febd 	bl	8002714 <SSD1306_DrawPixel>
        SSD1306_DrawPixel(127, i, 1); // Right Border
 800299a:	193b      	adds	r3, r7, r4
 800299c:	781b      	ldrb	r3, [r3, #0]
 800299e:	2201      	movs	r2, #1
 80029a0:	0019      	movs	r1, r3
 80029a2:	207f      	movs	r0, #127	@ 0x7f
 80029a4:	f7ff feb6 	bl	8002714 <SSD1306_DrawPixel>
    for(uint8_t i = 20; i <= 31; i++) {
 80029a8:	0021      	movs	r1, r4
 80029aa:	187b      	adds	r3, r7, r1
 80029ac:	781a      	ldrb	r2, [r3, #0]
 80029ae:	187b      	adds	r3, r7, r1
 80029b0:	3201      	adds	r2, #1
 80029b2:	701a      	strb	r2, [r3, #0]
 80029b4:	230e      	movs	r3, #14
 80029b6:	18fb      	adds	r3, r7, r3
 80029b8:	781b      	ldrb	r3, [r3, #0]
 80029ba:	2b1f      	cmp	r3, #31
 80029bc:	d9e5      	bls.n	800298a <SSD1306_DrawProgressBar+0x82>
    }

    // Fill the Bar
    for(uint8_t x = 2; x < 2 + width; x++) {
 80029be:	230d      	movs	r3, #13
 80029c0:	18fb      	adds	r3, r7, r3
 80029c2:	2202      	movs	r2, #2
 80029c4:	701a      	strb	r2, [r3, #0]
 80029c6:	e01e      	b.n	8002a06 <SSD1306_DrawProgressBar+0xfe>
        for(uint8_t y = 22; y < 30; y++) {
 80029c8:	230c      	movs	r3, #12
 80029ca:	18fb      	adds	r3, r7, r3
 80029cc:	2216      	movs	r2, #22
 80029ce:	701a      	strb	r2, [r3, #0]
 80029d0:	e00e      	b.n	80029f0 <SSD1306_DrawProgressBar+0xe8>
            SSD1306_DrawPixel(x, y, 1);
 80029d2:	240c      	movs	r4, #12
 80029d4:	193b      	adds	r3, r7, r4
 80029d6:	7819      	ldrb	r1, [r3, #0]
 80029d8:	230d      	movs	r3, #13
 80029da:	18fb      	adds	r3, r7, r3
 80029dc:	781b      	ldrb	r3, [r3, #0]
 80029de:	2201      	movs	r2, #1
 80029e0:	0018      	movs	r0, r3
 80029e2:	f7ff fe97 	bl	8002714 <SSD1306_DrawPixel>
        for(uint8_t y = 22; y < 30; y++) {
 80029e6:	193b      	adds	r3, r7, r4
 80029e8:	781a      	ldrb	r2, [r3, #0]
 80029ea:	193b      	adds	r3, r7, r4
 80029ec:	3201      	adds	r2, #1
 80029ee:	701a      	strb	r2, [r3, #0]
 80029f0:	230c      	movs	r3, #12
 80029f2:	18fb      	adds	r3, r7, r3
 80029f4:	781b      	ldrb	r3, [r3, #0]
 80029f6:	2b1d      	cmp	r3, #29
 80029f8:	d9eb      	bls.n	80029d2 <SSD1306_DrawProgressBar+0xca>
    for(uint8_t x = 2; x < 2 + width; x++) {
 80029fa:	210d      	movs	r1, #13
 80029fc:	187b      	adds	r3, r7, r1
 80029fe:	781a      	ldrb	r2, [r3, #0]
 8002a00:	187b      	adds	r3, r7, r1
 8002a02:	3201      	adds	r2, #1
 8002a04:	701a      	strb	r2, [r3, #0]
 8002a06:	230b      	movs	r3, #11
 8002a08:	18fb      	adds	r3, r7, r3
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	1c5a      	adds	r2, r3, #1
 8002a0e:	230d      	movs	r3, #13
 8002a10:	18fb      	adds	r3, r7, r3
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	dad7      	bge.n	80029c8 <SSD1306_DrawProgressBar+0xc0>
        }
    }
}
 8002a18:	46c0      	nop			@ (mov r8, r8)
 8002a1a:	46c0      	nop			@ (mov r8, r8)
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	b005      	add	sp, #20
 8002a20:	bd90      	pop	{r4, r7, pc}

08002a22 <memset>:
 8002a22:	0003      	movs	r3, r0
 8002a24:	1882      	adds	r2, r0, r2
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d100      	bne.n	8002a2c <memset+0xa>
 8002a2a:	4770      	bx	lr
 8002a2c:	7019      	strb	r1, [r3, #0]
 8002a2e:	3301      	adds	r3, #1
 8002a30:	e7f9      	b.n	8002a26 <memset+0x4>
	...

08002a34 <__libc_init_array>:
 8002a34:	b570      	push	{r4, r5, r6, lr}
 8002a36:	2600      	movs	r6, #0
 8002a38:	4c0c      	ldr	r4, [pc, #48]	@ (8002a6c <__libc_init_array+0x38>)
 8002a3a:	4d0d      	ldr	r5, [pc, #52]	@ (8002a70 <__libc_init_array+0x3c>)
 8002a3c:	1b64      	subs	r4, r4, r5
 8002a3e:	10a4      	asrs	r4, r4, #2
 8002a40:	42a6      	cmp	r6, r4
 8002a42:	d109      	bne.n	8002a58 <__libc_init_array+0x24>
 8002a44:	2600      	movs	r6, #0
 8002a46:	f000 f819 	bl	8002a7c <_init>
 8002a4a:	4c0a      	ldr	r4, [pc, #40]	@ (8002a74 <__libc_init_array+0x40>)
 8002a4c:	4d0a      	ldr	r5, [pc, #40]	@ (8002a78 <__libc_init_array+0x44>)
 8002a4e:	1b64      	subs	r4, r4, r5
 8002a50:	10a4      	asrs	r4, r4, #2
 8002a52:	42a6      	cmp	r6, r4
 8002a54:	d105      	bne.n	8002a62 <__libc_init_array+0x2e>
 8002a56:	bd70      	pop	{r4, r5, r6, pc}
 8002a58:	00b3      	lsls	r3, r6, #2
 8002a5a:	58eb      	ldr	r3, [r5, r3]
 8002a5c:	4798      	blx	r3
 8002a5e:	3601      	adds	r6, #1
 8002a60:	e7ee      	b.n	8002a40 <__libc_init_array+0xc>
 8002a62:	00b3      	lsls	r3, r6, #2
 8002a64:	58eb      	ldr	r3, [r5, r3]
 8002a66:	4798      	blx	r3
 8002a68:	3601      	adds	r6, #1
 8002a6a:	e7f2      	b.n	8002a52 <__libc_init_array+0x1e>
 8002a6c:	08002d60 	.word	0x08002d60
 8002a70:	08002d60 	.word	0x08002d60
 8002a74:	08002d64 	.word	0x08002d64
 8002a78:	08002d60 	.word	0x08002d60

08002a7c <_init>:
 8002a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a7e:	46c0      	nop			@ (mov r8, r8)
 8002a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a82:	bc08      	pop	{r3}
 8002a84:	469e      	mov	lr, r3
 8002a86:	4770      	bx	lr

08002a88 <_fini>:
 8002a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a8a:	46c0      	nop			@ (mov r8, r8)
 8002a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002a8e:	bc08      	pop	{r3}
 8002a90:	469e      	mov	lr, r3
 8002a92:	4770      	bx	lr
