Determining the location of the ModelSim executable...

Using: /home/hws_master/intelFPGA_lite/21.1/questa_fse/bin

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off bus_test -c bus_test --vector_source="/home/hws_master/np_con/bus_test/SYNAPSE_CLR.vwf" --testbench_file="/home/hws_master/np_con/bus_test/simulation/qsim/SYNAPSE_CLR.vwf.vht"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sun Apr  3 03:13:24 2022Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off bus_test -c bus_test --vector_source=/home/hws_master/np_con/bus_test/SYNAPSE_CLR.vwf --testbench_file=/home/hws_master/np_con/bus_test/simulation/qsim/SYNAPSE_CLR.vwf.vhtWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
napse_address[2]" in vector source file when writing test bench files
ring output pin "dbg_weight[2]" in vector source file when writing test bench files
Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="/home/hws_master/np_con/bus_test/simulation/qsim/" bus_test -c bus_test

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition    Info: Copyright (C) 2021  Intel Corporation. All rights reserved.    Info: Your use of Intel Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Intel Program License     Info: Subscription Agreement, the Intel Quartus Prime License Agreement,    Info: the Intel FPGA IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Intel and sold by Intel or its authorized distributors.  Please    Info: refer to the applicable agreement for further details, at    Info: https://fpgasoftware.intel.com/eula.    Info: Processing started: Sun Apr  3 03:13:25 2022Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=/home/hws_master/np_con/bus_test/simulation/qsim/ bus_test -c bus_testWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file bus_test.vho in folder "/home/hws_master/np_con/bus_test/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning    Info: Peak virtual memory: 717 megabytes    Info: Processing ended: Sun Apr  3 03:13:26 2022    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/home/hws_master/np_con/bus_test/simulation/qsim/bus_test.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/home/hws_master/intelFPGA_lite/21.1/questa_fse/bin/vsim -c -do bus_test.do

Reading pref.tcl
# 2021.2
# do bus_test.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 03:13:26 on Apr 03,2022
# vcom -work work bus_test.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity Synapse_Unit
# -- Compiling architecture structure of Synapse_Unit
# End time: 03:13:26 on Apr 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 03:13:26 on Apr 03,2022
# vcom -work work SYNAPSE_CLR.vwf.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Synapse_Unit_vhd_vec_tst
# -- Compiling architecture Synapse_Unit_arch of Synapse_Unit_vhd_vec_tst
# End time: 03:13:26 on Apr 03,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Synapse_Unit_vhd_vec_tst # Start time: 03:13:26 on Apr 03,2022# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Intel Starter FPGA Edition-64# //  Version 2021.2 linux_x86_64 Apr 14 2021# //# //  Copyright 1991-2021 Mentor Graphics Corporation# //  All Rights Reserved.# //# //  QuestaSim and its associated documentation contain trade# //  secrets and commercial or financial information that are the property of# //  Mentor Graphics Corporation and are privileged, confidential,# //  and exempt from disclosure under the Freedom of Information Act,# //  5 U.S.C. Section 552. Furthermore, this information# //  is prohibited from disclosure under the Trade Secrets Act,# //  18 U.S.C. Section 1905.# //
# Loading std.standard# Loading std.textio(body)# Loading ieee.std_logic_1164(body)# Loading work.synapse_unit_vhd_vec_tst(synapse_unit_arch)#1# Loading ieee.vital_timing(body)# Loading ieee.vital_primitives(body)# Loading altera.dffeas_pack# Loading altera.altera_primitives_components# Loading altera_lnsim.altera_lnsim_components# Loading cyclonev.cyclonev_atom_pack(body)# Loading cyclonev.cyclonev_components# Loading work.synapse_unit(structure)#1# Loading ieee.std_logic_arith(body)# Loading cyclonev.cyclonev_io_obuf(arch)#1# Loading cyclonev.cyclonev_io_ibuf(arch)#1# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#12# Loading altera.dffeas(vital_dffeas)#1# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#271# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#46# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#717# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#17# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#184# Loading altera.dffeas(vital_dffeas)#2# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#7# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#704# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#699# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#72# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#404# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#273# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#162# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#24# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#412# Loading altera.dffeas(vital_dffeas)#3# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#426# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#714# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#134# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#626# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#686# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#50# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#42# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#716# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#51# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#632# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#671# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#64# Loading altera.dffeas(vital_dffeas)#4# Loading altera.dffeas(vital_dffeas)#5# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#695# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#67# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#68# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#69# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#77# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#227# Loading altera.dffeas(vital_dffeas)#6# Loading altera.dffeas(vital_dffeas)#7# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#73# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#76# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#678# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#152# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#322# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#598# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#85# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#88# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#89# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#91# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#457# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#267# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#110# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#251# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#243# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#157# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#123# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#124# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#155# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#705# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#700# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#182# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#357# Loading altera.dffeas(vital_dffeas)#8# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#231# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#258# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#327# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#538# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#352# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#355# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#406# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#422# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#467# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#703# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#553# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#554# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#679# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#710# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)#718
# after#35
# End time: 03:13:28 on Apr 03,2022, Elapsed time: 0:00:02# Errors: 0, Warnings: 0
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /home/hws_master/np_con/bus_test/SYNAPSE_CLR.vwf...

Reading /home/hws_master/np_con/bus_test/simulation/qsim/bus_test.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /home/hws_master/np_con/bus_test/simulation/qsim/bus_test_20220403031328.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.