
STM32PROJECT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007c38  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000076c  08007d44  08007d44  00008d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080084b0  080084b0  0000a070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080084b0  080084b0  000094b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080084b8  080084b8  0000a070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080084b8  080084b8  000094b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080084bc  080084bc  000094bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  080084c0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002140  20000070  08008530  0000a070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200021b0  08008530  0000a1b0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000105cb  00000000  00000000  0000a099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002ee9  00000000  00000000  0001a664  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011e0  00000000  00000000  0001d550  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e1f  00000000  00000000  0001e730  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019bdd  00000000  00000000  0001f54f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001624c  00000000  00000000  0003912c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008dd95  00000000  00000000  0004f378  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dd10d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054f0  00000000  00000000  000dd150  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  000e2640  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08007d2c 	.word	0x08007d2c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08007d2c 	.word	0x08007d2c

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <__aeabi_frsub>:
 8000170:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000174:	e002      	b.n	800017c <__addsf3>
 8000176:	bf00      	nop

08000178 <__aeabi_fsub>:
 8000178:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800017c <__addsf3>:
 800017c:	0042      	lsls	r2, r0, #1
 800017e:	bf1f      	itttt	ne
 8000180:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000184:	ea92 0f03 	teqne	r2, r3
 8000188:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800018c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000190:	d06a      	beq.n	8000268 <__addsf3+0xec>
 8000192:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000196:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800019a:	bfc1      	itttt	gt
 800019c:	18d2      	addgt	r2, r2, r3
 800019e:	4041      	eorgt	r1, r0
 80001a0:	4048      	eorgt	r0, r1
 80001a2:	4041      	eorgt	r1, r0
 80001a4:	bfb8      	it	lt
 80001a6:	425b      	neglt	r3, r3
 80001a8:	2b19      	cmp	r3, #25
 80001aa:	bf88      	it	hi
 80001ac:	4770      	bxhi	lr
 80001ae:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80001b2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001b6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80001ba:	bf18      	it	ne
 80001bc:	4240      	negne	r0, r0
 80001be:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001c6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001ca:	bf18      	it	ne
 80001cc:	4249      	negne	r1, r1
 80001ce:	ea92 0f03 	teq	r2, r3
 80001d2:	d03f      	beq.n	8000254 <__addsf3+0xd8>
 80001d4:	f1a2 0201 	sub.w	r2, r2, #1
 80001d8:	fa41 fc03 	asr.w	ip, r1, r3
 80001dc:	eb10 000c 	adds.w	r0, r0, ip
 80001e0:	f1c3 0320 	rsb	r3, r3, #32
 80001e4:	fa01 f103 	lsl.w	r1, r1, r3
 80001e8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001ec:	d502      	bpl.n	80001f4 <__addsf3+0x78>
 80001ee:	4249      	negs	r1, r1
 80001f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001f4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001f8:	d313      	bcc.n	8000222 <__addsf3+0xa6>
 80001fa:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001fe:	d306      	bcc.n	800020e <__addsf3+0x92>
 8000200:	0840      	lsrs	r0, r0, #1
 8000202:	ea4f 0131 	mov.w	r1, r1, rrx
 8000206:	f102 0201 	add.w	r2, r2, #1
 800020a:	2afe      	cmp	r2, #254	@ 0xfe
 800020c:	d251      	bcs.n	80002b2 <__addsf3+0x136>
 800020e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000212:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000216:	bf08      	it	eq
 8000218:	f020 0001 	biceq.w	r0, r0, #1
 800021c:	ea40 0003 	orr.w	r0, r0, r3
 8000220:	4770      	bx	lr
 8000222:	0049      	lsls	r1, r1, #1
 8000224:	eb40 0000 	adc.w	r0, r0, r0
 8000228:	3a01      	subs	r2, #1
 800022a:	bf28      	it	cs
 800022c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000230:	d2ed      	bcs.n	800020e <__addsf3+0x92>
 8000232:	fab0 fc80 	clz	ip, r0
 8000236:	f1ac 0c08 	sub.w	ip, ip, #8
 800023a:	ebb2 020c 	subs.w	r2, r2, ip
 800023e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000242:	bfaa      	itet	ge
 8000244:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000248:	4252      	neglt	r2, r2
 800024a:	4318      	orrge	r0, r3
 800024c:	bfbc      	itt	lt
 800024e:	40d0      	lsrlt	r0, r2
 8000250:	4318      	orrlt	r0, r3
 8000252:	4770      	bx	lr
 8000254:	f092 0f00 	teq	r2, #0
 8000258:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800025c:	bf06      	itte	eq
 800025e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000262:	3201      	addeq	r2, #1
 8000264:	3b01      	subne	r3, #1
 8000266:	e7b5      	b.n	80001d4 <__addsf3+0x58>
 8000268:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800026c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000270:	bf18      	it	ne
 8000272:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000276:	d021      	beq.n	80002bc <__addsf3+0x140>
 8000278:	ea92 0f03 	teq	r2, r3
 800027c:	d004      	beq.n	8000288 <__addsf3+0x10c>
 800027e:	f092 0f00 	teq	r2, #0
 8000282:	bf08      	it	eq
 8000284:	4608      	moveq	r0, r1
 8000286:	4770      	bx	lr
 8000288:	ea90 0f01 	teq	r0, r1
 800028c:	bf1c      	itt	ne
 800028e:	2000      	movne	r0, #0
 8000290:	4770      	bxne	lr
 8000292:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000296:	d104      	bne.n	80002a2 <__addsf3+0x126>
 8000298:	0040      	lsls	r0, r0, #1
 800029a:	bf28      	it	cs
 800029c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 80002a0:	4770      	bx	lr
 80002a2:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 80002a6:	bf3c      	itt	cc
 80002a8:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 80002ac:	4770      	bxcc	lr
 80002ae:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80002b2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80002b6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002ba:	4770      	bx	lr
 80002bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80002c0:	bf16      	itet	ne
 80002c2:	4608      	movne	r0, r1
 80002c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002c8:	4601      	movne	r1, r0
 80002ca:	0242      	lsls	r2, r0, #9
 80002cc:	bf06      	itte	eq
 80002ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002d2:	ea90 0f01 	teqeq	r0, r1
 80002d6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002da:	4770      	bx	lr

080002dc <__aeabi_ui2f>:
 80002dc:	f04f 0300 	mov.w	r3, #0
 80002e0:	e004      	b.n	80002ec <__aeabi_i2f+0x8>
 80002e2:	bf00      	nop

080002e4 <__aeabi_i2f>:
 80002e4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002e8:	bf48      	it	mi
 80002ea:	4240      	negmi	r0, r0
 80002ec:	ea5f 0c00 	movs.w	ip, r0
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002f8:	4601      	mov	r1, r0
 80002fa:	f04f 0000 	mov.w	r0, #0
 80002fe:	e01c      	b.n	800033a <__aeabi_l2f+0x2a>

08000300 <__aeabi_ul2f>:
 8000300:	ea50 0201 	orrs.w	r2, r0, r1
 8000304:	bf08      	it	eq
 8000306:	4770      	bxeq	lr
 8000308:	f04f 0300 	mov.w	r3, #0
 800030c:	e00a      	b.n	8000324 <__aeabi_l2f+0x14>
 800030e:	bf00      	nop

08000310 <__aeabi_l2f>:
 8000310:	ea50 0201 	orrs.w	r2, r0, r1
 8000314:	bf08      	it	eq
 8000316:	4770      	bxeq	lr
 8000318:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800031c:	d502      	bpl.n	8000324 <__aeabi_l2f+0x14>
 800031e:	4240      	negs	r0, r0
 8000320:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000324:	ea5f 0c01 	movs.w	ip, r1
 8000328:	bf02      	ittt	eq
 800032a:	4684      	moveq	ip, r0
 800032c:	4601      	moveq	r1, r0
 800032e:	2000      	moveq	r0, #0
 8000330:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000334:	bf08      	it	eq
 8000336:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800033a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800033e:	fabc f28c 	clz	r2, ip
 8000342:	3a08      	subs	r2, #8
 8000344:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000348:	db10      	blt.n	800036c <__aeabi_l2f+0x5c>
 800034a:	fa01 fc02 	lsl.w	ip, r1, r2
 800034e:	4463      	add	r3, ip
 8000350:	fa00 fc02 	lsl.w	ip, r0, r2
 8000354:	f1c2 0220 	rsb	r2, r2, #32
 8000358:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800035c:	fa20 f202 	lsr.w	r2, r0, r2
 8000360:	eb43 0002 	adc.w	r0, r3, r2
 8000364:	bf08      	it	eq
 8000366:	f020 0001 	biceq.w	r0, r0, #1
 800036a:	4770      	bx	lr
 800036c:	f102 0220 	add.w	r2, r2, #32
 8000370:	fa01 fc02 	lsl.w	ip, r1, r2
 8000374:	f1c2 0220 	rsb	r2, r2, #32
 8000378:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800037c:	fa21 f202 	lsr.w	r2, r1, r2
 8000380:	eb43 0002 	adc.w	r0, r3, r2
 8000384:	bf08      	it	eq
 8000386:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800038a:	4770      	bx	lr

0800038c <__aeabi_fmul>:
 800038c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000390:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000394:	bf1e      	ittt	ne
 8000396:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800039a:	ea92 0f0c 	teqne	r2, ip
 800039e:	ea93 0f0c 	teqne	r3, ip
 80003a2:	d06f      	beq.n	8000484 <__aeabi_fmul+0xf8>
 80003a4:	441a      	add	r2, r3
 80003a6:	ea80 0c01 	eor.w	ip, r0, r1
 80003aa:	0240      	lsls	r0, r0, #9
 80003ac:	bf18      	it	ne
 80003ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80003b2:	d01e      	beq.n	80003f2 <__aeabi_fmul+0x66>
 80003b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80003b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80003bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80003c0:	fba0 3101 	umull	r3, r1, r0, r1
 80003c4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003c8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003cc:	bf3e      	ittt	cc
 80003ce:	0049      	lslcc	r1, r1, #1
 80003d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003d4:	005b      	lslcc	r3, r3, #1
 80003d6:	ea40 0001 	orr.w	r0, r0, r1
 80003da:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003de:	2afd      	cmp	r2, #253	@ 0xfd
 80003e0:	d81d      	bhi.n	800041e <__aeabi_fmul+0x92>
 80003e2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003ea:	bf08      	it	eq
 80003ec:	f020 0001 	biceq.w	r0, r0, #1
 80003f0:	4770      	bx	lr
 80003f2:	f090 0f00 	teq	r0, #0
 80003f6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003fa:	bf08      	it	eq
 80003fc:	0249      	lsleq	r1, r1, #9
 80003fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000402:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000406:	3a7f      	subs	r2, #127	@ 0x7f
 8000408:	bfc2      	ittt	gt
 800040a:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800040e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000412:	4770      	bxgt	lr
 8000414:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000418:	f04f 0300 	mov.w	r3, #0
 800041c:	3a01      	subs	r2, #1
 800041e:	dc5d      	bgt.n	80004dc <__aeabi_fmul+0x150>
 8000420:	f112 0f19 	cmn.w	r2, #25
 8000424:	bfdc      	itt	le
 8000426:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800042a:	4770      	bxle	lr
 800042c:	f1c2 0200 	rsb	r2, r2, #0
 8000430:	0041      	lsls	r1, r0, #1
 8000432:	fa21 f102 	lsr.w	r1, r1, r2
 8000436:	f1c2 0220 	rsb	r2, r2, #32
 800043a:	fa00 fc02 	lsl.w	ip, r0, r2
 800043e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000442:	f140 0000 	adc.w	r0, r0, #0
 8000446:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800044a:	bf08      	it	eq
 800044c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000450:	4770      	bx	lr
 8000452:	f092 0f00 	teq	r2, #0
 8000456:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800045a:	bf02      	ittt	eq
 800045c:	0040      	lsleq	r0, r0, #1
 800045e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000462:	3a01      	subeq	r2, #1
 8000464:	d0f9      	beq.n	800045a <__aeabi_fmul+0xce>
 8000466:	ea40 000c 	orr.w	r0, r0, ip
 800046a:	f093 0f00 	teq	r3, #0
 800046e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000472:	bf02      	ittt	eq
 8000474:	0049      	lsleq	r1, r1, #1
 8000476:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800047a:	3b01      	subeq	r3, #1
 800047c:	d0f9      	beq.n	8000472 <__aeabi_fmul+0xe6>
 800047e:	ea41 010c 	orr.w	r1, r1, ip
 8000482:	e78f      	b.n	80003a4 <__aeabi_fmul+0x18>
 8000484:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000488:	ea92 0f0c 	teq	r2, ip
 800048c:	bf18      	it	ne
 800048e:	ea93 0f0c 	teqne	r3, ip
 8000492:	d00a      	beq.n	80004aa <__aeabi_fmul+0x11e>
 8000494:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000498:	bf18      	it	ne
 800049a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800049e:	d1d8      	bne.n	8000452 <__aeabi_fmul+0xc6>
 80004a0:	ea80 0001 	eor.w	r0, r0, r1
 80004a4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004a8:	4770      	bx	lr
 80004aa:	f090 0f00 	teq	r0, #0
 80004ae:	bf17      	itett	ne
 80004b0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80004b4:	4608      	moveq	r0, r1
 80004b6:	f091 0f00 	teqne	r1, #0
 80004ba:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80004be:	d014      	beq.n	80004ea <__aeabi_fmul+0x15e>
 80004c0:	ea92 0f0c 	teq	r2, ip
 80004c4:	d101      	bne.n	80004ca <__aeabi_fmul+0x13e>
 80004c6:	0242      	lsls	r2, r0, #9
 80004c8:	d10f      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004ca:	ea93 0f0c 	teq	r3, ip
 80004ce:	d103      	bne.n	80004d8 <__aeabi_fmul+0x14c>
 80004d0:	024b      	lsls	r3, r1, #9
 80004d2:	bf18      	it	ne
 80004d4:	4608      	movne	r0, r1
 80004d6:	d108      	bne.n	80004ea <__aeabi_fmul+0x15e>
 80004d8:	ea80 0001 	eor.w	r0, r0, r1
 80004dc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004e0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004e4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004e8:	4770      	bx	lr
 80004ea:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ee:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004f2:	4770      	bx	lr

080004f4 <__aeabi_fdiv>:
 80004f4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004fc:	bf1e      	ittt	ne
 80004fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000502:	ea92 0f0c 	teqne	r2, ip
 8000506:	ea93 0f0c 	teqne	r3, ip
 800050a:	d069      	beq.n	80005e0 <__aeabi_fdiv+0xec>
 800050c:	eba2 0203 	sub.w	r2, r2, r3
 8000510:	ea80 0c01 	eor.w	ip, r0, r1
 8000514:	0249      	lsls	r1, r1, #9
 8000516:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800051a:	d037      	beq.n	800058c <__aeabi_fdiv+0x98>
 800051c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000520:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000524:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000528:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800052c:	428b      	cmp	r3, r1
 800052e:	bf38      	it	cc
 8000530:	005b      	lslcc	r3, r3, #1
 8000532:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000536:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 800053a:	428b      	cmp	r3, r1
 800053c:	bf24      	itt	cs
 800053e:	1a5b      	subcs	r3, r3, r1
 8000540:	ea40 000c 	orrcs.w	r0, r0, ip
 8000544:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000548:	bf24      	itt	cs
 800054a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800054e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000552:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000556:	bf24      	itt	cs
 8000558:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800055c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000560:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000564:	bf24      	itt	cs
 8000566:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800056a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800056e:	011b      	lsls	r3, r3, #4
 8000570:	bf18      	it	ne
 8000572:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000576:	d1e0      	bne.n	800053a <__aeabi_fdiv+0x46>
 8000578:	2afd      	cmp	r2, #253	@ 0xfd
 800057a:	f63f af50 	bhi.w	800041e <__aeabi_fmul+0x92>
 800057e:	428b      	cmp	r3, r1
 8000580:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000584:	bf08      	it	eq
 8000586:	f020 0001 	biceq.w	r0, r0, #1
 800058a:	4770      	bx	lr
 800058c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000590:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000594:	327f      	adds	r2, #127	@ 0x7f
 8000596:	bfc2      	ittt	gt
 8000598:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 800059c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80005a0:	4770      	bxgt	lr
 80005a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80005a6:	f04f 0300 	mov.w	r3, #0
 80005aa:	3a01      	subs	r2, #1
 80005ac:	e737      	b.n	800041e <__aeabi_fmul+0x92>
 80005ae:	f092 0f00 	teq	r2, #0
 80005b2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 80005b6:	bf02      	ittt	eq
 80005b8:	0040      	lsleq	r0, r0, #1
 80005ba:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 80005be:	3a01      	subeq	r2, #1
 80005c0:	d0f9      	beq.n	80005b6 <__aeabi_fdiv+0xc2>
 80005c2:	ea40 000c 	orr.w	r0, r0, ip
 80005c6:	f093 0f00 	teq	r3, #0
 80005ca:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005ce:	bf02      	ittt	eq
 80005d0:	0049      	lsleq	r1, r1, #1
 80005d2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005d6:	3b01      	subeq	r3, #1
 80005d8:	d0f9      	beq.n	80005ce <__aeabi_fdiv+0xda>
 80005da:	ea41 010c 	orr.w	r1, r1, ip
 80005de:	e795      	b.n	800050c <__aeabi_fdiv+0x18>
 80005e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005e4:	ea92 0f0c 	teq	r2, ip
 80005e8:	d108      	bne.n	80005fc <__aeabi_fdiv+0x108>
 80005ea:	0242      	lsls	r2, r0, #9
 80005ec:	f47f af7d 	bne.w	80004ea <__aeabi_fmul+0x15e>
 80005f0:	ea93 0f0c 	teq	r3, ip
 80005f4:	f47f af70 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 80005f8:	4608      	mov	r0, r1
 80005fa:	e776      	b.n	80004ea <__aeabi_fmul+0x15e>
 80005fc:	ea93 0f0c 	teq	r3, ip
 8000600:	d104      	bne.n	800060c <__aeabi_fdiv+0x118>
 8000602:	024b      	lsls	r3, r1, #9
 8000604:	f43f af4c 	beq.w	80004a0 <__aeabi_fmul+0x114>
 8000608:	4608      	mov	r0, r1
 800060a:	e76e      	b.n	80004ea <__aeabi_fmul+0x15e>
 800060c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000610:	bf18      	it	ne
 8000612:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000616:	d1ca      	bne.n	80005ae <__aeabi_fdiv+0xba>
 8000618:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800061c:	f47f af5c 	bne.w	80004d8 <__aeabi_fmul+0x14c>
 8000620:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000624:	f47f af3c 	bne.w	80004a0 <__aeabi_fmul+0x114>
 8000628:	e75f      	b.n	80004ea <__aeabi_fmul+0x15e>
 800062a:	bf00      	nop

0800062c <__gesf2>:
 800062c:	f04f 3cff 	mov.w	ip, #4294967295
 8000630:	e006      	b.n	8000640 <__cmpsf2+0x4>
 8000632:	bf00      	nop

08000634 <__lesf2>:
 8000634:	f04f 0c01 	mov.w	ip, #1
 8000638:	e002      	b.n	8000640 <__cmpsf2+0x4>
 800063a:	bf00      	nop

0800063c <__cmpsf2>:
 800063c:	f04f 0c01 	mov.w	ip, #1
 8000640:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000644:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000648:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800064c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000650:	bf18      	it	ne
 8000652:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000656:	d011      	beq.n	800067c <__cmpsf2+0x40>
 8000658:	b001      	add	sp, #4
 800065a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800065e:	bf18      	it	ne
 8000660:	ea90 0f01 	teqne	r0, r1
 8000664:	bf58      	it	pl
 8000666:	ebb2 0003 	subspl.w	r0, r2, r3
 800066a:	bf88      	it	hi
 800066c:	17c8      	asrhi	r0, r1, #31
 800066e:	bf38      	it	cc
 8000670:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000674:	bf18      	it	ne
 8000676:	f040 0001 	orrne.w	r0, r0, #1
 800067a:	4770      	bx	lr
 800067c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000680:	d102      	bne.n	8000688 <__cmpsf2+0x4c>
 8000682:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000686:	d105      	bne.n	8000694 <__cmpsf2+0x58>
 8000688:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800068c:	d1e4      	bne.n	8000658 <__cmpsf2+0x1c>
 800068e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000692:	d0e1      	beq.n	8000658 <__cmpsf2+0x1c>
 8000694:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000698:	4770      	bx	lr
 800069a:	bf00      	nop

0800069c <__aeabi_cfrcmple>:
 800069c:	4684      	mov	ip, r0
 800069e:	4608      	mov	r0, r1
 80006a0:	4661      	mov	r1, ip
 80006a2:	e7ff      	b.n	80006a4 <__aeabi_cfcmpeq>

080006a4 <__aeabi_cfcmpeq>:
 80006a4:	b50f      	push	{r0, r1, r2, r3, lr}
 80006a6:	f7ff ffc9 	bl	800063c <__cmpsf2>
 80006aa:	2800      	cmp	r0, #0
 80006ac:	bf48      	it	mi
 80006ae:	f110 0f00 	cmnmi.w	r0, #0
 80006b2:	bd0f      	pop	{r0, r1, r2, r3, pc}

080006b4 <__aeabi_fcmpeq>:
 80006b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006b8:	f7ff fff4 	bl	80006a4 <__aeabi_cfcmpeq>
 80006bc:	bf0c      	ite	eq
 80006be:	2001      	moveq	r0, #1
 80006c0:	2000      	movne	r0, #0
 80006c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006c6:	bf00      	nop

080006c8 <__aeabi_fcmplt>:
 80006c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006cc:	f7ff ffea 	bl	80006a4 <__aeabi_cfcmpeq>
 80006d0:	bf34      	ite	cc
 80006d2:	2001      	movcc	r0, #1
 80006d4:	2000      	movcs	r0, #0
 80006d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006da:	bf00      	nop

080006dc <__aeabi_fcmple>:
 80006dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e0:	f7ff ffe0 	bl	80006a4 <__aeabi_cfcmpeq>
 80006e4:	bf94      	ite	ls
 80006e6:	2001      	movls	r0, #1
 80006e8:	2000      	movhi	r0, #0
 80006ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ee:	bf00      	nop

080006f0 <__aeabi_fcmpge>:
 80006f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f4:	f7ff ffd2 	bl	800069c <__aeabi_cfrcmple>
 80006f8:	bf94      	ite	ls
 80006fa:	2001      	movls	r0, #1
 80006fc:	2000      	movhi	r0, #0
 80006fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000702:	bf00      	nop

08000704 <__aeabi_fcmpgt>:
 8000704:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000708:	f7ff ffc8 	bl	800069c <__aeabi_cfrcmple>
 800070c:	bf34      	ite	cc
 800070e:	2001      	movcc	r0, #1
 8000710:	2000      	movcs	r0, #0
 8000712:	f85d fb08 	ldr.w	pc, [sp], #8
 8000716:	bf00      	nop

08000718 <__aeabi_fcmpun>:
 8000718:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800071c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000720:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000724:	d102      	bne.n	800072c <__aeabi_fcmpun+0x14>
 8000726:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800072a:	d108      	bne.n	800073e <__aeabi_fcmpun+0x26>
 800072c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000730:	d102      	bne.n	8000738 <__aeabi_fcmpun+0x20>
 8000732:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000736:	d102      	bne.n	800073e <__aeabi_fcmpun+0x26>
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	4770      	bx	lr
 800073e:	f04f 0001 	mov.w	r0, #1
 8000742:	4770      	bx	lr

08000744 <__aeabi_f2iz>:
 8000744:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000748:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800074c:	d30f      	bcc.n	800076e <__aeabi_f2iz+0x2a>
 800074e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000752:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000756:	d90d      	bls.n	8000774 <__aeabi_f2iz+0x30>
 8000758:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800075c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000760:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000764:	fa23 f002 	lsr.w	r0, r3, r2
 8000768:	bf18      	it	ne
 800076a:	4240      	negne	r0, r0
 800076c:	4770      	bx	lr
 800076e:	f04f 0000 	mov.w	r0, #0
 8000772:	4770      	bx	lr
 8000774:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000778:	d101      	bne.n	800077e <__aeabi_f2iz+0x3a>
 800077a:	0242      	lsls	r2, r0, #9
 800077c:	d105      	bne.n	800078a <__aeabi_f2iz+0x46>
 800077e:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000782:	bf08      	it	eq
 8000784:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000788:	4770      	bx	lr
 800078a:	f04f 0000 	mov.w	r0, #0
 800078e:	4770      	bx	lr

08000790 <__aeabi_f2uiz>:
 8000790:	0042      	lsls	r2, r0, #1
 8000792:	d20e      	bcs.n	80007b2 <__aeabi_f2uiz+0x22>
 8000794:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000798:	d30b      	bcc.n	80007b2 <__aeabi_f2uiz+0x22>
 800079a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800079e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80007a2:	d409      	bmi.n	80007b8 <__aeabi_f2uiz+0x28>
 80007a4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80007a8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80007ac:	fa23 f002 	lsr.w	r0, r3, r2
 80007b0:	4770      	bx	lr
 80007b2:	f04f 0000 	mov.w	r0, #0
 80007b6:	4770      	bx	lr
 80007b8:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 80007bc:	d101      	bne.n	80007c2 <__aeabi_f2uiz+0x32>
 80007be:	0242      	lsls	r2, r0, #9
 80007c0:	d102      	bne.n	80007c8 <__aeabi_f2uiz+0x38>
 80007c2:	f04f 30ff 	mov.w	r0, #4294967295
 80007c6:	4770      	bx	lr
 80007c8:	f04f 0000 	mov.w	r0, #0
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop

080007d0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b082      	sub	sp, #8
 80007d4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80007d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000808 <MX_DMA_Init+0x38>)
 80007d8:	695b      	ldr	r3, [r3, #20]
 80007da:	4a0b      	ldr	r2, [pc, #44]	@ (8000808 <MX_DMA_Init+0x38>)
 80007dc:	f043 0301 	orr.w	r3, r3, #1
 80007e0:	6153      	str	r3, [r2, #20]
 80007e2:	4b09      	ldr	r3, [pc, #36]	@ (8000808 <MX_DMA_Init+0x38>)
 80007e4:	695b      	ldr	r3, [r3, #20]
 80007e6:	f003 0301 	and.w	r3, r3, #1
 80007ea:	607b      	str	r3, [r7, #4]
 80007ec:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80007ee:	2200      	movs	r2, #0
 80007f0:	2100      	movs	r1, #0
 80007f2:	2010      	movs	r0, #16
 80007f4:	f003 f855 	bl	80038a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80007f8:	2010      	movs	r0, #16
 80007fa:	f003 f86e 	bl	80038da <HAL_NVIC_EnableIRQ>

}
 80007fe:	bf00      	nop
 8000800:	3708      	adds	r7, #8
 8000802:	46bd      	mov	sp, r7
 8000804:	bd80      	pop	{r7, pc}
 8000806:	bf00      	nop
 8000808:	40021000 	.word	0x40021000

0800080c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b088      	sub	sp, #32
 8000810:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000812:	f107 0310 	add.w	r3, r7, #16
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	605a      	str	r2, [r3, #4]
 800081c:	609a      	str	r2, [r3, #8]
 800081e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000820:	4b24      	ldr	r3, [pc, #144]	@ (80008b4 <MX_GPIO_Init+0xa8>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	4a23      	ldr	r2, [pc, #140]	@ (80008b4 <MX_GPIO_Init+0xa8>)
 8000826:	f043 0310 	orr.w	r3, r3, #16
 800082a:	6193      	str	r3, [r2, #24]
 800082c:	4b21      	ldr	r3, [pc, #132]	@ (80008b4 <MX_GPIO_Init+0xa8>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	f003 0310 	and.w	r3, r3, #16
 8000834:	60fb      	str	r3, [r7, #12]
 8000836:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000838:	4b1e      	ldr	r3, [pc, #120]	@ (80008b4 <MX_GPIO_Init+0xa8>)
 800083a:	699b      	ldr	r3, [r3, #24]
 800083c:	4a1d      	ldr	r2, [pc, #116]	@ (80008b4 <MX_GPIO_Init+0xa8>)
 800083e:	f043 0320 	orr.w	r3, r3, #32
 8000842:	6193      	str	r3, [r2, #24]
 8000844:	4b1b      	ldr	r3, [pc, #108]	@ (80008b4 <MX_GPIO_Init+0xa8>)
 8000846:	699b      	ldr	r3, [r3, #24]
 8000848:	f003 0320 	and.w	r3, r3, #32
 800084c:	60bb      	str	r3, [r7, #8]
 800084e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000850:	4b18      	ldr	r3, [pc, #96]	@ (80008b4 <MX_GPIO_Init+0xa8>)
 8000852:	699b      	ldr	r3, [r3, #24]
 8000854:	4a17      	ldr	r2, [pc, #92]	@ (80008b4 <MX_GPIO_Init+0xa8>)
 8000856:	f043 0308 	orr.w	r3, r3, #8
 800085a:	6193      	str	r3, [r2, #24]
 800085c:	4b15      	ldr	r3, [pc, #84]	@ (80008b4 <MX_GPIO_Init+0xa8>)
 800085e:	699b      	ldr	r3, [r3, #24]
 8000860:	f003 0308 	and.w	r3, r3, #8
 8000864:	607b      	str	r3, [r7, #4]
 8000866:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000868:	4b12      	ldr	r3, [pc, #72]	@ (80008b4 <MX_GPIO_Init+0xa8>)
 800086a:	699b      	ldr	r3, [r3, #24]
 800086c:	4a11      	ldr	r2, [pc, #68]	@ (80008b4 <MX_GPIO_Init+0xa8>)
 800086e:	f043 0304 	orr.w	r3, r3, #4
 8000872:	6193      	str	r3, [r2, #24]
 8000874:	4b0f      	ldr	r3, [pc, #60]	@ (80008b4 <MX_GPIO_Init+0xa8>)
 8000876:	699b      	ldr	r3, [r3, #24]
 8000878:	f003 0304 	and.w	r3, r3, #4
 800087c:	603b      	str	r3, [r7, #0]
 800087e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000880:	2200      	movs	r2, #0
 8000882:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000886:	480c      	ldr	r0, [pc, #48]	@ (80008b8 <MX_GPIO_Init+0xac>)
 8000888:	f003 fb26 	bl	8003ed8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 800088c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000890:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000892:	2301      	movs	r3, #1
 8000894:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	2300      	movs	r3, #0
 8000898:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800089a:	2302      	movs	r3, #2
 800089c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800089e:	f107 0310 	add.w	r3, r7, #16
 80008a2:	4619      	mov	r1, r3
 80008a4:	4804      	ldr	r0, [pc, #16]	@ (80008b8 <MX_GPIO_Init+0xac>)
 80008a6:	f003 f993 	bl	8003bd0 <HAL_GPIO_Init>

}
 80008aa:	bf00      	nop
 80008ac:	3720      	adds	r7, #32
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	40021000 	.word	0x40021000
 80008b8:	40011000 	.word	0x40011000

080008bc <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c2;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008c0:	4b12      	ldr	r3, [pc, #72]	@ (800090c <MX_I2C1_Init+0x50>)
 80008c2:	4a13      	ldr	r2, [pc, #76]	@ (8000910 <MX_I2C1_Init+0x54>)
 80008c4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80008c6:	4b11      	ldr	r3, [pc, #68]	@ (800090c <MX_I2C1_Init+0x50>)
 80008c8:	4a12      	ldr	r2, [pc, #72]	@ (8000914 <MX_I2C1_Init+0x58>)
 80008ca:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008cc:	4b0f      	ldr	r3, [pc, #60]	@ (800090c <MX_I2C1_Init+0x50>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008d2:	4b0e      	ldr	r3, [pc, #56]	@ (800090c <MX_I2C1_Init+0x50>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80008d8:	4b0c      	ldr	r3, [pc, #48]	@ (800090c <MX_I2C1_Init+0x50>)
 80008da:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80008de:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80008e0:	4b0a      	ldr	r3, [pc, #40]	@ (800090c <MX_I2C1_Init+0x50>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80008e6:	4b09      	ldr	r3, [pc, #36]	@ (800090c <MX_I2C1_Init+0x50>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80008ec:	4b07      	ldr	r3, [pc, #28]	@ (800090c <MX_I2C1_Init+0x50>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80008f2:	4b06      	ldr	r3, [pc, #24]	@ (800090c <MX_I2C1_Init+0x50>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80008f8:	4804      	ldr	r0, [pc, #16]	@ (800090c <MX_I2C1_Init+0x50>)
 80008fa:	f003 fb05 	bl	8003f08 <HAL_I2C_Init>
 80008fe:	4603      	mov	r3, r0
 8000900:	2b00      	cmp	r3, #0
 8000902:	d001      	beq.n	8000908 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000904:	f000 f95b 	bl	8000bbe <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000908:	bf00      	nop
 800090a:	bd80      	pop	{r7, pc}
 800090c:	2000008c 	.word	0x2000008c
 8000910:	40005400 	.word	0x40005400
 8000914:	00061a80 	.word	0x00061a80

08000918 <MX_I2C2_Init>:
/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 800091c:	4b12      	ldr	r3, [pc, #72]	@ (8000968 <MX_I2C2_Init+0x50>)
 800091e:	4a13      	ldr	r2, [pc, #76]	@ (800096c <MX_I2C2_Init+0x54>)
 8000920:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8000922:	4b11      	ldr	r3, [pc, #68]	@ (8000968 <MX_I2C2_Init+0x50>)
 8000924:	4a12      	ldr	r2, [pc, #72]	@ (8000970 <MX_I2C2_Init+0x58>)
 8000926:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000928:	4b0f      	ldr	r3, [pc, #60]	@ (8000968 <MX_I2C2_Init+0x50>)
 800092a:	2200      	movs	r2, #0
 800092c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800092e:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <MX_I2C2_Init+0x50>)
 8000930:	2200      	movs	r2, #0
 8000932:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000934:	4b0c      	ldr	r3, [pc, #48]	@ (8000968 <MX_I2C2_Init+0x50>)
 8000936:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800093a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800093c:	4b0a      	ldr	r3, [pc, #40]	@ (8000968 <MX_I2C2_Init+0x50>)
 800093e:	2200      	movs	r2, #0
 8000940:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8000942:	4b09      	ldr	r3, [pc, #36]	@ (8000968 <MX_I2C2_Init+0x50>)
 8000944:	2200      	movs	r2, #0
 8000946:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000948:	4b07      	ldr	r3, [pc, #28]	@ (8000968 <MX_I2C2_Init+0x50>)
 800094a:	2200      	movs	r2, #0
 800094c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800094e:	4b06      	ldr	r3, [pc, #24]	@ (8000968 <MX_I2C2_Init+0x50>)
 8000950:	2200      	movs	r2, #0
 8000952:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000954:	4804      	ldr	r0, [pc, #16]	@ (8000968 <MX_I2C2_Init+0x50>)
 8000956:	f003 fad7 	bl	8003f08 <HAL_I2C_Init>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8000960:	f000 f92d 	bl	8000bbe <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000964:	bf00      	nop
 8000966:	bd80      	pop	{r7, pc}
 8000968:	200000e0 	.word	0x200000e0
 800096c:	40005800 	.word	0x40005800
 8000970:	00061a80 	.word	0x00061a80

08000974 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000974:	b580      	push	{r7, lr}
 8000976:	b08a      	sub	sp, #40	@ 0x28
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800097c:	f107 0318 	add.w	r3, r7, #24
 8000980:	2200      	movs	r2, #0
 8000982:	601a      	str	r2, [r3, #0]
 8000984:	605a      	str	r2, [r3, #4]
 8000986:	609a      	str	r2, [r3, #8]
 8000988:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4a3e      	ldr	r2, [pc, #248]	@ (8000a88 <HAL_I2C_MspInit+0x114>)
 8000990:	4293      	cmp	r3, r2
 8000992:	d14b      	bne.n	8000a2c <HAL_I2C_MspInit+0xb8>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000994:	4b3d      	ldr	r3, [pc, #244]	@ (8000a8c <HAL_I2C_MspInit+0x118>)
 8000996:	699b      	ldr	r3, [r3, #24]
 8000998:	4a3c      	ldr	r2, [pc, #240]	@ (8000a8c <HAL_I2C_MspInit+0x118>)
 800099a:	f043 0308 	orr.w	r3, r3, #8
 800099e:	6193      	str	r3, [r2, #24]
 80009a0:	4b3a      	ldr	r3, [pc, #232]	@ (8000a8c <HAL_I2C_MspInit+0x118>)
 80009a2:	699b      	ldr	r3, [r3, #24]
 80009a4:	f003 0308 	and.w	r3, r3, #8
 80009a8:	617b      	str	r3, [r7, #20]
 80009aa:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = OLED_SCL_Pin|OLED_SDA_Pin;
 80009ac:	23c0      	movs	r3, #192	@ 0xc0
 80009ae:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80009b0:	2312      	movs	r3, #18
 80009b2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80009b4:	2303      	movs	r3, #3
 80009b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009b8:	f107 0318 	add.w	r3, r7, #24
 80009bc:	4619      	mov	r1, r3
 80009be:	4834      	ldr	r0, [pc, #208]	@ (8000a90 <HAL_I2C_MspInit+0x11c>)
 80009c0:	f003 f906 	bl	8003bd0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009c4:	4b31      	ldr	r3, [pc, #196]	@ (8000a8c <HAL_I2C_MspInit+0x118>)
 80009c6:	69db      	ldr	r3, [r3, #28]
 80009c8:	4a30      	ldr	r2, [pc, #192]	@ (8000a8c <HAL_I2C_MspInit+0x118>)
 80009ca:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80009ce:	61d3      	str	r3, [r2, #28]
 80009d0:	4b2e      	ldr	r3, [pc, #184]	@ (8000a8c <HAL_I2C_MspInit+0x118>)
 80009d2:	69db      	ldr	r3, [r3, #28]
 80009d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009d8:	613b      	str	r3, [r7, #16]
 80009da:	693b      	ldr	r3, [r7, #16]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 80009dc:	4b2d      	ldr	r3, [pc, #180]	@ (8000a94 <HAL_I2C_MspInit+0x120>)
 80009de:	4a2e      	ldr	r2, [pc, #184]	@ (8000a98 <HAL_I2C_MspInit+0x124>)
 80009e0:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80009e2:	4b2c      	ldr	r3, [pc, #176]	@ (8000a94 <HAL_I2C_MspInit+0x120>)
 80009e4:	2210      	movs	r2, #16
 80009e6:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80009e8:	4b2a      	ldr	r3, [pc, #168]	@ (8000a94 <HAL_I2C_MspInit+0x120>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80009ee:	4b29      	ldr	r3, [pc, #164]	@ (8000a94 <HAL_I2C_MspInit+0x120>)
 80009f0:	2280      	movs	r2, #128	@ 0x80
 80009f2:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80009f4:	4b27      	ldr	r3, [pc, #156]	@ (8000a94 <HAL_I2C_MspInit+0x120>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80009fa:	4b26      	ldr	r3, [pc, #152]	@ (8000a94 <HAL_I2C_MspInit+0x120>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8000a00:	4b24      	ldr	r3, [pc, #144]	@ (8000a94 <HAL_I2C_MspInit+0x120>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8000a06:	4b23      	ldr	r3, [pc, #140]	@ (8000a94 <HAL_I2C_MspInit+0x120>)
 8000a08:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000a0c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8000a0e:	4821      	ldr	r0, [pc, #132]	@ (8000a94 <HAL_I2C_MspInit+0x120>)
 8000a10:	f002 ff7e 	bl	8003910 <HAL_DMA_Init>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <HAL_I2C_MspInit+0xaa>
    {
      Error_Handler();
 8000a1a:	f000 f8d0 	bl	8000bbe <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	4a1c      	ldr	r2, [pc, #112]	@ (8000a94 <HAL_I2C_MspInit+0x120>)
 8000a22:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a24:	4a1b      	ldr	r2, [pc, #108]	@ (8000a94 <HAL_I2C_MspInit+0x120>)
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	6253      	str	r3, [r2, #36]	@ 0x24
    __HAL_RCC_I2C2_CLK_ENABLE();
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000a2a:	e029      	b.n	8000a80 <HAL_I2C_MspInit+0x10c>
  else if(i2cHandle->Instance==I2C2)
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	4a1a      	ldr	r2, [pc, #104]	@ (8000a9c <HAL_I2C_MspInit+0x128>)
 8000a32:	4293      	cmp	r3, r2
 8000a34:	d124      	bne.n	8000a80 <HAL_I2C_MspInit+0x10c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a36:	4b15      	ldr	r3, [pc, #84]	@ (8000a8c <HAL_I2C_MspInit+0x118>)
 8000a38:	699b      	ldr	r3, [r3, #24]
 8000a3a:	4a14      	ldr	r2, [pc, #80]	@ (8000a8c <HAL_I2C_MspInit+0x118>)
 8000a3c:	f043 0308 	orr.w	r3, r3, #8
 8000a40:	6193      	str	r3, [r2, #24]
 8000a42:	4b12      	ldr	r3, [pc, #72]	@ (8000a8c <HAL_I2C_MspInit+0x118>)
 8000a44:	699b      	ldr	r3, [r3, #24]
 8000a46:	f003 0308 	and.w	r3, r3, #8
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GYRO_SCL_Pin|GYRO_SDA_Pin;
 8000a4e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000a52:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a54:	2312      	movs	r3, #18
 8000a56:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a58:	2303      	movs	r3, #3
 8000a5a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5c:	f107 0318 	add.w	r3, r7, #24
 8000a60:	4619      	mov	r1, r3
 8000a62:	480b      	ldr	r0, [pc, #44]	@ (8000a90 <HAL_I2C_MspInit+0x11c>)
 8000a64:	f003 f8b4 	bl	8003bd0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000a68:	4b08      	ldr	r3, [pc, #32]	@ (8000a8c <HAL_I2C_MspInit+0x118>)
 8000a6a:	69db      	ldr	r3, [r3, #28]
 8000a6c:	4a07      	ldr	r2, [pc, #28]	@ (8000a8c <HAL_I2C_MspInit+0x118>)
 8000a6e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000a72:	61d3      	str	r3, [r2, #28]
 8000a74:	4b05      	ldr	r3, [pc, #20]	@ (8000a8c <HAL_I2C_MspInit+0x118>)
 8000a76:	69db      	ldr	r3, [r3, #28]
 8000a78:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000a7c:	60bb      	str	r3, [r7, #8]
 8000a7e:	68bb      	ldr	r3, [r7, #8]
}
 8000a80:	bf00      	nop
 8000a82:	3728      	adds	r7, #40	@ 0x28
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	40005400 	.word	0x40005400
 8000a8c:	40021000 	.word	0x40021000
 8000a90:	40010c00 	.word	0x40010c00
 8000a94:	20000134 	.word	0x20000134
 8000a98:	4002006c 	.word	0x4002006c
 8000a9c:	40005800 	.word	0x40005800

08000aa0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000aa4:	f002 fda0 	bl	80035e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000aa8:	f000 f844 	bl	8000b34 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000aac:	f7ff feae 	bl	800080c <MX_GPIO_Init>
  MX_DMA_Init();
 8000ab0:	f7ff fe8e 	bl	80007d0 <MX_DMA_Init>
  MX_I2C1_Init();
 8000ab4:	f7ff ff02 	bl	80008bc <MX_I2C1_Init>
  MX_TIM1_Init();
 8000ab8:	f002 fbd6 	bl	8003268 <MX_TIM1_Init>
  MX_I2C2_Init();
 8000abc:	f7ff ff2c 	bl	8000918 <MX_I2C2_Init>
  MX_TIM3_Init();
 8000ac0:	f002 fc74 	bl	80033ac <MX_TIM3_Init>
  MX_SPI2_Init();
 8000ac4:	f002 faaa 	bl	800301c <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  OLED_Init(); // 初始化OLED
 8000ac8:	f000 fa60 	bl	8000f8c <OLED_Init>
  OLED_InitBuffer(); // 初始化双缓冲
 8000acc:	f000 f87e 	bl	8000bcc <OLED_InitBuffer>
  OLED_ClearBuffer(); // 清空缓冲区
 8000ad0:	f000 f8b0 	bl	8000c34 <OLED_ClearBuffer>
  
  // 运行性能基准测试，持续3秒
  // OLED_RunBenchmark(3000);
  // HAL_Delay(3000); // 显示结果3秒
  
  OLED_EnableDiffMode(1);  // 启用差分更新
 8000ad4:	2001      	movs	r0, #1
 8000ad6:	f001 f88d 	bl	8001bf4 <OLED_EnableDiffMode>
  OLED_EnableFastUpdate(1); // 启用快速更新
 8000ada:	2001      	movs	r0, #1
 8000adc:	f001 f8a8 	bl	8001c30 <OLED_EnableFastUpdate>

  
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2); // 启动PWM
 8000ae0:	2104      	movs	r1, #4
 8000ae2:	4810      	ldr	r0, [pc, #64]	@ (8000b24 <main+0x84>)
 8000ae4:	f004 fbd4 	bl	8005290 <HAL_TIM_PWM_Start>

  OLED_InitAnimationManager(&g_AnimationManager); // 初始化动画管理器
 8000ae8:	480f      	ldr	r0, [pc, #60]	@ (8000b28 <main+0x88>)
 8000aea:	f002 f87d 	bl	8002be8 <OLED_InitAnimationManager>
  OLED_InitAnimationManager(&Menu_AnimationManager); // 初始化菜单动画管理器
 8000aee:	480f      	ldr	r0, [pc, #60]	@ (8000b2c <main+0x8c>)
 8000af0:	f002 f87a 	bl	8002be8 <OLED_InitAnimationManager>
  OLED_InitAnimationManager(&Cursor_AnimationManager); // 初始化光标动画管理器
 8000af4:	480e      	ldr	r0, [pc, #56]	@ (8000b30 <main+0x90>)
 8000af6:	f002 f877 	bl	8002be8 <OLED_InitAnimationManager>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {    
    #pragma region OLED_UI_SETTINGS // UI设置
    OLED_ClearBuffer();
 8000afa:	f000 f89b 	bl	8000c34 <OLED_ClearBuffer>
    System_UI_Loop(); // UI循环
 8000afe:	f000 fd73 	bl	80015e8 <System_UI_Loop>

    OLED_UpdateAnimationManager(&g_AnimationManager); // 更新动画管理器
 8000b02:	4809      	ldr	r0, [pc, #36]	@ (8000b28 <main+0x88>)
 8000b04:	f002 f922 	bl	8002d4c <OLED_UpdateAnimationManager>
    OLED_UpdateAnimationManager(&Menu_AnimationManager); // 更新菜单动画管理器
 8000b08:	4808      	ldr	r0, [pc, #32]	@ (8000b2c <main+0x8c>)
 8000b0a:	f002 f91f 	bl	8002d4c <OLED_UpdateAnimationManager>
    OLED_UpdateAnimationManager(&Cursor_AnimationManager); // 更新光标动画管理器
 8000b0e:	4808      	ldr	r0, [pc, #32]	@ (8000b30 <main+0x90>)
 8000b10:	f002 f91c 	bl	8002d4c <OLED_UpdateAnimationManager>
    OLED_OptimizedDisplayFPS(80, 56); // 显示帧率
 8000b14:	2138      	movs	r1, #56	@ 0x38
 8000b16:	2050      	movs	r0, #80	@ 0x50
 8000b18:	f001 f934 	bl	8001d84 <OLED_OptimizedDisplayFPS>
    OLED_SmartUpdate(); // 智能更新显示
 8000b1c:	f001 f898 	bl	8001c50 <OLED_SmartUpdate>
    OLED_ClearBuffer();
 8000b20:	bf00      	nop
 8000b22:	e7ea      	b.n	8000afa <main+0x5a>
 8000b24:	20001fd4 	.word	0x20001fd4
 8000b28:	20001984 	.word	0x20001984
 8000b2c:	20000d9c 	.word	0x20000d9c
 8000b30:	20001390 	.word	0x20001390

08000b34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b090      	sub	sp, #64	@ 0x40
 8000b38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b3a:	f107 0318 	add.w	r3, r7, #24
 8000b3e:	2228      	movs	r2, #40	@ 0x28
 8000b40:	2100      	movs	r1, #0
 8000b42:	4618      	mov	r0, r3
 8000b44:	f005 f9f4 	bl	8005f30 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b48:	1d3b      	adds	r3, r7, #4
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	609a      	str	r2, [r3, #8]
 8000b52:	60da      	str	r2, [r3, #12]
 8000b54:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b56:	2301      	movs	r3, #1
 8000b58:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b5a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b5e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8000b60:	2300      	movs	r3, #0
 8000b62:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b64:	2301      	movs	r3, #1
 8000b66:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b68:	2302      	movs	r3, #2
 8000b6a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b6c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000b70:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000b72:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b78:	f107 0318 	add.w	r3, r7, #24
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	f003 fe5f 	bl	8004840 <HAL_RCC_OscConfig>
 8000b82:	4603      	mov	r3, r0
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000b88:	f000 f819 	bl	8000bbe <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b8c:	230f      	movs	r3, #15
 8000b8e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b90:	2302      	movs	r3, #2
 8000b92:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b94:	2300      	movs	r3, #0
 8000b96:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000b98:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b9c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000ba2:	1d3b      	adds	r3, r7, #4
 8000ba4:	2102      	movs	r1, #2
 8000ba6:	4618      	mov	r0, r3
 8000ba8:	f004 f8cc 	bl	8004d44 <HAL_RCC_ClockConfig>
 8000bac:	4603      	mov	r3, r0
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d001      	beq.n	8000bb6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000bb2:	f000 f804 	bl	8000bbe <Error_Handler>
  }
}
 8000bb6:	bf00      	nop
 8000bb8:	3740      	adds	r7, #64	@ 0x40
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	bd80      	pop	{r7, pc}

08000bbe <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bc2:	b672      	cpsid	i
}
 8000bc4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bc6:	bf00      	nop
 8000bc8:	e7fd      	b.n	8000bc6 <Error_Handler+0x8>
	...

08000bcc <OLED_InitBuffer>:
        0x22, 0x00, 0x07  // 页地址范围: 0-7
};

// 初始化缓冲区
void OLED_InitBuffer(void)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
    // 清空缓冲区
    memset(OLED_BackBuffer, 0, sizeof(OLED_BackBuffer));
 8000bd2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000bd6:	2100      	movs	r1, #0
 8000bd8:	4811      	ldr	r0, [pc, #68]	@ (8000c20 <OLED_InitBuffer+0x54>)
 8000bda:	f005 f9a9 	bl	8005f30 <memset>
    memset(OLED_FrontBuffer, 0, sizeof(OLED_FrontBuffer));
 8000bde:	f240 4201 	movw	r2, #1025	@ 0x401
 8000be2:	2100      	movs	r1, #0
 8000be4:	480f      	ldr	r0, [pc, #60]	@ (8000c24 <OLED_InitBuffer+0x58>)
 8000be6:	f005 f9a3 	bl	8005f30 <memset>

    // 初始化第一个字节为数据控制字节
    OLED_FrontBuffer[0] = 0x40; // 数据控制字节：Co=0, D/C#=1 (数据)
 8000bea:	4b0e      	ldr	r3, [pc, #56]	@ (8000c24 <OLED_InitBuffer+0x58>)
 8000bec:	2240      	movs	r2, #64	@ 0x40
 8000bee:	701a      	strb	r2, [r3, #0]

    // 初始化状态变量
    oled_update_flag = OLED_READY;
 8000bf0:	4b0d      	ldr	r3, [pc, #52]	@ (8000c28 <OLED_InitBuffer+0x5c>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	701a      	strb	r2, [r3, #0]
    oled_dma_busy = OLED_READY;
 8000bf6:	4b0d      	ldr	r3, [pc, #52]	@ (8000c2c <OLED_InitBuffer+0x60>)
 8000bf8:	2200      	movs	r2, #0
 8000bfa:	701a      	strb	r2, [r3, #0]

    // 将所有页面标记为脏（需要更新）
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	71fb      	strb	r3, [r7, #7]
 8000c00:	e006      	b.n	8000c10 <OLED_InitBuffer+0x44>
    {
        oled_dirty_pages[i] = 1;
 8000c02:	79fb      	ldrb	r3, [r7, #7]
 8000c04:	4a0a      	ldr	r2, [pc, #40]	@ (8000c30 <OLED_InitBuffer+0x64>)
 8000c06:	2101      	movs	r1, #1
 8000c08:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8000c0a:	79fb      	ldrb	r3, [r7, #7]
 8000c0c:	3301      	adds	r3, #1
 8000c0e:	71fb      	strb	r3, [r7, #7]
 8000c10:	79fb      	ldrb	r3, [r7, #7]
 8000c12:	2b07      	cmp	r3, #7
 8000c14:	d9f5      	bls.n	8000c02 <OLED_InitBuffer+0x36>
    }
}
 8000c16:	bf00      	nop
 8000c18:	bf00      	nop
 8000c1a:	3708      	adds	r7, #8
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20000188 	.word	0x20000188
 8000c24:	20000588 	.word	0x20000588
 8000c28:	2000017c 	.word	0x2000017c
 8000c2c:	2000017d 	.word	0x2000017d
 8000c30:	20000180 	.word	0x20000180

08000c34 <OLED_ClearBuffer>:

// 清空缓冲区
void OLED_ClearBuffer(void)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b082      	sub	sp, #8
 8000c38:	af00      	add	r7, sp, #0
    // 重置缓冲区为全0 (全黑)
    memset(OLED_BackBuffer, 0, sizeof(OLED_BackBuffer));
 8000c3a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000c3e:	2100      	movs	r1, #0
 8000c40:	480a      	ldr	r0, [pc, #40]	@ (8000c6c <OLED_ClearBuffer+0x38>)
 8000c42:	f005 f975 	bl	8005f30 <memset>

    // 将所有页面标记为脏（需要更新）
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8000c46:	2300      	movs	r3, #0
 8000c48:	71fb      	strb	r3, [r7, #7]
 8000c4a:	e006      	b.n	8000c5a <OLED_ClearBuffer+0x26>
    {
        oled_dirty_pages[i] = 1;
 8000c4c:	79fb      	ldrb	r3, [r7, #7]
 8000c4e:	4a08      	ldr	r2, [pc, #32]	@ (8000c70 <OLED_ClearBuffer+0x3c>)
 8000c50:	2101      	movs	r1, #1
 8000c52:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8000c54:	79fb      	ldrb	r3, [r7, #7]
 8000c56:	3301      	adds	r3, #1
 8000c58:	71fb      	strb	r3, [r7, #7]
 8000c5a:	79fb      	ldrb	r3, [r7, #7]
 8000c5c:	2b07      	cmp	r3, #7
 8000c5e:	d9f5      	bls.n	8000c4c <OLED_ClearBuffer+0x18>
    }
}
 8000c60:	bf00      	nop
 8000c62:	bf00      	nop
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	20000188 	.word	0x20000188
 8000c70:	20000180 	.word	0x20000180

08000c74 <OLED_IsBusy>:

uint8_t OLED_IsBusy(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
    // 如果标记为忙，检查是否已经过了足够时间
    if (oled_update_flag)
 8000c7a:	4b11      	ldr	r3, [pc, #68]	@ (8000cc0 <OLED_IsBusy+0x4c>)
 8000c7c:	781b      	ldrb	r3, [r3, #0]
 8000c7e:	b2db      	uxtb	r3, r3
 8000c80:	2b00      	cmp	r3, #0
 8000c82:	d00b      	beq.n	8000c9c <OLED_IsBusy+0x28>
    {
        // SSD1315/SSD1306 典型帧率约为60Hz，每帧约16.7ms
        // 可以根据需要调整刷新率，减小此值可以提高帧率
        uint32_t current_time = HAL_GetTick();
 8000c84:	f002 fd08 	bl	8003698 <HAL_GetTick>
 8000c88:	6078      	str	r0, [r7, #4]
        if (current_time - oled_last_update_time >= 3) // 减少到3ms
 8000c8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000cc4 <OLED_IsBusy+0x50>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	687a      	ldr	r2, [r7, #4]
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	2b02      	cmp	r3, #2
 8000c94:	d902      	bls.n	8000c9c <OLED_IsBusy+0x28>
        {
            oled_update_flag = OLED_READY; // 已经过了足够时间，不再忙
 8000c96:	4b0a      	ldr	r3, [pc, #40]	@ (8000cc0 <OLED_IsBusy+0x4c>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	701a      	strb	r2, [r3, #0]
        }
    }

    // 如果DMA传输正在进行，也视为忙
    return (oled_update_flag || oled_dma_busy);
 8000c9c:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <OLED_IsBusy+0x4c>)
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	b2db      	uxtb	r3, r3
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d104      	bne.n	8000cb0 <OLED_IsBusy+0x3c>
 8000ca6:	4b08      	ldr	r3, [pc, #32]	@ (8000cc8 <OLED_IsBusy+0x54>)
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <OLED_IsBusy+0x40>
 8000cb0:	2301      	movs	r3, #1
 8000cb2:	e000      	b.n	8000cb6 <OLED_IsBusy+0x42>
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	b2db      	uxtb	r3, r3
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	2000017c 	.word	0x2000017c
 8000cc4:	20000178 	.word	0x20000178
 8000cc8:	2000017d 	.word	0x2000017d

08000ccc <OLED_UpdateDisplayVSync>:

void OLED_UpdateDisplayVSync(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b084      	sub	sp, #16
 8000cd0:	af02      	add	r7, sp, #8
    // 等待上一次更新完成
    while (OLED_IsBusy())
 8000cd2:	bf00      	nop
 8000cd4:	f7ff ffce 	bl	8000c74 <OLED_IsBusy>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d1fa      	bne.n	8000cd4 <OLED_UpdateDisplayVSync+0x8>
    {
        // 可以加入短暂延时或者让出CPU，但通常不会停留很久
    }

    oled_update_flag = OLED_BUSY;
 8000cde:	4b1f      	ldr	r3, [pc, #124]	@ (8000d5c <OLED_UpdateDisplayVSync+0x90>)
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	701a      	strb	r2, [r3, #0]
    oled_last_update_time = HAL_GetTick();
 8000ce4:	f002 fcd8 	bl	8003698 <HAL_GetTick>
 8000ce8:	4603      	mov	r3, r0
 8000cea:	4a1d      	ldr	r2, [pc, #116]	@ (8000d60 <OLED_UpdateDisplayVSync+0x94>)
 8000cec:	6013      	str	r3, [r2, #0]

    OLED_FrontBuffer[0] = 0x40;                                             // 数据控制字节：Co=0, D/C#=1 (数据)
 8000cee:	4b1d      	ldr	r3, [pc, #116]	@ (8000d64 <OLED_UpdateDisplayVSync+0x98>)
 8000cf0:	2240      	movs	r2, #64	@ 0x40
 8000cf2:	701a      	strb	r2, [r3, #0]
    memcpy(OLED_FrontBuffer + 1, OLED_BackBuffer, OLED_WIDTH * OLED_PAGES); // 复制当前缓冲区到前缓冲区
 8000cf4:	4a1c      	ldr	r2, [pc, #112]	@ (8000d68 <OLED_UpdateDisplayVSync+0x9c>)
 8000cf6:	4b1d      	ldr	r3, [pc, #116]	@ (8000d6c <OLED_UpdateDisplayVSync+0xa0>)
 8000cf8:	4610      	mov	r0, r2
 8000cfa:	4619      	mov	r1, r3
 8000cfc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000d00:	461a      	mov	r2, r3
 8000d02:	f005 f95d 	bl	8005fc0 <memcpy>

    // 一次性发送所有命令
    for (uint8_t i = 0; i < sizeof(cmds); i++)
 8000d06:	2300      	movs	r3, #0
 8000d08:	71fb      	strb	r3, [r7, #7]
 8000d0a:	e008      	b.n	8000d1e <OLED_UpdateDisplayVSync+0x52>
    {
        OLED_SendCommand(cmds[i]);
 8000d0c:	79fb      	ldrb	r3, [r7, #7]
 8000d0e:	4a18      	ldr	r2, [pc, #96]	@ (8000d70 <OLED_UpdateDisplayVSync+0xa4>)
 8000d10:	5cd3      	ldrb	r3, [r2, r3]
 8000d12:	4618      	mov	r0, r3
 8000d14:	f000 f920 	bl	8000f58 <OLED_SendCommand>
    for (uint8_t i = 0; i < sizeof(cmds); i++)
 8000d18:	79fb      	ldrb	r3, [r7, #7]
 8000d1a:	3301      	adds	r3, #1
 8000d1c:	71fb      	strb	r3, [r7, #7]
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	2b07      	cmp	r3, #7
 8000d22:	d9f3      	bls.n	8000d0c <OLED_UpdateDisplayVSync+0x40>
    }


    HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDR << 1, OLED_FrontBuffer, OLED_WIDTH * OLED_PAGES + 1, HAL_MAX_DELAY);
 8000d24:	f04f 33ff 	mov.w	r3, #4294967295
 8000d28:	9300      	str	r3, [sp, #0]
 8000d2a:	f240 4301 	movw	r3, #1025	@ 0x401
 8000d2e:	4a0d      	ldr	r2, [pc, #52]	@ (8000d64 <OLED_UpdateDisplayVSync+0x98>)
 8000d30:	2178      	movs	r1, #120	@ 0x78
 8000d32:	4810      	ldr	r0, [pc, #64]	@ (8000d74 <OLED_UpdateDisplayVSync+0xa8>)
 8000d34:	f003 fa2c 	bl	8004190 <HAL_I2C_Master_Transmit>

    // 重置所有脏页标记
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8000d38:	2300      	movs	r3, #0
 8000d3a:	71bb      	strb	r3, [r7, #6]
 8000d3c:	e006      	b.n	8000d4c <OLED_UpdateDisplayVSync+0x80>
    {
        oled_dirty_pages[i] = 0;
 8000d3e:	79bb      	ldrb	r3, [r7, #6]
 8000d40:	4a0d      	ldr	r2, [pc, #52]	@ (8000d78 <OLED_UpdateDisplayVSync+0xac>)
 8000d42:	2100      	movs	r1, #0
 8000d44:	54d1      	strb	r1, [r2, r3]
    for (uint8_t i = 0; i < OLED_PAGES; i++)
 8000d46:	79bb      	ldrb	r3, [r7, #6]
 8000d48:	3301      	adds	r3, #1
 8000d4a:	71bb      	strb	r3, [r7, #6]
 8000d4c:	79bb      	ldrb	r3, [r7, #6]
 8000d4e:	2b07      	cmp	r3, #7
 8000d50:	d9f5      	bls.n	8000d3e <OLED_UpdateDisplayVSync+0x72>
    }
}
 8000d52:	bf00      	nop
 8000d54:	bf00      	nop
 8000d56:	3708      	adds	r7, #8
 8000d58:	46bd      	mov	sp, r7
 8000d5a:	bd80      	pop	{r7, pc}
 8000d5c:	2000017c 	.word	0x2000017c
 8000d60:	20000178 	.word	0x20000178
 8000d64:	20000588 	.word	0x20000588
 8000d68:	20000589 	.word	0x20000589
 8000d6c:	20000188 	.word	0x20000188
 8000d70:	08008058 	.word	0x08008058
 8000d74:	2000008c 	.word	0x2000008c
 8000d78:	20000180 	.word	0x20000180

08000d7c <OLED_UpdateDisplayPartial>:
    }
}

// 局部更新显示函数
void OLED_UpdateDisplayPartial(uint8_t startPage, uint8_t endPage)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b086      	sub	sp, #24
 8000d80:	af02      	add	r7, sp, #8
 8000d82:	4603      	mov	r3, r0
 8000d84:	460a      	mov	r2, r1
 8000d86:	71fb      	strb	r3, [r7, #7]
 8000d88:	4613      	mov	r3, r2
 8000d8a:	71bb      	strb	r3, [r7, #6]
    // 边界检查
    if (startPage >= OLED_PAGES || endPage >= OLED_PAGES || startPage > endPage)
 8000d8c:	79fb      	ldrb	r3, [r7, #7]
 8000d8e:	2b07      	cmp	r3, #7
 8000d90:	d85c      	bhi.n	8000e4c <OLED_UpdateDisplayPartial+0xd0>
 8000d92:	79bb      	ldrb	r3, [r7, #6]
 8000d94:	2b07      	cmp	r3, #7
 8000d96:	d859      	bhi.n	8000e4c <OLED_UpdateDisplayPartial+0xd0>
 8000d98:	79fa      	ldrb	r2, [r7, #7]
 8000d9a:	79bb      	ldrb	r3, [r7, #6]
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	d855      	bhi.n	8000e4c <OLED_UpdateDisplayPartial+0xd0>
        return;

    // 等待上一次更新完成
    while (OLED_IsBusy())
 8000da0:	bf00      	nop
 8000da2:	f7ff ff67 	bl	8000c74 <OLED_IsBusy>
 8000da6:	4603      	mov	r3, r0
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d1fa      	bne.n	8000da2 <OLED_UpdateDisplayPartial+0x26>
    {
        // 可以加入短暂延时或者让出CPU
    }

    oled_update_flag = OLED_BUSY;
 8000dac:	4b29      	ldr	r3, [pc, #164]	@ (8000e54 <OLED_UpdateDisplayPartial+0xd8>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	701a      	strb	r2, [r3, #0]
    oled_last_update_time = HAL_GetTick();
 8000db2:	f002 fc71 	bl	8003698 <HAL_GetTick>
 8000db6:	4603      	mov	r3, r0
 8000db8:	4a27      	ldr	r2, [pc, #156]	@ (8000e58 <OLED_UpdateDisplayPartial+0xdc>)
 8000dba:	6013      	str	r3, [r2, #0]

    // 设置页地址范围
    OLED_SendCommand(0x22);      // 页地址设置命令
 8000dbc:	2022      	movs	r0, #34	@ 0x22
 8000dbe:	f000 f8cb 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(startPage); // 起始页
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	4618      	mov	r0, r3
 8000dc6:	f000 f8c7 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(endPage);   // 结束页
 8000dca:	79bb      	ldrb	r3, [r7, #6]
 8000dcc:	4618      	mov	r0, r3
 8000dce:	f000 f8c3 	bl	8000f58 <OLED_SendCommand>

    // 设置列地址范围（总是更新整行）
    OLED_SendCommand(0x21); // 列地址设置命令
 8000dd2:	2021      	movs	r0, #33	@ 0x21
 8000dd4:	f000 f8c0 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x00); // 起始列
 8000dd8:	2000      	movs	r0, #0
 8000dda:	f000 f8bd 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x7F); // 结束列 (127)
 8000dde:	207f      	movs	r0, #127	@ 0x7f
 8000de0:	f000 f8ba 	bl	8000f58 <OLED_SendCommand>

    // 计算需要传输的数据长度
    uint16_t dataLen = OLED_WIDTH * (endPage - startPage + 1);
 8000de4:	79ba      	ldrb	r2, [r7, #6]
 8000de6:	79fb      	ldrb	r3, [r7, #7]
 8000de8:	1ad3      	subs	r3, r2, r3
 8000dea:	3301      	adds	r3, #1
 8000dec:	b29b      	uxth	r3, r3
 8000dee:	01db      	lsls	r3, r3, #7
 8000df0:	81bb      	strh	r3, [r7, #12]

    // 前缓冲区的第一个字节设为数据控制字节
    OLED_FrontBuffer[0] = 0x40; // 数据控制字节：Co=0, D/C#=1 (数据)
 8000df2:	4b1a      	ldr	r3, [pc, #104]	@ (8000e5c <OLED_UpdateDisplayPartial+0xe0>)
 8000df4:	2240      	movs	r2, #64	@ 0x40
 8000df6:	701a      	strb	r2, [r3, #0]

    // 只复制需要更新的页
    for (uint8_t page = startPage; page <= endPage; page++)
 8000df8:	79fb      	ldrb	r3, [r7, #7]
 8000dfa:	73fb      	strb	r3, [r7, #15]
 8000dfc:	e016      	b.n	8000e2c <OLED_UpdateDisplayPartial+0xb0>
    {
        memcpy(
            OLED_FrontBuffer + 1 + (page - startPage) * OLED_WIDTH,
 8000dfe:	7bfa      	ldrb	r2, [r7, #15]
 8000e00:	79fb      	ldrb	r3, [r7, #7]
 8000e02:	1ad3      	subs	r3, r2, r3
 8000e04:	01db      	lsls	r3, r3, #7
 8000e06:	3301      	adds	r3, #1
        memcpy(
 8000e08:	4a14      	ldr	r2, [pc, #80]	@ (8000e5c <OLED_UpdateDisplayPartial+0xe0>)
 8000e0a:	1898      	adds	r0, r3, r2
            OLED_BackBuffer + page * OLED_WIDTH,
 8000e0c:	7bfb      	ldrb	r3, [r7, #15]
 8000e0e:	01db      	lsls	r3, r3, #7
 8000e10:	461a      	mov	r2, r3
        memcpy(
 8000e12:	4b13      	ldr	r3, [pc, #76]	@ (8000e60 <OLED_UpdateDisplayPartial+0xe4>)
 8000e14:	4413      	add	r3, r2
 8000e16:	2280      	movs	r2, #128	@ 0x80
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f005 f8d1 	bl	8005fc0 <memcpy>
            OLED_WIDTH);
        oled_dirty_pages[page] = 0; // 重置脏页标记
 8000e1e:	7bfb      	ldrb	r3, [r7, #15]
 8000e20:	4a10      	ldr	r2, [pc, #64]	@ (8000e64 <OLED_UpdateDisplayPartial+0xe8>)
 8000e22:	2100      	movs	r1, #0
 8000e24:	54d1      	strb	r1, [r2, r3]
    for (uint8_t page = startPage; page <= endPage; page++)
 8000e26:	7bfb      	ldrb	r3, [r7, #15]
 8000e28:	3301      	adds	r3, #1
 8000e2a:	73fb      	strb	r3, [r7, #15]
 8000e2c:	7bfa      	ldrb	r2, [r7, #15]
 8000e2e:	79bb      	ldrb	r3, [r7, #6]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	d9e4      	bls.n	8000dfe <OLED_UpdateDisplayPartial+0x82>
    }

    // 发送数据
    HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDR << 1, OLED_FrontBuffer, dataLen + 1, HAL_MAX_DELAY);
 8000e34:	89bb      	ldrh	r3, [r7, #12]
 8000e36:	3301      	adds	r3, #1
 8000e38:	b29b      	uxth	r3, r3
 8000e3a:	f04f 32ff 	mov.w	r2, #4294967295
 8000e3e:	9200      	str	r2, [sp, #0]
 8000e40:	4a06      	ldr	r2, [pc, #24]	@ (8000e5c <OLED_UpdateDisplayPartial+0xe0>)
 8000e42:	2178      	movs	r1, #120	@ 0x78
 8000e44:	4808      	ldr	r0, [pc, #32]	@ (8000e68 <OLED_UpdateDisplayPartial+0xec>)
 8000e46:	f003 f9a3 	bl	8004190 <HAL_I2C_Master_Transmit>
 8000e4a:	e000      	b.n	8000e4e <OLED_UpdateDisplayPartial+0xd2>
        return;
 8000e4c:	bf00      	nop
}
 8000e4e:	3710      	adds	r7, #16
 8000e50:	46bd      	mov	sp, r7
 8000e52:	bd80      	pop	{r7, pc}
 8000e54:	2000017c 	.word	0x2000017c
 8000e58:	20000178 	.word	0x20000178
 8000e5c:	20000588 	.word	0x20000588
 8000e60:	20000188 	.word	0x20000188
 8000e64:	20000180 	.word	0x20000180
 8000e68:	2000008c 	.word	0x2000008c

08000e6c <OLED_WritePixel>:

void OLED_WritePixel(int16_t x, int16_t y, uint8_t color)
{
 8000e6c:	b480      	push	{r7}
 8000e6e:	b085      	sub	sp, #20
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	4603      	mov	r3, r0
 8000e74:	80fb      	strh	r3, [r7, #6]
 8000e76:	460b      	mov	r3, r1
 8000e78:	80bb      	strh	r3, [r7, #4]
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	70fb      	strb	r3, [r7, #3]
    // 边界检查
    if (x >= OLED_WIDTH || x < 0 || y >= OLED_HEIGHT || y < 0)
 8000e7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e82:	2b7f      	cmp	r3, #127	@ 0x7f
 8000e84:	dc5e      	bgt.n	8000f44 <OLED_WritePixel+0xd8>
 8000e86:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	db5a      	blt.n	8000f44 <OLED_WritePixel+0xd8>
 8000e8e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e92:	2b3f      	cmp	r3, #63	@ 0x3f
 8000e94:	dc56      	bgt.n	8000f44 <OLED_WritePixel+0xd8>
 8000e96:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	db52      	blt.n	8000f44 <OLED_WritePixel+0xd8>
        return;

    // 计算像素所在的字节位置
    uint16_t byte_index = x + (y / 8) * OLED_WIDTH;
 8000e9e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	da00      	bge.n	8000ea8 <OLED_WritePixel+0x3c>
 8000ea6:	3307      	adds	r3, #7
 8000ea8:	10db      	asrs	r3, r3, #3
 8000eaa:	b21b      	sxth	r3, r3
 8000eac:	b29b      	uxth	r3, r3
 8000eae:	01db      	lsls	r3, r3, #7
 8000eb0:	b29a      	uxth	r2, r3
 8000eb2:	88fb      	ldrh	r3, [r7, #6]
 8000eb4:	4413      	add	r3, r2
 8000eb6:	81fb      	strh	r3, [r7, #14]
    uint8_t bit_position = y % 8;
 8000eb8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000ebc:	425a      	negs	r2, r3
 8000ebe:	f003 0307 	and.w	r3, r3, #7
 8000ec2:	f002 0207 	and.w	r2, r2, #7
 8000ec6:	bf58      	it	pl
 8000ec8:	4253      	negpl	r3, r2
 8000eca:	b21b      	sxth	r3, r3
 8000ecc:	737b      	strb	r3, [r7, #13]
    uint8_t page = y / 8; // 计算所在页
 8000ece:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	da00      	bge.n	8000ed8 <OLED_WritePixel+0x6c>
 8000ed6:	3307      	adds	r3, #7
 8000ed8:	10db      	asrs	r3, r3, #3
 8000eda:	b21b      	sxth	r3, r3
 8000edc:	733b      	strb	r3, [r7, #12]

    // 记录当前像素值
    uint8_t old_value = OLED_BackBuffer[byte_index];
 8000ede:	89fb      	ldrh	r3, [r7, #14]
 8000ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8000f50 <OLED_WritePixel+0xe4>)
 8000ee2:	5cd3      	ldrb	r3, [r2, r3]
 8000ee4:	72fb      	strb	r3, [r7, #11]

    if (color) // 如果需要点亮像素
 8000ee6:	78fb      	ldrb	r3, [r7, #3]
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d00f      	beq.n	8000f0c <OLED_WritePixel+0xa0>
        OLED_BackBuffer[byte_index] |= (1 << bit_position);
 8000eec:	89fb      	ldrh	r3, [r7, #14]
 8000eee:	4a18      	ldr	r2, [pc, #96]	@ (8000f50 <OLED_WritePixel+0xe4>)
 8000ef0:	5cd3      	ldrb	r3, [r2, r3]
 8000ef2:	b25a      	sxtb	r2, r3
 8000ef4:	7b7b      	ldrb	r3, [r7, #13]
 8000ef6:	2101      	movs	r1, #1
 8000ef8:	fa01 f303 	lsl.w	r3, r1, r3
 8000efc:	b25b      	sxtb	r3, r3
 8000efe:	4313      	orrs	r3, r2
 8000f00:	b25a      	sxtb	r2, r3
 8000f02:	89fb      	ldrh	r3, [r7, #14]
 8000f04:	b2d1      	uxtb	r1, r2
 8000f06:	4a12      	ldr	r2, [pc, #72]	@ (8000f50 <OLED_WritePixel+0xe4>)
 8000f08:	54d1      	strb	r1, [r2, r3]
 8000f0a:	e010      	b.n	8000f2e <OLED_WritePixel+0xc2>
    else // 如果需要熄灭像素
        OLED_BackBuffer[byte_index] &= ~(1 << bit_position);
 8000f0c:	89fb      	ldrh	r3, [r7, #14]
 8000f0e:	4a10      	ldr	r2, [pc, #64]	@ (8000f50 <OLED_WritePixel+0xe4>)
 8000f10:	5cd3      	ldrb	r3, [r2, r3]
 8000f12:	b25a      	sxtb	r2, r3
 8000f14:	7b7b      	ldrb	r3, [r7, #13]
 8000f16:	2101      	movs	r1, #1
 8000f18:	fa01 f303 	lsl.w	r3, r1, r3
 8000f1c:	b25b      	sxtb	r3, r3
 8000f1e:	43db      	mvns	r3, r3
 8000f20:	b25b      	sxtb	r3, r3
 8000f22:	4013      	ands	r3, r2
 8000f24:	b25a      	sxtb	r2, r3
 8000f26:	89fb      	ldrh	r3, [r7, #14]
 8000f28:	b2d1      	uxtb	r1, r2
 8000f2a:	4a09      	ldr	r2, [pc, #36]	@ (8000f50 <OLED_WritePixel+0xe4>)
 8000f2c:	54d1      	strb	r1, [r2, r3]

    // 如果像素值发生变化，标记该页为脏
    if (old_value != OLED_BackBuffer[byte_index])
 8000f2e:	89fb      	ldrh	r3, [r7, #14]
 8000f30:	4a07      	ldr	r2, [pc, #28]	@ (8000f50 <OLED_WritePixel+0xe4>)
 8000f32:	5cd3      	ldrb	r3, [r2, r3]
 8000f34:	7afa      	ldrb	r2, [r7, #11]
 8000f36:	429a      	cmp	r2, r3
 8000f38:	d005      	beq.n	8000f46 <OLED_WritePixel+0xda>
    {
        oled_dirty_pages[page] = 1;
 8000f3a:	7b3b      	ldrb	r3, [r7, #12]
 8000f3c:	4a05      	ldr	r2, [pc, #20]	@ (8000f54 <OLED_WritePixel+0xe8>)
 8000f3e:	2101      	movs	r1, #1
 8000f40:	54d1      	strb	r1, [r2, r3]
 8000f42:	e000      	b.n	8000f46 <OLED_WritePixel+0xda>
        return;
 8000f44:	bf00      	nop
    }
}
 8000f46:	3714      	adds	r7, #20
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bc80      	pop	{r7}
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	20000188 	.word	0x20000188
 8000f54:	20000180 	.word	0x20000180

08000f58 <OLED_SendCommand>:

void OLED_SendCommand(uint8_t command)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af02      	add	r7, sp, #8
 8000f5e:	4603      	mov	r3, r0
 8000f60:	71fb      	strb	r3, [r7, #7]
    uint8_t data[2];
    data[0] = 0x00; // Co = 0, D/C# = 0
 8000f62:	2300      	movs	r3, #0
 8000f64:	733b      	strb	r3, [r7, #12]
    data[1] = command;
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	737b      	strb	r3, [r7, #13]
    HAL_I2C_Master_Transmit(&hi2c1, OLED_ADDR << 1, data, 2, HAL_MAX_DELAY);
 8000f6a:	f107 020c 	add.w	r2, r7, #12
 8000f6e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f72:	9300      	str	r3, [sp, #0]
 8000f74:	2302      	movs	r3, #2
 8000f76:	2178      	movs	r1, #120	@ 0x78
 8000f78:	4803      	ldr	r0, [pc, #12]	@ (8000f88 <OLED_SendCommand+0x30>)
 8000f7a:	f003 f909 	bl	8004190 <HAL_I2C_Master_Transmit>
}
 8000f7e:	bf00      	nop
 8000f80:	3710      	adds	r7, #16
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	2000008c 	.word	0x2000008c

08000f8c <OLED_Init>:
    OLED_UpdateDisplayVSync();
}

// 更新OLED初始化函数来使用双缓冲
void OLED_Init()
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
    HAL_Delay(100); // 等待OLED上电稳定
 8000f90:	2064      	movs	r0, #100	@ 0x64
 8000f92:	f002 fb8b 	bl	80036ac <HAL_Delay>

    // 初始化命令序列
    OLED_SendCommand(0xAE); // 关闭显示
 8000f96:	20ae      	movs	r0, #174	@ 0xae
 8000f98:	f7ff ffde 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0xD5); // 设置显示时钟分频比/振荡器频率
 8000f9c:	20d5      	movs	r0, #213	@ 0xd5
 8000f9e:	f7ff ffdb 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x80); // 推荐值
 8000fa2:	2080      	movs	r0, #128	@ 0x80
 8000fa4:	f7ff ffd8 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0xA8); // 设置多路复用比
 8000fa8:	20a8      	movs	r0, #168	@ 0xa8
 8000faa:	f7ff ffd5 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x3F); // 默认 0x3F (1/64 duty)
 8000fae:	203f      	movs	r0, #63	@ 0x3f
 8000fb0:	f7ff ffd2 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0xD3); // 设置显示偏移
 8000fb4:	20d3      	movs	r0, #211	@ 0xd3
 8000fb6:	f7ff ffcf 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x00); // 无偏移
 8000fba:	2000      	movs	r0, #0
 8000fbc:	f7ff ffcc 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x40); // 设置显示开始行 (0x40-0x7F)
 8000fc0:	2040      	movs	r0, #64	@ 0x40
 8000fc2:	f7ff ffc9 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x8D); // 电荷泵设置
 8000fc6:	208d      	movs	r0, #141	@ 0x8d
 8000fc8:	f7ff ffc6 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x14); // 启用电荷泵
 8000fcc:	2014      	movs	r0, #20
 8000fce:	f7ff ffc3 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x20); // 设置内存寻址模式
 8000fd2:	2020      	movs	r0, #32
 8000fd4:	f7ff ffc0 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x00); // 水平寻址模式
 8000fd8:	2000      	movs	r0, #0
 8000fda:	f7ff ffbd 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0xA1); // 段重映射，列地址127映射到SEG0
 8000fde:	20a1      	movs	r0, #161	@ 0xa1
 8000fe0:	f7ff ffba 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0xC8); // COM输出扫描方向，从COM[N-1]到COM0
 8000fe4:	20c8      	movs	r0, #200	@ 0xc8
 8000fe6:	f7ff ffb7 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0xDA); // COM硬件配置
 8000fea:	20da      	movs	r0, #218	@ 0xda
 8000fec:	f7ff ffb4 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x12); // 交替COM配置，使能COM左/右重映射
 8000ff0:	2012      	movs	r0, #18
 8000ff2:	f7ff ffb1 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x81); // 设置对比度控制
 8000ff6:	2081      	movs	r0, #129	@ 0x81
 8000ff8:	f7ff ffae 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0xCF); // 对比度值(0-255)
 8000ffc:	20cf      	movs	r0, #207	@ 0xcf
 8000ffe:	f7ff ffab 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0xD9); // 设置预充电周期
 8001002:	20d9      	movs	r0, #217	@ 0xd9
 8001004:	f7ff ffa8 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0xF1); // 第1和第2阶段的预充电周期
 8001008:	20f1      	movs	r0, #241	@ 0xf1
 800100a:	f7ff ffa5 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0xDB); // 设置VCOMH解除选择电平
 800100e:	20db      	movs	r0, #219	@ 0xdb
 8001010:	f7ff ffa2 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x30); // 约0.83xVcc
 8001014:	2030      	movs	r0, #48	@ 0x30
 8001016:	f7ff ff9f 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0xA4); // 显示RAM内容
 800101a:	20a4      	movs	r0, #164	@ 0xa4
 800101c:	f7ff ff9c 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0xA6); // 正常显示(非反显)
 8001020:	20a6      	movs	r0, #166	@ 0xa6
 8001022:	f7ff ff99 	bl	8000f58 <OLED_SendCommand>
    OLED_SendCommand(0x2E); // 禁用滚动
 8001026:	202e      	movs	r0, #46	@ 0x2e
 8001028:	f7ff ff96 	bl	8000f58 <OLED_SendCommand>

    // 初始化缓冲区
    OLED_InitBuffer();
 800102c:	f7ff fdce 	bl	8000bcc <OLED_InitBuffer>

    // 清屏
    OLED_ClearBuffer();
 8001030:	f7ff fe00 	bl	8000c34 <OLED_ClearBuffer>

    // 开启显示
    OLED_SendCommand(0xAF);
 8001034:	20af      	movs	r0, #175	@ 0xaf
 8001036:	f7ff ff8f 	bl	8000f58 <OLED_SendCommand>
}
 800103a:	bf00      	nop
 800103c:	bd80      	pop	{r7, pc}
	...

08001040 <OLED_InvertArea>:

// 区域反色功能 - 将指定矩形区域内的像素颜色反转 //! UPDATEDISPLAY REQUIRED
void OLED_InvertArea(int16_t x, int16_t y, uint8_t width, uint8_t height)
{
 8001040:	b490      	push	{r4, r7}
 8001042:	b088      	sub	sp, #32
 8001044:	af00      	add	r7, sp, #0
 8001046:	4604      	mov	r4, r0
 8001048:	4608      	mov	r0, r1
 800104a:	4611      	mov	r1, r2
 800104c:	461a      	mov	r2, r3
 800104e:	4623      	mov	r3, r4
 8001050:	80fb      	strh	r3, [r7, #6]
 8001052:	4603      	mov	r3, r0
 8001054:	80bb      	strh	r3, [r7, #4]
 8001056:	460b      	mov	r3, r1
 8001058:	70fb      	strb	r3, [r7, #3]
 800105a:	4613      	mov	r3, r2
 800105c:	70bb      	strb	r3, [r7, #2]
    if (width == 0 || height == 0)
 800105e:	78fb      	ldrb	r3, [r7, #3]
 8001060:	2b00      	cmp	r3, #0
 8001062:	f000 809d 	beq.w	80011a0 <OLED_InvertArea+0x160>
 8001066:	78bb      	ldrb	r3, [r7, #2]
 8001068:	2b00      	cmp	r3, #0
 800106a:	f000 8099 	beq.w	80011a0 <OLED_InvertArea+0x160>
        return;

    int16_t x_start_on_screen = x;
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	83fb      	strh	r3, [r7, #30]
    int16_t y_start_on_screen = y;
 8001072:	88bb      	ldrh	r3, [r7, #4]
 8001074:	83bb      	strh	r3, [r7, #28]
    int16_t x_end_on_screen = x + width - 1;
 8001076:	78fb      	ldrb	r3, [r7, #3]
 8001078:	b29a      	uxth	r2, r3
 800107a:	88fb      	ldrh	r3, [r7, #6]
 800107c:	4413      	add	r3, r2
 800107e:	b29b      	uxth	r3, r3
 8001080:	3b01      	subs	r3, #1
 8001082:	b29b      	uxth	r3, r3
 8001084:	837b      	strh	r3, [r7, #26]
    int16_t y_end_on_screen = y + height - 1;
 8001086:	78bb      	ldrb	r3, [r7, #2]
 8001088:	b29a      	uxth	r2, r3
 800108a:	88bb      	ldrh	r3, [r7, #4]
 800108c:	4413      	add	r3, r2
 800108e:	b29b      	uxth	r3, r3
 8001090:	3b01      	subs	r3, #1
 8001092:	b29b      	uxth	r3, r3
 8001094:	833b      	strh	r3, [r7, #24]

    // Clip to screen boundaries
    if (x_start_on_screen < 0)
 8001096:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800109a:	2b00      	cmp	r3, #0
 800109c:	da01      	bge.n	80010a2 <OLED_InvertArea+0x62>
        x_start_on_screen = 0;
 800109e:	2300      	movs	r3, #0
 80010a0:	83fb      	strh	r3, [r7, #30]
    if (y_start_on_screen < 0)
 80010a2:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	da01      	bge.n	80010ae <OLED_InvertArea+0x6e>
        y_start_on_screen = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	83bb      	strh	r3, [r7, #28]
    if (x_end_on_screen >= OLED_WIDTH)
 80010ae:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80010b2:	2b7f      	cmp	r3, #127	@ 0x7f
 80010b4:	dd01      	ble.n	80010ba <OLED_InvertArea+0x7a>
        x_end_on_screen = OLED_WIDTH - 1;
 80010b6:	237f      	movs	r3, #127	@ 0x7f
 80010b8:	837b      	strh	r3, [r7, #26]
    if (y_end_on_screen >= OLED_HEIGHT)
 80010ba:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80010be:	2b3f      	cmp	r3, #63	@ 0x3f
 80010c0:	dd01      	ble.n	80010c6 <OLED_InvertArea+0x86>
        y_end_on_screen = OLED_HEIGHT - 1;
 80010c2:	233f      	movs	r3, #63	@ 0x3f
 80010c4:	833b      	strh	r3, [r7, #24]

    // If clipped area is invalid (e.g., entirely off-screen after clipping)
    if (x_start_on_screen > x_end_on_screen || y_start_on_screen > y_end_on_screen)
 80010c6:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80010ca:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	dc68      	bgt.n	80011a4 <OLED_InvertArea+0x164>
 80010d2:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80010d6:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80010da:	429a      	cmp	r2, r3
 80010dc:	dc62      	bgt.n	80011a4 <OLED_InvertArea+0x164>
        return;

    // 计算涉及的页范围
    uint8_t start_page = y_start_on_screen / 8;
 80010de:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	da00      	bge.n	80010e8 <OLED_InvertArea+0xa8>
 80010e6:	3307      	adds	r3, #7
 80010e8:	10db      	asrs	r3, r3, #3
 80010ea:	b21b      	sxth	r3, r3
 80010ec:	747b      	strb	r3, [r7, #17]
    uint8_t end_page = y_end_on_screen / 8;
 80010ee:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	da00      	bge.n	80010f8 <OLED_InvertArea+0xb8>
 80010f6:	3307      	adds	r3, #7
 80010f8:	10db      	asrs	r3, r3, #3
 80010fa:	b21b      	sxth	r3, r3
 80010fc:	743b      	strb	r3, [r7, #16]

    // 标记受影响的页为脏页
    extern volatile uint8_t oled_dirty_pages[];
    for (uint8_t page = start_page; page <= end_page; page++)
 80010fe:	7c7b      	ldrb	r3, [r7, #17]
 8001100:	75fb      	strb	r3, [r7, #23]
 8001102:	e006      	b.n	8001112 <OLED_InvertArea+0xd2>
    {
        oled_dirty_pages[page] = 1;
 8001104:	7dfb      	ldrb	r3, [r7, #23]
 8001106:	4a2a      	ldr	r2, [pc, #168]	@ (80011b0 <OLED_InvertArea+0x170>)
 8001108:	2101      	movs	r1, #1
 800110a:	54d1      	strb	r1, [r2, r3]
    for (uint8_t page = start_page; page <= end_page; page++)
 800110c:	7dfb      	ldrb	r3, [r7, #23]
 800110e:	3301      	adds	r3, #1
 8001110:	75fb      	strb	r3, [r7, #23]
 8001112:	7dfa      	ldrb	r2, [r7, #23]
 8001114:	7c3b      	ldrb	r3, [r7, #16]
 8001116:	429a      	cmp	r2, r3
 8001118:	d9f4      	bls.n	8001104 <OLED_InvertArea+0xc4>
    }

    // 优化的像素更新逻辑 - 按行处理以提高缓存命中率
    for (int16_t j = y_start_on_screen; j <= y_end_on_screen; j++)
 800111a:	8bbb      	ldrh	r3, [r7, #28]
 800111c:	82bb      	strh	r3, [r7, #20]
 800111e:	e038      	b.n	8001192 <OLED_InvertArea+0x152>
    {
        uint8_t page = (uint8_t)j / 8;
 8001120:	8abb      	ldrh	r3, [r7, #20]
 8001122:	b2db      	uxtb	r3, r3
 8001124:	08db      	lsrs	r3, r3, #3
 8001126:	73fb      	strb	r3, [r7, #15]
        uint8_t bit_position = (uint8_t)j % 8;
 8001128:	8abb      	ldrh	r3, [r7, #20]
 800112a:	b2db      	uxtb	r3, r3
 800112c:	f003 0307 	and.w	r3, r3, #7
 8001130:	73bb      	strb	r3, [r7, #14]
        uint16_t byte_index_base = page * OLED_WIDTH;
 8001132:	7bfb      	ldrb	r3, [r7, #15]
 8001134:	b29b      	uxth	r3, r3
 8001136:	01db      	lsls	r3, r3, #7
 8001138:	81bb      	strh	r3, [r7, #12]

        // 处理当前行上的所有像素
        for (int16_t i = x_start_on_screen; i <= x_end_on_screen; i++)
 800113a:	8bfb      	ldrh	r3, [r7, #30]
 800113c:	827b      	strh	r3, [r7, #18]
 800113e:	e01c      	b.n	800117a <OLED_InvertArea+0x13a>
        {
            uint16_t byte_index = byte_index_base + i;
 8001140:	8a7a      	ldrh	r2, [r7, #18]
 8001142:	89bb      	ldrh	r3, [r7, #12]
 8001144:	4413      	add	r3, r2
 8001146:	817b      	strh	r3, [r7, #10]

            // 反转位
            if (byte_index < sizeof(OLED_BackBuffer))
 8001148:	897b      	ldrh	r3, [r7, #10]
 800114a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800114e:	d20e      	bcs.n	800116e <OLED_InvertArea+0x12e>
            {
                OLED_BackBuffer[byte_index] ^= (1 << bit_position);
 8001150:	897b      	ldrh	r3, [r7, #10]
 8001152:	4a18      	ldr	r2, [pc, #96]	@ (80011b4 <OLED_InvertArea+0x174>)
 8001154:	5cd3      	ldrb	r3, [r2, r3]
 8001156:	b25a      	sxtb	r2, r3
 8001158:	7bbb      	ldrb	r3, [r7, #14]
 800115a:	2101      	movs	r1, #1
 800115c:	fa01 f303 	lsl.w	r3, r1, r3
 8001160:	b25b      	sxtb	r3, r3
 8001162:	4053      	eors	r3, r2
 8001164:	b25a      	sxtb	r2, r3
 8001166:	897b      	ldrh	r3, [r7, #10]
 8001168:	b2d1      	uxtb	r1, r2
 800116a:	4a12      	ldr	r2, [pc, #72]	@ (80011b4 <OLED_InvertArea+0x174>)
 800116c:	54d1      	strb	r1, [r2, r3]
        for (int16_t i = x_start_on_screen; i <= x_end_on_screen; i++)
 800116e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001172:	b29b      	uxth	r3, r3
 8001174:	3301      	adds	r3, #1
 8001176:	b29b      	uxth	r3, r3
 8001178:	827b      	strh	r3, [r7, #18]
 800117a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800117e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001182:	429a      	cmp	r2, r3
 8001184:	dddc      	ble.n	8001140 <OLED_InvertArea+0x100>
    for (int16_t j = y_start_on_screen; j <= y_end_on_screen; j++)
 8001186:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800118a:	b29b      	uxth	r3, r3
 800118c:	3301      	adds	r3, #1
 800118e:	b29b      	uxth	r3, r3
 8001190:	82bb      	strh	r3, [r7, #20]
 8001192:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001196:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 800119a:	429a      	cmp	r2, r3
 800119c:	ddc0      	ble.n	8001120 <OLED_InvertArea+0xe0>
 800119e:	e002      	b.n	80011a6 <OLED_InvertArea+0x166>
        return;
 80011a0:	bf00      	nop
 80011a2:	e000      	b.n	80011a6 <OLED_InvertArea+0x166>
        return;
 80011a4:	bf00      	nop
            }
        }
    }
}
 80011a6:	3720      	adds	r7, #32
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bc90      	pop	{r4, r7}
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	20000180 	.word	0x20000180
 80011b4:	20000188 	.word	0x20000188

080011b8 <OLED_DisplayChar>:
    OLED_SendCommand(0x00 + (x & 0x0F));        // 设置低4位列地址
    OLED_SendCommand(0x10 + ((x >> 4) & 0x0F)); // 设置高4位列地址
}

void OLED_DisplayChar(int16_t x, int16_t y, char ch) //! UPDATEDISPLAY REQUIRED
{
 80011b8:	b480      	push	{r7}
 80011ba:	b089      	sub	sp, #36	@ 0x24
 80011bc:	af00      	add	r7, sp, #0
 80011be:	4603      	mov	r3, r0
 80011c0:	80fb      	strh	r3, [r7, #6]
 80011c2:	460b      	mov	r3, r1
 80011c4:	80bb      	strh	r3, [r7, #4]
 80011c6:	4613      	mov	r3, r2
 80011c8:	70fb      	strb	r3, [r7, #3]
    const uint8_t font_width = 6;
 80011ca:	2306      	movs	r3, #6
 80011cc:	773b      	strb	r3, [r7, #28]
    const uint8_t font_height = 8;
 80011ce:	2308      	movs	r3, #8
 80011d0:	76fb      	strb	r3, [r7, #27]

    if (ch < 32)
 80011d2:	78fb      	ldrb	r3, [r7, #3]
 80011d4:	2b1f      	cmp	r3, #31
 80011d6:	f240 80aa 	bls.w	800132e <OLED_DisplayChar+0x176>
        return;

    uint8_t c = ch - 32;
 80011da:	78fb      	ldrb	r3, [r7, #3]
 80011dc:	3b20      	subs	r3, #32
 80011de:	76bb      	strb	r3, [r7, #26]

    uint8_t start_page = (y >= 0) ? (y / 8) : 0;
 80011e0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	db08      	blt.n	80011fa <OLED_DisplayChar+0x42>
 80011e8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	da00      	bge.n	80011f2 <OLED_DisplayChar+0x3a>
 80011f0:	3307      	adds	r3, #7
 80011f2:	10db      	asrs	r3, r3, #3
 80011f4:	b21b      	sxth	r3, r3
 80011f6:	b2db      	uxtb	r3, r3
 80011f8:	e000      	b.n	80011fc <OLED_DisplayChar+0x44>
 80011fa:	2300      	movs	r3, #0
 80011fc:	767b      	strb	r3, [r7, #25]
    uint8_t end_page = ((y + font_height - 1) < OLED_HEIGHT) ? ((y + font_height - 1) / 8) : (OLED_HEIGHT / 8 - 1);
 80011fe:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001202:	7efb      	ldrb	r3, [r7, #27]
 8001204:	4413      	add	r3, r2
 8001206:	2b40      	cmp	r3, #64	@ 0x40
 8001208:	dc0a      	bgt.n	8001220 <OLED_DisplayChar+0x68>
 800120a:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800120e:	7efb      	ldrb	r3, [r7, #27]
 8001210:	4413      	add	r3, r2
 8001212:	3b01      	subs	r3, #1
 8001214:	2b00      	cmp	r3, #0
 8001216:	da00      	bge.n	800121a <OLED_DisplayChar+0x62>
 8001218:	3307      	adds	r3, #7
 800121a:	10db      	asrs	r3, r3, #3
 800121c:	b2db      	uxtb	r3, r3
 800121e:	e000      	b.n	8001222 <OLED_DisplayChar+0x6a>
 8001220:	2307      	movs	r3, #7
 8001222:	763b      	strb	r3, [r7, #24]

    extern volatile uint8_t oled_dirty_pages[];
    for (uint8_t page = start_page; page <= end_page && page < OLED_PAGES; page++)
 8001224:	7e7b      	ldrb	r3, [r7, #25]
 8001226:	77fb      	strb	r3, [r7, #31]
 8001228:	e006      	b.n	8001238 <OLED_DisplayChar+0x80>
    {
        oled_dirty_pages[page] = 1;
 800122a:	7ffb      	ldrb	r3, [r7, #31]
 800122c:	4a43      	ldr	r2, [pc, #268]	@ (800133c <OLED_DisplayChar+0x184>)
 800122e:	2101      	movs	r1, #1
 8001230:	54d1      	strb	r1, [r2, r3]
    for (uint8_t page = start_page; page <= end_page && page < OLED_PAGES; page++)
 8001232:	7ffb      	ldrb	r3, [r7, #31]
 8001234:	3301      	adds	r3, #1
 8001236:	77fb      	strb	r3, [r7, #31]
 8001238:	7ffa      	ldrb	r2, [r7, #31]
 800123a:	7e3b      	ldrb	r3, [r7, #24]
 800123c:	429a      	cmp	r2, r3
 800123e:	d802      	bhi.n	8001246 <OLED_DisplayChar+0x8e>
 8001240:	7ffb      	ldrb	r3, [r7, #31]
 8001242:	2b07      	cmp	r3, #7
 8001244:	d9f1      	bls.n	800122a <OLED_DisplayChar+0x72>
    }
    // 按列渲染
    for (uint8_t char_col = 0; char_col < font_width; char_col++)
 8001246:	2300      	movs	r3, #0
 8001248:	77bb      	strb	r3, [r7, #30]
 800124a:	e06b      	b.n	8001324 <OLED_DisplayChar+0x16c>
    {
        int16_t screen_x = x + char_col;
 800124c:	7fbb      	ldrb	r3, [r7, #30]
 800124e:	b29a      	uxth	r2, r3
 8001250:	88fb      	ldrh	r3, [r7, #6]
 8001252:	4413      	add	r3, r2
 8001254:	b29b      	uxth	r3, r3
 8001256:	82fb      	strh	r3, [r7, #22]
        if (screen_x < 0 || screen_x >= OLED_WIDTH)
 8001258:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800125c:	2b00      	cmp	r3, #0
 800125e:	db5d      	blt.n	800131c <OLED_DisplayChar+0x164>
 8001260:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001264:	2b7f      	cmp	r3, #127	@ 0x7f
 8001266:	dc59      	bgt.n	800131c <OLED_DisplayChar+0x164>
            continue;

        if ((c * font_width + char_col) >= sizeof(OLED_FONT_6x8))
 8001268:	7ebb      	ldrb	r3, [r7, #26]
 800126a:	7f3a      	ldrb	r2, [r7, #28]
 800126c:	fb03 f202 	mul.w	r2, r3, r2
 8001270:	7fbb      	ldrb	r3, [r7, #30]
 8001272:	4413      	add	r3, r2
 8001274:	461a      	mov	r2, r3
 8001276:	f240 2321 	movw	r3, #545	@ 0x221
 800127a:	429a      	cmp	r2, r3
 800127c:	d859      	bhi.n	8001332 <OLED_DisplayChar+0x17a>
            break;
        uint8_t font_data_col = OLED_FONT_6x8[c * font_width + char_col];
 800127e:	7ebb      	ldrb	r3, [r7, #26]
 8001280:	7f3a      	ldrb	r2, [r7, #28]
 8001282:	fb03 f202 	mul.w	r2, r3, r2
 8001286:	7fbb      	ldrb	r3, [r7, #30]
 8001288:	4413      	add	r3, r2
 800128a:	4a2d      	ldr	r2, [pc, #180]	@ (8001340 <OLED_DisplayChar+0x188>)
 800128c:	5cd3      	ldrb	r3, [r2, r3]
 800128e:	757b      	strb	r3, [r7, #21]

        for (uint8_t char_row_bit = 0; char_row_bit < font_height; char_row_bit++)
 8001290:	2300      	movs	r3, #0
 8001292:	777b      	strb	r3, [r7, #29]
 8001294:	e03d      	b.n	8001312 <OLED_DisplayChar+0x15a>
        {
            int16_t screen_y = y + char_row_bit;
 8001296:	7f7b      	ldrb	r3, [r7, #29]
 8001298:	b29a      	uxth	r2, r3
 800129a:	88bb      	ldrh	r3, [r7, #4]
 800129c:	4413      	add	r3, r2
 800129e:	b29b      	uxth	r3, r3
 80012a0:	827b      	strh	r3, [r7, #18]
            if (screen_y < 0 || screen_y >= OLED_HEIGHT)
 80012a2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	db2f      	blt.n	800130a <OLED_DisplayChar+0x152>
 80012aa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80012ae:	2b3f      	cmp	r3, #63	@ 0x3f
 80012b0:	dc2b      	bgt.n	800130a <OLED_DisplayChar+0x152>
                continue;

            if ((font_data_col >> char_row_bit) & 0x01)
 80012b2:	7d7a      	ldrb	r2, [r7, #21]
 80012b4:	7f7b      	ldrb	r3, [r7, #29]
 80012b6:	fa42 f303 	asr.w	r3, r2, r3
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d024      	beq.n	800130c <OLED_DisplayChar+0x154>
            {
                uint8_t page = (uint8_t)screen_y / 8;
 80012c2:	8a7b      	ldrh	r3, [r7, #18]
 80012c4:	b2db      	uxtb	r3, r3
 80012c6:	08db      	lsrs	r3, r3, #3
 80012c8:	747b      	strb	r3, [r7, #17]
                uint8_t bit_offset_in_page = (uint8_t)screen_y % 8;
 80012ca:	8a7b      	ldrh	r3, [r7, #18]
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	f003 0307 	and.w	r3, r3, #7
 80012d2:	743b      	strb	r3, [r7, #16]
                uint16_t buffer_index = (uint16_t)screen_x + page * OLED_WIDTH;
 80012d4:	7c7b      	ldrb	r3, [r7, #17]
 80012d6:	b29b      	uxth	r3, r3
 80012d8:	01db      	lsls	r3, r3, #7
 80012da:	b29a      	uxth	r2, r3
 80012dc:	8afb      	ldrh	r3, [r7, #22]
 80012de:	4413      	add	r3, r2
 80012e0:	81fb      	strh	r3, [r7, #14]

                if (buffer_index < sizeof(OLED_BackBuffer))
 80012e2:	89fb      	ldrh	r3, [r7, #14]
 80012e4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80012e8:	d210      	bcs.n	800130c <OLED_DisplayChar+0x154>
                {
                    OLED_BackBuffer[buffer_index] |= (1 << bit_offset_in_page);
 80012ea:	89fb      	ldrh	r3, [r7, #14]
 80012ec:	4a15      	ldr	r2, [pc, #84]	@ (8001344 <OLED_DisplayChar+0x18c>)
 80012ee:	5cd3      	ldrb	r3, [r2, r3]
 80012f0:	b25a      	sxtb	r2, r3
 80012f2:	7c3b      	ldrb	r3, [r7, #16]
 80012f4:	2101      	movs	r1, #1
 80012f6:	fa01 f303 	lsl.w	r3, r1, r3
 80012fa:	b25b      	sxtb	r3, r3
 80012fc:	4313      	orrs	r3, r2
 80012fe:	b25a      	sxtb	r2, r3
 8001300:	89fb      	ldrh	r3, [r7, #14]
 8001302:	b2d1      	uxtb	r1, r2
 8001304:	4a0f      	ldr	r2, [pc, #60]	@ (8001344 <OLED_DisplayChar+0x18c>)
 8001306:	54d1      	strb	r1, [r2, r3]
 8001308:	e000      	b.n	800130c <OLED_DisplayChar+0x154>
                continue;
 800130a:	bf00      	nop
        for (uint8_t char_row_bit = 0; char_row_bit < font_height; char_row_bit++)
 800130c:	7f7b      	ldrb	r3, [r7, #29]
 800130e:	3301      	adds	r3, #1
 8001310:	777b      	strb	r3, [r7, #29]
 8001312:	7f7a      	ldrb	r2, [r7, #29]
 8001314:	7efb      	ldrb	r3, [r7, #27]
 8001316:	429a      	cmp	r2, r3
 8001318:	d3bd      	bcc.n	8001296 <OLED_DisplayChar+0xde>
 800131a:	e000      	b.n	800131e <OLED_DisplayChar+0x166>
            continue;
 800131c:	bf00      	nop
    for (uint8_t char_col = 0; char_col < font_width; char_col++)
 800131e:	7fbb      	ldrb	r3, [r7, #30]
 8001320:	3301      	adds	r3, #1
 8001322:	77bb      	strb	r3, [r7, #30]
 8001324:	7fba      	ldrb	r2, [r7, #30]
 8001326:	7f3b      	ldrb	r3, [r7, #28]
 8001328:	429a      	cmp	r2, r3
 800132a:	d38f      	bcc.n	800124c <OLED_DisplayChar+0x94>
 800132c:	e002      	b.n	8001334 <OLED_DisplayChar+0x17c>
        return;
 800132e:	bf00      	nop
 8001330:	e000      	b.n	8001334 <OLED_DisplayChar+0x17c>
            break;
 8001332:	bf00      	nop
                }
            }
        }
    }
}
 8001334:	3724      	adds	r7, #36	@ 0x24
 8001336:	46bd      	mov	sp, r7
 8001338:	bc80      	pop	{r7}
 800133a:	4770      	bx	lr
 800133c:	20000180 	.word	0x20000180
 8001340:	08007e34 	.word	0x08007e34
 8001344:	20000188 	.word	0x20000188

08001348 <OLED_DisplayCharInverted>:

void OLED_DisplayCharInverted(int16_t x, int16_t y, char ch, uint8_t inverted) //! UPDATEDISPLAY REQUIRED
{
 8001348:	b490      	push	{r4, r7}
 800134a:	b086      	sub	sp, #24
 800134c:	af00      	add	r7, sp, #0
 800134e:	4604      	mov	r4, r0
 8001350:	4608      	mov	r0, r1
 8001352:	4611      	mov	r1, r2
 8001354:	461a      	mov	r2, r3
 8001356:	4623      	mov	r3, r4
 8001358:	80fb      	strh	r3, [r7, #6]
 800135a:	4603      	mov	r3, r0
 800135c:	80bb      	strh	r3, [r7, #4]
 800135e:	460b      	mov	r3, r1
 8001360:	70fb      	strb	r3, [r7, #3]
 8001362:	4613      	mov	r3, r2
 8001364:	70bb      	strb	r3, [r7, #2]
    const uint8_t font_width = 6;
 8001366:	2306      	movs	r3, #6
 8001368:	753b      	strb	r3, [r7, #20]
    const uint8_t font_height = 8;
 800136a:	2308      	movs	r3, #8
 800136c:	74fb      	strb	r3, [r7, #19]

    if (ch < 32)
 800136e:	78fb      	ldrb	r3, [r7, #3]
 8001370:	2b1f      	cmp	r3, #31
 8001372:	f240 8090 	bls.w	8001496 <OLED_DisplayCharInverted+0x14e>
        return;

    uint8_t c = ch - 32;
 8001376:	78fb      	ldrb	r3, [r7, #3]
 8001378:	3b20      	subs	r3, #32
 800137a:	74bb      	strb	r3, [r7, #18]

    for (uint8_t char_col = 0; char_col < font_width; char_col++)
 800137c:	2300      	movs	r3, #0
 800137e:	75fb      	strb	r3, [r7, #23]
 8001380:	e083      	b.n	800148a <OLED_DisplayCharInverted+0x142>
    {
        int16_t screen_x = x + char_col;
 8001382:	7dfb      	ldrb	r3, [r7, #23]
 8001384:	b29a      	uxth	r2, r3
 8001386:	88fb      	ldrh	r3, [r7, #6]
 8001388:	4413      	add	r3, r2
 800138a:	b29b      	uxth	r3, r3
 800138c:	823b      	strh	r3, [r7, #16]
        if (screen_x < 0 || screen_x >= OLED_WIDTH)
 800138e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001392:	2b00      	cmp	r3, #0
 8001394:	db75      	blt.n	8001482 <OLED_DisplayCharInverted+0x13a>
 8001396:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800139a:	2b7f      	cmp	r3, #127	@ 0x7f
 800139c:	dc71      	bgt.n	8001482 <OLED_DisplayCharInverted+0x13a>
            continue;

        if ((c * font_width + char_col) >= sizeof(OLED_FONT_6x8))
 800139e:	7cbb      	ldrb	r3, [r7, #18]
 80013a0:	7d3a      	ldrb	r2, [r7, #20]
 80013a2:	fb03 f202 	mul.w	r2, r3, r2
 80013a6:	7dfb      	ldrb	r3, [r7, #23]
 80013a8:	4413      	add	r3, r2
 80013aa:	461a      	mov	r2, r3
 80013ac:	f240 2321 	movw	r3, #545	@ 0x221
 80013b0:	429a      	cmp	r2, r3
 80013b2:	d872      	bhi.n	800149a <OLED_DisplayCharInverted+0x152>
            break;
        uint8_t font_data_col = OLED_FONT_6x8[c * font_width + char_col];
 80013b4:	7cbb      	ldrb	r3, [r7, #18]
 80013b6:	7d3a      	ldrb	r2, [r7, #20]
 80013b8:	fb03 f202 	mul.w	r2, r3, r2
 80013bc:	7dfb      	ldrb	r3, [r7, #23]
 80013be:	4413      	add	r3, r2
 80013c0:	4a38      	ldr	r2, [pc, #224]	@ (80014a4 <OLED_DisplayCharInverted+0x15c>)
 80013c2:	5cd3      	ldrb	r3, [r2, r3]
 80013c4:	75bb      	strb	r3, [r7, #22]

        if (inverted)
 80013c6:	78bb      	ldrb	r3, [r7, #2]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d002      	beq.n	80013d2 <OLED_DisplayCharInverted+0x8a>
        {
            font_data_col = ~font_data_col;
 80013cc:	7dbb      	ldrb	r3, [r7, #22]
 80013ce:	43db      	mvns	r3, r3
 80013d0:	75bb      	strb	r3, [r7, #22]
        }

        for (uint8_t char_row_bit = 0; char_row_bit < font_height; char_row_bit++)
 80013d2:	2300      	movs	r3, #0
 80013d4:	757b      	strb	r3, [r7, #21]
 80013d6:	e04f      	b.n	8001478 <OLED_DisplayCharInverted+0x130>
        {
            int16_t screen_y = y + char_row_bit;
 80013d8:	7d7b      	ldrb	r3, [r7, #21]
 80013da:	b29a      	uxth	r2, r3
 80013dc:	88bb      	ldrh	r3, [r7, #4]
 80013de:	4413      	add	r3, r2
 80013e0:	b29b      	uxth	r3, r3
 80013e2:	81fb      	strh	r3, [r7, #14]
            if (screen_y < 0 || screen_y >= OLED_HEIGHT)
 80013e4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	db41      	blt.n	8001470 <OLED_DisplayCharInverted+0x128>
 80013ec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013f0:	2b3f      	cmp	r3, #63	@ 0x3f
 80013f2:	dc3d      	bgt.n	8001470 <OLED_DisplayCharInverted+0x128>
                continue;

            uint8_t page = (uint8_t)screen_y / 8;
 80013f4:	89fb      	ldrh	r3, [r7, #14]
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	08db      	lsrs	r3, r3, #3
 80013fa:	737b      	strb	r3, [r7, #13]
            uint8_t bit_offset_in_page = (uint8_t)screen_y % 8;
 80013fc:	89fb      	ldrh	r3, [r7, #14]
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	f003 0307 	and.w	r3, r3, #7
 8001404:	733b      	strb	r3, [r7, #12]
            uint16_t buffer_index = (uint16_t)screen_x + page * OLED_WIDTH;
 8001406:	7b7b      	ldrb	r3, [r7, #13]
 8001408:	b29b      	uxth	r3, r3
 800140a:	01db      	lsls	r3, r3, #7
 800140c:	b29a      	uxth	r2, r3
 800140e:	8a3b      	ldrh	r3, [r7, #16]
 8001410:	4413      	add	r3, r2
 8001412:	817b      	strh	r3, [r7, #10]

            if (buffer_index < sizeof(OLED_BackBuffer))
 8001414:	897b      	ldrh	r3, [r7, #10]
 8001416:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800141a:	d22a      	bcs.n	8001472 <OLED_DisplayCharInverted+0x12a>
            {
                if ((font_data_col >> char_row_bit) & 0x01)
 800141c:	7dba      	ldrb	r2, [r7, #22]
 800141e:	7d7b      	ldrb	r3, [r7, #21]
 8001420:	fa42 f303 	asr.w	r3, r2, r3
 8001424:	f003 0301 	and.w	r3, r3, #1
 8001428:	2b00      	cmp	r3, #0
 800142a:	d00f      	beq.n	800144c <OLED_DisplayCharInverted+0x104>
                {
                    OLED_BackBuffer[buffer_index] |= (1 << bit_offset_in_page);
 800142c:	897b      	ldrh	r3, [r7, #10]
 800142e:	4a1e      	ldr	r2, [pc, #120]	@ (80014a8 <OLED_DisplayCharInverted+0x160>)
 8001430:	5cd3      	ldrb	r3, [r2, r3]
 8001432:	b25a      	sxtb	r2, r3
 8001434:	7b3b      	ldrb	r3, [r7, #12]
 8001436:	2101      	movs	r1, #1
 8001438:	fa01 f303 	lsl.w	r3, r1, r3
 800143c:	b25b      	sxtb	r3, r3
 800143e:	4313      	orrs	r3, r2
 8001440:	b25a      	sxtb	r2, r3
 8001442:	897b      	ldrh	r3, [r7, #10]
 8001444:	b2d1      	uxtb	r1, r2
 8001446:	4a18      	ldr	r2, [pc, #96]	@ (80014a8 <OLED_DisplayCharInverted+0x160>)
 8001448:	54d1      	strb	r1, [r2, r3]
 800144a:	e012      	b.n	8001472 <OLED_DisplayCharInverted+0x12a>
                }
                else
                {
                    OLED_BackBuffer[buffer_index] &= ~(1 << bit_offset_in_page);
 800144c:	897b      	ldrh	r3, [r7, #10]
 800144e:	4a16      	ldr	r2, [pc, #88]	@ (80014a8 <OLED_DisplayCharInverted+0x160>)
 8001450:	5cd3      	ldrb	r3, [r2, r3]
 8001452:	b25a      	sxtb	r2, r3
 8001454:	7b3b      	ldrb	r3, [r7, #12]
 8001456:	2101      	movs	r1, #1
 8001458:	fa01 f303 	lsl.w	r3, r1, r3
 800145c:	b25b      	sxtb	r3, r3
 800145e:	43db      	mvns	r3, r3
 8001460:	b25b      	sxtb	r3, r3
 8001462:	4013      	ands	r3, r2
 8001464:	b25a      	sxtb	r2, r3
 8001466:	897b      	ldrh	r3, [r7, #10]
 8001468:	b2d1      	uxtb	r1, r2
 800146a:	4a0f      	ldr	r2, [pc, #60]	@ (80014a8 <OLED_DisplayCharInverted+0x160>)
 800146c:	54d1      	strb	r1, [r2, r3]
 800146e:	e000      	b.n	8001472 <OLED_DisplayCharInverted+0x12a>
                continue;
 8001470:	bf00      	nop
        for (uint8_t char_row_bit = 0; char_row_bit < font_height; char_row_bit++)
 8001472:	7d7b      	ldrb	r3, [r7, #21]
 8001474:	3301      	adds	r3, #1
 8001476:	757b      	strb	r3, [r7, #21]
 8001478:	7d7a      	ldrb	r2, [r7, #21]
 800147a:	7cfb      	ldrb	r3, [r7, #19]
 800147c:	429a      	cmp	r2, r3
 800147e:	d3ab      	bcc.n	80013d8 <OLED_DisplayCharInverted+0x90>
 8001480:	e000      	b.n	8001484 <OLED_DisplayCharInverted+0x13c>
            continue;
 8001482:	bf00      	nop
    for (uint8_t char_col = 0; char_col < font_width; char_col++)
 8001484:	7dfb      	ldrb	r3, [r7, #23]
 8001486:	3301      	adds	r3, #1
 8001488:	75fb      	strb	r3, [r7, #23]
 800148a:	7dfa      	ldrb	r2, [r7, #23]
 800148c:	7d3b      	ldrb	r3, [r7, #20]
 800148e:	429a      	cmp	r2, r3
 8001490:	f4ff af77 	bcc.w	8001382 <OLED_DisplayCharInverted+0x3a>
 8001494:	e002      	b.n	800149c <OLED_DisplayCharInverted+0x154>
        return;
 8001496:	bf00      	nop
 8001498:	e000      	b.n	800149c <OLED_DisplayCharInverted+0x154>
            break;
 800149a:	bf00      	nop
                }
            }
        }
    }
}
 800149c:	3718      	adds	r7, #24
 800149e:	46bd      	mov	sp, r7
 80014a0:	bc90      	pop	{r4, r7}
 80014a2:	4770      	bx	lr
 80014a4:	08007e34 	.word	0x08007e34
 80014a8:	20000188 	.word	0x20000188

080014ac <OLED_DisplayString>:

void OLED_DisplayString(int16_t x, int16_t y, char *str) //! UPDATEDISPLAY REQUIRED
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b084      	sub	sp, #16
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	4603      	mov	r3, r0
 80014b4:	603a      	str	r2, [r7, #0]
 80014b6:	80fb      	strh	r3, [r7, #6]
 80014b8:	460b      	mov	r3, r1
 80014ba:	80bb      	strh	r3, [r7, #4]
    uint8_t j = 0;
 80014bc:	2300      	movs	r3, #0
 80014be:	73fb      	strb	r3, [r7, #15]
    const uint8_t font_width = 6;
 80014c0:	2306      	movs	r3, #6
 80014c2:	73bb      	strb	r3, [r7, #14]
    const uint8_t font_height = 8;
 80014c4:	2308      	movs	r3, #8
 80014c6:	737b      	strb	r3, [r7, #13]

    if (y >= OLED_HEIGHT || (y + font_height - 1) < 0)
 80014c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80014cc:	2b3f      	cmp	r3, #63	@ 0x3f
 80014ce:	dc34      	bgt.n	800153a <OLED_DisplayString+0x8e>
 80014d0:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80014d4:	7b7b      	ldrb	r3, [r7, #13]
 80014d6:	4413      	add	r3, r2
 80014d8:	2b00      	cmp	r3, #0
 80014da:	dd2e      	ble.n	800153a <OLED_DisplayString+0x8e>
    {
        return;
    }

    int16_t current_char_x;
    while (str[j] != '\0')
 80014dc:	e026      	b.n	800152c <OLED_DisplayString+0x80>
    {
        current_char_x = x + (j * font_width);
 80014de:	7bfb      	ldrb	r3, [r7, #15]
 80014e0:	b29b      	uxth	r3, r3
 80014e2:	7bba      	ldrb	r2, [r7, #14]
 80014e4:	b292      	uxth	r2, r2
 80014e6:	fb02 f303 	mul.w	r3, r2, r3
 80014ea:	b29a      	uxth	r2, r3
 80014ec:	88fb      	ldrh	r3, [r7, #6]
 80014ee:	4413      	add	r3, r2
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	817b      	strh	r3, [r7, #10]
        if (current_char_x >= OLED_WIDTH)
 80014f4:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80014f8:	2b7f      	cmp	r3, #127	@ 0x7f
 80014fa:	dc20      	bgt.n	800153e <OLED_DisplayString+0x92>
        {
            break;
        }
        if ((current_char_x + font_width - 1) < 0)
 80014fc:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001500:	7bbb      	ldrb	r3, [r7, #14]
 8001502:	4413      	add	r3, r2
 8001504:	2b00      	cmp	r3, #0
 8001506:	dc03      	bgt.n	8001510 <OLED_DisplayString+0x64>
        {
            j++;
 8001508:	7bfb      	ldrb	r3, [r7, #15]
 800150a:	3301      	adds	r3, #1
 800150c:	73fb      	strb	r3, [r7, #15]
            continue;
 800150e:	e00d      	b.n	800152c <OLED_DisplayString+0x80>
        }
        OLED_DisplayChar(current_char_x, y, str[j]);
 8001510:	7bfb      	ldrb	r3, [r7, #15]
 8001512:	683a      	ldr	r2, [r7, #0]
 8001514:	4413      	add	r3, r2
 8001516:	781a      	ldrb	r2, [r3, #0]
 8001518:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800151c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff fe49 	bl	80011b8 <OLED_DisplayChar>
        j++;
 8001526:	7bfb      	ldrb	r3, [r7, #15]
 8001528:	3301      	adds	r3, #1
 800152a:	73fb      	strb	r3, [r7, #15]
    while (str[j] != '\0')
 800152c:	7bfb      	ldrb	r3, [r7, #15]
 800152e:	683a      	ldr	r2, [r7, #0]
 8001530:	4413      	add	r3, r2
 8001532:	781b      	ldrb	r3, [r3, #0]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d1d2      	bne.n	80014de <OLED_DisplayString+0x32>
 8001538:	e002      	b.n	8001540 <OLED_DisplayString+0x94>
        return;
 800153a:	bf00      	nop
 800153c:	e000      	b.n	8001540 <OLED_DisplayString+0x94>
            break;
 800153e:	bf00      	nop
    }
}
 8001540:	3710      	adds	r7, #16
 8001542:	46bd      	mov	sp, r7
 8001544:	bd80      	pop	{r7, pc}

08001546 <OLED_DisplayStringInverted>:

void OLED_DisplayStringInverted(int16_t x, int16_t y, char *str, uint8_t inverted) //! UPDATEDISPLAY REQUIRED
{
 8001546:	b580      	push	{r7, lr}
 8001548:	b086      	sub	sp, #24
 800154a:	af00      	add	r7, sp, #0
 800154c:	60ba      	str	r2, [r7, #8]
 800154e:	461a      	mov	r2, r3
 8001550:	4603      	mov	r3, r0
 8001552:	81fb      	strh	r3, [r7, #14]
 8001554:	460b      	mov	r3, r1
 8001556:	81bb      	strh	r3, [r7, #12]
 8001558:	4613      	mov	r3, r2
 800155a:	71fb      	strb	r3, [r7, #7]
    uint8_t j = 0;
 800155c:	2300      	movs	r3, #0
 800155e:	75fb      	strb	r3, [r7, #23]
    const uint8_t font_width = 6;
 8001560:	2306      	movs	r3, #6
 8001562:	75bb      	strb	r3, [r7, #22]
    const uint8_t font_height = 8;
 8001564:	2308      	movs	r3, #8
 8001566:	757b      	strb	r3, [r7, #21]

    if (y >= OLED_HEIGHT || (y + font_height - 1) < 0)
 8001568:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800156c:	2b3f      	cmp	r3, #63	@ 0x3f
 800156e:	dc34      	bgt.n	80015da <OLED_DisplayStringInverted+0x94>
 8001570:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001574:	7d7b      	ldrb	r3, [r7, #21]
 8001576:	4413      	add	r3, r2
 8001578:	2b00      	cmp	r3, #0
 800157a:	dd2e      	ble.n	80015da <OLED_DisplayStringInverted+0x94>
    {
        return;
    }

    int16_t current_char_x;
    while (str[j] != '\0')
 800157c:	e026      	b.n	80015cc <OLED_DisplayStringInverted+0x86>
    {
        current_char_x = x + (j * font_width);
 800157e:	7dfb      	ldrb	r3, [r7, #23]
 8001580:	b29b      	uxth	r3, r3
 8001582:	7dba      	ldrb	r2, [r7, #22]
 8001584:	b292      	uxth	r2, r2
 8001586:	fb02 f303 	mul.w	r3, r2, r3
 800158a:	b29a      	uxth	r2, r3
 800158c:	89fb      	ldrh	r3, [r7, #14]
 800158e:	4413      	add	r3, r2
 8001590:	b29b      	uxth	r3, r3
 8001592:	827b      	strh	r3, [r7, #18]
        if (current_char_x >= OLED_WIDTH)
 8001594:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001598:	2b7f      	cmp	r3, #127	@ 0x7f
 800159a:	dc20      	bgt.n	80015de <OLED_DisplayStringInverted+0x98>
        {
            break;
        }
        if ((current_char_x + font_width - 1) < 0)
 800159c:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80015a0:	7dbb      	ldrb	r3, [r7, #22]
 80015a2:	4413      	add	r3, r2
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	dc03      	bgt.n	80015b0 <OLED_DisplayStringInverted+0x6a>
        {
            j++;
 80015a8:	7dfb      	ldrb	r3, [r7, #23]
 80015aa:	3301      	adds	r3, #1
 80015ac:	75fb      	strb	r3, [r7, #23]
            continue;
 80015ae:	e00d      	b.n	80015cc <OLED_DisplayStringInverted+0x86>
        }
        OLED_DisplayCharInverted(current_char_x, y, str[j], inverted);
 80015b0:	7dfb      	ldrb	r3, [r7, #23]
 80015b2:	68ba      	ldr	r2, [r7, #8]
 80015b4:	4413      	add	r3, r2
 80015b6:	781a      	ldrb	r2, [r3, #0]
 80015b8:	79fb      	ldrb	r3, [r7, #7]
 80015ba:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 80015be:	f9b7 0012 	ldrsh.w	r0, [r7, #18]
 80015c2:	f7ff fec1 	bl	8001348 <OLED_DisplayCharInverted>
        j++;
 80015c6:	7dfb      	ldrb	r3, [r7, #23]
 80015c8:	3301      	adds	r3, #1
 80015ca:	75fb      	strb	r3, [r7, #23]
    while (str[j] != '\0')
 80015cc:	7dfb      	ldrb	r3, [r7, #23]
 80015ce:	68ba      	ldr	r2, [r7, #8]
 80015d0:	4413      	add	r3, r2
 80015d2:	781b      	ldrb	r3, [r3, #0]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d1d2      	bne.n	800157e <OLED_DisplayStringInverted+0x38>
 80015d8:	e002      	b.n	80015e0 <OLED_DisplayStringInverted+0x9a>
        return;
 80015da:	bf00      	nop
 80015dc:	e000      	b.n	80015e0 <OLED_DisplayStringInverted+0x9a>
            break;
 80015de:	bf00      	nop
    }
}
 80015e0:	3718      	adds	r7, #24
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}
	...

080015e8 <System_UI_Loop>:
#define OLED_UI_GAP_Y 9 + 13
#define StartTweenTime 3000
#define TweenStyle EASE_INOUT_CUBIC

void System_UI_Loop()
{
 80015e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80015ea:	b089      	sub	sp, #36	@ 0x24
 80015ec:	af04      	add	r7, sp, #16
    static bool isFirstRun = true;  
    float x, y, x1, y1;
    if (isFirstRun)
 80015ee:	4bba      	ldr	r3, [pc, #744]	@ (80018d8 <System_UI_Loop+0x2f0>)
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	f000 809a 	beq.w	800172c <System_UI_Loop+0x144>
    {
        OLED_MoveObject(&Cursor_AnimationManager, "Cursor", OLED_UI_START_X, OLED_UI_START_Y + OLED_UI_GAP_Y * menuSelection, OLED_UI_END_X, OLED_UI_START_Y + OLED_UI_GAP_Y * menuSelection, StartTweenTime, TweenStyle);
 80015f8:	4bb8      	ldr	r3, [pc, #736]	@ (80018dc <System_UI_Loop+0x2f4>)
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	461a      	mov	r2, r3
 80015fe:	4613      	mov	r3, r2
 8001600:	005b      	lsls	r3, r3, #1
 8001602:	4413      	add	r3, r2
 8001604:	009b      	lsls	r3, r3, #2
 8001606:	4413      	add	r3, r2
 8001608:	3303      	adds	r3, #3
 800160a:	4618      	mov	r0, r3
 800160c:	f7fe fe6a 	bl	80002e4 <__aeabi_i2f>
 8001610:	4604      	mov	r4, r0
 8001612:	4bb2      	ldr	r3, [pc, #712]	@ (80018dc <System_UI_Loop+0x2f4>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	461a      	mov	r2, r3
 8001618:	4613      	mov	r3, r2
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	4413      	add	r3, r2
 800161e:	009b      	lsls	r3, r3, #2
 8001620:	4413      	add	r3, r2
 8001622:	3303      	adds	r3, #3
 8001624:	4618      	mov	r0, r3
 8001626:	f7fe fe5d 	bl	80002e4 <__aeabi_i2f>
 800162a:	4603      	mov	r3, r0
 800162c:	2206      	movs	r2, #6
 800162e:	9203      	str	r2, [sp, #12]
 8001630:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8001634:	9202      	str	r2, [sp, #8]
 8001636:	9301      	str	r3, [sp, #4]
 8001638:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800163c:	9300      	str	r3, [sp, #0]
 800163e:	4623      	mov	r3, r4
 8001640:	4aa7      	ldr	r2, [pc, #668]	@ (80018e0 <System_UI_Loop+0x2f8>)
 8001642:	49a8      	ldr	r1, [pc, #672]	@ (80018e4 <System_UI_Loop+0x2fc>)
 8001644:	48a8      	ldr	r0, [pc, #672]	@ (80018e8 <System_UI_Loop+0x300>)
 8001646:	f001 fb30 	bl	8002caa <OLED_MoveObject>
        OLED_MoveObject(&Cursor_AnimationManager, "CursorScale",  0, 10, strlen("Settings")*6+ 3, 10 , StartTweenTime, TweenStyle);
 800164a:	2306      	movs	r3, #6
 800164c:	9303      	str	r3, [sp, #12]
 800164e:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8001652:	9302      	str	r3, [sp, #8]
 8001654:	4ba5      	ldr	r3, [pc, #660]	@ (80018ec <System_UI_Loop+0x304>)
 8001656:	9301      	str	r3, [sp, #4]
 8001658:	4ba5      	ldr	r3, [pc, #660]	@ (80018f0 <System_UI_Loop+0x308>)
 800165a:	9300      	str	r3, [sp, #0]
 800165c:	4ba3      	ldr	r3, [pc, #652]	@ (80018ec <System_UI_Loop+0x304>)
 800165e:	f04f 0200 	mov.w	r2, #0
 8001662:	49a4      	ldr	r1, [pc, #656]	@ (80018f4 <System_UI_Loop+0x30c>)
 8001664:	48a0      	ldr	r0, [pc, #640]	@ (80018e8 <System_UI_Loop+0x300>)
 8001666:	f001 fb20 	bl	8002caa <OLED_MoveObject>
        OLED_MoveObject(&Menu_AnimationManager, "SettingsButton", OLED_UI_START_X, OLED_UI_START_Y + OLED_UI_GAP_Y * 1, OLED_UI_END_X, OLED_UI_START_Y + OLED_UI_GAP_Y * 1, StartTweenTime, TweenStyle);
 800166a:	2306      	movs	r3, #6
 800166c:	9303      	str	r3, [sp, #12]
 800166e:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8001672:	9302      	str	r3, [sp, #8]
 8001674:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001678:	9301      	str	r3, [sp, #4]
 800167a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800167e:	9300      	str	r3, [sp, #0]
 8001680:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 8001684:	4a96      	ldr	r2, [pc, #600]	@ (80018e0 <System_UI_Loop+0x2f8>)
 8001686:	499c      	ldr	r1, [pc, #624]	@ (80018f8 <System_UI_Loop+0x310>)
 8001688:	489c      	ldr	r0, [pc, #624]	@ (80018fc <System_UI_Loop+0x314>)
 800168a:	f001 fb0e 	bl	8002caa <OLED_MoveObject>
        HAL_Delay(100);
 800168e:	2064      	movs	r0, #100	@ 0x64
 8001690:	f002 f80c 	bl	80036ac <HAL_Delay>
        OLED_MoveObject(&Menu_AnimationManager, "StatusButton", OLED_UI_START_X, OLED_UI_START_Y + OLED_UI_GAP_Y * 2, OLED_UI_END_X, OLED_UI_START_Y + OLED_UI_GAP_Y * 2, StartTweenTime, TweenStyle);
 8001694:	2306      	movs	r3, #6
 8001696:	9303      	str	r3, [sp, #12]
 8001698:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800169c:	9302      	str	r3, [sp, #8]
 800169e:	4b98      	ldr	r3, [pc, #608]	@ (8001900 <System_UI_Loop+0x318>)
 80016a0:	9301      	str	r3, [sp, #4]
 80016a2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80016a6:	9300      	str	r3, [sp, #0]
 80016a8:	4b95      	ldr	r3, [pc, #596]	@ (8001900 <System_UI_Loop+0x318>)
 80016aa:	4a8d      	ldr	r2, [pc, #564]	@ (80018e0 <System_UI_Loop+0x2f8>)
 80016ac:	4995      	ldr	r1, [pc, #596]	@ (8001904 <System_UI_Loop+0x31c>)
 80016ae:	4893      	ldr	r0, [pc, #588]	@ (80018fc <System_UI_Loop+0x314>)
 80016b0:	f001 fafb 	bl	8002caa <OLED_MoveObject>
        HAL_Delay(100);
 80016b4:	2064      	movs	r0, #100	@ 0x64
 80016b6:	f001 fff9 	bl	80036ac <HAL_Delay>
        OLED_MoveObject(&Menu_AnimationManager, "GamesButton", OLED_UI_START_X, OLED_UI_START_Y + OLED_UI_GAP_Y * 3, OLED_UI_END_X, OLED_UI_START_Y + OLED_UI_GAP_Y * 3, StartTweenTime, TweenStyle);
 80016ba:	2306      	movs	r3, #6
 80016bc:	9303      	str	r3, [sp, #12]
 80016be:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80016c2:	9302      	str	r3, [sp, #8]
 80016c4:	4b90      	ldr	r3, [pc, #576]	@ (8001908 <System_UI_Loop+0x320>)
 80016c6:	9301      	str	r3, [sp, #4]
 80016c8:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80016cc:	9300      	str	r3, [sp, #0]
 80016ce:	4b8e      	ldr	r3, [pc, #568]	@ (8001908 <System_UI_Loop+0x320>)
 80016d0:	4a83      	ldr	r2, [pc, #524]	@ (80018e0 <System_UI_Loop+0x2f8>)
 80016d2:	498e      	ldr	r1, [pc, #568]	@ (800190c <System_UI_Loop+0x324>)
 80016d4:	4889      	ldr	r0, [pc, #548]	@ (80018fc <System_UI_Loop+0x314>)
 80016d6:	f001 fae8 	bl	8002caa <OLED_MoveObject>
        HAL_Delay(100);
 80016da:	2064      	movs	r0, #100	@ 0x64
 80016dc:	f001 ffe6 	bl	80036ac <HAL_Delay>
        OLED_MoveObject(&Menu_AnimationManager, "AboutButton", OLED_UI_START_X, OLED_UI_START_Y + OLED_UI_GAP_Y * 4, OLED_UI_END_X, OLED_UI_START_Y + OLED_UI_GAP_Y * 4, StartTweenTime, TweenStyle);
 80016e0:	2306      	movs	r3, #6
 80016e2:	9303      	str	r3, [sp, #12]
 80016e4:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 80016e8:	9302      	str	r3, [sp, #8]
 80016ea:	4b89      	ldr	r3, [pc, #548]	@ (8001910 <System_UI_Loop+0x328>)
 80016ec:	9301      	str	r3, [sp, #4]
 80016ee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80016f2:	9300      	str	r3, [sp, #0]
 80016f4:	4b86      	ldr	r3, [pc, #536]	@ (8001910 <System_UI_Loop+0x328>)
 80016f6:	4a7a      	ldr	r2, [pc, #488]	@ (80018e0 <System_UI_Loop+0x2f8>)
 80016f8:	4986      	ldr	r1, [pc, #536]	@ (8001914 <System_UI_Loop+0x32c>)
 80016fa:	4880      	ldr	r0, [pc, #512]	@ (80018fc <System_UI_Loop+0x314>)
 80016fc:	f001 fad5 	bl	8002caa <OLED_MoveObject>
        HAL_Delay(100);
 8001700:	2064      	movs	r0, #100	@ 0x64
 8001702:	f001 ffd3 	bl	80036ac <HAL_Delay>
        OLED_MoveObject(&Menu_AnimationManager, "ToolsButton", OLED_UI_START_X, OLED_UI_START_Y + OLED_UI_GAP_Y * 5, OLED_UI_END_X, OLED_UI_START_Y + OLED_UI_GAP_Y * 5, StartTweenTime, TweenStyle);
 8001706:	2306      	movs	r3, #6
 8001708:	9303      	str	r3, [sp, #12]
 800170a:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 800170e:	9302      	str	r3, [sp, #8]
 8001710:	4b81      	ldr	r3, [pc, #516]	@ (8001918 <System_UI_Loop+0x330>)
 8001712:	9301      	str	r3, [sp, #4]
 8001714:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001718:	9300      	str	r3, [sp, #0]
 800171a:	4b7f      	ldr	r3, [pc, #508]	@ (8001918 <System_UI_Loop+0x330>)
 800171c:	4a70      	ldr	r2, [pc, #448]	@ (80018e0 <System_UI_Loop+0x2f8>)
 800171e:	497f      	ldr	r1, [pc, #508]	@ (800191c <System_UI_Loop+0x334>)
 8001720:	4876      	ldr	r0, [pc, #472]	@ (80018fc <System_UI_Loop+0x314>)
 8001722:	f001 fac2 	bl	8002caa <OLED_MoveObject>
        isFirstRun = false;
 8001726:	4b6c      	ldr	r3, [pc, #432]	@ (80018d8 <System_UI_Loop+0x2f0>)
 8001728:	2200      	movs	r2, #0
 800172a:	701a      	strb	r2, [r3, #0]
    }

    #pragma region pager

    OLED_DoTweenObject(&Menu_AnimationManager, "SettingsButton", OLED_UI_END_X, OLED_UI_START_Y + OLED_UI_GAP_Y * (2 - menuSelection), 500, EASE_OUT_CIRC, true);
 800172c:	4b6b      	ldr	r3, [pc, #428]	@ (80018dc <System_UI_Loop+0x2f4>)
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	f1c3 0202 	rsb	r2, r3, #2
 8001734:	4613      	mov	r3, r2
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	4413      	add	r3, r2
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	4413      	add	r3, r2
 800173e:	3303      	adds	r3, #3
 8001740:	4618      	mov	r0, r3
 8001742:	f7fe fdcf 	bl	80002e4 <__aeabi_i2f>
 8001746:	4603      	mov	r3, r0
 8001748:	2201      	movs	r2, #1
 800174a:	9202      	str	r2, [sp, #8]
 800174c:	220b      	movs	r2, #11
 800174e:	9201      	str	r2, [sp, #4]
 8001750:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001754:	9200      	str	r2, [sp, #0]
 8001756:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800175a:	4967      	ldr	r1, [pc, #412]	@ (80018f8 <System_UI_Loop+0x310>)
 800175c:	4867      	ldr	r0, [pc, #412]	@ (80018fc <System_UI_Loop+0x314>)
 800175e:	f001 fb45 	bl	8002dec <OLED_DoTweenObject>
    OLED_DoTweenObject(&Menu_AnimationManager, "StatusButton",   OLED_UI_END_X, OLED_UI_START_Y + OLED_UI_GAP_Y * (3 - menuSelection), 500, EASE_OUT_CIRC, true);
 8001762:	4b5e      	ldr	r3, [pc, #376]	@ (80018dc <System_UI_Loop+0x2f4>)
 8001764:	781b      	ldrb	r3, [r3, #0]
 8001766:	f1c3 0203 	rsb	r2, r3, #3
 800176a:	4613      	mov	r3, r2
 800176c:	005b      	lsls	r3, r3, #1
 800176e:	4413      	add	r3, r2
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	4413      	add	r3, r2
 8001774:	3303      	adds	r3, #3
 8001776:	4618      	mov	r0, r3
 8001778:	f7fe fdb4 	bl	80002e4 <__aeabi_i2f>
 800177c:	4603      	mov	r3, r0
 800177e:	2201      	movs	r2, #1
 8001780:	9202      	str	r2, [sp, #8]
 8001782:	220b      	movs	r2, #11
 8001784:	9201      	str	r2, [sp, #4]
 8001786:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800178a:	9200      	str	r2, [sp, #0]
 800178c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001790:	495c      	ldr	r1, [pc, #368]	@ (8001904 <System_UI_Loop+0x31c>)
 8001792:	485a      	ldr	r0, [pc, #360]	@ (80018fc <System_UI_Loop+0x314>)
 8001794:	f001 fb2a 	bl	8002dec <OLED_DoTweenObject>
    OLED_DoTweenObject(&Menu_AnimationManager, "GamesButton",    OLED_UI_END_X, OLED_UI_START_Y + OLED_UI_GAP_Y * (4 - menuSelection), 500, EASE_OUT_CIRC, true);
 8001798:	4b50      	ldr	r3, [pc, #320]	@ (80018dc <System_UI_Loop+0x2f4>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	f1c3 0204 	rsb	r2, r3, #4
 80017a0:	4613      	mov	r3, r2
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	4413      	add	r3, r2
 80017a6:	009b      	lsls	r3, r3, #2
 80017a8:	4413      	add	r3, r2
 80017aa:	3303      	adds	r3, #3
 80017ac:	4618      	mov	r0, r3
 80017ae:	f7fe fd99 	bl	80002e4 <__aeabi_i2f>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2201      	movs	r2, #1
 80017b6:	9202      	str	r2, [sp, #8]
 80017b8:	220b      	movs	r2, #11
 80017ba:	9201      	str	r2, [sp, #4]
 80017bc:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80017c0:	9200      	str	r2, [sp, #0]
 80017c2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017c6:	4951      	ldr	r1, [pc, #324]	@ (800190c <System_UI_Loop+0x324>)
 80017c8:	484c      	ldr	r0, [pc, #304]	@ (80018fc <System_UI_Loop+0x314>)
 80017ca:	f001 fb0f 	bl	8002dec <OLED_DoTweenObject>
    OLED_DoTweenObject(&Menu_AnimationManager, "AboutButton",    OLED_UI_END_X, OLED_UI_START_Y + OLED_UI_GAP_Y * (5 - menuSelection), 500, EASE_OUT_CIRC, true);
 80017ce:	4b43      	ldr	r3, [pc, #268]	@ (80018dc <System_UI_Loop+0x2f4>)
 80017d0:	781b      	ldrb	r3, [r3, #0]
 80017d2:	f1c3 0205 	rsb	r2, r3, #5
 80017d6:	4613      	mov	r3, r2
 80017d8:	005b      	lsls	r3, r3, #1
 80017da:	4413      	add	r3, r2
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4413      	add	r3, r2
 80017e0:	3303      	adds	r3, #3
 80017e2:	4618      	mov	r0, r3
 80017e4:	f7fe fd7e 	bl	80002e4 <__aeabi_i2f>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2201      	movs	r2, #1
 80017ec:	9202      	str	r2, [sp, #8]
 80017ee:	220b      	movs	r2, #11
 80017f0:	9201      	str	r2, [sp, #4]
 80017f2:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 80017f6:	9200      	str	r2, [sp, #0]
 80017f8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80017fc:	4945      	ldr	r1, [pc, #276]	@ (8001914 <System_UI_Loop+0x32c>)
 80017fe:	483f      	ldr	r0, [pc, #252]	@ (80018fc <System_UI_Loop+0x314>)
 8001800:	f001 faf4 	bl	8002dec <OLED_DoTweenObject>
    OLED_DoTweenObject(&Menu_AnimationManager, "ToolsButton",    OLED_UI_END_X, OLED_UI_START_Y + OLED_UI_GAP_Y * (6 - menuSelection), 500, EASE_OUT_CIRC, true);
 8001804:	4b35      	ldr	r3, [pc, #212]	@ (80018dc <System_UI_Loop+0x2f4>)
 8001806:	781b      	ldrb	r3, [r3, #0]
 8001808:	f1c3 0206 	rsb	r2, r3, #6
 800180c:	4613      	mov	r3, r2
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	4413      	add	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	4413      	add	r3, r2
 8001816:	3303      	adds	r3, #3
 8001818:	4618      	mov	r0, r3
 800181a:	f7fe fd63 	bl	80002e4 <__aeabi_i2f>
 800181e:	4603      	mov	r3, r0
 8001820:	2201      	movs	r2, #1
 8001822:	9202      	str	r2, [sp, #8]
 8001824:	220b      	movs	r2, #11
 8001826:	9201      	str	r2, [sp, #4]
 8001828:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800182c:	9200      	str	r2, [sp, #0]
 800182e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001832:	493a      	ldr	r1, [pc, #232]	@ (800191c <System_UI_Loop+0x334>)
 8001834:	4831      	ldr	r0, [pc, #196]	@ (80018fc <System_UI_Loop+0x314>)
 8001836:	f001 fad9 	bl	8002dec <OLED_DoTweenObject>


    #pragma endregion pager

    #pragma region OLED_Buttons
    OLED_GetObjectPosition(&Menu_AnimationManager, "SettingsButton", &x, &y);
 800183a:	f107 0308 	add.w	r3, r7, #8
 800183e:	f107 020c 	add.w	r2, r7, #12
 8001842:	492d      	ldr	r1, [pc, #180]	@ (80018f8 <System_UI_Loop+0x310>)
 8001844:	482d      	ldr	r0, [pc, #180]	@ (80018fc <System_UI_Loop+0x314>)
 8001846:	f001 fa0c 	bl	8002c62 <OLED_GetObjectPosition>
    OLED_DisplayString(x, y, "Settings");
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	4618      	mov	r0, r3
 800184e:	f7fe ff79 	bl	8000744 <__aeabi_f2iz>
 8001852:	4603      	mov	r3, r0
 8001854:	b21c      	sxth	r4, r3
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	4618      	mov	r0, r3
 800185a:	f7fe ff73 	bl	8000744 <__aeabi_f2iz>
 800185e:	4603      	mov	r3, r0
 8001860:	b21b      	sxth	r3, r3
 8001862:	4a2f      	ldr	r2, [pc, #188]	@ (8001920 <System_UI_Loop+0x338>)
 8001864:	4619      	mov	r1, r3
 8001866:	4620      	mov	r0, r4
 8001868:	f7ff fe20 	bl	80014ac <OLED_DisplayString>
    OLED_GetObjectPosition(&Menu_AnimationManager, "StatusButton", &x, &y);
 800186c:	f107 0308 	add.w	r3, r7, #8
 8001870:	f107 020c 	add.w	r2, r7, #12
 8001874:	4923      	ldr	r1, [pc, #140]	@ (8001904 <System_UI_Loop+0x31c>)
 8001876:	4821      	ldr	r0, [pc, #132]	@ (80018fc <System_UI_Loop+0x314>)
 8001878:	f001 f9f3 	bl	8002c62 <OLED_GetObjectPosition>
    OLED_DisplayString(x , y, "Status");
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	4618      	mov	r0, r3
 8001880:	f7fe ff60 	bl	8000744 <__aeabi_f2iz>
 8001884:	4603      	mov	r3, r0
 8001886:	b21c      	sxth	r4, r3
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe ff5a 	bl	8000744 <__aeabi_f2iz>
 8001890:	4603      	mov	r3, r0
 8001892:	b21b      	sxth	r3, r3
 8001894:	4a23      	ldr	r2, [pc, #140]	@ (8001924 <System_UI_Loop+0x33c>)
 8001896:	4619      	mov	r1, r3
 8001898:	4620      	mov	r0, r4
 800189a:	f7ff fe07 	bl	80014ac <OLED_DisplayString>
    OLED_GetObjectPosition(&Menu_AnimationManager, "GamesButton", &x, &y);
 800189e:	f107 0308 	add.w	r3, r7, #8
 80018a2:	f107 020c 	add.w	r2, r7, #12
 80018a6:	4919      	ldr	r1, [pc, #100]	@ (800190c <System_UI_Loop+0x324>)
 80018a8:	4814      	ldr	r0, [pc, #80]	@ (80018fc <System_UI_Loop+0x314>)
 80018aa:	f001 f9da 	bl	8002c62 <OLED_GetObjectPosition>
    OLED_DisplayString(x , y, "Games");
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	4618      	mov	r0, r3
 80018b2:	f7fe ff47 	bl	8000744 <__aeabi_f2iz>
 80018b6:	4603      	mov	r3, r0
 80018b8:	b21c      	sxth	r4, r3
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	4618      	mov	r0, r3
 80018be:	f7fe ff41 	bl	8000744 <__aeabi_f2iz>
 80018c2:	4603      	mov	r3, r0
 80018c4:	b21b      	sxth	r3, r3
 80018c6:	4a18      	ldr	r2, [pc, #96]	@ (8001928 <System_UI_Loop+0x340>)
 80018c8:	4619      	mov	r1, r3
 80018ca:	4620      	mov	r0, r4
 80018cc:	f7ff fdee 	bl	80014ac <OLED_DisplayString>
    OLED_GetObjectPosition(&Menu_AnimationManager, "AboutButton", &x, &y);
 80018d0:	f107 0308 	add.w	r3, r7, #8
 80018d4:	e02a      	b.n	800192c <System_UI_Loop+0x344>
 80018d6:	bf00      	nop
 80018d8:	20000001 	.word	0x20000001
 80018dc:	20000000 	.word	0x20000000
 80018e0:	c2b40000 	.word	0xc2b40000
 80018e4:	08007d44 	.word	0x08007d44
 80018e8:	20001390 	.word	0x20001390
 80018ec:	41200000 	.word	0x41200000
 80018f0:	424c0000 	.word	0x424c0000
 80018f4:	08007d4c 	.word	0x08007d4c
 80018f8:	08007d58 	.word	0x08007d58
 80018fc:	20000d9c 	.word	0x20000d9c
 8001900:	41e80000 	.word	0x41e80000
 8001904:	08007d68 	.word	0x08007d68
 8001908:	42280000 	.word	0x42280000
 800190c:	08007d78 	.word	0x08007d78
 8001910:	425c0000 	.word	0x425c0000
 8001914:	08007d84 	.word	0x08007d84
 8001918:	42880000 	.word	0x42880000
 800191c:	08007d90 	.word	0x08007d90
 8001920:	08007d9c 	.word	0x08007d9c
 8001924:	08007da8 	.word	0x08007da8
 8001928:	08007db0 	.word	0x08007db0
 800192c:	f107 020c 	add.w	r2, r7, #12
 8001930:	4998      	ldr	r1, [pc, #608]	@ (8001b94 <System_UI_Loop+0x5ac>)
 8001932:	4899      	ldr	r0, [pc, #612]	@ (8001b98 <System_UI_Loop+0x5b0>)
 8001934:	f001 f995 	bl	8002c62 <OLED_GetObjectPosition>
    OLED_DisplayString(x, y, "About");
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	4618      	mov	r0, r3
 800193c:	f7fe ff02 	bl	8000744 <__aeabi_f2iz>
 8001940:	4603      	mov	r3, r0
 8001942:	b21c      	sxth	r4, r3
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	4618      	mov	r0, r3
 8001948:	f7fe fefc 	bl	8000744 <__aeabi_f2iz>
 800194c:	4603      	mov	r3, r0
 800194e:	b21b      	sxth	r3, r3
 8001950:	4a92      	ldr	r2, [pc, #584]	@ (8001b9c <System_UI_Loop+0x5b4>)
 8001952:	4619      	mov	r1, r3
 8001954:	4620      	mov	r0, r4
 8001956:	f7ff fda9 	bl	80014ac <OLED_DisplayString>
    OLED_GetObjectPosition(&Menu_AnimationManager, "ToolsButton", &x, &y);
 800195a:	f107 0308 	add.w	r3, r7, #8
 800195e:	f107 020c 	add.w	r2, r7, #12
 8001962:	498f      	ldr	r1, [pc, #572]	@ (8001ba0 <System_UI_Loop+0x5b8>)
 8001964:	488c      	ldr	r0, [pc, #560]	@ (8001b98 <System_UI_Loop+0x5b0>)
 8001966:	f001 f97c 	bl	8002c62 <OLED_GetObjectPosition>
    OLED_DisplayString(x, y, "Tools");
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	4618      	mov	r0, r3
 800196e:	f7fe fee9 	bl	8000744 <__aeabi_f2iz>
 8001972:	4603      	mov	r3, r0
 8001974:	b21c      	sxth	r4, r3
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	4618      	mov	r0, r3
 800197a:	f7fe fee3 	bl	8000744 <__aeabi_f2iz>
 800197e:	4603      	mov	r3, r0
 8001980:	b21b      	sxth	r3, r3
 8001982:	4a88      	ldr	r2, [pc, #544]	@ (8001ba4 <System_UI_Loop+0x5bc>)
 8001984:	4619      	mov	r1, r3
 8001986:	4620      	mov	r0, r4
 8001988:	f7ff fd90 	bl	80014ac <OLED_DisplayString>
    #pragma endregion OLED_Buttons
    if (!isFirstRun)
 800198c:	4b86      	ldr	r3, [pc, #536]	@ (8001ba8 <System_UI_Loop+0x5c0>)
 800198e:	781b      	ldrb	r3, [r3, #0]
 8001990:	f083 0301 	eor.w	r3, r3, #1
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d001      	beq.n	800199e <System_UI_Loop+0x3b6>
        SystemGetsSignal();
 800199a:	f000 f91f 	bl	8001bdc <SystemGetsSignal>
    #pragma region OLED_Cursor
    OLED_GetObjectPosition(&Cursor_AnimationManager, "Cursor", &x, &y);
 800199e:	f107 0308 	add.w	r3, r7, #8
 80019a2:	f107 020c 	add.w	r2, r7, #12
 80019a6:	4981      	ldr	r1, [pc, #516]	@ (8001bac <System_UI_Loop+0x5c4>)
 80019a8:	4881      	ldr	r0, [pc, #516]	@ (8001bb0 <System_UI_Loop+0x5c8>)
 80019aa:	f001 f95a 	bl	8002c62 <OLED_GetObjectPosition>
    OLED_GetObjectPosition(&Cursor_AnimationManager, "CursorScale", &x1, &y1);
 80019ae:	463b      	mov	r3, r7
 80019b0:	1d3a      	adds	r2, r7, #4
 80019b2:	4980      	ldr	r1, [pc, #512]	@ (8001bb4 <System_UI_Loop+0x5cc>)
 80019b4:	487e      	ldr	r0, [pc, #504]	@ (8001bb0 <System_UI_Loop+0x5c8>)
 80019b6:	f001 f954 	bl	8002c62 <OLED_GetObjectPosition>
    
    OLED_InvertArea(x - 2, y - 2, x1, y1); // 绘制光标
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80019c0:	4618      	mov	r0, r3
 80019c2:	f7fe fbd9 	bl	8000178 <__aeabi_fsub>
 80019c6:	4603      	mov	r3, r0
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7fe febb 	bl	8000744 <__aeabi_f2iz>
 80019ce:	4603      	mov	r3, r0
 80019d0:	b21c      	sxth	r4, r3
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80019d8:	4618      	mov	r0, r3
 80019da:	f7fe fbcd 	bl	8000178 <__aeabi_fsub>
 80019de:	4603      	mov	r3, r0
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe feaf 	bl	8000744 <__aeabi_f2iz>
 80019e6:	4603      	mov	r3, r0
 80019e8:	b21d      	sxth	r5, r3
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	4618      	mov	r0, r3
 80019ee:	f7fe fecf 	bl	8000790 <__aeabi_f2uiz>
 80019f2:	4603      	mov	r3, r0
 80019f4:	b2de      	uxtb	r6, r3
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f7fe fec9 	bl	8000790 <__aeabi_f2uiz>
 80019fe:	4603      	mov	r3, r0
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	4632      	mov	r2, r6
 8001a04:	4629      	mov	r1, r5
 8001a06:	4620      	mov	r0, r4
 8001a08:	f7ff fb1a 	bl	8001040 <OLED_InvertArea>
    #pragma endregion OLED_Cursor

    OLED_DoTweenObject(&Cursor_AnimationManager, "CursorScale", strlen("Settings")*6+ 3+10, 40, 2000, EASE_IN_BOUNCE, true);
 8001a0c:	2301      	movs	r3, #1
 8001a0e:	9302      	str	r3, [sp, #8]
 8001a10:	2310      	movs	r3, #16
 8001a12:	9301      	str	r3, [sp, #4]
 8001a14:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001a18:	9300      	str	r3, [sp, #0]
 8001a1a:	4b67      	ldr	r3, [pc, #412]	@ (8001bb8 <System_UI_Loop+0x5d0>)
 8001a1c:	4a67      	ldr	r2, [pc, #412]	@ (8001bbc <System_UI_Loop+0x5d4>)
 8001a1e:	4965      	ldr	r1, [pc, #404]	@ (8001bb4 <System_UI_Loop+0x5cc>)
 8001a20:	4863      	ldr	r0, [pc, #396]	@ (8001bb0 <System_UI_Loop+0x5c8>)
 8001a22:	f001 f9e3 	bl	8002dec <OLED_DoTweenObject>

    switch (menuSelection)
 8001a26:	4b66      	ldr	r3, [pc, #408]	@ (8001bc0 <System_UI_Loop+0x5d8>)
 8001a28:	781b      	ldrb	r3, [r3, #0]
 8001a2a:	3b01      	subs	r3, #1
 8001a2c:	2b04      	cmp	r3, #4
 8001a2e:	f200 809f 	bhi.w	8001b70 <System_UI_Loop+0x588>
 8001a32:	a201      	add	r2, pc, #4	@ (adr r2, 8001a38 <System_UI_Loop+0x450>)
 8001a34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a38:	08001a4d 	.word	0x08001a4d
 8001a3c:	08001a93 	.word	0x08001a93
 8001a40:	08001ad9 	.word	0x08001ad9
 8001a44:	08001b1f 	.word	0x08001b1f
 8001a48:	08001b2b 	.word	0x08001b2b
    {
    case 1:
        OLED_DisplayString((OLED_WIDTH - strlen("Settings For STM") * 6) / 2, 0, "Settings For STM");
 8001a4c:	4a5d      	ldr	r2, [pc, #372]	@ (8001bc4 <System_UI_Loop+0x5dc>)
 8001a4e:	2100      	movs	r1, #0
 8001a50:	2010      	movs	r0, #16
 8001a52:	f7ff fd2b 	bl	80014ac <OLED_DisplayString>
        OLED_InvertArea(x - 2, y - 2, strlen("Settings"), 10); // 绘制光标
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7fe fb8b 	bl	8000178 <__aeabi_fsub>
 8001a62:	4603      	mov	r3, r0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f7fe fe6d 	bl	8000744 <__aeabi_f2iz>
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	b21c      	sxth	r4, r3
 8001a6e:	68bb      	ldr	r3, [r7, #8]
 8001a70:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001a74:	4618      	mov	r0, r3
 8001a76:	f7fe fb7f 	bl	8000178 <__aeabi_fsub>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	4618      	mov	r0, r3
 8001a7e:	f7fe fe61 	bl	8000744 <__aeabi_f2iz>
 8001a82:	4603      	mov	r3, r0
 8001a84:	b219      	sxth	r1, r3
 8001a86:	230a      	movs	r3, #10
 8001a88:	2208      	movs	r2, #8
 8001a8a:	4620      	mov	r0, r4
 8001a8c:	f7ff fad8 	bl	8001040 <OLED_InvertArea>
        break;
 8001a90:	e072      	b.n	8001b78 <System_UI_Loop+0x590>
    case 2:
        OLED_DisplayString((OLED_WIDTH - strlen("Machine States") * 6) / 2, 0, "Machine States");
 8001a92:	4a4d      	ldr	r2, [pc, #308]	@ (8001bc8 <System_UI_Loop+0x5e0>)
 8001a94:	2100      	movs	r1, #0
 8001a96:	2016      	movs	r0, #22
 8001a98:	f7ff fd08 	bl	80014ac <OLED_DisplayString>
        OLED_InvertArea(x - 2, y - 2, strlen("States"), 10); // 绘制光标
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001aa2:	4618      	mov	r0, r3
 8001aa4:	f7fe fb68 	bl	8000178 <__aeabi_fsub>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f7fe fe4a 	bl	8000744 <__aeabi_f2iz>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	b21c      	sxth	r4, r3
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001aba:	4618      	mov	r0, r3
 8001abc:	f7fe fb5c 	bl	8000178 <__aeabi_fsub>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fe3e 	bl	8000744 <__aeabi_f2iz>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	b219      	sxth	r1, r3
 8001acc:	230a      	movs	r3, #10
 8001ace:	2206      	movs	r2, #6
 8001ad0:	4620      	mov	r0, r4
 8001ad2:	f7ff fab5 	bl	8001040 <OLED_InvertArea>
        break;
 8001ad6:	e04f      	b.n	8001b78 <System_UI_Loop+0x590>
    case 3:
        OLED_DisplayString((OLED_WIDTH - strlen("Epicful Games") * 6) / 2, 0, "Epicful Games");
 8001ad8:	4a3c      	ldr	r2, [pc, #240]	@ (8001bcc <System_UI_Loop+0x5e4>)
 8001ada:	2100      	movs	r1, #0
 8001adc:	2019      	movs	r0, #25
 8001ade:	f7ff fce5 	bl	80014ac <OLED_DisplayString>
        OLED_InvertArea(x - 2, y - 2, strlen("Games"), 10); // 绘制光标
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7fe fb45 	bl	8000178 <__aeabi_fsub>
 8001aee:	4603      	mov	r3, r0
 8001af0:	4618      	mov	r0, r3
 8001af2:	f7fe fe27 	bl	8000744 <__aeabi_f2iz>
 8001af6:	4603      	mov	r3, r0
 8001af8:	b21c      	sxth	r4, r3
 8001afa:	68bb      	ldr	r3, [r7, #8]
 8001afc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7fe fb39 	bl	8000178 <__aeabi_fsub>
 8001b06:	4603      	mov	r3, r0
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f7fe fe1b 	bl	8000744 <__aeabi_f2iz>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	b219      	sxth	r1, r3
 8001b12:	230a      	movs	r3, #10
 8001b14:	2205      	movs	r2, #5
 8001b16:	4620      	mov	r0, r4
 8001b18:	f7ff fa92 	bl	8001040 <OLED_InvertArea>
        break;
 8001b1c:	e02c      	b.n	8001b78 <System_UI_Loop+0x590>
    case 4:
        OLED_DisplayString((OLED_WIDTH - strlen("About Developer") * 6) / 2, 0, "About Developer");
 8001b1e:	4a2c      	ldr	r2, [pc, #176]	@ (8001bd0 <System_UI_Loop+0x5e8>)
 8001b20:	2100      	movs	r1, #0
 8001b22:	2013      	movs	r0, #19
 8001b24:	f7ff fcc2 	bl	80014ac <OLED_DisplayString>
        break;
 8001b28:	e026      	b.n	8001b78 <System_UI_Loop+0x590>
    case 5:
        OLED_DisplayString((OLED_WIDTH - strlen("Tools For You") * 6) / 2, 0, "Tools For You");
 8001b2a:	4a2a      	ldr	r2, [pc, #168]	@ (8001bd4 <System_UI_Loop+0x5ec>)
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	2019      	movs	r0, #25
 8001b30:	f7ff fcbc 	bl	80014ac <OLED_DisplayString>
        OLED_InvertArea(x - 2, y - 2, strlen("Tools"), 10); // 绘制光标
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001b3a:	4618      	mov	r0, r3
 8001b3c:	f7fe fb1c 	bl	8000178 <__aeabi_fsub>
 8001b40:	4603      	mov	r3, r0
 8001b42:	4618      	mov	r0, r3
 8001b44:	f7fe fdfe 	bl	8000744 <__aeabi_f2iz>
 8001b48:	4603      	mov	r3, r0
 8001b4a:	b21c      	sxth	r4, r3
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001b52:	4618      	mov	r0, r3
 8001b54:	f7fe fb10 	bl	8000178 <__aeabi_fsub>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f7fe fdf2 	bl	8000744 <__aeabi_f2iz>
 8001b60:	4603      	mov	r3, r0
 8001b62:	b219      	sxth	r1, r3
 8001b64:	230a      	movs	r3, #10
 8001b66:	2205      	movs	r2, #5
 8001b68:	4620      	mov	r0, r4
 8001b6a:	f7ff fa69 	bl	8001040 <OLED_InvertArea>
        break;
 8001b6e:	e003      	b.n	8001b78 <System_UI_Loop+0x590>
    default:
        OLED_DrawTitleBar("UnikoZera's UI");
 8001b70:	4819      	ldr	r0, [pc, #100]	@ (8001bd8 <System_UI_Loop+0x5f0>)
 8001b72:	f001 f992 	bl	8002e9a <OLED_DrawTitleBar>
        break;
 8001b76:	bf00      	nop
    }
    if (!isFirstRun)
 8001b78:	4b0b      	ldr	r3, [pc, #44]	@ (8001ba8 <System_UI_Loop+0x5c0>)
 8001b7a:	781b      	ldrb	r3, [r3, #0]
 8001b7c:	f083 0301 	eor.w	r3, r3, #1
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <System_UI_Loop+0x5a2>
        SystemGetsSignal();
 8001b86:	f000 f829 	bl	8001bdc <SystemGetsSignal>
}
 8001b8a:	bf00      	nop
 8001b8c:	3714      	adds	r7, #20
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b92:	bf00      	nop
 8001b94:	08007d84 	.word	0x08007d84
 8001b98:	20000d9c 	.word	0x20000d9c
 8001b9c:	08007db8 	.word	0x08007db8
 8001ba0:	08007d90 	.word	0x08007d90
 8001ba4:	08007dc0 	.word	0x08007dc0
 8001ba8:	20000001 	.word	0x20000001
 8001bac:	08007d44 	.word	0x08007d44
 8001bb0:	20001390 	.word	0x20001390
 8001bb4:	08007d4c 	.word	0x08007d4c
 8001bb8:	42200000 	.word	0x42200000
 8001bbc:	42740000 	.word	0x42740000
 8001bc0:	20000000 	.word	0x20000000
 8001bc4:	08007dc8 	.word	0x08007dc8
 8001bc8:	08007ddc 	.word	0x08007ddc
 8001bcc:	08007dec 	.word	0x08007dec
 8001bd0:	08007dfc 	.word	0x08007dfc
 8001bd4:	08007e0c 	.word	0x08007e0c
 8001bd8:	08007e1c 	.word	0x08007e1c

08001bdc <SystemGetsSignal>:

void SystemGetsSignal() //这里是旋钮数据的获取
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0

    menuSelection = 4; // 这里是旋钮数据的获取
 8001be0:	4b03      	ldr	r3, [pc, #12]	@ (8001bf0 <SystemGetsSignal+0x14>)
 8001be2:	2204      	movs	r2, #4
 8001be4:	701a      	strb	r2, [r3, #0]


}
 8001be6:	bf00      	nop
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bc80      	pop	{r7}
 8001bec:	4770      	bx	lr
 8001bee:	bf00      	nop
 8001bf0:	20000000 	.word	0x20000000

08001bf4 <OLED_EnableDiffMode>:
    }
}

// 启用差分更新模式
void OLED_EnableDiffMode(uint8_t enable)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	71fb      	strb	r3, [r7, #7]
    diff_mode_enabled = enable;
 8001bfe:	4a09      	ldr	r2, [pc, #36]	@ (8001c24 <OLED_EnableDiffMode+0x30>)
 8001c00:	79fb      	ldrb	r3, [r7, #7]
 8001c02:	7013      	strb	r3, [r2, #0]
    if (enable)
 8001c04:	79fb      	ldrb	r3, [r7, #7]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d008      	beq.n	8001c1c <OLED_EnableDiffMode+0x28>
    {
        memcpy(OLED_PrevBuffer, OLED_BackBuffer, OLED_WIDTH * OLED_PAGES);
 8001c0a:	4a07      	ldr	r2, [pc, #28]	@ (8001c28 <OLED_EnableDiffMode+0x34>)
 8001c0c:	4b07      	ldr	r3, [pc, #28]	@ (8001c2c <OLED_EnableDiffMode+0x38>)
 8001c0e:	4610      	mov	r0, r2
 8001c10:	4619      	mov	r1, r3
 8001c12:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001c16:	461a      	mov	r2, r3
 8001c18:	f004 f9d2 	bl	8005fc0 <memcpy>
    }
}
 8001c1c:	bf00      	nop
 8001c1e:	3708      	adds	r7, #8
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	20000d8c 	.word	0x20000d8c
 8001c28:	2000098c 	.word	0x2000098c
 8001c2c:	20000188 	.word	0x20000188

08001c30 <OLED_EnableFastUpdate>:

// 设置快速更新模式
void OLED_EnableFastUpdate(uint8_t enable)
{
 8001c30:	b480      	push	{r7}
 8001c32:	b083      	sub	sp, #12
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	4603      	mov	r3, r0
 8001c38:	71fb      	strb	r3, [r7, #7]
    fast_update_enabled = enable;
 8001c3a:	4a04      	ldr	r2, [pc, #16]	@ (8001c4c <OLED_EnableFastUpdate+0x1c>)
 8001c3c:	79fb      	ldrb	r3, [r7, #7]
 8001c3e:	7013      	strb	r3, [r2, #0]
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	bc80      	pop	{r7}
 8001c48:	4770      	bx	lr
 8001c4a:	bf00      	nop
 8001c4c:	20000002 	.word	0x20000002

08001c50 <OLED_SmartUpdate>:

// 智能更新显示
// 选择性更新脏页，以提高帧率
void OLED_SmartUpdate(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b084      	sub	sp, #16
 8001c54:	af00      	add	r7, sp, #0
    // 如果OLED/DMA忙，直接返回
    if (OLED_IsBusy())
 8001c56:	f7ff f80d 	bl	8000c74 <OLED_IsBusy>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	f040 8082 	bne.w	8001d66 <OLED_SmartUpdate+0x116>
    {
        return;
    }

    // 检查是否有脏页需要更新
    uint8_t has_dirty = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	73fb      	strb	r3, [r7, #15]
    uint8_t first_dirty = 255;
 8001c66:	23ff      	movs	r3, #255	@ 0xff
 8001c68:	73bb      	strb	r3, [r7, #14]
    uint8_t last_dirty = 0;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	737b      	strb	r3, [r7, #13]

    // 如果启用了差分更新，检查哪些页已经变化
    if (diff_mode_enabled)
 8001c6e:	4b40      	ldr	r3, [pc, #256]	@ (8001d70 <OLED_SmartUpdate+0x120>)
 8001c70:	781b      	ldrb	r3, [r3, #0]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d046      	beq.n	8001d04 <OLED_SmartUpdate+0xb4>
    {
        for (uint8_t page = 0; page < OLED_PAGES; page++)
 8001c76:	2300      	movs	r3, #0
 8001c78:	733b      	strb	r3, [r7, #12]
 8001c7a:	e03f      	b.n	8001cfc <OLED_SmartUpdate+0xac>
        {
            // 检查此页中是否有任何字节发生变化
            uint8_t page_changed = 0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	72fb      	strb	r3, [r7, #11]
            uint16_t start_idx = page * OLED_WIDTH;
 8001c80:	7b3b      	ldrb	r3, [r7, #12]
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	01db      	lsls	r3, r3, #7
 8001c86:	80bb      	strh	r3, [r7, #4]

            for (uint16_t i = 0; i < OLED_WIDTH; i++)
 8001c88:	2300      	movs	r3, #0
 8001c8a:	813b      	strh	r3, [r7, #8]
 8001c8c:	e015      	b.n	8001cba <OLED_SmartUpdate+0x6a>
            {
                if (OLED_BackBuffer[start_idx + i] != OLED_PrevBuffer[start_idx + i])
 8001c8e:	88ba      	ldrh	r2, [r7, #4]
 8001c90:	893b      	ldrh	r3, [r7, #8]
 8001c92:	4413      	add	r3, r2
 8001c94:	4a37      	ldr	r2, [pc, #220]	@ (8001d74 <OLED_SmartUpdate+0x124>)
 8001c96:	5cd2      	ldrb	r2, [r2, r3]
 8001c98:	88b9      	ldrh	r1, [r7, #4]
 8001c9a:	893b      	ldrh	r3, [r7, #8]
 8001c9c:	440b      	add	r3, r1
 8001c9e:	4936      	ldr	r1, [pc, #216]	@ (8001d78 <OLED_SmartUpdate+0x128>)
 8001ca0:	5ccb      	ldrb	r3, [r1, r3]
 8001ca2:	429a      	cmp	r2, r3
 8001ca4:	d006      	beq.n	8001cb4 <OLED_SmartUpdate+0x64>
                {
                    page_changed = 1;
 8001ca6:	2301      	movs	r3, #1
 8001ca8:	72fb      	strb	r3, [r7, #11]
                    oled_dirty_pages[page] = 1;
 8001caa:	7b3b      	ldrb	r3, [r7, #12]
 8001cac:	4a33      	ldr	r2, [pc, #204]	@ (8001d7c <OLED_SmartUpdate+0x12c>)
 8001cae:	2101      	movs	r1, #1
 8001cb0:	54d1      	strb	r1, [r2, r3]
                    break;
 8001cb2:	e005      	b.n	8001cc0 <OLED_SmartUpdate+0x70>
            for (uint16_t i = 0; i < OLED_WIDTH; i++)
 8001cb4:	893b      	ldrh	r3, [r7, #8]
 8001cb6:	3301      	adds	r3, #1
 8001cb8:	813b      	strh	r3, [r7, #8]
 8001cba:	893b      	ldrh	r3, [r7, #8]
 8001cbc:	2b7f      	cmp	r3, #127	@ 0x7f
 8001cbe:	d9e6      	bls.n	8001c8e <OLED_SmartUpdate+0x3e>
                }
            }

            if (page_changed)
 8001cc0:	7afb      	ldrb	r3, [r7, #11]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d017      	beq.n	8001cf6 <OLED_SmartUpdate+0xa6>
            {
                has_dirty = 1;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	73fb      	strb	r3, [r7, #15]
                if (page < first_dirty)
 8001cca:	7b3a      	ldrb	r2, [r7, #12]
 8001ccc:	7bbb      	ldrb	r3, [r7, #14]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d201      	bcs.n	8001cd6 <OLED_SmartUpdate+0x86>
                    first_dirty = page;
 8001cd2:	7b3b      	ldrb	r3, [r7, #12]
 8001cd4:	73bb      	strb	r3, [r7, #14]
                if (page > last_dirty)
 8001cd6:	7b3a      	ldrb	r2, [r7, #12]
 8001cd8:	7b7b      	ldrb	r3, [r7, #13]
 8001cda:	429a      	cmp	r2, r3
 8001cdc:	d901      	bls.n	8001ce2 <OLED_SmartUpdate+0x92>
                    last_dirty = page;
 8001cde:	7b3b      	ldrb	r3, [r7, #12]
 8001ce0:	737b      	strb	r3, [r7, #13]

                // 更新上一帧缓存
                memcpy(
 8001ce2:	88bb      	ldrh	r3, [r7, #4]
 8001ce4:	4a24      	ldr	r2, [pc, #144]	@ (8001d78 <OLED_SmartUpdate+0x128>)
 8001ce6:	1898      	adds	r0, r3, r2
 8001ce8:	88bb      	ldrh	r3, [r7, #4]
 8001cea:	4a22      	ldr	r2, [pc, #136]	@ (8001d74 <OLED_SmartUpdate+0x124>)
 8001cec:	4413      	add	r3, r2
 8001cee:	2280      	movs	r2, #128	@ 0x80
 8001cf0:	4619      	mov	r1, r3
 8001cf2:	f004 f965 	bl	8005fc0 <memcpy>
        for (uint8_t page = 0; page < OLED_PAGES; page++)
 8001cf6:	7b3b      	ldrb	r3, [r7, #12]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	733b      	strb	r3, [r7, #12]
 8001cfc:	7b3b      	ldrb	r3, [r7, #12]
 8001cfe:	2b07      	cmp	r3, #7
 8001d00:	d9bc      	bls.n	8001c7c <OLED_SmartUpdate+0x2c>
 8001d02:	e01c      	b.n	8001d3e <OLED_SmartUpdate+0xee>
        }
    }
    else
    {
        // 如果未启用差分更新，使用脏页标记
        for (uint8_t i = 0; i < OLED_PAGES; i++)
 8001d04:	2300      	movs	r3, #0
 8001d06:	71fb      	strb	r3, [r7, #7]
 8001d08:	e016      	b.n	8001d38 <OLED_SmartUpdate+0xe8>
        {
            if (oled_dirty_pages[i])
 8001d0a:	79fb      	ldrb	r3, [r7, #7]
 8001d0c:	4a1b      	ldr	r2, [pc, #108]	@ (8001d7c <OLED_SmartUpdate+0x12c>)
 8001d0e:	5cd3      	ldrb	r3, [r2, r3]
 8001d10:	b2db      	uxtb	r3, r3
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d00d      	beq.n	8001d32 <OLED_SmartUpdate+0xe2>
            {
                has_dirty = 1;
 8001d16:	2301      	movs	r3, #1
 8001d18:	73fb      	strb	r3, [r7, #15]
                if (i < first_dirty)
 8001d1a:	79fa      	ldrb	r2, [r7, #7]
 8001d1c:	7bbb      	ldrb	r3, [r7, #14]
 8001d1e:	429a      	cmp	r2, r3
 8001d20:	d201      	bcs.n	8001d26 <OLED_SmartUpdate+0xd6>
                    first_dirty = i;
 8001d22:	79fb      	ldrb	r3, [r7, #7]
 8001d24:	73bb      	strb	r3, [r7, #14]
                if (i > last_dirty)
 8001d26:	79fa      	ldrb	r2, [r7, #7]
 8001d28:	7b7b      	ldrb	r3, [r7, #13]
 8001d2a:	429a      	cmp	r2, r3
 8001d2c:	d901      	bls.n	8001d32 <OLED_SmartUpdate+0xe2>
                    last_dirty = i;
 8001d2e:	79fb      	ldrb	r3, [r7, #7]
 8001d30:	737b      	strb	r3, [r7, #13]
        for (uint8_t i = 0; i < OLED_PAGES; i++)
 8001d32:	79fb      	ldrb	r3, [r7, #7]
 8001d34:	3301      	adds	r3, #1
 8001d36:	71fb      	strb	r3, [r7, #7]
 8001d38:	79fb      	ldrb	r3, [r7, #7]
 8001d3a:	2b07      	cmp	r3, #7
 8001d3c:	d9e5      	bls.n	8001d0a <OLED_SmartUpdate+0xba>
            }
        }
    }

    // 如果有脏页，只更新这些页
    if (has_dirty && fast_update_enabled)
 8001d3e:	7bfb      	ldrb	r3, [r7, #15]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d00a      	beq.n	8001d5a <OLED_SmartUpdate+0x10a>
 8001d44:	4b0e      	ldr	r3, [pc, #56]	@ (8001d80 <OLED_SmartUpdate+0x130>)
 8001d46:	781b      	ldrb	r3, [r3, #0]
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d006      	beq.n	8001d5a <OLED_SmartUpdate+0x10a>
    {
        OLED_UpdateDisplayPartial(first_dirty, last_dirty);
 8001d4c:	7b7a      	ldrb	r2, [r7, #13]
 8001d4e:	7bbb      	ldrb	r3, [r7, #14]
 8001d50:	4611      	mov	r1, r2
 8001d52:	4618      	mov	r0, r3
 8001d54:	f7ff f812 	bl	8000d7c <OLED_UpdateDisplayPartial>
 8001d58:	e006      	b.n	8001d68 <OLED_SmartUpdate+0x118>
    }
    else if (has_dirty)
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d003      	beq.n	8001d68 <OLED_SmartUpdate+0x118>
    {
        OLED_UpdateDisplayVSync();
 8001d60:	f7fe ffb4 	bl	8000ccc <OLED_UpdateDisplayVSync>
 8001d64:	e000      	b.n	8001d68 <OLED_SmartUpdate+0x118>
        return;
 8001d66:	bf00      	nop
    }
}
 8001d68:	3710      	adds	r7, #16
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
 8001d6e:	bf00      	nop
 8001d70:	20000d8c 	.word	0x20000d8c
 8001d74:	20000188 	.word	0x20000188
 8001d78:	2000098c 	.word	0x2000098c
 8001d7c:	20000180 	.word	0x20000180
 8001d80:	20000002 	.word	0x20000002

08001d84 <OLED_OptimizedDisplayFPS>:
    HAL_I2C_Master_Transmit_DMA(&hi2c1, OLED_ADDR << 1, diff_buffer, diff_count + 1);
}

// 显示FPS
void OLED_OptimizedDisplayFPS(int16_t x, int16_t y)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	460a      	mov	r2, r1
 8001d8e:	80fb      	strh	r3, [r7, #6]
 8001d90:	4613      	mov	r3, r2
 8001d92:	80bb      	strh	r3, [r7, #4]
    static uint32_t last_time = 0;
    static uint32_t frames = 0;
    static uint32_t fps = 0;
    static char fps_str[16] = "FPS:0";

    frames++;
 8001d94:	4b15      	ldr	r3, [pc, #84]	@ (8001dec <OLED_OptimizedDisplayFPS+0x68>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	3301      	adds	r3, #1
 8001d9a:	4a14      	ldr	r2, [pc, #80]	@ (8001dec <OLED_OptimizedDisplayFPS+0x68>)
 8001d9c:	6013      	str	r3, [r2, #0]

    // 每秒更新一次FPS
    uint32_t current_time = HAL_GetTick();
 8001d9e:	f001 fc7b 	bl	8003698 <HAL_GetTick>
 8001da2:	60f8      	str	r0, [r7, #12]
    if (current_time - last_time >= 1000)
 8001da4:	4b12      	ldr	r3, [pc, #72]	@ (8001df0 <OLED_OptimizedDisplayFPS+0x6c>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	68fa      	ldr	r2, [r7, #12]
 8001daa:	1ad3      	subs	r3, r2, r3
 8001dac:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001db0:	d310      	bcc.n	8001dd4 <OLED_OptimizedDisplayFPS+0x50>
    {
        fps = frames;
 8001db2:	4b0e      	ldr	r3, [pc, #56]	@ (8001dec <OLED_OptimizedDisplayFPS+0x68>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4a0f      	ldr	r2, [pc, #60]	@ (8001df4 <OLED_OptimizedDisplayFPS+0x70>)
 8001db8:	6013      	str	r3, [r2, #0]
        sprintf(fps_str, "FPS:%d", fps);
 8001dba:	4b0e      	ldr	r3, [pc, #56]	@ (8001df4 <OLED_OptimizedDisplayFPS+0x70>)
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	461a      	mov	r2, r3
 8001dc0:	490d      	ldr	r1, [pc, #52]	@ (8001df8 <OLED_OptimizedDisplayFPS+0x74>)
 8001dc2:	480e      	ldr	r0, [pc, #56]	@ (8001dfc <OLED_OptimizedDisplayFPS+0x78>)
 8001dc4:	f004 f892 	bl	8005eec <siprintf>
        frames = 0;
 8001dc8:	4b08      	ldr	r3, [pc, #32]	@ (8001dec <OLED_OptimizedDisplayFPS+0x68>)
 8001dca:	2200      	movs	r2, #0
 8001dcc:	601a      	str	r2, [r3, #0]
        last_time = current_time;
 8001dce:	4a08      	ldr	r2, [pc, #32]	@ (8001df0 <OLED_OptimizedDisplayFPS+0x6c>)
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	6013      	str	r3, [r2, #0]
    }

    OLED_DisplayString(x, y, fps_str);
 8001dd4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001dd8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001ddc:	4a07      	ldr	r2, [pc, #28]	@ (8001dfc <OLED_OptimizedDisplayFPS+0x78>)
 8001dde:	4618      	mov	r0, r3
 8001de0:	f7ff fb64 	bl	80014ac <OLED_DisplayString>
}
 8001de4:	bf00      	nop
 8001de6:	3710      	adds	r7, #16
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bd80      	pop	{r7, pc}
 8001dec:	20000d90 	.word	0x20000d90
 8001df0:	20000d94 	.word	0x20000d94
 8001df4:	20000d98 	.word	0x20000d98
 8001df8:	08007e2c 	.word	0x08007e2c
 8001dfc:	20000004 	.word	0x20000004

08001e00 <EaseLinear>:
#include "stdint.h" // 添加 stdint.h 以支持标准整数类型
#include "oled_ui.h"
#pragma region TWEENS // 动画缓动函数全部在这里定义

static float EaseLinear(float t)
{
 8001e00:	b480      	push	{r7}
 8001e02:	b083      	sub	sp, #12
 8001e04:	af00      	add	r7, sp, #0
 8001e06:	6078      	str	r0, [r7, #4]
    return t;
 8001e08:	687b      	ldr	r3, [r7, #4]
}
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	370c      	adds	r7, #12
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr

08001e14 <EaseInQuad>:

static float EaseInQuad(float t)
{
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	6078      	str	r0, [r7, #4]
    return t * t;
 8001e1c:	6879      	ldr	r1, [r7, #4]
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f7fe fab4 	bl	800038c <__aeabi_fmul>
 8001e24:	4603      	mov	r3, r0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <EaseOutQuad>:

static float EaseOutQuad(float t)
{
 8001e2e:	b580      	push	{r7, lr}
 8001e30:	b082      	sub	sp, #8
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
    return t * (2 - t);
 8001e36:	6879      	ldr	r1, [r7, #4]
 8001e38:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001e3c:	f7fe f99c 	bl	8000178 <__aeabi_fsub>
 8001e40:	4603      	mov	r3, r0
 8001e42:	6879      	ldr	r1, [r7, #4]
 8001e44:	4618      	mov	r0, r3
 8001e46:	f7fe faa1 	bl	800038c <__aeabi_fmul>
 8001e4a:	4603      	mov	r3, r0
}
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	3708      	adds	r7, #8
 8001e50:	46bd      	mov	sp, r7
 8001e52:	bd80      	pop	{r7, pc}

08001e54 <EaseInOutQuad>:

static float EaseInOutQuad(float t)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
    return t < 0.5f ? 2 * t * t : -1 + (4 - 2 * t) * t;
 8001e5c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001e60:	6878      	ldr	r0, [r7, #4]
 8001e62:	f7fe fc31 	bl	80006c8 <__aeabi_fcmplt>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d00b      	beq.n	8001e84 <EaseInOutQuad+0x30>
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4618      	mov	r0, r3
 8001e72:	f7fe f983 	bl	800017c <__addsf3>
 8001e76:	4603      	mov	r3, r0
 8001e78:	6879      	ldr	r1, [r7, #4]
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	f7fe fa86 	bl	800038c <__aeabi_fmul>
 8001e80:	4603      	mov	r3, r0
 8001e82:	e016      	b.n	8001eb2 <EaseInOutQuad+0x5e>
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	4619      	mov	r1, r3
 8001e88:	4618      	mov	r0, r3
 8001e8a:	f7fe f977 	bl	800017c <__addsf3>
 8001e8e:	4603      	mov	r3, r0
 8001e90:	4619      	mov	r1, r3
 8001e92:	f04f 4081 	mov.w	r0, #1082130432	@ 0x40800000
 8001e96:	f7fe f96f 	bl	8000178 <__aeabi_fsub>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	6879      	ldr	r1, [r7, #4]
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	f7fe fa74 	bl	800038c <__aeabi_fmul>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001eaa:	4618      	mov	r0, r3
 8001eac:	f7fe f964 	bl	8000178 <__aeabi_fsub>
 8001eb0:	4603      	mov	r3, r0
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3708      	adds	r7, #8
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <EaseInCubic>:

static float EaseInCubic(float t)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b082      	sub	sp, #8
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	6078      	str	r0, [r7, #4]
    return t * t * t;
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	6878      	ldr	r0, [r7, #4]
 8001ec6:	f7fe fa61 	bl	800038c <__aeabi_fmul>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7fe fa5c 	bl	800038c <__aeabi_fmul>
 8001ed4:	4603      	mov	r3, r0
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <EaseOutCubic>:

static float EaseOutCubic(float t)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b084      	sub	sp, #16
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	6078      	str	r0, [r7, #4]
    float t1 = t - 1;
 8001ee6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f7fe f944 	bl	8000178 <__aeabi_fsub>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	60fb      	str	r3, [r7, #12]
    return t1 * t1 * t1 + 1;
 8001ef4:	68f9      	ldr	r1, [r7, #12]
 8001ef6:	68f8      	ldr	r0, [r7, #12]
 8001ef8:	f7fe fa48 	bl	800038c <__aeabi_fmul>
 8001efc:	4603      	mov	r3, r0
 8001efe:	68f9      	ldr	r1, [r7, #12]
 8001f00:	4618      	mov	r0, r3
 8001f02:	f7fe fa43 	bl	800038c <__aeabi_fmul>
 8001f06:	4603      	mov	r3, r0
 8001f08:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	f7fe f935 	bl	800017c <__addsf3>
 8001f12:	4603      	mov	r3, r0
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	3710      	adds	r7, #16
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <EaseInOutCubic>:

static float EaseInOutCubic(float t)
{
 8001f1c:	b590      	push	{r4, r7, lr}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
    return t < 0.5f ? 4 * t * t * t : (t - 1) * (2 * t - 2) * (2 * t - 2) + 1;
 8001f24:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8001f28:	6878      	ldr	r0, [r7, #4]
 8001f2a:	f7fe fbcd 	bl	80006c8 <__aeabi_fcmplt>
 8001f2e:	4603      	mov	r3, r0
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d010      	beq.n	8001f56 <EaseInOutCubic+0x3a>
 8001f34:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8001f38:	6878      	ldr	r0, [r7, #4]
 8001f3a:	f7fe fa27 	bl	800038c <__aeabi_fmul>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	6879      	ldr	r1, [r7, #4]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f7fe fa22 	bl	800038c <__aeabi_fmul>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	4618      	mov	r0, r3
 8001f4e:	f7fe fa1d 	bl	800038c <__aeabi_fmul>
 8001f52:	4603      	mov	r3, r0
 8001f54:	e02f      	b.n	8001fb6 <EaseInOutCubic+0x9a>
 8001f56:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001f5a:	6878      	ldr	r0, [r7, #4]
 8001f5c:	f7fe f90c 	bl	8000178 <__aeabi_fsub>
 8001f60:	4603      	mov	r3, r0
 8001f62:	461c      	mov	r4, r3
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4619      	mov	r1, r3
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7fe f907 	bl	800017c <__addsf3>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001f74:	4618      	mov	r0, r3
 8001f76:	f7fe f8ff 	bl	8000178 <__aeabi_fsub>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4620      	mov	r0, r4
 8001f80:	f7fe fa04 	bl	800038c <__aeabi_fmul>
 8001f84:	4603      	mov	r3, r0
 8001f86:	461c      	mov	r4, r3
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	4619      	mov	r1, r3
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7fe f8f5 	bl	800017c <__addsf3>
 8001f92:	4603      	mov	r3, r0
 8001f94:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8001f98:	4618      	mov	r0, r3
 8001f9a:	f7fe f8ed 	bl	8000178 <__aeabi_fsub>
 8001f9e:	4603      	mov	r3, r0
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4620      	mov	r0, r4
 8001fa4:	f7fe f9f2 	bl	800038c <__aeabi_fmul>
 8001fa8:	4603      	mov	r3, r0
 8001faa:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7fe f8e4 	bl	800017c <__addsf3>
 8001fb4:	4603      	mov	r3, r0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	370c      	adds	r7, #12
 8001fba:	46bd      	mov	sp, r7
 8001fbc:	bd90      	pop	{r4, r7, pc}
	...

08001fc0 <EaseInExpo>:

// 在现有EaseType_t枚举中添加这些新类型
// 指数缓动
static float EaseInExpo(float t)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
    return (t == 0) ? 0 : powf(2, 10 * (t - 1));
 8001fc8:	f04f 0100 	mov.w	r1, #0
 8001fcc:	6878      	ldr	r0, [r7, #4]
 8001fce:	f7fe fb71 	bl	80006b4 <__aeabi_fcmpeq>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d111      	bne.n	8001ffc <EaseInExpo+0x3c>
 8001fd8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001fdc:	6878      	ldr	r0, [r7, #4]
 8001fde:	f7fe f8cb 	bl	8000178 <__aeabi_fsub>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	4908      	ldr	r1, [pc, #32]	@ (8002008 <EaseInExpo+0x48>)
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f7fe f9d0 	bl	800038c <__aeabi_fmul>
 8001fec:	4603      	mov	r3, r0
 8001fee:	4619      	mov	r1, r3
 8001ff0:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8001ff4:	f004 fc3e 	bl	8006874 <powf>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	e001      	b.n	8002000 <EaseInExpo+0x40>
 8001ffc:	f04f 0300 	mov.w	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	41200000 	.word	0x41200000

0800200c <EaseOutExpo>:

static float EaseOutExpo(float t)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
    return (t == 1) ? 1 : (1 - powf(2, -10 * t));
 8002014:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f7fe fb4b 	bl	80006b4 <__aeabi_fcmpeq>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d111      	bne.n	8002048 <EaseOutExpo+0x3c>
 8002024:	490b      	ldr	r1, [pc, #44]	@ (8002054 <EaseOutExpo+0x48>)
 8002026:	6878      	ldr	r0, [r7, #4]
 8002028:	f7fe f9b0 	bl	800038c <__aeabi_fmul>
 800202c:	4603      	mov	r3, r0
 800202e:	4619      	mov	r1, r3
 8002030:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002034:	f004 fc1e 	bl	8006874 <powf>
 8002038:	4603      	mov	r3, r0
 800203a:	4619      	mov	r1, r3
 800203c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002040:	f7fe f89a 	bl	8000178 <__aeabi_fsub>
 8002044:	4603      	mov	r3, r0
 8002046:	e001      	b.n	800204c <EaseOutExpo+0x40>
 8002048:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
}
 800204c:	4618      	mov	r0, r3
 800204e:	3708      	adds	r7, #8
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	c1200000 	.word	0xc1200000

08002058 <EaseInOutExpo>:

static float EaseInOutExpo(float t)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
    if (t == 0)
 8002060:	f04f 0100 	mov.w	r1, #0
 8002064:	6878      	ldr	r0, [r7, #4]
 8002066:	f7fe fb25 	bl	80006b4 <__aeabi_fcmpeq>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d002      	beq.n	8002076 <EaseInOutExpo+0x1e>
        return 0;
 8002070:	f04f 0300 	mov.w	r3, #0
 8002074:	e045      	b.n	8002102 <EaseInOutExpo+0xaa>
    if (t == 1)
 8002076:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f7fe fb1a 	bl	80006b4 <__aeabi_fcmpeq>
 8002080:	4603      	mov	r3, r0
 8002082:	2b00      	cmp	r3, #0
 8002084:	d002      	beq.n	800208c <EaseInOutExpo+0x34>
        return 1;
 8002086:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800208a:	e03a      	b.n	8002102 <EaseInOutExpo+0xaa>
    if (t < 0.5f)
 800208c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f7fe fb19 	bl	80006c8 <__aeabi_fcmplt>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d016      	beq.n	80020ca <EaseInOutExpo+0x72>
        return powf(2, 20 * t - 10) / 2;
 800209c:	491b      	ldr	r1, [pc, #108]	@ (800210c <EaseInOutExpo+0xb4>)
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	f7fe f974 	bl	800038c <__aeabi_fmul>
 80020a4:	4603      	mov	r3, r0
 80020a6:	491a      	ldr	r1, [pc, #104]	@ (8002110 <EaseInOutExpo+0xb8>)
 80020a8:	4618      	mov	r0, r3
 80020aa:	f7fe f865 	bl	8000178 <__aeabi_fsub>
 80020ae:	4603      	mov	r3, r0
 80020b0:	4619      	mov	r1, r3
 80020b2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80020b6:	f004 fbdd 	bl	8006874 <powf>
 80020ba:	4603      	mov	r3, r0
 80020bc:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7fe fa17 	bl	80004f4 <__aeabi_fdiv>
 80020c6:	4603      	mov	r3, r0
 80020c8:	e01b      	b.n	8002102 <EaseInOutExpo+0xaa>
    return (2 - powf(2, -20 * t + 10)) / 2;
 80020ca:	4912      	ldr	r1, [pc, #72]	@ (8002114 <EaseInOutExpo+0xbc>)
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7fe f95d 	bl	800038c <__aeabi_fmul>
 80020d2:	4603      	mov	r3, r0
 80020d4:	490e      	ldr	r1, [pc, #56]	@ (8002110 <EaseInOutExpo+0xb8>)
 80020d6:	4618      	mov	r0, r3
 80020d8:	f7fe f850 	bl	800017c <__addsf3>
 80020dc:	4603      	mov	r3, r0
 80020de:	4619      	mov	r1, r3
 80020e0:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80020e4:	f004 fbc6 	bl	8006874 <powf>
 80020e8:	4603      	mov	r3, r0
 80020ea:	4619      	mov	r1, r3
 80020ec:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80020f0:	f7fe f842 	bl	8000178 <__aeabi_fsub>
 80020f4:	4603      	mov	r3, r0
 80020f6:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7fe f9fa 	bl	80004f4 <__aeabi_fdiv>
 8002100:	4603      	mov	r3, r0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
 800210a:	bf00      	nop
 800210c:	41a00000 	.word	0x41a00000
 8002110:	41200000 	.word	0x41200000
 8002114:	c1a00000 	.word	0xc1a00000

08002118 <EaseInCirc>:

// 圆形曲线缓动
static float EaseInCirc(float t)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b082      	sub	sp, #8
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
    return 1 - sqrtf(1 - t * t);
 8002120:	6879      	ldr	r1, [r7, #4]
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f7fe f932 	bl	800038c <__aeabi_fmul>
 8002128:	4603      	mov	r3, r0
 800212a:	4619      	mov	r1, r3
 800212c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002130:	f7fe f822 	bl	8000178 <__aeabi_fsub>
 8002134:	4603      	mov	r3, r0
 8002136:	4618      	mov	r0, r3
 8002138:	f004 fbe9 	bl	800690e <sqrtf>
 800213c:	4603      	mov	r3, r0
 800213e:	4619      	mov	r1, r3
 8002140:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002144:	f7fe f818 	bl	8000178 <__aeabi_fsub>
 8002148:	4603      	mov	r3, r0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}

08002152 <EaseOutCirc>:

static float EaseOutCirc(float t)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	b082      	sub	sp, #8
 8002156:	af00      	add	r7, sp, #0
 8002158:	6078      	str	r0, [r7, #4]
    return sqrtf(1 - powf(t - 1, 2));
 800215a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800215e:	6878      	ldr	r0, [r7, #4]
 8002160:	f7fe f80a 	bl	8000178 <__aeabi_fsub>
 8002164:	4603      	mov	r3, r0
 8002166:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800216a:	4618      	mov	r0, r3
 800216c:	f004 fb82 	bl	8006874 <powf>
 8002170:	4603      	mov	r3, r0
 8002172:	4619      	mov	r1, r3
 8002174:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002178:	f7fd fffe 	bl	8000178 <__aeabi_fsub>
 800217c:	4603      	mov	r3, r0
 800217e:	4618      	mov	r0, r3
 8002180:	f004 fbc5 	bl	800690e <sqrtf>
 8002184:	4603      	mov	r3, r0
}
 8002186:	4618      	mov	r0, r3
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}

0800218e <EaseInOutCirc>:

static float EaseInOutCirc(float t)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b082      	sub	sp, #8
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
    if (t < 0.5f)
 8002196:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800219a:	6878      	ldr	r0, [r7, #4]
 800219c:	f7fe fa94 	bl	80006c8 <__aeabi_fcmplt>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d022      	beq.n	80021ec <EaseInOutCirc+0x5e>
        return (1 - sqrtf(1 - powf(2 * t, 2))) / 2;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	4619      	mov	r1, r3
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7fd ffe6 	bl	800017c <__addsf3>
 80021b0:	4603      	mov	r3, r0
 80021b2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80021b6:	4618      	mov	r0, r3
 80021b8:	f004 fb5c 	bl	8006874 <powf>
 80021bc:	4603      	mov	r3, r0
 80021be:	4619      	mov	r1, r3
 80021c0:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80021c4:	f7fd ffd8 	bl	8000178 <__aeabi_fsub>
 80021c8:	4603      	mov	r3, r0
 80021ca:	4618      	mov	r0, r3
 80021cc:	f004 fb9f 	bl	800690e <sqrtf>
 80021d0:	4603      	mov	r3, r0
 80021d2:	4619      	mov	r1, r3
 80021d4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80021d8:	f7fd ffce 	bl	8000178 <__aeabi_fsub>
 80021dc:	4603      	mov	r3, r0
 80021de:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7fe f986 	bl	80004f4 <__aeabi_fdiv>
 80021e8:	4603      	mov	r3, r0
 80021ea:	e027      	b.n	800223c <EaseInOutCirc+0xae>
    return (sqrtf(1 - powf(-2 * t + 2, 2)) + 1) / 2;
 80021ec:	f04f 4140 	mov.w	r1, #3221225472	@ 0xc0000000
 80021f0:	6878      	ldr	r0, [r7, #4]
 80021f2:	f7fe f8cb 	bl	800038c <__aeabi_fmul>
 80021f6:	4603      	mov	r3, r0
 80021f8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80021fc:	4618      	mov	r0, r3
 80021fe:	f7fd ffbd 	bl	800017c <__addsf3>
 8002202:	4603      	mov	r3, r0
 8002204:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002208:	4618      	mov	r0, r3
 800220a:	f004 fb33 	bl	8006874 <powf>
 800220e:	4603      	mov	r3, r0
 8002210:	4619      	mov	r1, r3
 8002212:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002216:	f7fd ffaf 	bl	8000178 <__aeabi_fsub>
 800221a:	4603      	mov	r3, r0
 800221c:	4618      	mov	r0, r3
 800221e:	f004 fb76 	bl	800690e <sqrtf>
 8002222:	4603      	mov	r3, r0
 8002224:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002228:	4618      	mov	r0, r3
 800222a:	f7fd ffa7 	bl	800017c <__addsf3>
 800222e:	4603      	mov	r3, r0
 8002230:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002234:	4618      	mov	r0, r3
 8002236:	f7fe f95d 	bl	80004f4 <__aeabi_fdiv>
 800223a:	4603      	mov	r3, r0
}
 800223c:	4618      	mov	r0, r3
 800223e:	3708      	adds	r7, #8
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}

08002244 <EaseInElastic>:

// 弹性缓动
static float EaseInElastic(float t)
{
 8002244:	b590      	push	{r4, r7, lr}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
    const float c4 = (2 * 3.14159f) / 3;
 800224c:	4b22      	ldr	r3, [pc, #136]	@ (80022d8 <EaseInElastic+0x94>)
 800224e:	60fb      	str	r3, [r7, #12]

    if (t == 0)
 8002250:	f04f 0100 	mov.w	r1, #0
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f7fe fa2d 	bl	80006b4 <__aeabi_fcmpeq>
 800225a:	4603      	mov	r3, r0
 800225c:	2b00      	cmp	r3, #0
 800225e:	d002      	beq.n	8002266 <EaseInElastic+0x22>
        return 0;
 8002260:	f04f 0300 	mov.w	r3, #0
 8002264:	e034      	b.n	80022d0 <EaseInElastic+0x8c>
    if (t == 1)
 8002266:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800226a:	6878      	ldr	r0, [r7, #4]
 800226c:	f7fe fa22 	bl	80006b4 <__aeabi_fcmpeq>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d002      	beq.n	800227c <EaseInElastic+0x38>
        return 1;
 8002276:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800227a:	e029      	b.n	80022d0 <EaseInElastic+0x8c>
    return -powf(2, 10 * t - 10) * sinf((t * 10 - 10.75f) * c4);
 800227c:	4917      	ldr	r1, [pc, #92]	@ (80022dc <EaseInElastic+0x98>)
 800227e:	6878      	ldr	r0, [r7, #4]
 8002280:	f7fe f884 	bl	800038c <__aeabi_fmul>
 8002284:	4603      	mov	r3, r0
 8002286:	4915      	ldr	r1, [pc, #84]	@ (80022dc <EaseInElastic+0x98>)
 8002288:	4618      	mov	r0, r3
 800228a:	f7fd ff75 	bl	8000178 <__aeabi_fsub>
 800228e:	4603      	mov	r3, r0
 8002290:	4619      	mov	r1, r3
 8002292:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002296:	f004 faed 	bl	8006874 <powf>
 800229a:	4603      	mov	r3, r0
 800229c:	f083 4400 	eor.w	r4, r3, #2147483648	@ 0x80000000
 80022a0:	490e      	ldr	r1, [pc, #56]	@ (80022dc <EaseInElastic+0x98>)
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f7fe f872 	bl	800038c <__aeabi_fmul>
 80022a8:	4603      	mov	r3, r0
 80022aa:	490d      	ldr	r1, [pc, #52]	@ (80022e0 <EaseInElastic+0x9c>)
 80022ac:	4618      	mov	r0, r3
 80022ae:	f7fd ff63 	bl	8000178 <__aeabi_fsub>
 80022b2:	4603      	mov	r3, r0
 80022b4:	68f9      	ldr	r1, [r7, #12]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7fe f868 	bl	800038c <__aeabi_fmul>
 80022bc:	4603      	mov	r3, r0
 80022be:	4618      	mov	r0, r3
 80022c0:	f004 fb78 	bl	80069b4 <sinf>
 80022c4:	4603      	mov	r3, r0
 80022c6:	4619      	mov	r1, r3
 80022c8:	4620      	mov	r0, r4
 80022ca:	f7fe f85f 	bl	800038c <__aeabi_fmul>
 80022ce:	4603      	mov	r3, r0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3714      	adds	r7, #20
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd90      	pop	{r4, r7, pc}
 80022d8:	40060a8b 	.word	0x40060a8b
 80022dc:	41200000 	.word	0x41200000
 80022e0:	412c0000 	.word	0x412c0000

080022e4 <EaseOutElastic>:

static float EaseOutElastic(float t)
{
 80022e4:	b590      	push	{r4, r7, lr}
 80022e6:	b085      	sub	sp, #20
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	6078      	str	r0, [r7, #4]
    const float c4 = (2 * 3.14159f) / 3;
 80022ec:	4b22      	ldr	r3, [pc, #136]	@ (8002378 <EaseOutElastic+0x94>)
 80022ee:	60fb      	str	r3, [r7, #12]

    if (t == 0)
 80022f0:	f04f 0100 	mov.w	r1, #0
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f7fe f9dd 	bl	80006b4 <__aeabi_fcmpeq>
 80022fa:	4603      	mov	r3, r0
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d002      	beq.n	8002306 <EaseOutElastic+0x22>
        return 0;
 8002300:	f04f 0300 	mov.w	r3, #0
 8002304:	e034      	b.n	8002370 <EaseOutElastic+0x8c>
    if (t == 1)
 8002306:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800230a:	6878      	ldr	r0, [r7, #4]
 800230c:	f7fe f9d2 	bl	80006b4 <__aeabi_fcmpeq>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d002      	beq.n	800231c <EaseOutElastic+0x38>
        return 1;
 8002316:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800231a:	e029      	b.n	8002370 <EaseOutElastic+0x8c>
    return powf(2, -10 * t) * sinf((t * 10 - 0.75f) * c4) + 1;
 800231c:	4917      	ldr	r1, [pc, #92]	@ (800237c <EaseOutElastic+0x98>)
 800231e:	6878      	ldr	r0, [r7, #4]
 8002320:	f7fe f834 	bl	800038c <__aeabi_fmul>
 8002324:	4603      	mov	r3, r0
 8002326:	4619      	mov	r1, r3
 8002328:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 800232c:	f004 faa2 	bl	8006874 <powf>
 8002330:	4604      	mov	r4, r0
 8002332:	4913      	ldr	r1, [pc, #76]	@ (8002380 <EaseOutElastic+0x9c>)
 8002334:	6878      	ldr	r0, [r7, #4]
 8002336:	f7fe f829 	bl	800038c <__aeabi_fmul>
 800233a:	4603      	mov	r3, r0
 800233c:	f04f 517d 	mov.w	r1, #1061158912	@ 0x3f400000
 8002340:	4618      	mov	r0, r3
 8002342:	f7fd ff19 	bl	8000178 <__aeabi_fsub>
 8002346:	4603      	mov	r3, r0
 8002348:	68f9      	ldr	r1, [r7, #12]
 800234a:	4618      	mov	r0, r3
 800234c:	f7fe f81e 	bl	800038c <__aeabi_fmul>
 8002350:	4603      	mov	r3, r0
 8002352:	4618      	mov	r0, r3
 8002354:	f004 fb2e 	bl	80069b4 <sinf>
 8002358:	4603      	mov	r3, r0
 800235a:	4619      	mov	r1, r3
 800235c:	4620      	mov	r0, r4
 800235e:	f7fe f815 	bl	800038c <__aeabi_fmul>
 8002362:	4603      	mov	r3, r0
 8002364:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002368:	4618      	mov	r0, r3
 800236a:	f7fd ff07 	bl	800017c <__addsf3>
 800236e:	4603      	mov	r3, r0
}
 8002370:	4618      	mov	r0, r3
 8002372:	3714      	adds	r7, #20
 8002374:	46bd      	mov	sp, r7
 8002376:	bd90      	pop	{r4, r7, pc}
 8002378:	40060a8b 	.word	0x40060a8b
 800237c:	c1200000 	.word	0xc1200000
 8002380:	41200000 	.word	0x41200000

08002384 <EaseInOutElastic>:

static float EaseInOutElastic(float t)
{
 8002384:	b590      	push	{r4, r7, lr}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
    const float c5 = (2 * 3.14159f) / 4.5f;
 800238c:	4b44      	ldr	r3, [pc, #272]	@ (80024a0 <EaseInOutElastic+0x11c>)
 800238e:	60fb      	str	r3, [r7, #12]

    if (t == 0)
 8002390:	f04f 0100 	mov.w	r1, #0
 8002394:	6878      	ldr	r0, [r7, #4]
 8002396:	f7fe f98d 	bl	80006b4 <__aeabi_fcmpeq>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d002      	beq.n	80023a6 <EaseInOutElastic+0x22>
        return 0;
 80023a0:	f04f 0300 	mov.w	r3, #0
 80023a4:	e077      	b.n	8002496 <EaseInOutElastic+0x112>
    if (t == 1)
 80023a6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f7fe f982 	bl	80006b4 <__aeabi_fcmpeq>
 80023b0:	4603      	mov	r3, r0
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d002      	beq.n	80023bc <EaseInOutElastic+0x38>
        return 1;
 80023b6:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80023ba:	e06c      	b.n	8002496 <EaseInOutElastic+0x112>
    if (t < 0.5f)
 80023bc:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	f7fe f981 	bl	80006c8 <__aeabi_fcmplt>
 80023c6:	4603      	mov	r3, r0
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d030      	beq.n	800242e <EaseInOutElastic+0xaa>
        return -(powf(2, 20 * t - 10) * sinf((20 * t - 11.125f) * c5)) / 2;
 80023cc:	4935      	ldr	r1, [pc, #212]	@ (80024a4 <EaseInOutElastic+0x120>)
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7fd ffdc 	bl	800038c <__aeabi_fmul>
 80023d4:	4603      	mov	r3, r0
 80023d6:	4934      	ldr	r1, [pc, #208]	@ (80024a8 <EaseInOutElastic+0x124>)
 80023d8:	4618      	mov	r0, r3
 80023da:	f7fd fecd 	bl	8000178 <__aeabi_fsub>
 80023de:	4603      	mov	r3, r0
 80023e0:	4619      	mov	r1, r3
 80023e2:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80023e6:	f004 fa45 	bl	8006874 <powf>
 80023ea:	4604      	mov	r4, r0
 80023ec:	492d      	ldr	r1, [pc, #180]	@ (80024a4 <EaseInOutElastic+0x120>)
 80023ee:	6878      	ldr	r0, [r7, #4]
 80023f0:	f7fd ffcc 	bl	800038c <__aeabi_fmul>
 80023f4:	4603      	mov	r3, r0
 80023f6:	492d      	ldr	r1, [pc, #180]	@ (80024ac <EaseInOutElastic+0x128>)
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7fd febd 	bl	8000178 <__aeabi_fsub>
 80023fe:	4603      	mov	r3, r0
 8002400:	68f9      	ldr	r1, [r7, #12]
 8002402:	4618      	mov	r0, r3
 8002404:	f7fd ffc2 	bl	800038c <__aeabi_fmul>
 8002408:	4603      	mov	r3, r0
 800240a:	4618      	mov	r0, r3
 800240c:	f004 fad2 	bl	80069b4 <sinf>
 8002410:	4603      	mov	r3, r0
 8002412:	4619      	mov	r1, r3
 8002414:	4620      	mov	r0, r4
 8002416:	f7fd ffb9 	bl	800038c <__aeabi_fmul>
 800241a:	4603      	mov	r3, r0
 800241c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002420:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002424:	4618      	mov	r0, r3
 8002426:	f7fe f865 	bl	80004f4 <__aeabi_fdiv>
 800242a:	4603      	mov	r3, r0
 800242c:	e033      	b.n	8002496 <EaseInOutElastic+0x112>
    return (powf(2, -20 * t + 10) * sinf((20 * t - 11.125f) * c5)) / 2 + 1;
 800242e:	4920      	ldr	r1, [pc, #128]	@ (80024b0 <EaseInOutElastic+0x12c>)
 8002430:	6878      	ldr	r0, [r7, #4]
 8002432:	f7fd ffab 	bl	800038c <__aeabi_fmul>
 8002436:	4603      	mov	r3, r0
 8002438:	491b      	ldr	r1, [pc, #108]	@ (80024a8 <EaseInOutElastic+0x124>)
 800243a:	4618      	mov	r0, r3
 800243c:	f7fd fe9e 	bl	800017c <__addsf3>
 8002440:	4603      	mov	r3, r0
 8002442:	4619      	mov	r1, r3
 8002444:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 8002448:	f004 fa14 	bl	8006874 <powf>
 800244c:	4604      	mov	r4, r0
 800244e:	4915      	ldr	r1, [pc, #84]	@ (80024a4 <EaseInOutElastic+0x120>)
 8002450:	6878      	ldr	r0, [r7, #4]
 8002452:	f7fd ff9b 	bl	800038c <__aeabi_fmul>
 8002456:	4603      	mov	r3, r0
 8002458:	4914      	ldr	r1, [pc, #80]	@ (80024ac <EaseInOutElastic+0x128>)
 800245a:	4618      	mov	r0, r3
 800245c:	f7fd fe8c 	bl	8000178 <__aeabi_fsub>
 8002460:	4603      	mov	r3, r0
 8002462:	68f9      	ldr	r1, [r7, #12]
 8002464:	4618      	mov	r0, r3
 8002466:	f7fd ff91 	bl	800038c <__aeabi_fmul>
 800246a:	4603      	mov	r3, r0
 800246c:	4618      	mov	r0, r3
 800246e:	f004 faa1 	bl	80069b4 <sinf>
 8002472:	4603      	mov	r3, r0
 8002474:	4619      	mov	r1, r3
 8002476:	4620      	mov	r0, r4
 8002478:	f7fd ff88 	bl	800038c <__aeabi_fmul>
 800247c:	4603      	mov	r3, r0
 800247e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002482:	4618      	mov	r0, r3
 8002484:	f7fe f836 	bl	80004f4 <__aeabi_fdiv>
 8002488:	4603      	mov	r3, r0
 800248a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800248e:	4618      	mov	r0, r3
 8002490:	f7fd fe74 	bl	800017c <__addsf3>
 8002494:	4603      	mov	r3, r0
}
 8002496:	4618      	mov	r0, r3
 8002498:	3714      	adds	r7, #20
 800249a:	46bd      	mov	sp, r7
 800249c:	bd90      	pop	{r4, r7, pc}
 800249e:	bf00      	nop
 80024a0:	3fb2b8b9 	.word	0x3fb2b8b9
 80024a4:	41a00000 	.word	0x41a00000
 80024a8:	41200000 	.word	0x41200000
 80024ac:	41320000 	.word	0x41320000
 80024b0:	c1a00000 	.word	0xc1a00000

080024b4 <EaseOutBounce>:

static float EaseOutBounce(float t)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	b084      	sub	sp, #16
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	6078      	str	r0, [r7, #4]
    const float n1 = 7.5625f;
 80024bc:	4b45      	ldr	r3, [pc, #276]	@ (80025d4 <EaseOutBounce+0x120>)
 80024be:	60fb      	str	r3, [r7, #12]
    const float d1 = 2.75f;
 80024c0:	4b45      	ldr	r3, [pc, #276]	@ (80025d8 <EaseOutBounce+0x124>)
 80024c2:	60bb      	str	r3, [r7, #8]

    if (t < 1 / d1)
 80024c4:	68b9      	ldr	r1, [r7, #8]
 80024c6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80024ca:	f7fe f813 	bl	80004f4 <__aeabi_fdiv>
 80024ce:	4603      	mov	r3, r0
 80024d0:	4619      	mov	r1, r3
 80024d2:	6878      	ldr	r0, [r7, #4]
 80024d4:	f7fe f8f8 	bl	80006c8 <__aeabi_fcmplt>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d00a      	beq.n	80024f4 <EaseOutBounce+0x40>
    {
        return n1 * t * t;
 80024de:	6879      	ldr	r1, [r7, #4]
 80024e0:	68f8      	ldr	r0, [r7, #12]
 80024e2:	f7fd ff53 	bl	800038c <__aeabi_fmul>
 80024e6:	4603      	mov	r3, r0
 80024e8:	6879      	ldr	r1, [r7, #4]
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7fd ff4e 	bl	800038c <__aeabi_fmul>
 80024f0:	4603      	mov	r3, r0
 80024f2:	e06a      	b.n	80025ca <EaseOutBounce+0x116>
    }
    else if (t < 2 / d1)
 80024f4:	68b9      	ldr	r1, [r7, #8]
 80024f6:	f04f 4080 	mov.w	r0, #1073741824	@ 0x40000000
 80024fa:	f7fd fffb 	bl	80004f4 <__aeabi_fdiv>
 80024fe:	4603      	mov	r3, r0
 8002500:	4619      	mov	r1, r3
 8002502:	6878      	ldr	r0, [r7, #4]
 8002504:	f7fe f8e0 	bl	80006c8 <__aeabi_fcmplt>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d01c      	beq.n	8002548 <EaseOutBounce+0x94>
    {
        t -= 1.5f / d1;
 800250e:	68b9      	ldr	r1, [r7, #8]
 8002510:	f04f 507f 	mov.w	r0, #1069547520	@ 0x3fc00000
 8002514:	f7fd ffee 	bl	80004f4 <__aeabi_fdiv>
 8002518:	4603      	mov	r3, r0
 800251a:	4619      	mov	r1, r3
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7fd fe2b 	bl	8000178 <__aeabi_fsub>
 8002522:	4603      	mov	r3, r0
 8002524:	607b      	str	r3, [r7, #4]
        return n1 * t * t + 0.75f;
 8002526:	6879      	ldr	r1, [r7, #4]
 8002528:	68f8      	ldr	r0, [r7, #12]
 800252a:	f7fd ff2f 	bl	800038c <__aeabi_fmul>
 800252e:	4603      	mov	r3, r0
 8002530:	6879      	ldr	r1, [r7, #4]
 8002532:	4618      	mov	r0, r3
 8002534:	f7fd ff2a 	bl	800038c <__aeabi_fmul>
 8002538:	4603      	mov	r3, r0
 800253a:	f04f 517d 	mov.w	r1, #1061158912	@ 0x3f400000
 800253e:	4618      	mov	r0, r3
 8002540:	f7fd fe1c 	bl	800017c <__addsf3>
 8002544:	4603      	mov	r3, r0
 8002546:	e040      	b.n	80025ca <EaseOutBounce+0x116>
    }
    else if (t < 2.5f / d1)
 8002548:	68b9      	ldr	r1, [r7, #8]
 800254a:	4824      	ldr	r0, [pc, #144]	@ (80025dc <EaseOutBounce+0x128>)
 800254c:	f7fd ffd2 	bl	80004f4 <__aeabi_fdiv>
 8002550:	4603      	mov	r3, r0
 8002552:	4619      	mov	r1, r3
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f7fe f8b7 	bl	80006c8 <__aeabi_fcmplt>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d01a      	beq.n	8002596 <EaseOutBounce+0xe2>
    {
        t -= 2.25f / d1;
 8002560:	68b9      	ldr	r1, [r7, #8]
 8002562:	481f      	ldr	r0, [pc, #124]	@ (80025e0 <EaseOutBounce+0x12c>)
 8002564:	f7fd ffc6 	bl	80004f4 <__aeabi_fdiv>
 8002568:	4603      	mov	r3, r0
 800256a:	4619      	mov	r1, r3
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f7fd fe03 	bl	8000178 <__aeabi_fsub>
 8002572:	4603      	mov	r3, r0
 8002574:	607b      	str	r3, [r7, #4]
        return n1 * t * t + 0.9375f;
 8002576:	6879      	ldr	r1, [r7, #4]
 8002578:	68f8      	ldr	r0, [r7, #12]
 800257a:	f7fd ff07 	bl	800038c <__aeabi_fmul>
 800257e:	4603      	mov	r3, r0
 8002580:	6879      	ldr	r1, [r7, #4]
 8002582:	4618      	mov	r0, r3
 8002584:	f7fd ff02 	bl	800038c <__aeabi_fmul>
 8002588:	4603      	mov	r3, r0
 800258a:	4916      	ldr	r1, [pc, #88]	@ (80025e4 <EaseOutBounce+0x130>)
 800258c:	4618      	mov	r0, r3
 800258e:	f7fd fdf5 	bl	800017c <__addsf3>
 8002592:	4603      	mov	r3, r0
 8002594:	e019      	b.n	80025ca <EaseOutBounce+0x116>
    }
    else
    {
        t -= 2.625f / d1;
 8002596:	68b9      	ldr	r1, [r7, #8]
 8002598:	4813      	ldr	r0, [pc, #76]	@ (80025e8 <EaseOutBounce+0x134>)
 800259a:	f7fd ffab 	bl	80004f4 <__aeabi_fdiv>
 800259e:	4603      	mov	r3, r0
 80025a0:	4619      	mov	r1, r3
 80025a2:	6878      	ldr	r0, [r7, #4]
 80025a4:	f7fd fde8 	bl	8000178 <__aeabi_fsub>
 80025a8:	4603      	mov	r3, r0
 80025aa:	607b      	str	r3, [r7, #4]
        return n1 * t * t + 0.984375f;
 80025ac:	6879      	ldr	r1, [r7, #4]
 80025ae:	68f8      	ldr	r0, [r7, #12]
 80025b0:	f7fd feec 	bl	800038c <__aeabi_fmul>
 80025b4:	4603      	mov	r3, r0
 80025b6:	6879      	ldr	r1, [r7, #4]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7fd fee7 	bl	800038c <__aeabi_fmul>
 80025be:	4603      	mov	r3, r0
 80025c0:	490a      	ldr	r1, [pc, #40]	@ (80025ec <EaseOutBounce+0x138>)
 80025c2:	4618      	mov	r0, r3
 80025c4:	f7fd fdda 	bl	800017c <__addsf3>
 80025c8:	4603      	mov	r3, r0
    }
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3710      	adds	r7, #16
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	40f20000 	.word	0x40f20000
 80025d8:	40300000 	.word	0x40300000
 80025dc:	40200000 	.word	0x40200000
 80025e0:	40100000 	.word	0x40100000
 80025e4:	3f700000 	.word	0x3f700000
 80025e8:	40280000 	.word	0x40280000
 80025ec:	3f7c0000 	.word	0x3f7c0000

080025f0 <EaseInBounce>:

// 反弹缓动
static float EaseInBounce(float t)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b082      	sub	sp, #8
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
    return 1 - EaseOutBounce(1 - t);
 80025f8:	6879      	ldr	r1, [r7, #4]
 80025fa:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80025fe:	f7fd fdbb 	bl	8000178 <__aeabi_fsub>
 8002602:	4603      	mov	r3, r0
 8002604:	4618      	mov	r0, r3
 8002606:	f7ff ff55 	bl	80024b4 <EaseOutBounce>
 800260a:	4603      	mov	r3, r0
 800260c:	4619      	mov	r1, r3
 800260e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8002612:	f7fd fdb1 	bl	8000178 <__aeabi_fsub>
 8002616:	4603      	mov	r3, r0
}
 8002618:	4618      	mov	r0, r3
 800261a:	3708      	adds	r7, #8
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}

08002620 <EaseInOutBounce>:

static float EaseInOutBounce(float t)
{
 8002620:	b580      	push	{r7, lr}
 8002622:	b082      	sub	sp, #8
 8002624:	af00      	add	r7, sp, #0
 8002626:	6078      	str	r0, [r7, #4]
    if (t < 0.5f)
 8002628:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800262c:	6878      	ldr	r0, [r7, #4]
 800262e:	f7fe f84b 	bl	80006c8 <__aeabi_fcmplt>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d010      	beq.n	800265a <EaseInOutBounce+0x3a>
        return EaseInBounce(t * 2) * 0.5f;
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	4619      	mov	r1, r3
 800263c:	4618      	mov	r0, r3
 800263e:	f7fd fd9d 	bl	800017c <__addsf3>
 8002642:	4603      	mov	r3, r0
 8002644:	4618      	mov	r0, r3
 8002646:	f7ff ffd3 	bl	80025f0 <EaseInBounce>
 800264a:	4603      	mov	r3, r0
 800264c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8002650:	4618      	mov	r0, r3
 8002652:	f7fd fe9b 	bl	800038c <__aeabi_fmul>
 8002656:	4603      	mov	r3, r0
 8002658:	e01b      	b.n	8002692 <EaseInOutBounce+0x72>
    return EaseOutBounce(t * 2 - 1) * 0.5f + 0.5f;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4619      	mov	r1, r3
 800265e:	4618      	mov	r0, r3
 8002660:	f7fd fd8c 	bl	800017c <__addsf3>
 8002664:	4603      	mov	r3, r0
 8002666:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800266a:	4618      	mov	r0, r3
 800266c:	f7fd fd84 	bl	8000178 <__aeabi_fsub>
 8002670:	4603      	mov	r3, r0
 8002672:	4618      	mov	r0, r3
 8002674:	f7ff ff1e 	bl	80024b4 <EaseOutBounce>
 8002678:	4603      	mov	r3, r0
 800267a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800267e:	4618      	mov	r0, r3
 8002680:	f7fd fe84 	bl	800038c <__aeabi_fmul>
 8002684:	4603      	mov	r3, r0
 8002686:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800268a:	4618      	mov	r0, r3
 800268c:	f7fd fd76 	bl	800017c <__addsf3>
 8002690:	4603      	mov	r3, r0
}
 8002692:	4618      	mov	r0, r3
 8002694:	3708      	adds	r7, #8
 8002696:	46bd      	mov	sp, r7
 8002698:	bd80      	pop	{r7, pc}
	...

0800269c <EaseInBack>:

// 背越式缓动
static float EaseInBack(float t)
{
 800269c:	b590      	push	{r4, r7, lr}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
    const float c1 = 1.70158f;
 80026a4:	4b15      	ldr	r3, [pc, #84]	@ (80026fc <EaseInBack+0x60>)
 80026a6:	60fb      	str	r3, [r7, #12]
    const float c3 = c1 + 1;
 80026a8:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80026ac:	68f8      	ldr	r0, [r7, #12]
 80026ae:	f7fd fd65 	bl	800017c <__addsf3>
 80026b2:	4603      	mov	r3, r0
 80026b4:	60bb      	str	r3, [r7, #8]

    return c3 * t * t * t - c1 * t * t;
 80026b6:	6879      	ldr	r1, [r7, #4]
 80026b8:	68b8      	ldr	r0, [r7, #8]
 80026ba:	f7fd fe67 	bl	800038c <__aeabi_fmul>
 80026be:	4603      	mov	r3, r0
 80026c0:	6879      	ldr	r1, [r7, #4]
 80026c2:	4618      	mov	r0, r3
 80026c4:	f7fd fe62 	bl	800038c <__aeabi_fmul>
 80026c8:	4603      	mov	r3, r0
 80026ca:	6879      	ldr	r1, [r7, #4]
 80026cc:	4618      	mov	r0, r3
 80026ce:	f7fd fe5d 	bl	800038c <__aeabi_fmul>
 80026d2:	4603      	mov	r3, r0
 80026d4:	461c      	mov	r4, r3
 80026d6:	6879      	ldr	r1, [r7, #4]
 80026d8:	68f8      	ldr	r0, [r7, #12]
 80026da:	f7fd fe57 	bl	800038c <__aeabi_fmul>
 80026de:	4603      	mov	r3, r0
 80026e0:	6879      	ldr	r1, [r7, #4]
 80026e2:	4618      	mov	r0, r3
 80026e4:	f7fd fe52 	bl	800038c <__aeabi_fmul>
 80026e8:	4603      	mov	r3, r0
 80026ea:	4619      	mov	r1, r3
 80026ec:	4620      	mov	r0, r4
 80026ee:	f7fd fd43 	bl	8000178 <__aeabi_fsub>
 80026f2:	4603      	mov	r3, r0
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd90      	pop	{r4, r7, pc}
 80026fc:	3fd9cd60 	.word	0x3fd9cd60

08002700 <EaseOutBack>:

static float EaseOutBack(float t)
{
 8002700:	b590      	push	{r4, r7, lr}
 8002702:	b085      	sub	sp, #20
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
    const float c1 = 1.70158f;
 8002708:	4b1c      	ldr	r3, [pc, #112]	@ (800277c <EaseOutBack+0x7c>)
 800270a:	60fb      	str	r3, [r7, #12]
    const float c3 = c1 + 1;
 800270c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8002710:	68f8      	ldr	r0, [r7, #12]
 8002712:	f7fd fd33 	bl	800017c <__addsf3>
 8002716:	4603      	mov	r3, r0
 8002718:	60bb      	str	r3, [r7, #8]

    return 1 + c3 * powf(t - 1, 3) + c1 * powf(t - 1, 2);
 800271a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f7fd fd2a 	bl	8000178 <__aeabi_fsub>
 8002724:	4603      	mov	r3, r0
 8002726:	4916      	ldr	r1, [pc, #88]	@ (8002780 <EaseOutBack+0x80>)
 8002728:	4618      	mov	r0, r3
 800272a:	f004 f8a3 	bl	8006874 <powf>
 800272e:	4603      	mov	r3, r0
 8002730:	68b9      	ldr	r1, [r7, #8]
 8002732:	4618      	mov	r0, r3
 8002734:	f7fd fe2a 	bl	800038c <__aeabi_fmul>
 8002738:	4603      	mov	r3, r0
 800273a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800273e:	4618      	mov	r0, r3
 8002740:	f7fd fd1c 	bl	800017c <__addsf3>
 8002744:	4603      	mov	r3, r0
 8002746:	461c      	mov	r4, r3
 8002748:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800274c:	6878      	ldr	r0, [r7, #4]
 800274e:	f7fd fd13 	bl	8000178 <__aeabi_fsub>
 8002752:	4603      	mov	r3, r0
 8002754:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002758:	4618      	mov	r0, r3
 800275a:	f004 f88b 	bl	8006874 <powf>
 800275e:	4603      	mov	r3, r0
 8002760:	68f9      	ldr	r1, [r7, #12]
 8002762:	4618      	mov	r0, r3
 8002764:	f7fd fe12 	bl	800038c <__aeabi_fmul>
 8002768:	4603      	mov	r3, r0
 800276a:	4619      	mov	r1, r3
 800276c:	4620      	mov	r0, r4
 800276e:	f7fd fd05 	bl	800017c <__addsf3>
 8002772:	4603      	mov	r3, r0
}
 8002774:	4618      	mov	r0, r3
 8002776:	3714      	adds	r7, #20
 8002778:	46bd      	mov	sp, r7
 800277a:	bd90      	pop	{r4, r7, pc}
 800277c:	3fd9cd60 	.word	0x3fd9cd60
 8002780:	40400000 	.word	0x40400000

08002784 <EaseInOutBack>:

static float EaseInOutBack(float t)
{
 8002784:	b5b0      	push	{r4, r5, r7, lr}
 8002786:	b084      	sub	sp, #16
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
    const float c1 = 1.70158f;
 800278c:	4b40      	ldr	r3, [pc, #256]	@ (8002890 <EaseInOutBack+0x10c>)
 800278e:	60fb      	str	r3, [r7, #12]
    const float c2 = c1 * 1.525f;
 8002790:	4940      	ldr	r1, [pc, #256]	@ (8002894 <EaseInOutBack+0x110>)
 8002792:	68f8      	ldr	r0, [r7, #12]
 8002794:	f7fd fdfa 	bl	800038c <__aeabi_fmul>
 8002798:	4603      	mov	r3, r0
 800279a:	60bb      	str	r3, [r7, #8]

    if (t < 0.5f)
 800279c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80027a0:	6878      	ldr	r0, [r7, #4]
 80027a2:	f7fd ff91 	bl	80006c8 <__aeabi_fcmplt>
 80027a6:	4603      	mov	r3, r0
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d02c      	beq.n	8002806 <EaseInOutBack+0x82>
        return (powf(2 * t, 2) * ((c2 + 1) * 2 * t - c2)) / 2;
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	4619      	mov	r1, r3
 80027b0:	4618      	mov	r0, r3
 80027b2:	f7fd fce3 	bl	800017c <__addsf3>
 80027b6:	4603      	mov	r3, r0
 80027b8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80027bc:	4618      	mov	r0, r3
 80027be:	f004 f859 	bl	8006874 <powf>
 80027c2:	4604      	mov	r4, r0
 80027c4:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80027c8:	68b8      	ldr	r0, [r7, #8]
 80027ca:	f7fd fcd7 	bl	800017c <__addsf3>
 80027ce:	4603      	mov	r3, r0
 80027d0:	4619      	mov	r1, r3
 80027d2:	4618      	mov	r0, r3
 80027d4:	f7fd fcd2 	bl	800017c <__addsf3>
 80027d8:	4603      	mov	r3, r0
 80027da:	6879      	ldr	r1, [r7, #4]
 80027dc:	4618      	mov	r0, r3
 80027de:	f7fd fdd5 	bl	800038c <__aeabi_fmul>
 80027e2:	4603      	mov	r3, r0
 80027e4:	68b9      	ldr	r1, [r7, #8]
 80027e6:	4618      	mov	r0, r3
 80027e8:	f7fd fcc6 	bl	8000178 <__aeabi_fsub>
 80027ec:	4603      	mov	r3, r0
 80027ee:	4619      	mov	r1, r3
 80027f0:	4620      	mov	r0, r4
 80027f2:	f7fd fdcb 	bl	800038c <__aeabi_fmul>
 80027f6:	4603      	mov	r3, r0
 80027f8:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80027fc:	4618      	mov	r0, r3
 80027fe:	f7fd fe79 	bl	80004f4 <__aeabi_fdiv>
 8002802:	4603      	mov	r3, r0
 8002804:	e03f      	b.n	8002886 <EaseInOutBack+0x102>
    return (powf(2 * t - 2, 2) * ((c2 + 1) * (t * 2 - 2) + c2) + 2) / 2;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	4619      	mov	r1, r3
 800280a:	4618      	mov	r0, r3
 800280c:	f7fd fcb6 	bl	800017c <__addsf3>
 8002810:	4603      	mov	r3, r0
 8002812:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002816:	4618      	mov	r0, r3
 8002818:	f7fd fcae 	bl	8000178 <__aeabi_fsub>
 800281c:	4603      	mov	r3, r0
 800281e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002822:	4618      	mov	r0, r3
 8002824:	f004 f826 	bl	8006874 <powf>
 8002828:	4604      	mov	r4, r0
 800282a:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800282e:	68b8      	ldr	r0, [r7, #8]
 8002830:	f7fd fca4 	bl	800017c <__addsf3>
 8002834:	4603      	mov	r3, r0
 8002836:	461d      	mov	r5, r3
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	4619      	mov	r1, r3
 800283c:	4618      	mov	r0, r3
 800283e:	f7fd fc9d 	bl	800017c <__addsf3>
 8002842:	4603      	mov	r3, r0
 8002844:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002848:	4618      	mov	r0, r3
 800284a:	f7fd fc95 	bl	8000178 <__aeabi_fsub>
 800284e:	4603      	mov	r3, r0
 8002850:	4619      	mov	r1, r3
 8002852:	4628      	mov	r0, r5
 8002854:	f7fd fd9a 	bl	800038c <__aeabi_fmul>
 8002858:	4603      	mov	r3, r0
 800285a:	68b9      	ldr	r1, [r7, #8]
 800285c:	4618      	mov	r0, r3
 800285e:	f7fd fc8d 	bl	800017c <__addsf3>
 8002862:	4603      	mov	r3, r0
 8002864:	4619      	mov	r1, r3
 8002866:	4620      	mov	r0, r4
 8002868:	f7fd fd90 	bl	800038c <__aeabi_fmul>
 800286c:	4603      	mov	r3, r0
 800286e:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8002872:	4618      	mov	r0, r3
 8002874:	f7fd fc82 	bl	800017c <__addsf3>
 8002878:	4603      	mov	r3, r0
 800287a:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800287e:	4618      	mov	r0, r3
 8002880:	f7fd fe38 	bl	80004f4 <__aeabi_fdiv>
 8002884:	4603      	mov	r3, r0
}
 8002886:	4618      	mov	r0, r3
 8002888:	3710      	adds	r7, #16
 800288a:	46bd      	mov	sp, r7
 800288c:	bdb0      	pop	{r4, r5, r7, pc}
 800288e:	bf00      	nop
 8002890:	3fd9cd60 	.word	0x3fd9cd60
 8002894:	3fc33333 	.word	0x3fc33333

08002898 <EaseInSine>:

// 正弦缓动
static float EaseInSine(float t)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
    return 1 - cosf((t * 3.14159f) / 2);
 80028a0:	490c      	ldr	r1, [pc, #48]	@ (80028d4 <EaseInSine+0x3c>)
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f7fd fd72 	bl	800038c <__aeabi_fmul>
 80028a8:	4603      	mov	r3, r0
 80028aa:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80028ae:	4618      	mov	r0, r3
 80028b0:	f7fd fe20 	bl	80004f4 <__aeabi_fdiv>
 80028b4:	4603      	mov	r3, r0
 80028b6:	4618      	mov	r0, r3
 80028b8:	f004 f844 	bl	8006944 <cosf>
 80028bc:	4603      	mov	r3, r0
 80028be:	4619      	mov	r1, r3
 80028c0:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80028c4:	f7fd fc58 	bl	8000178 <__aeabi_fsub>
 80028c8:	4603      	mov	r3, r0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3708      	adds	r7, #8
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40490fd0 	.word	0x40490fd0

080028d8 <EaseOutSine>:

static float EaseOutSine(float t)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
    return sinf((t * 3.14159f) / 2);
 80028e0:	4909      	ldr	r1, [pc, #36]	@ (8002908 <EaseOutSine+0x30>)
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f7fd fd52 	bl	800038c <__aeabi_fmul>
 80028e8:	4603      	mov	r3, r0
 80028ea:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80028ee:	4618      	mov	r0, r3
 80028f0:	f7fd fe00 	bl	80004f4 <__aeabi_fdiv>
 80028f4:	4603      	mov	r3, r0
 80028f6:	4618      	mov	r0, r3
 80028f8:	f004 f85c 	bl	80069b4 <sinf>
 80028fc:	4603      	mov	r3, r0
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3708      	adds	r7, #8
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}
 8002906:	bf00      	nop
 8002908:	40490fd0 	.word	0x40490fd0

0800290c <EaseInOutSine>:

static float EaseInOutSine(float t)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
    return -(cosf(3.14159f * t) - 1) / 2;
 8002914:	490d      	ldr	r1, [pc, #52]	@ (800294c <EaseInOutSine+0x40>)
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f7fd fd38 	bl	800038c <__aeabi_fmul>
 800291c:	4603      	mov	r3, r0
 800291e:	4618      	mov	r0, r3
 8002920:	f004 f810 	bl	8006944 <cosf>
 8002924:	4603      	mov	r3, r0
 8002926:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800292a:	4618      	mov	r0, r3
 800292c:	f7fd fc24 	bl	8000178 <__aeabi_fsub>
 8002930:	4603      	mov	r3, r0
 8002932:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 8002936:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800293a:	4618      	mov	r0, r3
 800293c:	f7fd fdda 	bl	80004f4 <__aeabi_fdiv>
 8002940:	4603      	mov	r3, r0
}
 8002942:	4618      	mov	r0, r3
 8002944:	3708      	adds	r7, #8
 8002946:	46bd      	mov	sp, r7
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40490fd0 	.word	0x40490fd0

08002950 <GetEaseValue>:

static float GetEaseValue(float progress, EaseType_t easeType)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	460b      	mov	r3, r1
 800295a:	70fb      	strb	r3, [r7, #3]
    switch (easeType)
 800295c:	78fb      	ldrb	r3, [r7, #3]
 800295e:	2b18      	cmp	r3, #24
 8002960:	f200 80b3 	bhi.w	8002aca <GetEaseValue+0x17a>
 8002964:	a201      	add	r2, pc, #4	@ (adr r2, 800296c <GetEaseValue+0x1c>)
 8002966:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800296a:	bf00      	nop
 800296c:	080029d1 	.word	0x080029d1
 8002970:	080029db 	.word	0x080029db
 8002974:	080029e5 	.word	0x080029e5
 8002978:	080029ef 	.word	0x080029ef
 800297c:	080029f9 	.word	0x080029f9
 8002980:	08002a03 	.word	0x08002a03
 8002984:	08002a0d 	.word	0x08002a0d
 8002988:	08002a17 	.word	0x08002a17
 800298c:	08002a21 	.word	0x08002a21
 8002990:	08002a2b 	.word	0x08002a2b
 8002994:	08002a35 	.word	0x08002a35
 8002998:	08002a3f 	.word	0x08002a3f
 800299c:	08002a49 	.word	0x08002a49
 80029a0:	08002a53 	.word	0x08002a53
 80029a4:	08002a5d 	.word	0x08002a5d
 80029a8:	08002a67 	.word	0x08002a67
 80029ac:	08002a71 	.word	0x08002a71
 80029b0:	08002a7b 	.word	0x08002a7b
 80029b4:	08002a85 	.word	0x08002a85
 80029b8:	08002a8f 	.word	0x08002a8f
 80029bc:	08002a99 	.word	0x08002a99
 80029c0:	08002aa3 	.word	0x08002aa3
 80029c4:	08002aad 	.word	0x08002aad
 80029c8:	08002ab7 	.word	0x08002ab7
 80029cc:	08002ac1 	.word	0x08002ac1
    {
    case EASE_LINEAR:
        return EaseLinear(progress);
 80029d0:	6878      	ldr	r0, [r7, #4]
 80029d2:	f7ff fa15 	bl	8001e00 <EaseLinear>
 80029d6:	4603      	mov	r3, r0
 80029d8:	e078      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_IN_QUAD:
        return EaseInQuad(progress);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f7ff fa1a 	bl	8001e14 <EaseInQuad>
 80029e0:	4603      	mov	r3, r0
 80029e2:	e073      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_OUT_QUAD:
        return EaseOutQuad(progress);
 80029e4:	6878      	ldr	r0, [r7, #4]
 80029e6:	f7ff fa22 	bl	8001e2e <EaseOutQuad>
 80029ea:	4603      	mov	r3, r0
 80029ec:	e06e      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_INOUT_QUAD:
        return EaseInOutQuad(progress);
 80029ee:	6878      	ldr	r0, [r7, #4]
 80029f0:	f7ff fa30 	bl	8001e54 <EaseInOutQuad>
 80029f4:	4603      	mov	r3, r0
 80029f6:	e069      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_IN_CUBIC:
        return EaseInCubic(progress);
 80029f8:	6878      	ldr	r0, [r7, #4]
 80029fa:	f7ff fa5e 	bl	8001eba <EaseInCubic>
 80029fe:	4603      	mov	r3, r0
 8002a00:	e064      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_OUT_CUBIC:
        return EaseOutCubic(progress);
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	f7ff fa6b 	bl	8001ede <EaseOutCubic>
 8002a08:	4603      	mov	r3, r0
 8002a0a:	e05f      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_INOUT_CUBIC:
        return EaseInOutCubic(progress);
 8002a0c:	6878      	ldr	r0, [r7, #4]
 8002a0e:	f7ff fa85 	bl	8001f1c <EaseInOutCubic>
 8002a12:	4603      	mov	r3, r0
 8002a14:	e05a      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_IN_EXPO:
        return EaseInExpo(progress);
 8002a16:	6878      	ldr	r0, [r7, #4]
 8002a18:	f7ff fad2 	bl	8001fc0 <EaseInExpo>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	e055      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_OUT_EXPO:
        return EaseOutExpo(progress);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f7ff faf3 	bl	800200c <EaseOutExpo>
 8002a26:	4603      	mov	r3, r0
 8002a28:	e050      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_INOUT_EXPO:
        return EaseInOutExpo(progress);
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f7ff fb14 	bl	8002058 <EaseInOutExpo>
 8002a30:	4603      	mov	r3, r0
 8002a32:	e04b      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_IN_CIRC:
        return EaseInCirc(progress);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f7ff fb6f 	bl	8002118 <EaseInCirc>
 8002a3a:	4603      	mov	r3, r0
 8002a3c:	e046      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_OUT_CIRC:
        return EaseOutCirc(progress);
 8002a3e:	6878      	ldr	r0, [r7, #4]
 8002a40:	f7ff fb87 	bl	8002152 <EaseOutCirc>
 8002a44:	4603      	mov	r3, r0
 8002a46:	e041      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_INOUT_CIRC:
        return EaseInOutCirc(progress);
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f7ff fba0 	bl	800218e <EaseInOutCirc>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	e03c      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_IN_ELASTIC:
        return EaseInElastic(progress);
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	f7ff fbf6 	bl	8002244 <EaseInElastic>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	e037      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_OUT_ELASTIC:
        return EaseOutElastic(progress);
 8002a5c:	6878      	ldr	r0, [r7, #4]
 8002a5e:	f7ff fc41 	bl	80022e4 <EaseOutElastic>
 8002a62:	4603      	mov	r3, r0
 8002a64:	e032      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_INOUT_ELASTIC:
        return EaseInOutElastic(progress);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f7ff fc8c 	bl	8002384 <EaseInOutElastic>
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	e02d      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_IN_BOUNCE:
        return EaseInBounce(progress);
 8002a70:	6878      	ldr	r0, [r7, #4]
 8002a72:	f7ff fdbd 	bl	80025f0 <EaseInBounce>
 8002a76:	4603      	mov	r3, r0
 8002a78:	e028      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_OUT_BOUNCE:
        return EaseOutBounce(progress);
 8002a7a:	6878      	ldr	r0, [r7, #4]
 8002a7c:	f7ff fd1a 	bl	80024b4 <EaseOutBounce>
 8002a80:	4603      	mov	r3, r0
 8002a82:	e023      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_INOUT_BOUNCE:
        return EaseInOutBounce(progress);
 8002a84:	6878      	ldr	r0, [r7, #4]
 8002a86:	f7ff fdcb 	bl	8002620 <EaseInOutBounce>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	e01e      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_IN_BACK:
        return EaseInBack(progress);
 8002a8e:	6878      	ldr	r0, [r7, #4]
 8002a90:	f7ff fe04 	bl	800269c <EaseInBack>
 8002a94:	4603      	mov	r3, r0
 8002a96:	e019      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_OUT_BACK:
        return EaseOutBack(progress);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f7ff fe31 	bl	8002700 <EaseOutBack>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	e014      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_INOUT_BACK:
        return EaseInOutBack(progress);
 8002aa2:	6878      	ldr	r0, [r7, #4]
 8002aa4:	f7ff fe6e 	bl	8002784 <EaseInOutBack>
 8002aa8:	4603      	mov	r3, r0
 8002aaa:	e00f      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_IN_SINE:
        return EaseInSine(progress);
 8002aac:	6878      	ldr	r0, [r7, #4]
 8002aae:	f7ff fef3 	bl	8002898 <EaseInSine>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	e00a      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_OUT_SINE:
        return EaseOutSine(progress);
 8002ab6:	6878      	ldr	r0, [r7, #4]
 8002ab8:	f7ff ff0e 	bl	80028d8 <EaseOutSine>
 8002abc:	4603      	mov	r3, r0
 8002abe:	e005      	b.n	8002acc <GetEaseValue+0x17c>
    case EASE_INOUT_SINE:
        return EaseInOutSine(progress);
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f7ff ff23 	bl	800290c <EaseInOutSine>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	e000      	b.n	8002acc <GetEaseValue+0x17c>
    default:
        return progress;
 8002aca:	687b      	ldr	r3, [r7, #4]
    }
}
 8002acc:	4618      	mov	r0, r3
 8002ace:	3708      	adds	r7, #8
 8002ad0:	46bd      	mov	sp, r7
 8002ad2:	bd80      	pop	{r7, pc}

08002ad4 <OLED_InitAnimation>:

#pragma region ANIMATIONTWEENS
// 这里是底层动画实现
void OLED_InitAnimation(Animation_t *anim, float startValue, float endValue,
                        uint32_t duration, EaseType_t easeType)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b084      	sub	sp, #16
 8002ad8:	af00      	add	r7, sp, #0
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	607a      	str	r2, [r7, #4]
 8002ae0:	603b      	str	r3, [r7, #0]
    anim->startTime = HAL_GetTick();
 8002ae2:	f000 fdd9 	bl	8003698 <HAL_GetTick>
 8002ae6:	4602      	mov	r2, r0
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	601a      	str	r2, [r3, #0]
    anim->duration = duration;
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	683a      	ldr	r2, [r7, #0]
 8002af0:	605a      	str	r2, [r3, #4]
    anim->startValue = startValue;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	68ba      	ldr	r2, [r7, #8]
 8002af6:	609a      	str	r2, [r3, #8]
    anim->endValue = endValue;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	687a      	ldr	r2, [r7, #4]
 8002afc:	60da      	str	r2, [r3, #12]
    anim->currentValue = startValue;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	68ba      	ldr	r2, [r7, #8]
 8002b02:	611a      	str	r2, [r3, #16]
    anim->isActive = 1;
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	2201      	movs	r2, #1
 8002b08:	751a      	strb	r2, [r3, #20]
    anim->easeType = easeType;
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	7e3a      	ldrb	r2, [r7, #24]
 8002b0e:	755a      	strb	r2, [r3, #21]
}
 8002b10:	bf00      	nop
 8002b12:	3710      	adds	r7, #16
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}

08002b18 <OLED_UpdateAnimation>:

// 更新动画状态，返回isActive的值
uint8_t OLED_UpdateAnimation(Animation_t *anim, uint32_t currentTime)
{
 8002b18:	b590      	push	{r4, r7, lr}
 8002b1a:	b087      	sub	sp, #28
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
 8002b20:	6039      	str	r1, [r7, #0]
    if (!anim->isActive)
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	7d1b      	ldrb	r3, [r3, #20]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d101      	bne.n	8002b2e <OLED_UpdateAnimation+0x16>
        return 0;
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	e04d      	b.n	8002bca <OLED_UpdateAnimation+0xb2>

    uint32_t elapsedTime = currentTime - anim->startTime;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	683a      	ldr	r2, [r7, #0]
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	617b      	str	r3, [r7, #20]

    // 动画完成
    if (elapsedTime >= anim->duration || anim->currentValue == anim->endValue) // 如果我的目标在指定的点上，也关闭isActive
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	697a      	ldr	r2, [r7, #20]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d20a      	bcs.n	8002b58 <OLED_UpdateAnimation+0x40>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	691a      	ldr	r2, [r3, #16]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	68db      	ldr	r3, [r3, #12]
 8002b4a:	4619      	mov	r1, r3
 8002b4c:	4610      	mov	r0, r2
 8002b4e:	f7fd fdb1 	bl	80006b4 <__aeabi_fcmpeq>
 8002b52:	4603      	mov	r3, r0
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d008      	beq.n	8002b6a <OLED_UpdateAnimation+0x52>
    {
        anim->currentValue = anim->endValue;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	68da      	ldr	r2, [r3, #12]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	611a      	str	r2, [r3, #16]
        anim->isActive = 0;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	751a      	strb	r2, [r3, #20]
        return 0;
 8002b66:	2300      	movs	r3, #0
 8002b68:	e02f      	b.n	8002bca <OLED_UpdateAnimation+0xb2>
    }

    // 计算当前进度 (0.0 - 1.0)
    float progress = (float)elapsedTime / anim->duration;
 8002b6a:	6978      	ldr	r0, [r7, #20]
 8002b6c:	f7fd fbb6 	bl	80002dc <__aeabi_ui2f>
 8002b70:	4604      	mov	r4, r0
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	685b      	ldr	r3, [r3, #4]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fd fbb0 	bl	80002dc <__aeabi_ui2f>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	4619      	mov	r1, r3
 8002b80:	4620      	mov	r0, r4
 8002b82:	f7fd fcb7 	bl	80004f4 <__aeabi_fdiv>
 8002b86:	4603      	mov	r3, r0
 8002b88:	613b      	str	r3, [r7, #16]

    // 应用缓动函数
    float easedProgress = GetEaseValue(progress, anim->easeType);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	7d5b      	ldrb	r3, [r3, #21]
 8002b8e:	4619      	mov	r1, r3
 8002b90:	6938      	ldr	r0, [r7, #16]
 8002b92:	f7ff fedd 	bl	8002950 <GetEaseValue>
 8002b96:	60f8      	str	r0, [r7, #12]

    // 计算当前值
    anim->currentValue = anim->startValue + (anim->endValue - anim->startValue) * easedProgress;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	689c      	ldr	r4, [r3, #8]
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	68da      	ldr	r2, [r3, #12]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	689b      	ldr	r3, [r3, #8]
 8002ba4:	4619      	mov	r1, r3
 8002ba6:	4610      	mov	r0, r2
 8002ba8:	f7fd fae6 	bl	8000178 <__aeabi_fsub>
 8002bac:	4603      	mov	r3, r0
 8002bae:	68f9      	ldr	r1, [r7, #12]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7fd fbeb 	bl	800038c <__aeabi_fmul>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	4619      	mov	r1, r3
 8002bba:	4620      	mov	r0, r4
 8002bbc:	f7fd fade 	bl	800017c <__addsf3>
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	461a      	mov	r2, r3
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	611a      	str	r2, [r3, #16]

    return 1;
 8002bc8:	2301      	movs	r3, #1
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	371c      	adds	r7, #28
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd90      	pop	{r4, r7, pc}

08002bd2 <OLED_GetAnimationValue>:

// 获取当前动画值
float OLED_GetAnimationValue(Animation_t *anim)
{
 8002bd2:	b480      	push	{r7}
 8002bd4:	b083      	sub	sp, #12
 8002bd6:	af00      	add	r7, sp, #0
 8002bd8:	6078      	str	r0, [r7, #4]
    return anim->currentValue;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	691b      	ldr	r3, [r3, #16]
}
 8002bde:	4618      	mov	r0, r3
 8002be0:	370c      	adds	r7, #12
 8002be2:	46bd      	mov	sp, r7
 8002be4:	bc80      	pop	{r7}
 8002be6:	4770      	bx	lr

08002be8 <OLED_InitAnimationManager>:
AnimationManager_t Menu_AnimationManager;
AnimationManager_t Cursor_AnimationManager;
AnimationManager_t g_AnimationManager; // 全局动画管理器

void OLED_InitAnimationManager(AnimationManager_t *manager) // 这是初始化一个动画管理器，填入你的manager名字，在系统初始化时候调用它
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
    manager->count = 0;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	f883 25f0 	strb.w	r2, [r3, #1520]	@ 0x5f0
    memset(manager->taggedAnimations, 0, sizeof(manager->taggedAnimations));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	f44f 62be 	mov.w	r2, #1520	@ 0x5f0
 8002bfe:	2100      	movs	r1, #0
 8002c00:	4618      	mov	r0, r3
 8002c02:	f003 f995 	bl	8005f30 <memset>
}
 8002c06:	bf00      	nop
 8002c08:	3708      	adds	r7, #8
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}

08002c0e <OLED_FindTaggedAnimation>:

TaggedAnimation_t *OLED_FindTaggedAnimation(AnimationManager_t *manager, const char *tag) // 查找对应manager的标签对应的动画tag
{
 8002c0e:	b580      	push	{r7, lr}
 8002c10:	b084      	sub	sp, #16
 8002c12:	af00      	add	r7, sp, #0
 8002c14:	6078      	str	r0, [r7, #4]
 8002c16:	6039      	str	r1, [r7, #0]
    for (uint8_t i = 0; i < manager->count; i++)
 8002c18:	2300      	movs	r3, #0
 8002c1a:	73fb      	strb	r3, [r7, #15]
 8002c1c:	e016      	b.n	8002c4c <OLED_FindTaggedAnimation+0x3e>
    {
        if (strcmp(manager->taggedAnimations[i].tag, tag) == 0)
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
 8002c20:	224c      	movs	r2, #76	@ 0x4c
 8002c22:	fb02 f303 	mul.w	r3, r2, r3
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	4413      	add	r3, r2
 8002c2a:	6839      	ldr	r1, [r7, #0]
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f7fd fa8d 	bl	800014c <strcmp>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d106      	bne.n	8002c46 <OLED_FindTaggedAnimation+0x38>
        {
            return &manager->taggedAnimations[i];
 8002c38:	7bfb      	ldrb	r3, [r7, #15]
 8002c3a:	224c      	movs	r2, #76	@ 0x4c
 8002c3c:	fb02 f303 	mul.w	r3, r2, r3
 8002c40:	687a      	ldr	r2, [r7, #4]
 8002c42:	4413      	add	r3, r2
 8002c44:	e009      	b.n	8002c5a <OLED_FindTaggedAnimation+0x4c>
    for (uint8_t i = 0; i < manager->count; i++)
 8002c46:	7bfb      	ldrb	r3, [r7, #15]
 8002c48:	3301      	adds	r3, #1
 8002c4a:	73fb      	strb	r3, [r7, #15]
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	f893 35f0 	ldrb.w	r3, [r3, #1520]	@ 0x5f0
 8002c52:	7bfa      	ldrb	r2, [r7, #15]
 8002c54:	429a      	cmp	r2, r3
 8002c56:	d3e2      	bcc.n	8002c1e <OLED_FindTaggedAnimation+0x10>
        }
    }
    return NULL;
 8002c58:	2300      	movs	r3, #0
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3710      	adds	r7, #16
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}

08002c62 <OLED_GetObjectPosition>:

uint8_t OLED_GetObjectPosition(AnimationManager_t *manager, const char *tag, float *x, float *y) // 获取tag当前位置
{
 8002c62:	b580      	push	{r7, lr}
 8002c64:	b086      	sub	sp, #24
 8002c66:	af00      	add	r7, sp, #0
 8002c68:	60f8      	str	r0, [r7, #12]
 8002c6a:	60b9      	str	r1, [r7, #8]
 8002c6c:	607a      	str	r2, [r7, #4]
 8002c6e:	603b      	str	r3, [r7, #0]
    TaggedAnimation_t *anim = OLED_FindTaggedAnimation(manager, tag);
 8002c70:	68b9      	ldr	r1, [r7, #8]
 8002c72:	68f8      	ldr	r0, [r7, #12]
 8002c74:	f7ff ffcb 	bl	8002c0e <OLED_FindTaggedAnimation>
 8002c78:	6178      	str	r0, [r7, #20]
    if (anim)
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d00f      	beq.n	8002ca0 <OLED_GetObjectPosition+0x3e>
    {
        if (x)
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d003      	beq.n	8002c8e <OLED_GetObjectPosition+0x2c>
            *x = anim->currentX;
 8002c86:	697b      	ldr	r3, [r7, #20]
 8002c88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	601a      	str	r2, [r3, #0]
        if (y)
 8002c8e:	683b      	ldr	r3, [r7, #0]
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d003      	beq.n	8002c9c <OLED_GetObjectPosition+0x3a>
            *y = anim->currentY;
 8002c94:	697b      	ldr	r3, [r7, #20]
 8002c96:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	601a      	str	r2, [r3, #0]
        return 1;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e000      	b.n	8002ca2 <OLED_GetObjectPosition+0x40>
    }
    return 0;
 8002ca0:	2300      	movs	r3, #0
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3718      	adds	r7, #24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <OLED_MoveObject>:

// 移动指定标签的对象
void OLED_MoveObject(AnimationManager_t *manager, const char *tag,
                     float startX, float startY, float targetX, float targetY,
                     uint32_t duration, EaseType_t easeType) // 这个函数是用来移动一个对象的，tag是对象的标签，startX和startY是起始坐标，targetX和targetY是目标坐标，duration是动画持续时间，easeType是缓动类型
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b088      	sub	sp, #32
 8002cae:	af02      	add	r7, sp, #8
 8002cb0:	60f8      	str	r0, [r7, #12]
 8002cb2:	60b9      	str	r1, [r7, #8]
 8002cb4:	607a      	str	r2, [r7, #4]
 8002cb6:	603b      	str	r3, [r7, #0]
    // 查找已存在的动画
    TaggedAnimation_t *anim = OLED_FindTaggedAnimation(manager, tag);
 8002cb8:	68b9      	ldr	r1, [r7, #8]
 8002cba:	68f8      	ldr	r0, [r7, #12]
 8002cbc:	f7ff ffa7 	bl	8002c0e <OLED_FindTaggedAnimation>
 8002cc0:	6178      	str	r0, [r7, #20]

    // 如果没找到并且还有可用槽位，创建新的动画
    if (anim == NULL)
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d122      	bne.n	8002d0e <OLED_MoveObject+0x64>
    {
        if (manager->count >= MAX_ANIMATIONS)
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	f893 35f0 	ldrb.w	r3, [r3, #1520]	@ 0x5f0
 8002cce:	2b13      	cmp	r3, #19
 8002cd0:	d838      	bhi.n	8002d44 <OLED_MoveObject+0x9a>
            return; // 动画已满，无法添加

        anim = &manager->taggedAnimations[manager->count++];
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	f893 35f0 	ldrb.w	r3, [r3, #1520]	@ 0x5f0
 8002cd8:	1c5a      	adds	r2, r3, #1
 8002cda:	b2d1      	uxtb	r1, r2
 8002cdc:	68fa      	ldr	r2, [r7, #12]
 8002cde:	f882 15f0 	strb.w	r1, [r2, #1520]	@ 0x5f0
 8002ce2:	461a      	mov	r2, r3
 8002ce4:	234c      	movs	r3, #76	@ 0x4c
 8002ce6:	fb02 f303 	mul.w	r3, r2, r3
 8002cea:	68fa      	ldr	r2, [r7, #12]
 8002cec:	4413      	add	r3, r2
 8002cee:	617b      	str	r3, [r7, #20]
        strncpy(anim->tag, tag, sizeof(anim->tag) - 1);
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	220f      	movs	r2, #15
 8002cf4:	68b9      	ldr	r1, [r7, #8]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f003 f922 	bl	8005f40 <strncpy>
        anim->tag[sizeof(anim->tag) - 1] = '\0'; // 确保字符串结束
 8002cfc:	697b      	ldr	r3, [r7, #20]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	73da      	strb	r2, [r3, #15]
        anim->currentX = startX;
 8002d02:	697b      	ldr	r3, [r7, #20]
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	645a      	str	r2, [r3, #68]	@ 0x44
        anim->currentY = startY;
 8002d08:	697b      	ldr	r3, [r7, #20]
 8002d0a:	683a      	ldr	r2, [r7, #0]
 8002d0c:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    // 初始化或更新X和Y坐标的动画
    OLED_InitAnimation(&anim->xAnimation, startX, targetX, duration, easeType);
 8002d0e:	697b      	ldr	r3, [r7, #20]
 8002d10:	f103 0010 	add.w	r0, r3, #16
 8002d14:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002d18:	9300      	str	r3, [sp, #0]
 8002d1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d1c:	6a3a      	ldr	r2, [r7, #32]
 8002d1e:	6879      	ldr	r1, [r7, #4]
 8002d20:	f7ff fed8 	bl	8002ad4 <OLED_InitAnimation>
    OLED_InitAnimation(&anim->yAnimation, startY, targetY, duration, easeType);
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 8002d2a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8002d2e:	9300      	str	r3, [sp, #0]
 8002d30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d34:	6839      	ldr	r1, [r7, #0]
 8002d36:	f7ff fecd 	bl	8002ad4 <OLED_InitAnimation>
    anim->isActive = 1;
 8002d3a:	697b      	ldr	r3, [r7, #20]
 8002d3c:	2201      	movs	r2, #1
 8002d3e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d42:	e000      	b.n	8002d46 <OLED_MoveObject+0x9c>
            return; // 动画已满，无法添加
 8002d44:	bf00      	nop
}
 8002d46:	3718      	adds	r7, #24
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <OLED_UpdateAnimationManager>:

// 更新manager里面的所有动画!
void OLED_UpdateAnimationManager(AnimationManager_t *manager) //! 这里需要使用OLED_UpdateDisplayVSync()来更新显示
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b086      	sub	sp, #24
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
    uint32_t currentTime = HAL_GetTick();
 8002d54:	f000 fca0 	bl	8003698 <HAL_GetTick>
 8002d58:	6138      	str	r0, [r7, #16]

    for (uint8_t i = 0; i < manager->count; i++)
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	75fb      	strb	r3, [r7, #23]
 8002d5e:	e03a      	b.n	8002dd6 <OLED_UpdateAnimationManager+0x8a>
    {
        TaggedAnimation_t *anim = &manager->taggedAnimations[i];
 8002d60:	7dfb      	ldrb	r3, [r7, #23]
 8002d62:	224c      	movs	r2, #76	@ 0x4c
 8002d64:	fb02 f303 	mul.w	r3, r2, r3
 8002d68:	687a      	ldr	r2, [r7, #4]
 8002d6a:	4413      	add	r3, r2
 8002d6c:	60fb      	str	r3, [r7, #12]
        if (!anim->isActive)
 8002d6e:	68fb      	ldr	r3, [r7, #12]
 8002d70:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d02a      	beq.n	8002dce <OLED_UpdateAnimationManager+0x82>
            continue;

        uint8_t activeX = OLED_UpdateAnimation(&anim->xAnimation, currentTime);
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	3310      	adds	r3, #16
 8002d7c:	6939      	ldr	r1, [r7, #16]
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f7ff feca 	bl	8002b18 <OLED_UpdateAnimation>
 8002d84:	4603      	mov	r3, r0
 8002d86:	72fb      	strb	r3, [r7, #11]
        uint8_t activeY = OLED_UpdateAnimation(&anim->yAnimation, currentTime);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	3328      	adds	r3, #40	@ 0x28
 8002d8c:	6939      	ldr	r1, [r7, #16]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff fec2 	bl	8002b18 <OLED_UpdateAnimation>
 8002d94:	4603      	mov	r3, r0
 8002d96:	72bb      	strb	r3, [r7, #10]

        anim->currentX = OLED_GetAnimationValue(&anim->xAnimation);
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	3310      	adds	r3, #16
 8002d9c:	4618      	mov	r0, r3
 8002d9e:	f7ff ff18 	bl	8002bd2 <OLED_GetAnimationValue>
 8002da2:	4602      	mov	r2, r0
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	645a      	str	r2, [r3, #68]	@ 0x44
        anim->currentY = OLED_GetAnimationValue(&anim->yAnimation);
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	3328      	adds	r3, #40	@ 0x28
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7ff ff10 	bl	8002bd2 <OLED_GetAnimationValue>
 8002db2:	4602      	mov	r2, r0
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	649a      	str	r2, [r3, #72]	@ 0x48

        // 如果两个动画都结束，则标记该对象动画为非活跃
        if (!activeX && !activeY)
 8002db8:	7afb      	ldrb	r3, [r7, #11]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d108      	bne.n	8002dd0 <OLED_UpdateAnimationManager+0x84>
 8002dbe:	7abb      	ldrb	r3, [r7, #10]
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d105      	bne.n	8002dd0 <OLED_UpdateAnimationManager+0x84>
            anim->isActive = 0;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002dcc:	e000      	b.n	8002dd0 <OLED_UpdateAnimationManager+0x84>
            continue;
 8002dce:	bf00      	nop
    for (uint8_t i = 0; i < manager->count; i++)
 8002dd0:	7dfb      	ldrb	r3, [r7, #23]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	75fb      	strb	r3, [r7, #23]
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	f893 35f0 	ldrb.w	r3, [r3, #1520]	@ 0x5f0
 8002ddc:	7dfa      	ldrb	r2, [r7, #23]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d3be      	bcc.n	8002d60 <OLED_UpdateAnimationManager+0x14>
    }
}
 8002de2:	bf00      	nop
 8002de4:	bf00      	nop
 8002de6:	3718      	adds	r7, #24
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}

08002dec <OLED_DoTweenObject>:
    return 0; // 如果没有找到，返回0表示非活跃
}

// 这个函数是用来移动一个对象的，tag是对象的标签，targetX和targetY是目标坐标，duration是动画持续时间，easeType是缓动类型 bool为是可以在while循环里面使用
void OLED_DoTweenObject(AnimationManager_t *manager, const char *tag, float targetX, float targetY, uint32_t duration, EaseType_t easeType, bool enablePrevMutiUseCalling)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b08a      	sub	sp, #40	@ 0x28
 8002df0:	af04      	add	r7, sp, #16
 8002df2:	60f8      	str	r0, [r7, #12]
 8002df4:	60b9      	str	r1, [r7, #8]
 8002df6:	607a      	str	r2, [r7, #4]
 8002df8:	603b      	str	r3, [r7, #0]
    TaggedAnimation_t *anim = OLED_FindTaggedAnimation(manager, tag);
 8002dfa:	68b9      	ldr	r1, [r7, #8]
 8002dfc:	68f8      	ldr	r0, [r7, #12]
 8002dfe:	f7ff ff06 	bl	8002c0e <OLED_FindTaggedAnimation>
 8002e02:	6178      	str	r0, [r7, #20]
    if (enablePrevMutiUseCalling)
 8002e04:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d01a      	beq.n	8002e42 <OLED_DoTweenObject+0x56>
    {
        if (anim && !(anim->isActive)) // 找到了动画，而且它不是正在tween的时候
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d03f      	beq.n	8002e92 <OLED_DoTweenObject+0xa6>
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d13a      	bne.n	8002e92 <OLED_DoTweenObject+0xa6>
        {
            OLED_MoveObject(manager, tag, anim->currentX, anim->currentY, targetX, targetY, duration, easeType);
 8002e1c:	697b      	ldr	r3, [r7, #20]
 8002e1e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8002e24:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002e28:	9303      	str	r3, [sp, #12]
 8002e2a:	6a3b      	ldr	r3, [r7, #32]
 8002e2c:	9302      	str	r3, [sp, #8]
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	9301      	str	r3, [sp, #4]
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	9300      	str	r3, [sp, #0]
 8002e36:	460b      	mov	r3, r1
 8002e38:	68b9      	ldr	r1, [r7, #8]
 8002e3a:	68f8      	ldr	r0, [r7, #12]
 8002e3c:	f7ff ff35 	bl	8002caa <OLED_MoveObject>
        if (anim && (anim->currentX != targetX || anim->currentY != targetY))
        {
            OLED_MoveObject(manager, tag, anim->currentX, anim->currentY, targetX, targetY, duration, easeType);
        }
    }
}
 8002e40:	e027      	b.n	8002e92 <OLED_DoTweenObject+0xa6>
        if (anim && (anim->currentX != targetX || anim->currentY != targetY))
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d024      	beq.n	8002e92 <OLED_DoTweenObject+0xa6>
 8002e48:	697b      	ldr	r3, [r7, #20]
 8002e4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	6878      	ldr	r0, [r7, #4]
 8002e50:	f7fd fc30 	bl	80006b4 <__aeabi_fcmpeq>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d009      	beq.n	8002e6e <OLED_DoTweenObject+0x82>
 8002e5a:	697b      	ldr	r3, [r7, #20]
 8002e5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002e5e:	4619      	mov	r1, r3
 8002e60:	6838      	ldr	r0, [r7, #0]
 8002e62:	f7fd fc27 	bl	80006b4 <__aeabi_fcmpeq>
 8002e66:	4603      	mov	r3, r0
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d000      	beq.n	8002e6e <OLED_DoTweenObject+0x82>
}
 8002e6c:	e011      	b.n	8002e92 <OLED_DoTweenObject+0xa6>
            OLED_MoveObject(manager, tag, anim->currentX, anim->currentY, targetX, targetY, duration, easeType);
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002e72:	697b      	ldr	r3, [r7, #20]
 8002e74:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 8002e76:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002e7a:	9303      	str	r3, [sp, #12]
 8002e7c:	6a3b      	ldr	r3, [r7, #32]
 8002e7e:	9302      	str	r3, [sp, #8]
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	9301      	str	r3, [sp, #4]
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	9300      	str	r3, [sp, #0]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	68b9      	ldr	r1, [r7, #8]
 8002e8c:	68f8      	ldr	r0, [r7, #12]
 8002e8e:	f7ff ff0c 	bl	8002caa <OLED_MoveObject>
}
 8002e92:	bf00      	nop
 8002e94:	3718      	adds	r7, #24
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bd80      	pop	{r7, pc}

08002e9a <OLED_DrawTitleBar>:

#pragma region OLED_EPICFUL_UI

// 绘制UI标题栏
void OLED_DrawTitleBar(char *title) // 确保标题长度不超过22个字符 //! UPDATEDISPLAY REQUIRED
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b086      	sub	sp, #24
 8002e9e:	af02      	add	r7, sp, #8
 8002ea0:	6078      	str	r0, [r7, #4]
    unsigned char titleLength = strlen(title) * 6;
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f7fd f95c 	bl	8000160 <strlen>
 8002ea8:	4603      	mov	r3, r0
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	461a      	mov	r2, r3
 8002eae:	0052      	lsls	r2, r2, #1
 8002eb0:	4413      	add	r3, r2
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	73fb      	strb	r3, [r7, #15]

    // 绘制标题栏背景 (白色填充)
    OLED_DrawFilledRectangle(0, 0, OLED_WIDTH, 8, 1);
 8002eb6:	2301      	movs	r3, #1
 8002eb8:	9300      	str	r3, [sp, #0]
 8002eba:	2308      	movs	r3, #8
 8002ebc:	2280      	movs	r2, #128	@ 0x80
 8002ebe:	2100      	movs	r1, #0
 8002ec0:	2000      	movs	r0, #0
 8002ec2:	f000 f810 	bl	8002ee6 <OLED_DrawFilledRectangle>

    // 显示标题 (黑底白字，反色效果)
    OLED_DisplayStringInverted((OLED_WIDTH - titleLength) / 2, 0, title, 1);
 8002ec6:	7bfb      	ldrb	r3, [r7, #15]
 8002ec8:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8002ecc:	0fda      	lsrs	r2, r3, #31
 8002ece:	4413      	add	r3, r2
 8002ed0:	105b      	asrs	r3, r3, #1
 8002ed2:	b218      	sxth	r0, r3
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	2100      	movs	r1, #0
 8002eda:	f7fe fb34 	bl	8001546 <OLED_DisplayStringInverted>
}
 8002ede:	bf00      	nop
 8002ee0:	3710      	adds	r7, #16
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}

08002ee6 <OLED_DrawFilledRectangle>:
    }
}

// 绘制填充矩形
void OLED_DrawFilledRectangle(int16_t x, int16_t y, uint8_t width, uint8_t height, uint8_t color) //! UPDATEDISPLAY REQUIRED
{
 8002ee6:	b590      	push	{r4, r7, lr}
 8002ee8:	b087      	sub	sp, #28
 8002eea:	af00      	add	r7, sp, #0
 8002eec:	4604      	mov	r4, r0
 8002eee:	4608      	mov	r0, r1
 8002ef0:	4611      	mov	r1, r2
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	4623      	mov	r3, r4
 8002ef6:	80fb      	strh	r3, [r7, #6]
 8002ef8:	4603      	mov	r3, r0
 8002efa:	80bb      	strh	r3, [r7, #4]
 8002efc:	460b      	mov	r3, r1
 8002efe:	70fb      	strb	r3, [r7, #3]
 8002f00:	4613      	mov	r3, r2
 8002f02:	70bb      	strb	r3, [r7, #2]
    // Initial check for zero dimensions
    if (width == 0 || height == 0)
 8002f04:	78fb      	ldrb	r3, [r7, #3]
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d07e      	beq.n	8003008 <OLED_DrawFilledRectangle+0x122>
 8002f0a:	78bb      	ldrb	r3, [r7, #2]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d07b      	beq.n	8003008 <OLED_DrawFilledRectangle+0x122>
    {
        return;
    }

    // Use int16_t for width and height internally for clipping calculations
    int16_t current_width = width;
 8002f10:	78fb      	ldrb	r3, [r7, #3]
 8002f12:	82fb      	strh	r3, [r7, #22]
    int16_t current_height = height;
 8002f14:	78bb      	ldrb	r3, [r7, #2]
 8002f16:	82bb      	strh	r3, [r7, #20]

    // Clip left edge: if x is negative, adjust width and set x to 0
    if (x < 0)
 8002f18:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	da06      	bge.n	8002f2e <OLED_DrawFilledRectangle+0x48>
    {
        current_width += x; // x is negative, so this reduces width
 8002f20:	8afa      	ldrh	r2, [r7, #22]
 8002f22:	88fb      	ldrh	r3, [r7, #6]
 8002f24:	4413      	add	r3, r2
 8002f26:	b29b      	uxth	r3, r3
 8002f28:	82fb      	strh	r3, [r7, #22]
        x = 0;
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	80fb      	strh	r3, [r7, #6]
    }

    // Clip top edge: if y is negative, adjust height and set y to 0
    if (y < 0)
 8002f2e:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	da06      	bge.n	8002f44 <OLED_DrawFilledRectangle+0x5e>
    {
        current_height += y; // y is negative, so this reduces height
 8002f36:	8aba      	ldrh	r2, [r7, #20]
 8002f38:	88bb      	ldrh	r3, [r7, #4]
 8002f3a:	4413      	add	r3, r2
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	82bb      	strh	r3, [r7, #20]
        y = 0;
 8002f40:	2300      	movs	r3, #0
 8002f42:	80bb      	strh	r3, [r7, #4]
    }

    // If width or height became non-positive after left/top clipping, nothing to draw
    if (current_width <= 0 || current_height <= 0)
 8002f44:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	dd5f      	ble.n	800300c <OLED_DrawFilledRectangle+0x126>
 8002f4c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	dd5b      	ble.n	800300c <OLED_DrawFilledRectangle+0x126>
        return;
    }

    // Check if the adjusted rectangle is entirely off-screen to the right or bottom
    // At this point, x and y are >= 0.
    if (x >= OLED_WIDTH || y >= OLED_HEIGHT)
 8002f54:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002f58:	2b7f      	cmp	r3, #127	@ 0x7f
 8002f5a:	dc59      	bgt.n	8003010 <OLED_DrawFilledRectangle+0x12a>
 8002f5c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8002f60:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f62:	dc55      	bgt.n	8003010 <OLED_DrawFilledRectangle+0x12a>
    {
        return;
    }

    // Clip right edge: if x + current_width extends beyond OLED_WIDTH
    if (x + current_width > OLED_WIDTH)
 8002f64:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8002f68:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002f6c:	4413      	add	r3, r2
 8002f6e:	2b80      	cmp	r3, #128	@ 0x80
 8002f70:	dd04      	ble.n	8002f7c <OLED_DrawFilledRectangle+0x96>
    {
        current_width = OLED_WIDTH - x;
 8002f72:	88fb      	ldrh	r3, [r7, #6]
 8002f74:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8002f78:	b29b      	uxth	r3, r3
 8002f7a:	82fb      	strh	r3, [r7, #22]
    }

    // Clip bottom edge: if y + current_height extends beyond OLED_HEIGHT
    if (y + current_height > OLED_HEIGHT)
 8002f7c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8002f80:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002f84:	4413      	add	r3, r2
 8002f86:	2b40      	cmp	r3, #64	@ 0x40
 8002f88:	dd04      	ble.n	8002f94 <OLED_DrawFilledRectangle+0xae>
    {
        current_height = OLED_HEIGHT - y;
 8002f8a:	88bb      	ldrh	r3, [r7, #4]
 8002f8c:	f1c3 0340 	rsb	r3, r3, #64	@ 0x40
 8002f90:	b29b      	uxth	r3, r3
 8002f92:	82bb      	strh	r3, [r7, #20]
    }

    // If width or height became non-positive after right/bottom clipping, nothing to draw
    if (current_width <= 0 || current_height <= 0)
 8002f94:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	dd3b      	ble.n	8003014 <OLED_DrawFilledRectangle+0x12e>
 8002f9c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	dd37      	ble.n	8003014 <OLED_DrawFilledRectangle+0x12e>
    {
        return;
    }

    // Cast coordinates and dimensions to uint8_t for drawing
    uint8_t final_x = (uint8_t)x;
 8002fa4:	88fb      	ldrh	r3, [r7, #6]
 8002fa6:	747b      	strb	r3, [r7, #17]
    uint8_t final_y = (uint8_t)y;
 8002fa8:	88bb      	ldrh	r3, [r7, #4]
 8002faa:	743b      	strb	r3, [r7, #16]
    uint8_t final_width = (uint8_t)current_width;
 8002fac:	8afb      	ldrh	r3, [r7, #22]
 8002fae:	73fb      	strb	r3, [r7, #15]
    uint8_t final_height = (uint8_t)current_height;
 8002fb0:	8abb      	ldrh	r3, [r7, #20]
 8002fb2:	73bb      	strb	r3, [r7, #14]

    uint8_t x2 = final_x + final_width - 1;
 8002fb4:	7c7a      	ldrb	r2, [r7, #17]
 8002fb6:	7bfb      	ldrb	r3, [r7, #15]
 8002fb8:	4413      	add	r3, r2
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	737b      	strb	r3, [r7, #13]
    uint8_t y2 = final_y + final_height - 1;
 8002fc0:	7c3a      	ldrb	r2, [r7, #16]
 8002fc2:	7bbb      	ldrb	r3, [r7, #14]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	b2db      	uxtb	r3, r3
 8002fc8:	3b01      	subs	r3, #1
 8002fca:	733b      	strb	r3, [r7, #12]

    // 逐像素填充
    for (uint8_t j = final_y; j <= y2; j++)
 8002fcc:	7c3b      	ldrb	r3, [r7, #16]
 8002fce:	74fb      	strb	r3, [r7, #19]
 8002fd0:	e015      	b.n	8002ffe <OLED_DrawFilledRectangle+0x118>
    {
        for (uint8_t i = final_x; i <= x2; i++)
 8002fd2:	7c7b      	ldrb	r3, [r7, #17]
 8002fd4:	74bb      	strb	r3, [r7, #18]
 8002fd6:	e00b      	b.n	8002ff0 <OLED_DrawFilledRectangle+0x10a>
        {
            OLED_WritePixel(i, j, color);
 8002fd8:	7cbb      	ldrb	r3, [r7, #18]
 8002fda:	b21b      	sxth	r3, r3
 8002fdc:	7cfa      	ldrb	r2, [r7, #19]
 8002fde:	b211      	sxth	r1, r2
 8002fe0:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f7fd ff41 	bl	8000e6c <OLED_WritePixel>
        for (uint8_t i = final_x; i <= x2; i++)
 8002fea:	7cbb      	ldrb	r3, [r7, #18]
 8002fec:	3301      	adds	r3, #1
 8002fee:	74bb      	strb	r3, [r7, #18]
 8002ff0:	7cba      	ldrb	r2, [r7, #18]
 8002ff2:	7b7b      	ldrb	r3, [r7, #13]
 8002ff4:	429a      	cmp	r2, r3
 8002ff6:	d9ef      	bls.n	8002fd8 <OLED_DrawFilledRectangle+0xf2>
    for (uint8_t j = final_y; j <= y2; j++)
 8002ff8:	7cfb      	ldrb	r3, [r7, #19]
 8002ffa:	3301      	adds	r3, #1
 8002ffc:	74fb      	strb	r3, [r7, #19]
 8002ffe:	7cfa      	ldrb	r2, [r7, #19]
 8003000:	7b3b      	ldrb	r3, [r7, #12]
 8003002:	429a      	cmp	r2, r3
 8003004:	d9e5      	bls.n	8002fd2 <OLED_DrawFilledRectangle+0xec>
 8003006:	e006      	b.n	8003016 <OLED_DrawFilledRectangle+0x130>
        return;
 8003008:	bf00      	nop
 800300a:	e004      	b.n	8003016 <OLED_DrawFilledRectangle+0x130>
        return;
 800300c:	bf00      	nop
 800300e:	e002      	b.n	8003016 <OLED_DrawFilledRectangle+0x130>
        return;
 8003010:	bf00      	nop
 8003012:	e000      	b.n	8003016 <OLED_DrawFilledRectangle+0x130>
        return;
 8003014:	bf00      	nop
        }
    }
}
 8003016:	371c      	adds	r7, #28
 8003018:	46bd      	mov	sp, r7
 800301a:	bd90      	pop	{r4, r7, pc}

0800301c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800301c:	b580      	push	{r7, lr}
 800301e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8003020:	4b17      	ldr	r3, [pc, #92]	@ (8003080 <MX_SPI2_Init+0x64>)
 8003022:	4a18      	ldr	r2, [pc, #96]	@ (8003084 <MX_SPI2_Init+0x68>)
 8003024:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003026:	4b16      	ldr	r3, [pc, #88]	@ (8003080 <MX_SPI2_Init+0x64>)
 8003028:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800302c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800302e:	4b14      	ldr	r3, [pc, #80]	@ (8003080 <MX_SPI2_Init+0x64>)
 8003030:	2200      	movs	r2, #0
 8003032:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003034:	4b12      	ldr	r3, [pc, #72]	@ (8003080 <MX_SPI2_Init+0x64>)
 8003036:	2200      	movs	r2, #0
 8003038:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800303a:	4b11      	ldr	r3, [pc, #68]	@ (8003080 <MX_SPI2_Init+0x64>)
 800303c:	2200      	movs	r2, #0
 800303e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003040:	4b0f      	ldr	r3, [pc, #60]	@ (8003080 <MX_SPI2_Init+0x64>)
 8003042:	2200      	movs	r2, #0
 8003044:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003046:	4b0e      	ldr	r3, [pc, #56]	@ (8003080 <MX_SPI2_Init+0x64>)
 8003048:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800304c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800304e:	4b0c      	ldr	r3, [pc, #48]	@ (8003080 <MX_SPI2_Init+0x64>)
 8003050:	2200      	movs	r2, #0
 8003052:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003054:	4b0a      	ldr	r3, [pc, #40]	@ (8003080 <MX_SPI2_Init+0x64>)
 8003056:	2200      	movs	r2, #0
 8003058:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800305a:	4b09      	ldr	r3, [pc, #36]	@ (8003080 <MX_SPI2_Init+0x64>)
 800305c:	2200      	movs	r2, #0
 800305e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003060:	4b07      	ldr	r3, [pc, #28]	@ (8003080 <MX_SPI2_Init+0x64>)
 8003062:	2200      	movs	r2, #0
 8003064:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003066:	4b06      	ldr	r3, [pc, #24]	@ (8003080 <MX_SPI2_Init+0x64>)
 8003068:	220a      	movs	r2, #10
 800306a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800306c:	4804      	ldr	r0, [pc, #16]	@ (8003080 <MX_SPI2_Init+0x64>)
 800306e:	f001 ffe3 	bl	8005038 <HAL_SPI_Init>
 8003072:	4603      	mov	r3, r0
 8003074:	2b00      	cmp	r3, #0
 8003076:	d001      	beq.n	800307c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003078:	f7fd fda1 	bl	8000bbe <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800307c:	bf00      	nop
 800307e:	bd80      	pop	{r7, pc}
 8003080:	20001f78 	.word	0x20001f78
 8003084:	40003800 	.word	0x40003800

08003088 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b088      	sub	sp, #32
 800308c:	af00      	add	r7, sp, #0
 800308e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003090:	f107 0310 	add.w	r3, r7, #16
 8003094:	2200      	movs	r2, #0
 8003096:	601a      	str	r2, [r3, #0]
 8003098:	605a      	str	r2, [r3, #4]
 800309a:	609a      	str	r2, [r3, #8]
 800309c:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI2)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	4a1c      	ldr	r2, [pc, #112]	@ (8003114 <HAL_SPI_MspInit+0x8c>)
 80030a4:	4293      	cmp	r3, r2
 80030a6:	d131      	bne.n	800310c <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80030a8:	4b1b      	ldr	r3, [pc, #108]	@ (8003118 <HAL_SPI_MspInit+0x90>)
 80030aa:	69db      	ldr	r3, [r3, #28]
 80030ac:	4a1a      	ldr	r2, [pc, #104]	@ (8003118 <HAL_SPI_MspInit+0x90>)
 80030ae:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030b2:	61d3      	str	r3, [r2, #28]
 80030b4:	4b18      	ldr	r3, [pc, #96]	@ (8003118 <HAL_SPI_MspInit+0x90>)
 80030b6:	69db      	ldr	r3, [r3, #28]
 80030b8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030bc:	60fb      	str	r3, [r7, #12]
 80030be:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030c0:	4b15      	ldr	r3, [pc, #84]	@ (8003118 <HAL_SPI_MspInit+0x90>)
 80030c2:	699b      	ldr	r3, [r3, #24]
 80030c4:	4a14      	ldr	r2, [pc, #80]	@ (8003118 <HAL_SPI_MspInit+0x90>)
 80030c6:	f043 0308 	orr.w	r3, r3, #8
 80030ca:	6193      	str	r3, [r2, #24]
 80030cc:	4b12      	ldr	r3, [pc, #72]	@ (8003118 <HAL_SPI_MspInit+0x90>)
 80030ce:	699b      	ldr	r3, [r3, #24]
 80030d0:	f003 0308 	and.w	r3, r3, #8
 80030d4:	60bb      	str	r3, [r7, #8]
 80030d6:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = IPS_SCK_Pin|IPS_MOSI_Pin;
 80030d8:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 80030dc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030de:	2302      	movs	r3, #2
 80030e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80030e2:	2303      	movs	r3, #3
 80030e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030e6:	f107 0310 	add.w	r3, r7, #16
 80030ea:	4619      	mov	r1, r3
 80030ec:	480b      	ldr	r0, [pc, #44]	@ (800311c <HAL_SPI_MspInit+0x94>)
 80030ee:	f000 fd6f 	bl	8003bd0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = IPS_MISO_Pin;
 80030f2:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80030f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030f8:	2300      	movs	r3, #0
 80030fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030fc:	2300      	movs	r3, #0
 80030fe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(IPS_MISO_GPIO_Port, &GPIO_InitStruct);
 8003100:	f107 0310 	add.w	r3, r7, #16
 8003104:	4619      	mov	r1, r3
 8003106:	4805      	ldr	r0, [pc, #20]	@ (800311c <HAL_SPI_MspInit+0x94>)
 8003108:	f000 fd62 	bl	8003bd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 800310c:	bf00      	nop
 800310e:	3720      	adds	r7, #32
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}
 8003114:	40003800 	.word	0x40003800
 8003118:	40021000 	.word	0x40021000
 800311c:	40010c00 	.word	0x40010c00

08003120 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003120:	b480      	push	{r7}
 8003122:	b085      	sub	sp, #20
 8003124:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003126:	4b15      	ldr	r3, [pc, #84]	@ (800317c <HAL_MspInit+0x5c>)
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	4a14      	ldr	r2, [pc, #80]	@ (800317c <HAL_MspInit+0x5c>)
 800312c:	f043 0301 	orr.w	r3, r3, #1
 8003130:	6193      	str	r3, [r2, #24]
 8003132:	4b12      	ldr	r3, [pc, #72]	@ (800317c <HAL_MspInit+0x5c>)
 8003134:	699b      	ldr	r3, [r3, #24]
 8003136:	f003 0301 	and.w	r3, r3, #1
 800313a:	60bb      	str	r3, [r7, #8]
 800313c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800313e:	4b0f      	ldr	r3, [pc, #60]	@ (800317c <HAL_MspInit+0x5c>)
 8003140:	69db      	ldr	r3, [r3, #28]
 8003142:	4a0e      	ldr	r2, [pc, #56]	@ (800317c <HAL_MspInit+0x5c>)
 8003144:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003148:	61d3      	str	r3, [r2, #28]
 800314a:	4b0c      	ldr	r3, [pc, #48]	@ (800317c <HAL_MspInit+0x5c>)
 800314c:	69db      	ldr	r3, [r3, #28]
 800314e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003152:	607b      	str	r3, [r7, #4]
 8003154:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8003156:	4b0a      	ldr	r3, [pc, #40]	@ (8003180 <HAL_MspInit+0x60>)
 8003158:	685b      	ldr	r3, [r3, #4]
 800315a:	60fb      	str	r3, [r7, #12]
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8003162:	60fb      	str	r3, [r7, #12]
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800316a:	60fb      	str	r3, [r7, #12]
 800316c:	4a04      	ldr	r2, [pc, #16]	@ (8003180 <HAL_MspInit+0x60>)
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003172:	bf00      	nop
 8003174:	3714      	adds	r7, #20
 8003176:	46bd      	mov	sp, r7
 8003178:	bc80      	pop	{r7}
 800317a:	4770      	bx	lr
 800317c:	40021000 	.word	0x40021000
 8003180:	40010000 	.word	0x40010000

08003184 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003184:	b480      	push	{r7}
 8003186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003188:	bf00      	nop
 800318a:	e7fd      	b.n	8003188 <NMI_Handler+0x4>

0800318c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800318c:	b480      	push	{r7}
 800318e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003190:	bf00      	nop
 8003192:	e7fd      	b.n	8003190 <HardFault_Handler+0x4>

08003194 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003194:	b480      	push	{r7}
 8003196:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003198:	bf00      	nop
 800319a:	e7fd      	b.n	8003198 <MemManage_Handler+0x4>

0800319c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800319c:	b480      	push	{r7}
 800319e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80031a0:	bf00      	nop
 80031a2:	e7fd      	b.n	80031a0 <BusFault_Handler+0x4>

080031a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80031a8:	bf00      	nop
 80031aa:	e7fd      	b.n	80031a8 <UsageFault_Handler+0x4>

080031ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80031ac:	b480      	push	{r7}
 80031ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80031b0:	bf00      	nop
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bc80      	pop	{r7}
 80031b6:	4770      	bx	lr

080031b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80031b8:	b480      	push	{r7}
 80031ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80031bc:	bf00      	nop
 80031be:	46bd      	mov	sp, r7
 80031c0:	bc80      	pop	{r7}
 80031c2:	4770      	bx	lr

080031c4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80031c8:	bf00      	nop
 80031ca:	46bd      	mov	sp, r7
 80031cc:	bc80      	pop	{r7}
 80031ce:	4770      	bx	lr

080031d0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80031d4:	f000 fa4e 	bl	8003674 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80031d8:	bf00      	nop
 80031da:	bd80      	pop	{r7, pc}

080031dc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 80031dc:	b580      	push	{r7, lr}
 80031de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80031e0:	4802      	ldr	r0, [pc, #8]	@ (80031ec <DMA1_Channel6_IRQHandler+0x10>)
 80031e2:	f000 fbef 	bl	80039c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 80031e6:	bf00      	nop
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	20000134 	.word	0x20000134

080031f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b086      	sub	sp, #24
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031f8:	4a14      	ldr	r2, [pc, #80]	@ (800324c <_sbrk+0x5c>)
 80031fa:	4b15      	ldr	r3, [pc, #84]	@ (8003250 <_sbrk+0x60>)
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003204:	4b13      	ldr	r3, [pc, #76]	@ (8003254 <_sbrk+0x64>)
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d102      	bne.n	8003212 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800320c:	4b11      	ldr	r3, [pc, #68]	@ (8003254 <_sbrk+0x64>)
 800320e:	4a12      	ldr	r2, [pc, #72]	@ (8003258 <_sbrk+0x68>)
 8003210:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003212:	4b10      	ldr	r3, [pc, #64]	@ (8003254 <_sbrk+0x64>)
 8003214:	681a      	ldr	r2, [r3, #0]
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	4413      	add	r3, r2
 800321a:	693a      	ldr	r2, [r7, #16]
 800321c:	429a      	cmp	r2, r3
 800321e:	d207      	bcs.n	8003230 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003220:	f002 fea2 	bl	8005f68 <__errno>
 8003224:	4603      	mov	r3, r0
 8003226:	220c      	movs	r2, #12
 8003228:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800322a:	f04f 33ff 	mov.w	r3, #4294967295
 800322e:	e009      	b.n	8003244 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003230:	4b08      	ldr	r3, [pc, #32]	@ (8003254 <_sbrk+0x64>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003236:	4b07      	ldr	r3, [pc, #28]	@ (8003254 <_sbrk+0x64>)
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4413      	add	r3, r2
 800323e:	4a05      	ldr	r2, [pc, #20]	@ (8003254 <_sbrk+0x64>)
 8003240:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003242:	68fb      	ldr	r3, [r7, #12]
}
 8003244:	4618      	mov	r0, r3
 8003246:	3718      	adds	r7, #24
 8003248:	46bd      	mov	sp, r7
 800324a:	bd80      	pop	{r7, pc}
 800324c:	20005000 	.word	0x20005000
 8003250:	00000400 	.word	0x00000400
 8003254:	20001fd0 	.word	0x20001fd0
 8003258:	200021b0 	.word	0x200021b0

0800325c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003260:	bf00      	nop
 8003262:	46bd      	mov	sp, r7
 8003264:	bc80      	pop	{r7}
 8003266:	4770      	bx	lr

08003268 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003268:	b580      	push	{r7, lr}
 800326a:	b096      	sub	sp, #88	@ 0x58
 800326c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800326e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8003272:	2200      	movs	r2, #0
 8003274:	601a      	str	r2, [r3, #0]
 8003276:	605a      	str	r2, [r3, #4]
 8003278:	609a      	str	r2, [r3, #8]
 800327a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800327c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8003280:	2200      	movs	r2, #0
 8003282:	601a      	str	r2, [r3, #0]
 8003284:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003286:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800328a:	2200      	movs	r2, #0
 800328c:	601a      	str	r2, [r3, #0]
 800328e:	605a      	str	r2, [r3, #4]
 8003290:	609a      	str	r2, [r3, #8]
 8003292:	60da      	str	r2, [r3, #12]
 8003294:	611a      	str	r2, [r3, #16]
 8003296:	615a      	str	r2, [r3, #20]
 8003298:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800329a:	1d3b      	adds	r3, r7, #4
 800329c:	2220      	movs	r2, #32
 800329e:	2100      	movs	r1, #0
 80032a0:	4618      	mov	r0, r3
 80032a2:	f002 fe45 	bl	8005f30 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80032a6:	4b3f      	ldr	r3, [pc, #252]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 80032a8:	4a3f      	ldr	r2, [pc, #252]	@ (80033a8 <MX_TIM1_Init+0x140>)
 80032aa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 720-1;
 80032ac:	4b3d      	ldr	r3, [pc, #244]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 80032ae:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80032b2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80032b4:	4b3b      	ldr	r3, [pc, #236]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 80032b6:	2200      	movs	r2, #0
 80032b8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 2000-1;
 80032ba:	4b3a      	ldr	r3, [pc, #232]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 80032bc:	f240 72cf 	movw	r2, #1999	@ 0x7cf
 80032c0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80032c2:	4b38      	ldr	r3, [pc, #224]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 80032c4:	2200      	movs	r2, #0
 80032c6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80032c8:	4b36      	ldr	r3, [pc, #216]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80032ce:	4b35      	ldr	r3, [pc, #212]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 80032d0:	2200      	movs	r2, #0
 80032d2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80032d4:	4833      	ldr	r0, [pc, #204]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 80032d6:	f001 ff33 	bl	8005140 <HAL_TIM_Base_Init>
 80032da:	4603      	mov	r3, r0
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d001      	beq.n	80032e4 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 80032e0:	f7fd fc6d 	bl	8000bbe <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80032e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80032e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80032ea:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80032ee:	4619      	mov	r1, r3
 80032f0:	482c      	ldr	r0, [pc, #176]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 80032f2:	f002 f9d3 	bl	800569c <HAL_TIM_ConfigClockSource>
 80032f6:	4603      	mov	r3, r0
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d001      	beq.n	8003300 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 80032fc:	f7fd fc5f 	bl	8000bbe <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8003300:	4828      	ldr	r0, [pc, #160]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 8003302:	f001 ff6c 	bl	80051de <HAL_TIM_PWM_Init>
 8003306:	4603      	mov	r3, r0
 8003308:	2b00      	cmp	r3, #0
 800330a:	d001      	beq.n	8003310 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 800330c:	f7fd fc57 	bl	8000bbe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003310:	2300      	movs	r3, #0
 8003312:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003314:	2300      	movs	r3, #0
 8003316:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8003318:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800331c:	4619      	mov	r1, r3
 800331e:	4821      	ldr	r0, [pc, #132]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 8003320:	f002 fd34 	bl	8005d8c <HAL_TIMEx_MasterConfigSynchronization>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
 800332a:	f7fd fc48 	bl	8000bbe <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800332e:	2360      	movs	r3, #96	@ 0x60
 8003330:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8003332:	2300      	movs	r3, #0
 8003334:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003336:	2300      	movs	r3, #0
 8003338:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800333a:	2300      	movs	r3, #0
 800333c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800333e:	2300      	movs	r3, #0
 8003340:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8003342:	2300      	movs	r3, #0
 8003344:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8003346:	2300      	movs	r3, #0
 8003348:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800334a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800334e:	2204      	movs	r2, #4
 8003350:	4619      	mov	r1, r3
 8003352:	4814      	ldr	r0, [pc, #80]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 8003354:	f002 f8e0 	bl	8005518 <HAL_TIM_PWM_ConfigChannel>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <MX_TIM1_Init+0xfa>
  {
    Error_Handler();
 800335e:	f7fd fc2e 	bl	8000bbe <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8003362:	2300      	movs	r3, #0
 8003364:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8003366:	2300      	movs	r3, #0
 8003368:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800336a:	2300      	movs	r3, #0
 800336c:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800336e:	2300      	movs	r3, #0
 8003370:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8003372:	2300      	movs	r3, #0
 8003374:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003376:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800337a:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800337c:	2300      	movs	r3, #0
 800337e:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8003380:	1d3b      	adds	r3, r7, #4
 8003382:	4619      	mov	r1, r3
 8003384:	4807      	ldr	r0, [pc, #28]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 8003386:	f002 fd5f 	bl	8005e48 <HAL_TIMEx_ConfigBreakDeadTime>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d001      	beq.n	8003394 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8003390:	f7fd fc15 	bl	8000bbe <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003394:	4803      	ldr	r0, [pc, #12]	@ (80033a4 <MX_TIM1_Init+0x13c>)
 8003396:	f000 f8cd 	bl	8003534 <HAL_TIM_MspPostInit>

}
 800339a:	bf00      	nop
 800339c:	3758      	adds	r7, #88	@ 0x58
 800339e:	46bd      	mov	sp, r7
 80033a0:	bd80      	pop	{r7, pc}
 80033a2:	bf00      	nop
 80033a4:	20001fd4 	.word	0x20001fd4
 80033a8:	40012c00 	.word	0x40012c00

080033ac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b08c      	sub	sp, #48	@ 0x30
 80033b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80033b2:	f107 030c 	add.w	r3, r7, #12
 80033b6:	2224      	movs	r2, #36	@ 0x24
 80033b8:	2100      	movs	r1, #0
 80033ba:	4618      	mov	r0, r3
 80033bc:	f002 fdb8 	bl	8005f30 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80033c0:	1d3b      	adds	r3, r7, #4
 80033c2:	2200      	movs	r2, #0
 80033c4:	601a      	str	r2, [r3, #0]
 80033c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80033c8:	4b20      	ldr	r3, [pc, #128]	@ (800344c <MX_TIM3_Init+0xa0>)
 80033ca:	4a21      	ldr	r2, [pc, #132]	@ (8003450 <MX_TIM3_Init+0xa4>)
 80033cc:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80033ce:	4b1f      	ldr	r3, [pc, #124]	@ (800344c <MX_TIM3_Init+0xa0>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033d4:	4b1d      	ldr	r3, [pc, #116]	@ (800344c <MX_TIM3_Init+0xa0>)
 80033d6:	2200      	movs	r2, #0
 80033d8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100;
 80033da:	4b1c      	ldr	r3, [pc, #112]	@ (800344c <MX_TIM3_Init+0xa0>)
 80033dc:	2264      	movs	r2, #100	@ 0x64
 80033de:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033e0:	4b1a      	ldr	r3, [pc, #104]	@ (800344c <MX_TIM3_Init+0xa0>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033e6:	4b19      	ldr	r3, [pc, #100]	@ (800344c <MX_TIM3_Init+0xa0>)
 80033e8:	2200      	movs	r2, #0
 80033ea:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80033ec:	2301      	movs	r3, #1
 80033ee:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80033f0:	2300      	movs	r3, #0
 80033f2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80033f4:	2301      	movs	r3, #1
 80033f6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80033f8:	2300      	movs	r3, #0
 80033fa:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 80033fc:	230a      	movs	r3, #10
 80033fe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003400:	2300      	movs	r3, #0
 8003402:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003404:	2301      	movs	r3, #1
 8003406:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003408:	2300      	movs	r3, #0
 800340a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 10;
 800340c:	230a      	movs	r3, #10
 800340e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003410:	f107 030c 	add.w	r3, r7, #12
 8003414:	4619      	mov	r1, r3
 8003416:	480d      	ldr	r0, [pc, #52]	@ (800344c <MX_TIM3_Init+0xa0>)
 8003418:	f001 ffdc 	bl	80053d4 <HAL_TIM_Encoder_Init>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <MX_TIM3_Init+0x7a>
  {
    Error_Handler();
 8003422:	f7fd fbcc 	bl	8000bbe <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003426:	2300      	movs	r3, #0
 8003428:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800342a:	2300      	movs	r3, #0
 800342c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800342e:	1d3b      	adds	r3, r7, #4
 8003430:	4619      	mov	r1, r3
 8003432:	4806      	ldr	r0, [pc, #24]	@ (800344c <MX_TIM3_Init+0xa0>)
 8003434:	f002 fcaa 	bl	8005d8c <HAL_TIMEx_MasterConfigSynchronization>
 8003438:	4603      	mov	r3, r0
 800343a:	2b00      	cmp	r3, #0
 800343c:	d001      	beq.n	8003442 <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 800343e:	f7fd fbbe 	bl	8000bbe <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003442:	bf00      	nop
 8003444:	3730      	adds	r7, #48	@ 0x30
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	2000201c 	.word	0x2000201c
 8003450:	40000400 	.word	0x40000400

08003454 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8003454:	b480      	push	{r7}
 8003456:	b085      	sub	sp, #20
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4a09      	ldr	r2, [pc, #36]	@ (8003488 <HAL_TIM_Base_MspInit+0x34>)
 8003462:	4293      	cmp	r3, r2
 8003464:	d10b      	bne.n	800347e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003466:	4b09      	ldr	r3, [pc, #36]	@ (800348c <HAL_TIM_Base_MspInit+0x38>)
 8003468:	699b      	ldr	r3, [r3, #24]
 800346a:	4a08      	ldr	r2, [pc, #32]	@ (800348c <HAL_TIM_Base_MspInit+0x38>)
 800346c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003470:	6193      	str	r3, [r2, #24]
 8003472:	4b06      	ldr	r3, [pc, #24]	@ (800348c <HAL_TIM_Base_MspInit+0x38>)
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800347a:	60fb      	str	r3, [r7, #12]
 800347c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800347e:	bf00      	nop
 8003480:	3714      	adds	r7, #20
 8003482:	46bd      	mov	sp, r7
 8003484:	bc80      	pop	{r7}
 8003486:	4770      	bx	lr
 8003488:	40012c00 	.word	0x40012c00
 800348c:	40021000 	.word	0x40021000

08003490 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b08a      	sub	sp, #40	@ 0x28
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003498:	f107 0314 	add.w	r3, r7, #20
 800349c:	2200      	movs	r2, #0
 800349e:	601a      	str	r2, [r3, #0]
 80034a0:	605a      	str	r2, [r3, #4]
 80034a2:	609a      	str	r2, [r3, #8]
 80034a4:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM3)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	4a1e      	ldr	r2, [pc, #120]	@ (8003524 <HAL_TIM_Encoder_MspInit+0x94>)
 80034ac:	4293      	cmp	r3, r2
 80034ae:	d135      	bne.n	800351c <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034b0:	4b1d      	ldr	r3, [pc, #116]	@ (8003528 <HAL_TIM_Encoder_MspInit+0x98>)
 80034b2:	69db      	ldr	r3, [r3, #28]
 80034b4:	4a1c      	ldr	r2, [pc, #112]	@ (8003528 <HAL_TIM_Encoder_MspInit+0x98>)
 80034b6:	f043 0302 	orr.w	r3, r3, #2
 80034ba:	61d3      	str	r3, [r2, #28]
 80034bc:	4b1a      	ldr	r3, [pc, #104]	@ (8003528 <HAL_TIM_Encoder_MspInit+0x98>)
 80034be:	69db      	ldr	r3, [r3, #28]
 80034c0:	f003 0302 	and.w	r3, r3, #2
 80034c4:	613b      	str	r3, [r7, #16]
 80034c6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034c8:	4b17      	ldr	r3, [pc, #92]	@ (8003528 <HAL_TIM_Encoder_MspInit+0x98>)
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	4a16      	ldr	r2, [pc, #88]	@ (8003528 <HAL_TIM_Encoder_MspInit+0x98>)
 80034ce:	f043 0308 	orr.w	r3, r3, #8
 80034d2:	6193      	str	r3, [r2, #24]
 80034d4:	4b14      	ldr	r3, [pc, #80]	@ (8003528 <HAL_TIM_Encoder_MspInit+0x98>)
 80034d6:	699b      	ldr	r3, [r3, #24]
 80034d8:	f003 0308 	and.w	r3, r3, #8
 80034dc:	60fb      	str	r3, [r7, #12]
 80034de:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = Encoder_CH1_Pin|Encoder_CH2_Pin;
 80034e0:	2330      	movs	r3, #48	@ 0x30
 80034e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80034e4:	2300      	movs	r3, #0
 80034e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034e8:	2300      	movs	r3, #0
 80034ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034ec:	f107 0314 	add.w	r3, r7, #20
 80034f0:	4619      	mov	r1, r3
 80034f2:	480e      	ldr	r0, [pc, #56]	@ (800352c <HAL_TIM_Encoder_MspInit+0x9c>)
 80034f4:	f000 fb6c 	bl	8003bd0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 80034f8:	4b0d      	ldr	r3, [pc, #52]	@ (8003530 <HAL_TIM_Encoder_MspInit+0xa0>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80034fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003500:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003504:	627b      	str	r3, [r7, #36]	@ 0x24
 8003506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003508:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 800350c:	627b      	str	r3, [r7, #36]	@ 0x24
 800350e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003510:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003514:	627b      	str	r3, [r7, #36]	@ 0x24
 8003516:	4a06      	ldr	r2, [pc, #24]	@ (8003530 <HAL_TIM_Encoder_MspInit+0xa0>)
 8003518:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800351a:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800351c:	bf00      	nop
 800351e:	3728      	adds	r7, #40	@ 0x28
 8003520:	46bd      	mov	sp, r7
 8003522:	bd80      	pop	{r7, pc}
 8003524:	40000400 	.word	0x40000400
 8003528:	40021000 	.word	0x40021000
 800352c:	40010c00 	.word	0x40010c00
 8003530:	40010000 	.word	0x40010000

08003534 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b088      	sub	sp, #32
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800353c:	f107 0310 	add.w	r3, r7, #16
 8003540:	2200      	movs	r2, #0
 8003542:	601a      	str	r2, [r3, #0]
 8003544:	605a      	str	r2, [r3, #4]
 8003546:	609a      	str	r2, [r3, #8]
 8003548:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM1)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	4a10      	ldr	r2, [pc, #64]	@ (8003590 <HAL_TIM_MspPostInit+0x5c>)
 8003550:	4293      	cmp	r3, r2
 8003552:	d118      	bne.n	8003586 <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003554:	4b0f      	ldr	r3, [pc, #60]	@ (8003594 <HAL_TIM_MspPostInit+0x60>)
 8003556:	699b      	ldr	r3, [r3, #24]
 8003558:	4a0e      	ldr	r2, [pc, #56]	@ (8003594 <HAL_TIM_MspPostInit+0x60>)
 800355a:	f043 0304 	orr.w	r3, r3, #4
 800355e:	6193      	str	r3, [r2, #24]
 8003560:	4b0c      	ldr	r3, [pc, #48]	@ (8003594 <HAL_TIM_MspPostInit+0x60>)
 8003562:	699b      	ldr	r3, [r3, #24]
 8003564:	f003 0304 	and.w	r3, r3, #4
 8003568:	60fb      	str	r3, [r7, #12]
 800356a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800356c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003570:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003572:	2302      	movs	r3, #2
 8003574:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003576:	2302      	movs	r3, #2
 8003578:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800357a:	f107 0310 	add.w	r3, r7, #16
 800357e:	4619      	mov	r1, r3
 8003580:	4805      	ldr	r0, [pc, #20]	@ (8003598 <HAL_TIM_MspPostInit+0x64>)
 8003582:	f000 fb25 	bl	8003bd0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003586:	bf00      	nop
 8003588:	3720      	adds	r7, #32
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}
 800358e:	bf00      	nop
 8003590:	40012c00 	.word	0x40012c00
 8003594:	40021000 	.word	0x40021000
 8003598:	40010800 	.word	0x40010800

0800359c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800359c:	f7ff fe5e 	bl	800325c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80035a0:	480b      	ldr	r0, [pc, #44]	@ (80035d0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80035a2:	490c      	ldr	r1, [pc, #48]	@ (80035d4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80035a4:	4a0c      	ldr	r2, [pc, #48]	@ (80035d8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80035a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035a8:	e002      	b.n	80035b0 <LoopCopyDataInit>

080035aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035ae:	3304      	adds	r3, #4

080035b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035b4:	d3f9      	bcc.n	80035aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035b6:	4a09      	ldr	r2, [pc, #36]	@ (80035dc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80035b8:	4c09      	ldr	r4, [pc, #36]	@ (80035e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80035ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035bc:	e001      	b.n	80035c2 <LoopFillZerobss>

080035be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035c0:	3204      	adds	r2, #4

080035c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035c4:	d3fb      	bcc.n	80035be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80035c6:	f002 fcd5 	bl	8005f74 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80035ca:	f7fd fa69 	bl	8000aa0 <main>
  bx lr
 80035ce:	4770      	bx	lr
  ldr r0, =_sdata
 80035d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035d4:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80035d8:	080084c0 	.word	0x080084c0
  ldr r2, =_sbss
 80035dc:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80035e0:	200021b0 	.word	0x200021b0

080035e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80035e4:	e7fe      	b.n	80035e4 <ADC1_2_IRQHandler>
	...

080035e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80035ec:	4b08      	ldr	r3, [pc, #32]	@ (8003610 <HAL_Init+0x28>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a07      	ldr	r2, [pc, #28]	@ (8003610 <HAL_Init+0x28>)
 80035f2:	f043 0310 	orr.w	r3, r3, #16
 80035f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035f8:	2003      	movs	r0, #3
 80035fa:	f000 f947 	bl	800388c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80035fe:	200f      	movs	r0, #15
 8003600:	f000 f808 	bl	8003614 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003604:	f7ff fd8c 	bl	8003120 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	40022000 	.word	0x40022000

08003614 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003614:	b580      	push	{r7, lr}
 8003616:	b082      	sub	sp, #8
 8003618:	af00      	add	r7, sp, #0
 800361a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800361c:	4b12      	ldr	r3, [pc, #72]	@ (8003668 <HAL_InitTick+0x54>)
 800361e:	681a      	ldr	r2, [r3, #0]
 8003620:	4b12      	ldr	r3, [pc, #72]	@ (800366c <HAL_InitTick+0x58>)
 8003622:	781b      	ldrb	r3, [r3, #0]
 8003624:	4619      	mov	r1, r3
 8003626:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800362a:	fbb3 f3f1 	udiv	r3, r3, r1
 800362e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003632:	4618      	mov	r0, r3
 8003634:	f000 f95f 	bl	80038f6 <HAL_SYSTICK_Config>
 8003638:	4603      	mov	r3, r0
 800363a:	2b00      	cmp	r3, #0
 800363c:	d001      	beq.n	8003642 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e00e      	b.n	8003660 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	2b0f      	cmp	r3, #15
 8003646:	d80a      	bhi.n	800365e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003648:	2200      	movs	r2, #0
 800364a:	6879      	ldr	r1, [r7, #4]
 800364c:	f04f 30ff 	mov.w	r0, #4294967295
 8003650:	f000 f927 	bl	80038a2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003654:	4a06      	ldr	r2, [pc, #24]	@ (8003670 <HAL_InitTick+0x5c>)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800365a:	2300      	movs	r3, #0
 800365c:	e000      	b.n	8003660 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
}
 8003660:	4618      	mov	r0, r3
 8003662:	3708      	adds	r7, #8
 8003664:	46bd      	mov	sp, r7
 8003666:	bd80      	pop	{r7, pc}
 8003668:	20000014 	.word	0x20000014
 800366c:	2000001c 	.word	0x2000001c
 8003670:	20000018 	.word	0x20000018

08003674 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003674:	b480      	push	{r7}
 8003676:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003678:	4b05      	ldr	r3, [pc, #20]	@ (8003690 <HAL_IncTick+0x1c>)
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	461a      	mov	r2, r3
 800367e:	4b05      	ldr	r3, [pc, #20]	@ (8003694 <HAL_IncTick+0x20>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4413      	add	r3, r2
 8003684:	4a03      	ldr	r2, [pc, #12]	@ (8003694 <HAL_IncTick+0x20>)
 8003686:	6013      	str	r3, [r2, #0]
}
 8003688:	bf00      	nop
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr
 8003690:	2000001c 	.word	0x2000001c
 8003694:	20002064 	.word	0x20002064

08003698 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003698:	b480      	push	{r7}
 800369a:	af00      	add	r7, sp, #0
  return uwTick;
 800369c:	4b02      	ldr	r3, [pc, #8]	@ (80036a8 <HAL_GetTick+0x10>)
 800369e:	681b      	ldr	r3, [r3, #0]
}
 80036a0:	4618      	mov	r0, r3
 80036a2:	46bd      	mov	sp, r7
 80036a4:	bc80      	pop	{r7}
 80036a6:	4770      	bx	lr
 80036a8:	20002064 	.word	0x20002064

080036ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b084      	sub	sp, #16
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036b4:	f7ff fff0 	bl	8003698 <HAL_GetTick>
 80036b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036c4:	d005      	beq.n	80036d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80036c6:	4b0a      	ldr	r3, [pc, #40]	@ (80036f0 <HAL_Delay+0x44>)
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	461a      	mov	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	4413      	add	r3, r2
 80036d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80036d2:	bf00      	nop
 80036d4:	f7ff ffe0 	bl	8003698 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	68fa      	ldr	r2, [r7, #12]
 80036e0:	429a      	cmp	r2, r3
 80036e2:	d8f7      	bhi.n	80036d4 <HAL_Delay+0x28>
  {
  }
}
 80036e4:	bf00      	nop
 80036e6:	bf00      	nop
 80036e8:	3710      	adds	r7, #16
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	2000001c 	.word	0x2000001c

080036f4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b085      	sub	sp, #20
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	f003 0307 	and.w	r3, r3, #7
 8003702:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003704:	4b0c      	ldr	r3, [pc, #48]	@ (8003738 <__NVIC_SetPriorityGrouping+0x44>)
 8003706:	68db      	ldr	r3, [r3, #12]
 8003708:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800370a:	68ba      	ldr	r2, [r7, #8]
 800370c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003710:	4013      	ands	r3, r2
 8003712:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003718:	68bb      	ldr	r3, [r7, #8]
 800371a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800371c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003720:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003724:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003726:	4a04      	ldr	r2, [pc, #16]	@ (8003738 <__NVIC_SetPriorityGrouping+0x44>)
 8003728:	68bb      	ldr	r3, [r7, #8]
 800372a:	60d3      	str	r3, [r2, #12]
}
 800372c:	bf00      	nop
 800372e:	3714      	adds	r7, #20
 8003730:	46bd      	mov	sp, r7
 8003732:	bc80      	pop	{r7}
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	e000ed00 	.word	0xe000ed00

0800373c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800373c:	b480      	push	{r7}
 800373e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003740:	4b04      	ldr	r3, [pc, #16]	@ (8003754 <__NVIC_GetPriorityGrouping+0x18>)
 8003742:	68db      	ldr	r3, [r3, #12]
 8003744:	0a1b      	lsrs	r3, r3, #8
 8003746:	f003 0307 	and.w	r3, r3, #7
}
 800374a:	4618      	mov	r0, r3
 800374c:	46bd      	mov	sp, r7
 800374e:	bc80      	pop	{r7}
 8003750:	4770      	bx	lr
 8003752:	bf00      	nop
 8003754:	e000ed00 	.word	0xe000ed00

08003758 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003758:	b480      	push	{r7}
 800375a:	b083      	sub	sp, #12
 800375c:	af00      	add	r7, sp, #0
 800375e:	4603      	mov	r3, r0
 8003760:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003766:	2b00      	cmp	r3, #0
 8003768:	db0b      	blt.n	8003782 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800376a:	79fb      	ldrb	r3, [r7, #7]
 800376c:	f003 021f 	and.w	r2, r3, #31
 8003770:	4906      	ldr	r1, [pc, #24]	@ (800378c <__NVIC_EnableIRQ+0x34>)
 8003772:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003776:	095b      	lsrs	r3, r3, #5
 8003778:	2001      	movs	r0, #1
 800377a:	fa00 f202 	lsl.w	r2, r0, r2
 800377e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003782:	bf00      	nop
 8003784:	370c      	adds	r7, #12
 8003786:	46bd      	mov	sp, r7
 8003788:	bc80      	pop	{r7}
 800378a:	4770      	bx	lr
 800378c:	e000e100 	.word	0xe000e100

08003790 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003790:	b480      	push	{r7}
 8003792:	b083      	sub	sp, #12
 8003794:	af00      	add	r7, sp, #0
 8003796:	4603      	mov	r3, r0
 8003798:	6039      	str	r1, [r7, #0]
 800379a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800379c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	db0a      	blt.n	80037ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	b2da      	uxtb	r2, r3
 80037a8:	490c      	ldr	r1, [pc, #48]	@ (80037dc <__NVIC_SetPriority+0x4c>)
 80037aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ae:	0112      	lsls	r2, r2, #4
 80037b0:	b2d2      	uxtb	r2, r2
 80037b2:	440b      	add	r3, r1
 80037b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80037b8:	e00a      	b.n	80037d0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	b2da      	uxtb	r2, r3
 80037be:	4908      	ldr	r1, [pc, #32]	@ (80037e0 <__NVIC_SetPriority+0x50>)
 80037c0:	79fb      	ldrb	r3, [r7, #7]
 80037c2:	f003 030f 	and.w	r3, r3, #15
 80037c6:	3b04      	subs	r3, #4
 80037c8:	0112      	lsls	r2, r2, #4
 80037ca:	b2d2      	uxtb	r2, r2
 80037cc:	440b      	add	r3, r1
 80037ce:	761a      	strb	r2, [r3, #24]
}
 80037d0:	bf00      	nop
 80037d2:	370c      	adds	r7, #12
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bc80      	pop	{r7}
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	e000e100 	.word	0xe000e100
 80037e0:	e000ed00 	.word	0xe000ed00

080037e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037e4:	b480      	push	{r7}
 80037e6:	b089      	sub	sp, #36	@ 0x24
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	f003 0307 	and.w	r3, r3, #7
 80037f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80037f8:	69fb      	ldr	r3, [r7, #28]
 80037fa:	f1c3 0307 	rsb	r3, r3, #7
 80037fe:	2b04      	cmp	r3, #4
 8003800:	bf28      	it	cs
 8003802:	2304      	movcs	r3, #4
 8003804:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	3304      	adds	r3, #4
 800380a:	2b06      	cmp	r3, #6
 800380c:	d902      	bls.n	8003814 <NVIC_EncodePriority+0x30>
 800380e:	69fb      	ldr	r3, [r7, #28]
 8003810:	3b03      	subs	r3, #3
 8003812:	e000      	b.n	8003816 <NVIC_EncodePriority+0x32>
 8003814:	2300      	movs	r3, #0
 8003816:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003818:	f04f 32ff 	mov.w	r2, #4294967295
 800381c:	69bb      	ldr	r3, [r7, #24]
 800381e:	fa02 f303 	lsl.w	r3, r2, r3
 8003822:	43da      	mvns	r2, r3
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	401a      	ands	r2, r3
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800382c:	f04f 31ff 	mov.w	r1, #4294967295
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	fa01 f303 	lsl.w	r3, r1, r3
 8003836:	43d9      	mvns	r1, r3
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800383c:	4313      	orrs	r3, r2
         );
}
 800383e:	4618      	mov	r0, r3
 8003840:	3724      	adds	r7, #36	@ 0x24
 8003842:	46bd      	mov	sp, r7
 8003844:	bc80      	pop	{r7}
 8003846:	4770      	bx	lr

08003848 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	3b01      	subs	r3, #1
 8003854:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003858:	d301      	bcc.n	800385e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800385a:	2301      	movs	r3, #1
 800385c:	e00f      	b.n	800387e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800385e:	4a0a      	ldr	r2, [pc, #40]	@ (8003888 <SysTick_Config+0x40>)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	3b01      	subs	r3, #1
 8003864:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003866:	210f      	movs	r1, #15
 8003868:	f04f 30ff 	mov.w	r0, #4294967295
 800386c:	f7ff ff90 	bl	8003790 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003870:	4b05      	ldr	r3, [pc, #20]	@ (8003888 <SysTick_Config+0x40>)
 8003872:	2200      	movs	r2, #0
 8003874:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003876:	4b04      	ldr	r3, [pc, #16]	@ (8003888 <SysTick_Config+0x40>)
 8003878:	2207      	movs	r2, #7
 800387a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3708      	adds	r7, #8
 8003882:	46bd      	mov	sp, r7
 8003884:	bd80      	pop	{r7, pc}
 8003886:	bf00      	nop
 8003888:	e000e010 	.word	0xe000e010

0800388c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f7ff ff2d 	bl	80036f4 <__NVIC_SetPriorityGrouping>
}
 800389a:	bf00      	nop
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038a2:	b580      	push	{r7, lr}
 80038a4:	b086      	sub	sp, #24
 80038a6:	af00      	add	r7, sp, #0
 80038a8:	4603      	mov	r3, r0
 80038aa:	60b9      	str	r1, [r7, #8]
 80038ac:	607a      	str	r2, [r7, #4]
 80038ae:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038b0:	2300      	movs	r3, #0
 80038b2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038b4:	f7ff ff42 	bl	800373c <__NVIC_GetPriorityGrouping>
 80038b8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80038ba:	687a      	ldr	r2, [r7, #4]
 80038bc:	68b9      	ldr	r1, [r7, #8]
 80038be:	6978      	ldr	r0, [r7, #20]
 80038c0:	f7ff ff90 	bl	80037e4 <NVIC_EncodePriority>
 80038c4:	4602      	mov	r2, r0
 80038c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80038ca:	4611      	mov	r1, r2
 80038cc:	4618      	mov	r0, r3
 80038ce:	f7ff ff5f 	bl	8003790 <__NVIC_SetPriority>
}
 80038d2:	bf00      	nop
 80038d4:	3718      	adds	r7, #24
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}

080038da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80038da:	b580      	push	{r7, lr}
 80038dc:	b082      	sub	sp, #8
 80038de:	af00      	add	r7, sp, #0
 80038e0:	4603      	mov	r3, r0
 80038e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80038e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038e8:	4618      	mov	r0, r3
 80038ea:	f7ff ff35 	bl	8003758 <__NVIC_EnableIRQ>
}
 80038ee:	bf00      	nop
 80038f0:	3708      	adds	r7, #8
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b082      	sub	sp, #8
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f7ff ffa2 	bl	8003848 <SysTick_Config>
 8003904:	4603      	mov	r3, r0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3708      	adds	r7, #8
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
	...

08003910 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003910:	b480      	push	{r7}
 8003912:	b085      	sub	sp, #20
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003918:	2300      	movs	r3, #0
 800391a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d101      	bne.n	8003926 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e043      	b.n	80039ae <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	461a      	mov	r2, r3
 800392c:	4b22      	ldr	r3, [pc, #136]	@ (80039b8 <HAL_DMA_Init+0xa8>)
 800392e:	4413      	add	r3, r2
 8003930:	4a22      	ldr	r2, [pc, #136]	@ (80039bc <HAL_DMA_Init+0xac>)
 8003932:	fba2 2303 	umull	r2, r3, r2, r3
 8003936:	091b      	lsrs	r3, r3, #4
 8003938:	009a      	lsls	r2, r3, #2
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	4a1f      	ldr	r2, [pc, #124]	@ (80039c0 <HAL_DMA_Init+0xb0>)
 8003942:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2202      	movs	r2, #2
 8003948:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800395a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800395e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003968:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	68db      	ldr	r3, [r3, #12]
 800396e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003974:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	695b      	ldr	r3, [r3, #20]
 800397a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003980:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	69db      	ldr	r3, [r3, #28]
 8003986:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003988:	68fa      	ldr	r2, [r7, #12]
 800398a:	4313      	orrs	r3, r2
 800398c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	68fa      	ldr	r2, [r7, #12]
 8003994:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2200      	movs	r2, #0
 800399a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	2201      	movs	r2, #1
 80039a0:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2200      	movs	r2, #0
 80039a8:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 80039ac:	2300      	movs	r3, #0
}
 80039ae:	4618      	mov	r0, r3
 80039b0:	3714      	adds	r7, #20
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bc80      	pop	{r7}
 80039b6:	4770      	bx	lr
 80039b8:	bffdfff8 	.word	0xbffdfff8
 80039bc:	cccccccd 	.word	0xcccccccd
 80039c0:	40020000 	.word	0x40020000

080039c4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b084      	sub	sp, #16
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e0:	2204      	movs	r2, #4
 80039e2:	409a      	lsls	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	4013      	ands	r3, r2
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d04f      	beq.n	8003a8c <HAL_DMA_IRQHandler+0xc8>
 80039ec:	68bb      	ldr	r3, [r7, #8]
 80039ee:	f003 0304 	and.w	r3, r3, #4
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d04a      	beq.n	8003a8c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	f003 0320 	and.w	r3, r3, #32
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d107      	bne.n	8003a14 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f022 0204 	bic.w	r2, r2, #4
 8003a12:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a66      	ldr	r2, [pc, #408]	@ (8003bb4 <HAL_DMA_IRQHandler+0x1f0>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d029      	beq.n	8003a72 <HAL_DMA_IRQHandler+0xae>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a65      	ldr	r2, [pc, #404]	@ (8003bb8 <HAL_DMA_IRQHandler+0x1f4>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d022      	beq.n	8003a6e <HAL_DMA_IRQHandler+0xaa>
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	4a63      	ldr	r2, [pc, #396]	@ (8003bbc <HAL_DMA_IRQHandler+0x1f8>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d01a      	beq.n	8003a68 <HAL_DMA_IRQHandler+0xa4>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a62      	ldr	r2, [pc, #392]	@ (8003bc0 <HAL_DMA_IRQHandler+0x1fc>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d012      	beq.n	8003a62 <HAL_DMA_IRQHandler+0x9e>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a60      	ldr	r2, [pc, #384]	@ (8003bc4 <HAL_DMA_IRQHandler+0x200>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d00a      	beq.n	8003a5c <HAL_DMA_IRQHandler+0x98>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a5f      	ldr	r2, [pc, #380]	@ (8003bc8 <HAL_DMA_IRQHandler+0x204>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d102      	bne.n	8003a56 <HAL_DMA_IRQHandler+0x92>
 8003a50:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8003a54:	e00e      	b.n	8003a74 <HAL_DMA_IRQHandler+0xb0>
 8003a56:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8003a5a:	e00b      	b.n	8003a74 <HAL_DMA_IRQHandler+0xb0>
 8003a5c:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8003a60:	e008      	b.n	8003a74 <HAL_DMA_IRQHandler+0xb0>
 8003a62:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003a66:	e005      	b.n	8003a74 <HAL_DMA_IRQHandler+0xb0>
 8003a68:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a6c:	e002      	b.n	8003a74 <HAL_DMA_IRQHandler+0xb0>
 8003a6e:	2340      	movs	r3, #64	@ 0x40
 8003a70:	e000      	b.n	8003a74 <HAL_DMA_IRQHandler+0xb0>
 8003a72:	2304      	movs	r3, #4
 8003a74:	4a55      	ldr	r2, [pc, #340]	@ (8003bcc <HAL_DMA_IRQHandler+0x208>)
 8003a76:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	f000 8094 	beq.w	8003baa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003a8a:	e08e      	b.n	8003baa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a90:	2202      	movs	r2, #2
 8003a92:	409a      	lsls	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	4013      	ands	r3, r2
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d056      	beq.n	8003b4a <HAL_DMA_IRQHandler+0x186>
 8003a9c:	68bb      	ldr	r3, [r7, #8]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d051      	beq.n	8003b4a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f003 0320 	and.w	r3, r3, #32
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d10b      	bne.n	8003acc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	681a      	ldr	r2, [r3, #0]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f022 020a 	bic.w	r2, r2, #10
 8003ac2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	4a38      	ldr	r2, [pc, #224]	@ (8003bb4 <HAL_DMA_IRQHandler+0x1f0>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d029      	beq.n	8003b2a <HAL_DMA_IRQHandler+0x166>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a37      	ldr	r2, [pc, #220]	@ (8003bb8 <HAL_DMA_IRQHandler+0x1f4>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d022      	beq.n	8003b26 <HAL_DMA_IRQHandler+0x162>
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a35      	ldr	r2, [pc, #212]	@ (8003bbc <HAL_DMA_IRQHandler+0x1f8>)
 8003ae6:	4293      	cmp	r3, r2
 8003ae8:	d01a      	beq.n	8003b20 <HAL_DMA_IRQHandler+0x15c>
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	4a34      	ldr	r2, [pc, #208]	@ (8003bc0 <HAL_DMA_IRQHandler+0x1fc>)
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d012      	beq.n	8003b1a <HAL_DMA_IRQHandler+0x156>
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4a32      	ldr	r2, [pc, #200]	@ (8003bc4 <HAL_DMA_IRQHandler+0x200>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d00a      	beq.n	8003b14 <HAL_DMA_IRQHandler+0x150>
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	4a31      	ldr	r2, [pc, #196]	@ (8003bc8 <HAL_DMA_IRQHandler+0x204>)
 8003b04:	4293      	cmp	r3, r2
 8003b06:	d102      	bne.n	8003b0e <HAL_DMA_IRQHandler+0x14a>
 8003b08:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8003b0c:	e00e      	b.n	8003b2c <HAL_DMA_IRQHandler+0x168>
 8003b0e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003b12:	e00b      	b.n	8003b2c <HAL_DMA_IRQHandler+0x168>
 8003b14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003b18:	e008      	b.n	8003b2c <HAL_DMA_IRQHandler+0x168>
 8003b1a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003b1e:	e005      	b.n	8003b2c <HAL_DMA_IRQHandler+0x168>
 8003b20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003b24:	e002      	b.n	8003b2c <HAL_DMA_IRQHandler+0x168>
 8003b26:	2320      	movs	r3, #32
 8003b28:	e000      	b.n	8003b2c <HAL_DMA_IRQHandler+0x168>
 8003b2a:	2302      	movs	r3, #2
 8003b2c:	4a27      	ldr	r2, [pc, #156]	@ (8003bcc <HAL_DMA_IRQHandler+0x208>)
 8003b2e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2200      	movs	r2, #0
 8003b34:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d034      	beq.n	8003baa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b44:	6878      	ldr	r0, [r7, #4]
 8003b46:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003b48:	e02f      	b.n	8003baa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4e:	2208      	movs	r2, #8
 8003b50:	409a      	lsls	r2, r3
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	4013      	ands	r3, r2
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d028      	beq.n	8003bac <HAL_DMA_IRQHandler+0x1e8>
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	f003 0308 	and.w	r3, r3, #8
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d023      	beq.n	8003bac <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f022 020e 	bic.w	r2, r2, #14
 8003b72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b7c:	2101      	movs	r1, #1
 8003b7e:	fa01 f202 	lsl.w	r2, r1, r2
 8003b82:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2201      	movs	r2, #1
 8003b88:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2200      	movs	r2, #0
 8003b96:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d004      	beq.n	8003bac <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	4798      	blx	r3
    }
  }
  return;
 8003baa:	bf00      	nop
 8003bac:	bf00      	nop
}
 8003bae:	3710      	adds	r7, #16
 8003bb0:	46bd      	mov	sp, r7
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40020008 	.word	0x40020008
 8003bb8:	4002001c 	.word	0x4002001c
 8003bbc:	40020030 	.word	0x40020030
 8003bc0:	40020044 	.word	0x40020044
 8003bc4:	40020058 	.word	0x40020058
 8003bc8:	4002006c 	.word	0x4002006c
 8003bcc:	40020000 	.word	0x40020000

08003bd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b08b      	sub	sp, #44	@ 0x2c
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
 8003bd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003bda:	2300      	movs	r3, #0
 8003bdc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003bde:	2300      	movs	r3, #0
 8003be0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003be2:	e169      	b.n	8003eb8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003be4:	2201      	movs	r2, #1
 8003be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be8:	fa02 f303 	lsl.w	r3, r2, r3
 8003bec:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003bee:	683b      	ldr	r3, [r7, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	69fa      	ldr	r2, [r7, #28]
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003bf8:	69ba      	ldr	r2, [r7, #24]
 8003bfa:	69fb      	ldr	r3, [r7, #28]
 8003bfc:	429a      	cmp	r2, r3
 8003bfe:	f040 8158 	bne.w	8003eb2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003c02:	683b      	ldr	r3, [r7, #0]
 8003c04:	685b      	ldr	r3, [r3, #4]
 8003c06:	4a9a      	ldr	r2, [pc, #616]	@ (8003e70 <HAL_GPIO_Init+0x2a0>)
 8003c08:	4293      	cmp	r3, r2
 8003c0a:	d05e      	beq.n	8003cca <HAL_GPIO_Init+0xfa>
 8003c0c:	4a98      	ldr	r2, [pc, #608]	@ (8003e70 <HAL_GPIO_Init+0x2a0>)
 8003c0e:	4293      	cmp	r3, r2
 8003c10:	d875      	bhi.n	8003cfe <HAL_GPIO_Init+0x12e>
 8003c12:	4a98      	ldr	r2, [pc, #608]	@ (8003e74 <HAL_GPIO_Init+0x2a4>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d058      	beq.n	8003cca <HAL_GPIO_Init+0xfa>
 8003c18:	4a96      	ldr	r2, [pc, #600]	@ (8003e74 <HAL_GPIO_Init+0x2a4>)
 8003c1a:	4293      	cmp	r3, r2
 8003c1c:	d86f      	bhi.n	8003cfe <HAL_GPIO_Init+0x12e>
 8003c1e:	4a96      	ldr	r2, [pc, #600]	@ (8003e78 <HAL_GPIO_Init+0x2a8>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d052      	beq.n	8003cca <HAL_GPIO_Init+0xfa>
 8003c24:	4a94      	ldr	r2, [pc, #592]	@ (8003e78 <HAL_GPIO_Init+0x2a8>)
 8003c26:	4293      	cmp	r3, r2
 8003c28:	d869      	bhi.n	8003cfe <HAL_GPIO_Init+0x12e>
 8003c2a:	4a94      	ldr	r2, [pc, #592]	@ (8003e7c <HAL_GPIO_Init+0x2ac>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d04c      	beq.n	8003cca <HAL_GPIO_Init+0xfa>
 8003c30:	4a92      	ldr	r2, [pc, #584]	@ (8003e7c <HAL_GPIO_Init+0x2ac>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d863      	bhi.n	8003cfe <HAL_GPIO_Init+0x12e>
 8003c36:	4a92      	ldr	r2, [pc, #584]	@ (8003e80 <HAL_GPIO_Init+0x2b0>)
 8003c38:	4293      	cmp	r3, r2
 8003c3a:	d046      	beq.n	8003cca <HAL_GPIO_Init+0xfa>
 8003c3c:	4a90      	ldr	r2, [pc, #576]	@ (8003e80 <HAL_GPIO_Init+0x2b0>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d85d      	bhi.n	8003cfe <HAL_GPIO_Init+0x12e>
 8003c42:	2b12      	cmp	r3, #18
 8003c44:	d82a      	bhi.n	8003c9c <HAL_GPIO_Init+0xcc>
 8003c46:	2b12      	cmp	r3, #18
 8003c48:	d859      	bhi.n	8003cfe <HAL_GPIO_Init+0x12e>
 8003c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8003c50 <HAL_GPIO_Init+0x80>)
 8003c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c50:	08003ccb 	.word	0x08003ccb
 8003c54:	08003ca5 	.word	0x08003ca5
 8003c58:	08003cb7 	.word	0x08003cb7
 8003c5c:	08003cf9 	.word	0x08003cf9
 8003c60:	08003cff 	.word	0x08003cff
 8003c64:	08003cff 	.word	0x08003cff
 8003c68:	08003cff 	.word	0x08003cff
 8003c6c:	08003cff 	.word	0x08003cff
 8003c70:	08003cff 	.word	0x08003cff
 8003c74:	08003cff 	.word	0x08003cff
 8003c78:	08003cff 	.word	0x08003cff
 8003c7c:	08003cff 	.word	0x08003cff
 8003c80:	08003cff 	.word	0x08003cff
 8003c84:	08003cff 	.word	0x08003cff
 8003c88:	08003cff 	.word	0x08003cff
 8003c8c:	08003cff 	.word	0x08003cff
 8003c90:	08003cff 	.word	0x08003cff
 8003c94:	08003cad 	.word	0x08003cad
 8003c98:	08003cc1 	.word	0x08003cc1
 8003c9c:	4a79      	ldr	r2, [pc, #484]	@ (8003e84 <HAL_GPIO_Init+0x2b4>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d013      	beq.n	8003cca <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003ca2:	e02c      	b.n	8003cfe <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	68db      	ldr	r3, [r3, #12]
 8003ca8:	623b      	str	r3, [r7, #32]
          break;
 8003caa:	e029      	b.n	8003d00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003cac:	683b      	ldr	r3, [r7, #0]
 8003cae:	68db      	ldr	r3, [r3, #12]
 8003cb0:	3304      	adds	r3, #4
 8003cb2:	623b      	str	r3, [r7, #32]
          break;
 8003cb4:	e024      	b.n	8003d00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	68db      	ldr	r3, [r3, #12]
 8003cba:	3308      	adds	r3, #8
 8003cbc:	623b      	str	r3, [r7, #32]
          break;
 8003cbe:	e01f      	b.n	8003d00 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	68db      	ldr	r3, [r3, #12]
 8003cc4:	330c      	adds	r3, #12
 8003cc6:	623b      	str	r3, [r7, #32]
          break;
 8003cc8:	e01a      	b.n	8003d00 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003cca:	683b      	ldr	r3, [r7, #0]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d102      	bne.n	8003cd8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003cd2:	2304      	movs	r3, #4
 8003cd4:	623b      	str	r3, [r7, #32]
          break;
 8003cd6:	e013      	b.n	8003d00 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	2b01      	cmp	r3, #1
 8003cde:	d105      	bne.n	8003cec <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003ce0:	2308      	movs	r3, #8
 8003ce2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	69fa      	ldr	r2, [r7, #28]
 8003ce8:	611a      	str	r2, [r3, #16]
          break;
 8003cea:	e009      	b.n	8003d00 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003cec:	2308      	movs	r3, #8
 8003cee:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	69fa      	ldr	r2, [r7, #28]
 8003cf4:	615a      	str	r2, [r3, #20]
          break;
 8003cf6:	e003      	b.n	8003d00 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	623b      	str	r3, [r7, #32]
          break;
 8003cfc:	e000      	b.n	8003d00 <HAL_GPIO_Init+0x130>
          break;
 8003cfe:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003d00:	69bb      	ldr	r3, [r7, #24]
 8003d02:	2bff      	cmp	r3, #255	@ 0xff
 8003d04:	d801      	bhi.n	8003d0a <HAL_GPIO_Init+0x13a>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	e001      	b.n	8003d0e <HAL_GPIO_Init+0x13e>
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	3304      	adds	r3, #4
 8003d0e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	2bff      	cmp	r3, #255	@ 0xff
 8003d14:	d802      	bhi.n	8003d1c <HAL_GPIO_Init+0x14c>
 8003d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	e002      	b.n	8003d22 <HAL_GPIO_Init+0x152>
 8003d1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d1e:	3b08      	subs	r3, #8
 8003d20:	009b      	lsls	r3, r3, #2
 8003d22:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	681a      	ldr	r2, [r3, #0]
 8003d28:	210f      	movs	r1, #15
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d30:	43db      	mvns	r3, r3
 8003d32:	401a      	ands	r2, r3
 8003d34:	6a39      	ldr	r1, [r7, #32]
 8003d36:	693b      	ldr	r3, [r7, #16]
 8003d38:	fa01 f303 	lsl.w	r3, r1, r3
 8003d3c:	431a      	orrs	r2, r3
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	f000 80b1 	beq.w	8003eb2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003d50:	4b4d      	ldr	r3, [pc, #308]	@ (8003e88 <HAL_GPIO_Init+0x2b8>)
 8003d52:	699b      	ldr	r3, [r3, #24]
 8003d54:	4a4c      	ldr	r2, [pc, #304]	@ (8003e88 <HAL_GPIO_Init+0x2b8>)
 8003d56:	f043 0301 	orr.w	r3, r3, #1
 8003d5a:	6193      	str	r3, [r2, #24]
 8003d5c:	4b4a      	ldr	r3, [pc, #296]	@ (8003e88 <HAL_GPIO_Init+0x2b8>)
 8003d5e:	699b      	ldr	r3, [r3, #24]
 8003d60:	f003 0301 	and.w	r3, r3, #1
 8003d64:	60bb      	str	r3, [r7, #8]
 8003d66:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003d68:	4a48      	ldr	r2, [pc, #288]	@ (8003e8c <HAL_GPIO_Init+0x2bc>)
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d6c:	089b      	lsrs	r3, r3, #2
 8003d6e:	3302      	adds	r3, #2
 8003d70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003d74:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d78:	f003 0303 	and.w	r3, r3, #3
 8003d7c:	009b      	lsls	r3, r3, #2
 8003d7e:	220f      	movs	r2, #15
 8003d80:	fa02 f303 	lsl.w	r3, r2, r3
 8003d84:	43db      	mvns	r3, r3
 8003d86:	68fa      	ldr	r2, [r7, #12]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a40      	ldr	r2, [pc, #256]	@ (8003e90 <HAL_GPIO_Init+0x2c0>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d013      	beq.n	8003dbc <HAL_GPIO_Init+0x1ec>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a3f      	ldr	r2, [pc, #252]	@ (8003e94 <HAL_GPIO_Init+0x2c4>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d00d      	beq.n	8003db8 <HAL_GPIO_Init+0x1e8>
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	4a3e      	ldr	r2, [pc, #248]	@ (8003e98 <HAL_GPIO_Init+0x2c8>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d007      	beq.n	8003db4 <HAL_GPIO_Init+0x1e4>
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	4a3d      	ldr	r2, [pc, #244]	@ (8003e9c <HAL_GPIO_Init+0x2cc>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	d101      	bne.n	8003db0 <HAL_GPIO_Init+0x1e0>
 8003dac:	2303      	movs	r3, #3
 8003dae:	e006      	b.n	8003dbe <HAL_GPIO_Init+0x1ee>
 8003db0:	2304      	movs	r3, #4
 8003db2:	e004      	b.n	8003dbe <HAL_GPIO_Init+0x1ee>
 8003db4:	2302      	movs	r3, #2
 8003db6:	e002      	b.n	8003dbe <HAL_GPIO_Init+0x1ee>
 8003db8:	2301      	movs	r3, #1
 8003dba:	e000      	b.n	8003dbe <HAL_GPIO_Init+0x1ee>
 8003dbc:	2300      	movs	r3, #0
 8003dbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003dc0:	f002 0203 	and.w	r2, r2, #3
 8003dc4:	0092      	lsls	r2, r2, #2
 8003dc6:	4093      	lsls	r3, r2
 8003dc8:	68fa      	ldr	r2, [r7, #12]
 8003dca:	4313      	orrs	r3, r2
 8003dcc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003dce:	492f      	ldr	r1, [pc, #188]	@ (8003e8c <HAL_GPIO_Init+0x2bc>)
 8003dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dd2:	089b      	lsrs	r3, r3, #2
 8003dd4:	3302      	adds	r3, #2
 8003dd6:	68fa      	ldr	r2, [r7, #12]
 8003dd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d006      	beq.n	8003df6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003de8:	4b2d      	ldr	r3, [pc, #180]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003dea:	689a      	ldr	r2, [r3, #8]
 8003dec:	492c      	ldr	r1, [pc, #176]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	608b      	str	r3, [r1, #8]
 8003df4:	e006      	b.n	8003e04 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003df6:	4b2a      	ldr	r3, [pc, #168]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003df8:	689a      	ldr	r2, [r3, #8]
 8003dfa:	69bb      	ldr	r3, [r7, #24]
 8003dfc:	43db      	mvns	r3, r3
 8003dfe:	4928      	ldr	r1, [pc, #160]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003e00:	4013      	ands	r3, r2
 8003e02:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003e04:	683b      	ldr	r3, [r7, #0]
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d006      	beq.n	8003e1e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003e10:	4b23      	ldr	r3, [pc, #140]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003e12:	68da      	ldr	r2, [r3, #12]
 8003e14:	4922      	ldr	r1, [pc, #136]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	60cb      	str	r3, [r1, #12]
 8003e1c:	e006      	b.n	8003e2c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003e1e:	4b20      	ldr	r3, [pc, #128]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003e20:	68da      	ldr	r2, [r3, #12]
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	43db      	mvns	r3, r3
 8003e26:	491e      	ldr	r1, [pc, #120]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003e28:	4013      	ands	r3, r2
 8003e2a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d006      	beq.n	8003e46 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003e38:	4b19      	ldr	r3, [pc, #100]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003e3a:	685a      	ldr	r2, [r3, #4]
 8003e3c:	4918      	ldr	r1, [pc, #96]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	4313      	orrs	r3, r2
 8003e42:	604b      	str	r3, [r1, #4]
 8003e44:	e006      	b.n	8003e54 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003e46:	4b16      	ldr	r3, [pc, #88]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003e48:	685a      	ldr	r2, [r3, #4]
 8003e4a:	69bb      	ldr	r3, [r7, #24]
 8003e4c:	43db      	mvns	r3, r3
 8003e4e:	4914      	ldr	r1, [pc, #80]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003e50:	4013      	ands	r3, r2
 8003e52:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d021      	beq.n	8003ea4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003e60:	4b0f      	ldr	r3, [pc, #60]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	490e      	ldr	r1, [pc, #56]	@ (8003ea0 <HAL_GPIO_Init+0x2d0>)
 8003e66:	69bb      	ldr	r3, [r7, #24]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	600b      	str	r3, [r1, #0]
 8003e6c:	e021      	b.n	8003eb2 <HAL_GPIO_Init+0x2e2>
 8003e6e:	bf00      	nop
 8003e70:	10320000 	.word	0x10320000
 8003e74:	10310000 	.word	0x10310000
 8003e78:	10220000 	.word	0x10220000
 8003e7c:	10210000 	.word	0x10210000
 8003e80:	10120000 	.word	0x10120000
 8003e84:	10110000 	.word	0x10110000
 8003e88:	40021000 	.word	0x40021000
 8003e8c:	40010000 	.word	0x40010000
 8003e90:	40010800 	.word	0x40010800
 8003e94:	40010c00 	.word	0x40010c00
 8003e98:	40011000 	.word	0x40011000
 8003e9c:	40011400 	.word	0x40011400
 8003ea0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003ea4:	4b0b      	ldr	r3, [pc, #44]	@ (8003ed4 <HAL_GPIO_Init+0x304>)
 8003ea6:	681a      	ldr	r2, [r3, #0]
 8003ea8:	69bb      	ldr	r3, [r7, #24]
 8003eaa:	43db      	mvns	r3, r3
 8003eac:	4909      	ldr	r1, [pc, #36]	@ (8003ed4 <HAL_GPIO_Init+0x304>)
 8003eae:	4013      	ands	r3, r2
 8003eb0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8003eb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebe:	fa22 f303 	lsr.w	r3, r2, r3
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	f47f ae8e 	bne.w	8003be4 <HAL_GPIO_Init+0x14>
  }
}
 8003ec8:	bf00      	nop
 8003eca:	bf00      	nop
 8003ecc:	372c      	adds	r7, #44	@ 0x2c
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	bc80      	pop	{r7}
 8003ed2:	4770      	bx	lr
 8003ed4:	40010400 	.word	0x40010400

08003ed8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ed8:	b480      	push	{r7}
 8003eda:	b083      	sub	sp, #12
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	460b      	mov	r3, r1
 8003ee2:	807b      	strh	r3, [r7, #2]
 8003ee4:	4613      	mov	r3, r2
 8003ee6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003ee8:	787b      	ldrb	r3, [r7, #1]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d003      	beq.n	8003ef6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003eee:	887a      	ldrh	r2, [r7, #2]
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003ef4:	e003      	b.n	8003efe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003ef6:	887b      	ldrh	r3, [r7, #2]
 8003ef8:	041a      	lsls	r2, r3, #16
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	611a      	str	r2, [r3, #16]
}
 8003efe:	bf00      	nop
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bc80      	pop	{r7}
 8003f06:	4770      	bx	lr

08003f08 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b084      	sub	sp, #16
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d101      	bne.n	8003f1a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003f16:	2301      	movs	r3, #1
 8003f18:	e12b      	b.n	8004172 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d106      	bne.n	8003f34 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	2200      	movs	r2, #0
 8003f2a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003f2e:	6878      	ldr	r0, [r7, #4]
 8003f30:	f7fc fd20 	bl	8000974 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	2224      	movs	r2, #36	@ 0x24
 8003f38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681a      	ldr	r2, [r3, #0]
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f022 0201 	bic.w	r2, r2, #1
 8003f4a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003f5a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f6a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003f6c:	f001 f832 	bl	8004fd4 <HAL_RCC_GetPCLK1Freq>
 8003f70:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	4a81      	ldr	r2, [pc, #516]	@ (800417c <HAL_I2C_Init+0x274>)
 8003f78:	4293      	cmp	r3, r2
 8003f7a:	d807      	bhi.n	8003f8c <HAL_I2C_Init+0x84>
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	4a80      	ldr	r2, [pc, #512]	@ (8004180 <HAL_I2C_Init+0x278>)
 8003f80:	4293      	cmp	r3, r2
 8003f82:	bf94      	ite	ls
 8003f84:	2301      	movls	r3, #1
 8003f86:	2300      	movhi	r3, #0
 8003f88:	b2db      	uxtb	r3, r3
 8003f8a:	e006      	b.n	8003f9a <HAL_I2C_Init+0x92>
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	4a7d      	ldr	r2, [pc, #500]	@ (8004184 <HAL_I2C_Init+0x27c>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	bf94      	ite	ls
 8003f94:	2301      	movls	r3, #1
 8003f96:	2300      	movhi	r3, #0
 8003f98:	b2db      	uxtb	r3, r3
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d001      	beq.n	8003fa2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003f9e:	2301      	movs	r3, #1
 8003fa0:	e0e7      	b.n	8004172 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	4a78      	ldr	r2, [pc, #480]	@ (8004188 <HAL_I2C_Init+0x280>)
 8003fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8003faa:	0c9b      	lsrs	r3, r3, #18
 8003fac:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	68ba      	ldr	r2, [r7, #8]
 8003fbe:	430a      	orrs	r2, r1
 8003fc0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	6a1b      	ldr	r3, [r3, #32]
 8003fc8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	685b      	ldr	r3, [r3, #4]
 8003fd0:	4a6a      	ldr	r2, [pc, #424]	@ (800417c <HAL_I2C_Init+0x274>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d802      	bhi.n	8003fdc <HAL_I2C_Init+0xd4>
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	3301      	adds	r3, #1
 8003fda:	e009      	b.n	8003ff0 <HAL_I2C_Init+0xe8>
 8003fdc:	68bb      	ldr	r3, [r7, #8]
 8003fde:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003fe2:	fb02 f303 	mul.w	r3, r2, r3
 8003fe6:	4a69      	ldr	r2, [pc, #420]	@ (800418c <HAL_I2C_Init+0x284>)
 8003fe8:	fba2 2303 	umull	r2, r3, r2, r3
 8003fec:	099b      	lsrs	r3, r3, #6
 8003fee:	3301      	adds	r3, #1
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	6812      	ldr	r2, [r2, #0]
 8003ff4:	430b      	orrs	r3, r1
 8003ff6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	69db      	ldr	r3, [r3, #28]
 8003ffe:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8004002:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	685b      	ldr	r3, [r3, #4]
 800400a:	495c      	ldr	r1, [pc, #368]	@ (800417c <HAL_I2C_Init+0x274>)
 800400c:	428b      	cmp	r3, r1
 800400e:	d819      	bhi.n	8004044 <HAL_I2C_Init+0x13c>
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	1e59      	subs	r1, r3, #1
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	005b      	lsls	r3, r3, #1
 800401a:	fbb1 f3f3 	udiv	r3, r1, r3
 800401e:	1c59      	adds	r1, r3, #1
 8004020:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8004024:	400b      	ands	r3, r1
 8004026:	2b00      	cmp	r3, #0
 8004028:	d00a      	beq.n	8004040 <HAL_I2C_Init+0x138>
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	1e59      	subs	r1, r3, #1
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	685b      	ldr	r3, [r3, #4]
 8004032:	005b      	lsls	r3, r3, #1
 8004034:	fbb1 f3f3 	udiv	r3, r1, r3
 8004038:	3301      	adds	r3, #1
 800403a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800403e:	e051      	b.n	80040e4 <HAL_I2C_Init+0x1dc>
 8004040:	2304      	movs	r3, #4
 8004042:	e04f      	b.n	80040e4 <HAL_I2C_Init+0x1dc>
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	689b      	ldr	r3, [r3, #8]
 8004048:	2b00      	cmp	r3, #0
 800404a:	d111      	bne.n	8004070 <HAL_I2C_Init+0x168>
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	1e58      	subs	r0, r3, #1
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6859      	ldr	r1, [r3, #4]
 8004054:	460b      	mov	r3, r1
 8004056:	005b      	lsls	r3, r3, #1
 8004058:	440b      	add	r3, r1
 800405a:	fbb0 f3f3 	udiv	r3, r0, r3
 800405e:	3301      	adds	r3, #1
 8004060:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004064:	2b00      	cmp	r3, #0
 8004066:	bf0c      	ite	eq
 8004068:	2301      	moveq	r3, #1
 800406a:	2300      	movne	r3, #0
 800406c:	b2db      	uxtb	r3, r3
 800406e:	e012      	b.n	8004096 <HAL_I2C_Init+0x18e>
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	1e58      	subs	r0, r3, #1
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	6859      	ldr	r1, [r3, #4]
 8004078:	460b      	mov	r3, r1
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	440b      	add	r3, r1
 800407e:	0099      	lsls	r1, r3, #2
 8004080:	440b      	add	r3, r1
 8004082:	fbb0 f3f3 	udiv	r3, r0, r3
 8004086:	3301      	adds	r3, #1
 8004088:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800408c:	2b00      	cmp	r3, #0
 800408e:	bf0c      	ite	eq
 8004090:	2301      	moveq	r3, #1
 8004092:	2300      	movne	r3, #0
 8004094:	b2db      	uxtb	r3, r3
 8004096:	2b00      	cmp	r3, #0
 8004098:	d001      	beq.n	800409e <HAL_I2C_Init+0x196>
 800409a:	2301      	movs	r3, #1
 800409c:	e022      	b.n	80040e4 <HAL_I2C_Init+0x1dc>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d10e      	bne.n	80040c4 <HAL_I2C_Init+0x1bc>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	1e58      	subs	r0, r3, #1
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6859      	ldr	r1, [r3, #4]
 80040ae:	460b      	mov	r3, r1
 80040b0:	005b      	lsls	r3, r3, #1
 80040b2:	440b      	add	r3, r1
 80040b4:	fbb0 f3f3 	udiv	r3, r0, r3
 80040b8:	3301      	adds	r3, #1
 80040ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040c2:	e00f      	b.n	80040e4 <HAL_I2C_Init+0x1dc>
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	1e58      	subs	r0, r3, #1
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6859      	ldr	r1, [r3, #4]
 80040cc:	460b      	mov	r3, r1
 80040ce:	009b      	lsls	r3, r3, #2
 80040d0:	440b      	add	r3, r1
 80040d2:	0099      	lsls	r1, r3, #2
 80040d4:	440b      	add	r3, r1
 80040d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80040da:	3301      	adds	r3, #1
 80040dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80040e0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80040e4:	6879      	ldr	r1, [r7, #4]
 80040e6:	6809      	ldr	r1, [r1, #0]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	69da      	ldr	r2, [r3, #28]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	6a1b      	ldr	r3, [r3, #32]
 80040fe:	431a      	orrs	r2, r3
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	430a      	orrs	r2, r1
 8004106:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	689b      	ldr	r3, [r3, #8]
 800410e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8004112:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004116:	687a      	ldr	r2, [r7, #4]
 8004118:	6911      	ldr	r1, [r2, #16]
 800411a:	687a      	ldr	r2, [r7, #4]
 800411c:	68d2      	ldr	r2, [r2, #12]
 800411e:	4311      	orrs	r1, r2
 8004120:	687a      	ldr	r2, [r7, #4]
 8004122:	6812      	ldr	r2, [r2, #0]
 8004124:	430b      	orrs	r3, r1
 8004126:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	68db      	ldr	r3, [r3, #12]
 800412e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	695a      	ldr	r2, [r3, #20]
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	699b      	ldr	r3, [r3, #24]
 800413a:	431a      	orrs	r2, r3
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	430a      	orrs	r2, r1
 8004142:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f042 0201 	orr.w	r2, r2, #1
 8004152:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2200      	movs	r2, #0
 8004158:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2220      	movs	r2, #32
 800415e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2200      	movs	r2, #0
 8004166:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2200      	movs	r2, #0
 800416c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004170:	2300      	movs	r3, #0
}
 8004172:	4618      	mov	r0, r3
 8004174:	3710      	adds	r7, #16
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	000186a0 	.word	0x000186a0
 8004180:	001e847f 	.word	0x001e847f
 8004184:	003d08ff 	.word	0x003d08ff
 8004188:	431bde83 	.word	0x431bde83
 800418c:	10624dd3 	.word	0x10624dd3

08004190 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b088      	sub	sp, #32
 8004194:	af02      	add	r7, sp, #8
 8004196:	60f8      	str	r0, [r7, #12]
 8004198:	607a      	str	r2, [r7, #4]
 800419a:	461a      	mov	r2, r3
 800419c:	460b      	mov	r3, r1
 800419e:	817b      	strh	r3, [r7, #10]
 80041a0:	4613      	mov	r3, r2
 80041a2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80041a4:	f7ff fa78 	bl	8003698 <HAL_GetTick>
 80041a8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b20      	cmp	r3, #32
 80041b4:	f040 80e0 	bne.w	8004378 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	2319      	movs	r3, #25
 80041be:	2201      	movs	r2, #1
 80041c0:	4970      	ldr	r1, [pc, #448]	@ (8004384 <HAL_I2C_Master_Transmit+0x1f4>)
 80041c2:	68f8      	ldr	r0, [r7, #12]
 80041c4:	f000 f964 	bl	8004490 <I2C_WaitOnFlagUntilTimeout>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80041ce:	2302      	movs	r3, #2
 80041d0:	e0d3      	b.n	800437a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d101      	bne.n	80041e0 <HAL_I2C_Master_Transmit+0x50>
 80041dc:	2302      	movs	r3, #2
 80041de:	e0cc      	b.n	800437a <HAL_I2C_Master_Transmit+0x1ea>
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2201      	movs	r2, #1
 80041e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f003 0301 	and.w	r3, r3, #1
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d007      	beq.n	8004206 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	681a      	ldr	r2, [r3, #0]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f042 0201 	orr.w	r2, r2, #1
 8004204:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	681a      	ldr	r2, [r3, #0]
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004214:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	2221      	movs	r2, #33	@ 0x21
 800421a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	2210      	movs	r2, #16
 8004222:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2200      	movs	r2, #0
 800422a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	893a      	ldrh	r2, [r7, #8]
 8004236:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800423c:	b29a      	uxth	r2, r3
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	4a50      	ldr	r2, [pc, #320]	@ (8004388 <HAL_I2C_Master_Transmit+0x1f8>)
 8004246:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004248:	8979      	ldrh	r1, [r7, #10]
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	6a3a      	ldr	r2, [r7, #32]
 800424e:	68f8      	ldr	r0, [r7, #12]
 8004250:	f000 f89c 	bl	800438c <I2C_MasterRequestWrite>
 8004254:	4603      	mov	r3, r0
 8004256:	2b00      	cmp	r3, #0
 8004258:	d001      	beq.n	800425e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e08d      	b.n	800437a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800425e:	2300      	movs	r3, #0
 8004260:	613b      	str	r3, [r7, #16]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	695b      	ldr	r3, [r3, #20]
 8004268:	613b      	str	r3, [r7, #16]
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	699b      	ldr	r3, [r3, #24]
 8004270:	613b      	str	r3, [r7, #16]
 8004272:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004274:	e066      	b.n	8004344 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004276:	697a      	ldr	r2, [r7, #20]
 8004278:	6a39      	ldr	r1, [r7, #32]
 800427a:	68f8      	ldr	r0, [r7, #12]
 800427c:	f000 fa22 	bl	80046c4 <I2C_WaitOnTXEFlagUntilTimeout>
 8004280:	4603      	mov	r3, r0
 8004282:	2b00      	cmp	r3, #0
 8004284:	d00d      	beq.n	80042a2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800428a:	2b04      	cmp	r3, #4
 800428c:	d107      	bne.n	800429e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800429c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800429e:	2301      	movs	r3, #1
 80042a0:	e06b      	b.n	800437a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042a6:	781a      	ldrb	r2, [r3, #0]
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042b2:	1c5a      	adds	r2, r3, #1
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042bc:	b29b      	uxth	r3, r3
 80042be:	3b01      	subs	r3, #1
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042ca:	3b01      	subs	r3, #1
 80042cc:	b29a      	uxth	r2, r3
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	695b      	ldr	r3, [r3, #20]
 80042d8:	f003 0304 	and.w	r3, r3, #4
 80042dc:	2b04      	cmp	r3, #4
 80042de:	d11b      	bne.n	8004318 <HAL_I2C_Master_Transmit+0x188>
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d017      	beq.n	8004318 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042ec:	781a      	ldrb	r2, [r3, #0]
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	1c5a      	adds	r2, r3, #1
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004302:	b29b      	uxth	r3, r3
 8004304:	3b01      	subs	r3, #1
 8004306:	b29a      	uxth	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004310:	3b01      	subs	r3, #1
 8004312:	b29a      	uxth	r2, r3
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004318:	697a      	ldr	r2, [r7, #20]
 800431a:	6a39      	ldr	r1, [r7, #32]
 800431c:	68f8      	ldr	r0, [r7, #12]
 800431e:	f000 fa19 	bl	8004754 <I2C_WaitOnBTFFlagUntilTimeout>
 8004322:	4603      	mov	r3, r0
 8004324:	2b00      	cmp	r3, #0
 8004326:	d00d      	beq.n	8004344 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800432c:	2b04      	cmp	r3, #4
 800432e:	d107      	bne.n	8004340 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800433e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004340:	2301      	movs	r3, #1
 8004342:	e01a      	b.n	800437a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004348:	2b00      	cmp	r3, #0
 800434a:	d194      	bne.n	8004276 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	681a      	ldr	r2, [r3, #0]
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800435a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2220      	movs	r2, #32
 8004360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	2200      	movs	r2, #0
 8004368:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004374:	2300      	movs	r3, #0
 8004376:	e000      	b.n	800437a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004378:	2302      	movs	r3, #2
  }
}
 800437a:	4618      	mov	r0, r3
 800437c:	3718      	adds	r7, #24
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}
 8004382:	bf00      	nop
 8004384:	00100002 	.word	0x00100002
 8004388:	ffff0000 	.word	0xffff0000

0800438c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b088      	sub	sp, #32
 8004390:	af02      	add	r7, sp, #8
 8004392:	60f8      	str	r0, [r7, #12]
 8004394:	607a      	str	r2, [r7, #4]
 8004396:	603b      	str	r3, [r7, #0]
 8004398:	460b      	mov	r3, r1
 800439a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80043a2:	697b      	ldr	r3, [r7, #20]
 80043a4:	2b08      	cmp	r3, #8
 80043a6:	d006      	beq.n	80043b6 <I2C_MasterRequestWrite+0x2a>
 80043a8:	697b      	ldr	r3, [r7, #20]
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d003      	beq.n	80043b6 <I2C_MasterRequestWrite+0x2a>
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80043b4:	d108      	bne.n	80043c8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	681a      	ldr	r2, [r3, #0]
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043c4:	601a      	str	r2, [r3, #0]
 80043c6:	e00b      	b.n	80043e0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043cc:	2b12      	cmp	r3, #18
 80043ce:	d107      	bne.n	80043e0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80043de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	9300      	str	r3, [sp, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80043ec:	68f8      	ldr	r0, [r7, #12]
 80043ee:	f000 f84f 	bl	8004490 <I2C_WaitOnFlagUntilTimeout>
 80043f2:	4603      	mov	r3, r0
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d00d      	beq.n	8004414 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004402:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004406:	d103      	bne.n	8004410 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800440e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004410:	2303      	movs	r3, #3
 8004412:	e035      	b.n	8004480 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	691b      	ldr	r3, [r3, #16]
 8004418:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800441c:	d108      	bne.n	8004430 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800441e:	897b      	ldrh	r3, [r7, #10]
 8004420:	b2db      	uxtb	r3, r3
 8004422:	461a      	mov	r2, r3
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800442c:	611a      	str	r2, [r3, #16]
 800442e:	e01b      	b.n	8004468 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004430:	897b      	ldrh	r3, [r7, #10]
 8004432:	11db      	asrs	r3, r3, #7
 8004434:	b2db      	uxtb	r3, r3
 8004436:	f003 0306 	and.w	r3, r3, #6
 800443a:	b2db      	uxtb	r3, r3
 800443c:	f063 030f 	orn	r3, r3, #15
 8004440:	b2da      	uxtb	r2, r3
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	687a      	ldr	r2, [r7, #4]
 800444c:	490e      	ldr	r1, [pc, #56]	@ (8004488 <I2C_MasterRequestWrite+0xfc>)
 800444e:	68f8      	ldr	r0, [r7, #12]
 8004450:	f000 f898 	bl	8004584 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004454:	4603      	mov	r3, r0
 8004456:	2b00      	cmp	r3, #0
 8004458:	d001      	beq.n	800445e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800445a:	2301      	movs	r3, #1
 800445c:	e010      	b.n	8004480 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800445e:	897b      	ldrh	r3, [r7, #10]
 8004460:	b2da      	uxtb	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	687a      	ldr	r2, [r7, #4]
 800446c:	4907      	ldr	r1, [pc, #28]	@ (800448c <I2C_MasterRequestWrite+0x100>)
 800446e:	68f8      	ldr	r0, [r7, #12]
 8004470:	f000 f888 	bl	8004584 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004474:	4603      	mov	r3, r0
 8004476:	2b00      	cmp	r3, #0
 8004478:	d001      	beq.n	800447e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800447a:	2301      	movs	r3, #1
 800447c:	e000      	b.n	8004480 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	3718      	adds	r7, #24
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	00010008 	.word	0x00010008
 800448c:	00010002 	.word	0x00010002

08004490 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004490:	b580      	push	{r7, lr}
 8004492:	b084      	sub	sp, #16
 8004494:	af00      	add	r7, sp, #0
 8004496:	60f8      	str	r0, [r7, #12]
 8004498:	60b9      	str	r1, [r7, #8]
 800449a:	603b      	str	r3, [r7, #0]
 800449c:	4613      	mov	r3, r2
 800449e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80044a0:	e048      	b.n	8004534 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80044a2:	683b      	ldr	r3, [r7, #0]
 80044a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044a8:	d044      	beq.n	8004534 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80044aa:	f7ff f8f5 	bl	8003698 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	69bb      	ldr	r3, [r7, #24]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	683a      	ldr	r2, [r7, #0]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d302      	bcc.n	80044c0 <I2C_WaitOnFlagUntilTimeout+0x30>
 80044ba:	683b      	ldr	r3, [r7, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d139      	bne.n	8004534 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80044c0:	68bb      	ldr	r3, [r7, #8]
 80044c2:	0c1b      	lsrs	r3, r3, #16
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	2b01      	cmp	r3, #1
 80044c8:	d10d      	bne.n	80044e6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	695b      	ldr	r3, [r3, #20]
 80044d0:	43da      	mvns	r2, r3
 80044d2:	68bb      	ldr	r3, [r7, #8]
 80044d4:	4013      	ands	r3, r2
 80044d6:	b29b      	uxth	r3, r3
 80044d8:	2b00      	cmp	r3, #0
 80044da:	bf0c      	ite	eq
 80044dc:	2301      	moveq	r3, #1
 80044de:	2300      	movne	r3, #0
 80044e0:	b2db      	uxtb	r3, r3
 80044e2:	461a      	mov	r2, r3
 80044e4:	e00c      	b.n	8004500 <I2C_WaitOnFlagUntilTimeout+0x70>
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	699b      	ldr	r3, [r3, #24]
 80044ec:	43da      	mvns	r2, r3
 80044ee:	68bb      	ldr	r3, [r7, #8]
 80044f0:	4013      	ands	r3, r2
 80044f2:	b29b      	uxth	r3, r3
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	bf0c      	ite	eq
 80044f8:	2301      	moveq	r3, #1
 80044fa:	2300      	movne	r3, #0
 80044fc:	b2db      	uxtb	r3, r3
 80044fe:	461a      	mov	r2, r3
 8004500:	79fb      	ldrb	r3, [r7, #7]
 8004502:	429a      	cmp	r2, r3
 8004504:	d116      	bne.n	8004534 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	2200      	movs	r2, #0
 800450a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	2220      	movs	r2, #32
 8004510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2200      	movs	r2, #0
 8004518:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004520:	f043 0220 	orr.w	r2, r3, #32
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2200      	movs	r2, #0
 800452c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	e023      	b.n	800457c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004534:	68bb      	ldr	r3, [r7, #8]
 8004536:	0c1b      	lsrs	r3, r3, #16
 8004538:	b2db      	uxtb	r3, r3
 800453a:	2b01      	cmp	r3, #1
 800453c:	d10d      	bne.n	800455a <I2C_WaitOnFlagUntilTimeout+0xca>
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	695b      	ldr	r3, [r3, #20]
 8004544:	43da      	mvns	r2, r3
 8004546:	68bb      	ldr	r3, [r7, #8]
 8004548:	4013      	ands	r3, r2
 800454a:	b29b      	uxth	r3, r3
 800454c:	2b00      	cmp	r3, #0
 800454e:	bf0c      	ite	eq
 8004550:	2301      	moveq	r3, #1
 8004552:	2300      	movne	r3, #0
 8004554:	b2db      	uxtb	r3, r3
 8004556:	461a      	mov	r2, r3
 8004558:	e00c      	b.n	8004574 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	699b      	ldr	r3, [r3, #24]
 8004560:	43da      	mvns	r2, r3
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	4013      	ands	r3, r2
 8004566:	b29b      	uxth	r3, r3
 8004568:	2b00      	cmp	r3, #0
 800456a:	bf0c      	ite	eq
 800456c:	2301      	moveq	r3, #1
 800456e:	2300      	movne	r3, #0
 8004570:	b2db      	uxtb	r3, r3
 8004572:	461a      	mov	r2, r3
 8004574:	79fb      	ldrb	r3, [r7, #7]
 8004576:	429a      	cmp	r2, r3
 8004578:	d093      	beq.n	80044a2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800457a:	2300      	movs	r3, #0
}
 800457c:	4618      	mov	r0, r3
 800457e:	3710      	adds	r7, #16
 8004580:	46bd      	mov	sp, r7
 8004582:	bd80      	pop	{r7, pc}

08004584 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	60f8      	str	r0, [r7, #12]
 800458c:	60b9      	str	r1, [r7, #8]
 800458e:	607a      	str	r2, [r7, #4]
 8004590:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004592:	e071      	b.n	8004678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	695b      	ldr	r3, [r3, #20]
 800459a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800459e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80045a2:	d123      	bne.n	80045ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045b2:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80045bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80045be:	68fb      	ldr	r3, [r7, #12]
 80045c0:	2200      	movs	r2, #0
 80045c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	2220      	movs	r2, #32
 80045c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	2200      	movs	r2, #0
 80045d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d8:	f043 0204 	orr.w	r2, r3, #4
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e067      	b.n	80046bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045f2:	d041      	beq.n	8004678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80045f4:	f7ff f850 	bl	8003698 <HAL_GetTick>
 80045f8:	4602      	mov	r2, r0
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	1ad3      	subs	r3, r2, r3
 80045fe:	687a      	ldr	r2, [r7, #4]
 8004600:	429a      	cmp	r2, r3
 8004602:	d302      	bcc.n	800460a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2b00      	cmp	r3, #0
 8004608:	d136      	bne.n	8004678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	0c1b      	lsrs	r3, r3, #16
 800460e:	b2db      	uxtb	r3, r3
 8004610:	2b01      	cmp	r3, #1
 8004612:	d10c      	bne.n	800462e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	695b      	ldr	r3, [r3, #20]
 800461a:	43da      	mvns	r2, r3
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	4013      	ands	r3, r2
 8004620:	b29b      	uxth	r3, r3
 8004622:	2b00      	cmp	r3, #0
 8004624:	bf14      	ite	ne
 8004626:	2301      	movne	r3, #1
 8004628:	2300      	moveq	r3, #0
 800462a:	b2db      	uxtb	r3, r3
 800462c:	e00b      	b.n	8004646 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	699b      	ldr	r3, [r3, #24]
 8004634:	43da      	mvns	r2, r3
 8004636:	68bb      	ldr	r3, [r7, #8]
 8004638:	4013      	ands	r3, r2
 800463a:	b29b      	uxth	r3, r3
 800463c:	2b00      	cmp	r3, #0
 800463e:	bf14      	ite	ne
 8004640:	2301      	movne	r3, #1
 8004642:	2300      	moveq	r3, #0
 8004644:	b2db      	uxtb	r3, r3
 8004646:	2b00      	cmp	r3, #0
 8004648:	d016      	beq.n	8004678 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	2200      	movs	r2, #0
 800464e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	2220      	movs	r2, #32
 8004654:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004664:	f043 0220 	orr.w	r2, r3, #32
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	2200      	movs	r2, #0
 8004670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004674:	2301      	movs	r3, #1
 8004676:	e021      	b.n	80046bc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	0c1b      	lsrs	r3, r3, #16
 800467c:	b2db      	uxtb	r3, r3
 800467e:	2b01      	cmp	r3, #1
 8004680:	d10c      	bne.n	800469c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	695b      	ldr	r3, [r3, #20]
 8004688:	43da      	mvns	r2, r3
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	4013      	ands	r3, r2
 800468e:	b29b      	uxth	r3, r3
 8004690:	2b00      	cmp	r3, #0
 8004692:	bf14      	ite	ne
 8004694:	2301      	movne	r3, #1
 8004696:	2300      	moveq	r3, #0
 8004698:	b2db      	uxtb	r3, r3
 800469a:	e00b      	b.n	80046b4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	699b      	ldr	r3, [r3, #24]
 80046a2:	43da      	mvns	r2, r3
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	4013      	ands	r3, r2
 80046a8:	b29b      	uxth	r3, r3
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	bf14      	ite	ne
 80046ae:	2301      	movne	r3, #1
 80046b0:	2300      	moveq	r3, #0
 80046b2:	b2db      	uxtb	r3, r3
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	f47f af6d 	bne.w	8004594 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80046ba:	2300      	movs	r3, #0
}
 80046bc:	4618      	mov	r0, r3
 80046be:	3710      	adds	r7, #16
 80046c0:	46bd      	mov	sp, r7
 80046c2:	bd80      	pop	{r7, pc}

080046c4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b084      	sub	sp, #16
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80046d0:	e034      	b.n	800473c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80046d2:	68f8      	ldr	r0, [r7, #12]
 80046d4:	f000 f886 	bl	80047e4 <I2C_IsAcknowledgeFailed>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80046de:	2301      	movs	r3, #1
 80046e0:	e034      	b.n	800474c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046e8:	d028      	beq.n	800473c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80046ea:	f7fe ffd5 	bl	8003698 <HAL_GetTick>
 80046ee:	4602      	mov	r2, r0
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	1ad3      	subs	r3, r2, r3
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	429a      	cmp	r2, r3
 80046f8:	d302      	bcc.n	8004700 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80046fa:	68bb      	ldr	r3, [r7, #8]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d11d      	bne.n	800473c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	695b      	ldr	r3, [r3, #20]
 8004706:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800470a:	2b80      	cmp	r3, #128	@ 0x80
 800470c:	d016      	beq.n	800473c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2200      	movs	r2, #0
 8004712:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	2220      	movs	r2, #32
 8004718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2200      	movs	r2, #0
 8004720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004728:	f043 0220 	orr.w	r2, r3, #32
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	2200      	movs	r2, #0
 8004734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e007      	b.n	800474c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	695b      	ldr	r3, [r3, #20]
 8004742:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004746:	2b80      	cmp	r3, #128	@ 0x80
 8004748:	d1c3      	bne.n	80046d2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800474a:	2300      	movs	r3, #0
}
 800474c:	4618      	mov	r0, r3
 800474e:	3710      	adds	r7, #16
 8004750:	46bd      	mov	sp, r7
 8004752:	bd80      	pop	{r7, pc}

08004754 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004760:	e034      	b.n	80047cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004762:	68f8      	ldr	r0, [r7, #12]
 8004764:	f000 f83e 	bl	80047e4 <I2C_IsAcknowledgeFailed>
 8004768:	4603      	mov	r3, r0
 800476a:	2b00      	cmp	r3, #0
 800476c:	d001      	beq.n	8004772 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	e034      	b.n	80047dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004772:	68bb      	ldr	r3, [r7, #8]
 8004774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004778:	d028      	beq.n	80047cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800477a:	f7fe ff8d 	bl	8003698 <HAL_GetTick>
 800477e:	4602      	mov	r2, r0
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	1ad3      	subs	r3, r2, r3
 8004784:	68ba      	ldr	r2, [r7, #8]
 8004786:	429a      	cmp	r2, r3
 8004788:	d302      	bcc.n	8004790 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800478a:	68bb      	ldr	r3, [r7, #8]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d11d      	bne.n	80047cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	695b      	ldr	r3, [r3, #20]
 8004796:	f003 0304 	and.w	r3, r3, #4
 800479a:	2b04      	cmp	r3, #4
 800479c:	d016      	beq.n	80047cc <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2200      	movs	r2, #0
 80047a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2220      	movs	r2, #32
 80047a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047b8:	f043 0220 	orr.w	r2, r3, #32
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80047c8:	2301      	movs	r3, #1
 80047ca:	e007      	b.n	80047dc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	695b      	ldr	r3, [r3, #20]
 80047d2:	f003 0304 	and.w	r3, r3, #4
 80047d6:	2b04      	cmp	r3, #4
 80047d8:	d1c3      	bne.n	8004762 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80047da:	2300      	movs	r3, #0
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3710      	adds	r7, #16
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b083      	sub	sp, #12
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	695b      	ldr	r3, [r3, #20]
 80047f2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80047f6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047fa:	d11b      	bne.n	8004834 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004804:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	2200      	movs	r2, #0
 800480a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2220      	movs	r2, #32
 8004810:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2200      	movs	r2, #0
 8004818:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004820:	f043 0204 	orr.w	r2, r3, #4
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8004830:	2301      	movs	r3, #1
 8004832:	e000      	b.n	8004836 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	370c      	adds	r7, #12
 800483a:	46bd      	mov	sp, r7
 800483c:	bc80      	pop	{r7}
 800483e:	4770      	bx	lr

08004840 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004840:	b580      	push	{r7, lr}
 8004842:	b086      	sub	sp, #24
 8004844:	af00      	add	r7, sp, #0
 8004846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d101      	bne.n	8004852 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e272      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 0301 	and.w	r3, r3, #1
 800485a:	2b00      	cmp	r3, #0
 800485c:	f000 8087 	beq.w	800496e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8004860:	4b92      	ldr	r3, [pc, #584]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 8004862:	685b      	ldr	r3, [r3, #4]
 8004864:	f003 030c 	and.w	r3, r3, #12
 8004868:	2b04      	cmp	r3, #4
 800486a:	d00c      	beq.n	8004886 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800486c:	4b8f      	ldr	r3, [pc, #572]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	f003 030c 	and.w	r3, r3, #12
 8004874:	2b08      	cmp	r3, #8
 8004876:	d112      	bne.n	800489e <HAL_RCC_OscConfig+0x5e>
 8004878:	4b8c      	ldr	r3, [pc, #560]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004880:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004884:	d10b      	bne.n	800489e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004886:	4b89      	ldr	r3, [pc, #548]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800488e:	2b00      	cmp	r3, #0
 8004890:	d06c      	beq.n	800496c <HAL_RCC_OscConfig+0x12c>
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	2b00      	cmp	r3, #0
 8004898:	d168      	bne.n	800496c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800489a:	2301      	movs	r3, #1
 800489c:	e24c      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048a6:	d106      	bne.n	80048b6 <HAL_RCC_OscConfig+0x76>
 80048a8:	4b80      	ldr	r3, [pc, #512]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a7f      	ldr	r2, [pc, #508]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80048ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048b2:	6013      	str	r3, [r2, #0]
 80048b4:	e02e      	b.n	8004914 <HAL_RCC_OscConfig+0xd4>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10c      	bne.n	80048d8 <HAL_RCC_OscConfig+0x98>
 80048be:	4b7b      	ldr	r3, [pc, #492]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	4a7a      	ldr	r2, [pc, #488]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80048c4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80048c8:	6013      	str	r3, [r2, #0]
 80048ca:	4b78      	ldr	r3, [pc, #480]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4a77      	ldr	r2, [pc, #476]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80048d0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80048d4:	6013      	str	r3, [r2, #0]
 80048d6:	e01d      	b.n	8004914 <HAL_RCC_OscConfig+0xd4>
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80048e0:	d10c      	bne.n	80048fc <HAL_RCC_OscConfig+0xbc>
 80048e2:	4b72      	ldr	r3, [pc, #456]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a71      	ldr	r2, [pc, #452]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80048e8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80048ec:	6013      	str	r3, [r2, #0]
 80048ee:	4b6f      	ldr	r3, [pc, #444]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	4a6e      	ldr	r2, [pc, #440]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80048f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80048f8:	6013      	str	r3, [r2, #0]
 80048fa:	e00b      	b.n	8004914 <HAL_RCC_OscConfig+0xd4>
 80048fc:	4b6b      	ldr	r3, [pc, #428]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a6a      	ldr	r2, [pc, #424]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 8004902:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004906:	6013      	str	r3, [r2, #0]
 8004908:	4b68      	ldr	r3, [pc, #416]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	4a67      	ldr	r2, [pc, #412]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 800490e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004912:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	685b      	ldr	r3, [r3, #4]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d013      	beq.n	8004944 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800491c:	f7fe febc 	bl	8003698 <HAL_GetTick>
 8004920:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004922:	e008      	b.n	8004936 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004924:	f7fe feb8 	bl	8003698 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	693b      	ldr	r3, [r7, #16]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b64      	cmp	r3, #100	@ 0x64
 8004930:	d901      	bls.n	8004936 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	e200      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004936:	4b5d      	ldr	r3, [pc, #372]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800493e:	2b00      	cmp	r3, #0
 8004940:	d0f0      	beq.n	8004924 <HAL_RCC_OscConfig+0xe4>
 8004942:	e014      	b.n	800496e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004944:	f7fe fea8 	bl	8003698 <HAL_GetTick>
 8004948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800494a:	e008      	b.n	800495e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800494c:	f7fe fea4 	bl	8003698 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	2b64      	cmp	r3, #100	@ 0x64
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e1ec      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800495e:	4b53      	ldr	r3, [pc, #332]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1f0      	bne.n	800494c <HAL_RCC_OscConfig+0x10c>
 800496a:	e000      	b.n	800496e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800496c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0302 	and.w	r3, r3, #2
 8004976:	2b00      	cmp	r3, #0
 8004978:	d063      	beq.n	8004a42 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800497a:	4b4c      	ldr	r3, [pc, #304]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f003 030c 	and.w	r3, r3, #12
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00b      	beq.n	800499e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004986:	4b49      	ldr	r3, [pc, #292]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f003 030c 	and.w	r3, r3, #12
 800498e:	2b08      	cmp	r3, #8
 8004990:	d11c      	bne.n	80049cc <HAL_RCC_OscConfig+0x18c>
 8004992:	4b46      	ldr	r3, [pc, #280]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800499a:	2b00      	cmp	r3, #0
 800499c:	d116      	bne.n	80049cc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800499e:	4b43      	ldr	r3, [pc, #268]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f003 0302 	and.w	r3, r3, #2
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d005      	beq.n	80049b6 <HAL_RCC_OscConfig+0x176>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	691b      	ldr	r3, [r3, #16]
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d001      	beq.n	80049b6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80049b2:	2301      	movs	r3, #1
 80049b4:	e1c0      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80049b6:	4b3d      	ldr	r3, [pc, #244]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	695b      	ldr	r3, [r3, #20]
 80049c2:	00db      	lsls	r3, r3, #3
 80049c4:	4939      	ldr	r1, [pc, #228]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80049c6:	4313      	orrs	r3, r2
 80049c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80049ca:	e03a      	b.n	8004a42 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	691b      	ldr	r3, [r3, #16]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d020      	beq.n	8004a16 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80049d4:	4b36      	ldr	r3, [pc, #216]	@ (8004ab0 <HAL_RCC_OscConfig+0x270>)
 80049d6:	2201      	movs	r2, #1
 80049d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049da:	f7fe fe5d 	bl	8003698 <HAL_GetTick>
 80049de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049e0:	e008      	b.n	80049f4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80049e2:	f7fe fe59 	bl	8003698 <HAL_GetTick>
 80049e6:	4602      	mov	r2, r0
 80049e8:	693b      	ldr	r3, [r7, #16]
 80049ea:	1ad3      	subs	r3, r2, r3
 80049ec:	2b02      	cmp	r3, #2
 80049ee:	d901      	bls.n	80049f4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80049f0:	2303      	movs	r3, #3
 80049f2:	e1a1      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049f4:	4b2d      	ldr	r3, [pc, #180]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	f003 0302 	and.w	r3, r3, #2
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d0f0      	beq.n	80049e2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a00:	4b2a      	ldr	r3, [pc, #168]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	695b      	ldr	r3, [r3, #20]
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	4927      	ldr	r1, [pc, #156]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 8004a10:	4313      	orrs	r3, r2
 8004a12:	600b      	str	r3, [r1, #0]
 8004a14:	e015      	b.n	8004a42 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a16:	4b26      	ldr	r3, [pc, #152]	@ (8004ab0 <HAL_RCC_OscConfig+0x270>)
 8004a18:	2200      	movs	r2, #0
 8004a1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a1c:	f7fe fe3c 	bl	8003698 <HAL_GetTick>
 8004a20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a22:	e008      	b.n	8004a36 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a24:	f7fe fe38 	bl	8003698 <HAL_GetTick>
 8004a28:	4602      	mov	r2, r0
 8004a2a:	693b      	ldr	r3, [r7, #16]
 8004a2c:	1ad3      	subs	r3, r2, r3
 8004a2e:	2b02      	cmp	r3, #2
 8004a30:	d901      	bls.n	8004a36 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004a32:	2303      	movs	r3, #3
 8004a34:	e180      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a36:	4b1d      	ldr	r3, [pc, #116]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f003 0302 	and.w	r3, r3, #2
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d1f0      	bne.n	8004a24 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0308 	and.w	r3, r3, #8
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d03a      	beq.n	8004ac4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	699b      	ldr	r3, [r3, #24]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d019      	beq.n	8004a8a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004a56:	4b17      	ldr	r3, [pc, #92]	@ (8004ab4 <HAL_RCC_OscConfig+0x274>)
 8004a58:	2201      	movs	r2, #1
 8004a5a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a5c:	f7fe fe1c 	bl	8003698 <HAL_GetTick>
 8004a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a62:	e008      	b.n	8004a76 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a64:	f7fe fe18 	bl	8003698 <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	2b02      	cmp	r3, #2
 8004a70:	d901      	bls.n	8004a76 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004a72:	2303      	movs	r3, #3
 8004a74:	e160      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004a76:	4b0d      	ldr	r3, [pc, #52]	@ (8004aac <HAL_RCC_OscConfig+0x26c>)
 8004a78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a7a:	f003 0302 	and.w	r3, r3, #2
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d0f0      	beq.n	8004a64 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004a82:	2001      	movs	r0, #1
 8004a84:	f000 faba 	bl	8004ffc <RCC_Delay>
 8004a88:	e01c      	b.n	8004ac4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004a8a:	4b0a      	ldr	r3, [pc, #40]	@ (8004ab4 <HAL_RCC_OscConfig+0x274>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a90:	f7fe fe02 	bl	8003698 <HAL_GetTick>
 8004a94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004a96:	e00f      	b.n	8004ab8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004a98:	f7fe fdfe 	bl	8003698 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d908      	bls.n	8004ab8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e146      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
 8004aaa:	bf00      	nop
 8004aac:	40021000 	.word	0x40021000
 8004ab0:	42420000 	.word	0x42420000
 8004ab4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004ab8:	4b92      	ldr	r3, [pc, #584]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004aba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004abc:	f003 0302 	and.w	r3, r3, #2
 8004ac0:	2b00      	cmp	r3, #0
 8004ac2:	d1e9      	bne.n	8004a98 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0304 	and.w	r3, r3, #4
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f000 80a6 	beq.w	8004c1e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004ad2:	2300      	movs	r3, #0
 8004ad4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004ad6:	4b8b      	ldr	r3, [pc, #556]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004ad8:	69db      	ldr	r3, [r3, #28]
 8004ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d10d      	bne.n	8004afe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004ae2:	4b88      	ldr	r3, [pc, #544]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004ae4:	69db      	ldr	r3, [r3, #28]
 8004ae6:	4a87      	ldr	r2, [pc, #540]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004ae8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004aec:	61d3      	str	r3, [r2, #28]
 8004aee:	4b85      	ldr	r3, [pc, #532]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004af0:	69db      	ldr	r3, [r3, #28]
 8004af2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004af6:	60bb      	str	r3, [r7, #8]
 8004af8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004afa:	2301      	movs	r3, #1
 8004afc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004afe:	4b82      	ldr	r3, [pc, #520]	@ (8004d08 <HAL_RCC_OscConfig+0x4c8>)
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d118      	bne.n	8004b3c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b0a:	4b7f      	ldr	r3, [pc, #508]	@ (8004d08 <HAL_RCC_OscConfig+0x4c8>)
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	4a7e      	ldr	r2, [pc, #504]	@ (8004d08 <HAL_RCC_OscConfig+0x4c8>)
 8004b10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b16:	f7fe fdbf 	bl	8003698 <HAL_GetTick>
 8004b1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b1c:	e008      	b.n	8004b30 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b1e:	f7fe fdbb 	bl	8003698 <HAL_GetTick>
 8004b22:	4602      	mov	r2, r0
 8004b24:	693b      	ldr	r3, [r7, #16]
 8004b26:	1ad3      	subs	r3, r2, r3
 8004b28:	2b64      	cmp	r3, #100	@ 0x64
 8004b2a:	d901      	bls.n	8004b30 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004b2c:	2303      	movs	r3, #3
 8004b2e:	e103      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b30:	4b75      	ldr	r3, [pc, #468]	@ (8004d08 <HAL_RCC_OscConfig+0x4c8>)
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d0f0      	beq.n	8004b1e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	68db      	ldr	r3, [r3, #12]
 8004b40:	2b01      	cmp	r3, #1
 8004b42:	d106      	bne.n	8004b52 <HAL_RCC_OscConfig+0x312>
 8004b44:	4b6f      	ldr	r3, [pc, #444]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004b46:	6a1b      	ldr	r3, [r3, #32]
 8004b48:	4a6e      	ldr	r2, [pc, #440]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004b4a:	f043 0301 	orr.w	r3, r3, #1
 8004b4e:	6213      	str	r3, [r2, #32]
 8004b50:	e02d      	b.n	8004bae <HAL_RCC_OscConfig+0x36e>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10c      	bne.n	8004b74 <HAL_RCC_OscConfig+0x334>
 8004b5a:	4b6a      	ldr	r3, [pc, #424]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004b5c:	6a1b      	ldr	r3, [r3, #32]
 8004b5e:	4a69      	ldr	r2, [pc, #420]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004b60:	f023 0301 	bic.w	r3, r3, #1
 8004b64:	6213      	str	r3, [r2, #32]
 8004b66:	4b67      	ldr	r3, [pc, #412]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004b68:	6a1b      	ldr	r3, [r3, #32]
 8004b6a:	4a66      	ldr	r2, [pc, #408]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004b6c:	f023 0304 	bic.w	r3, r3, #4
 8004b70:	6213      	str	r3, [r2, #32]
 8004b72:	e01c      	b.n	8004bae <HAL_RCC_OscConfig+0x36e>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	68db      	ldr	r3, [r3, #12]
 8004b78:	2b05      	cmp	r3, #5
 8004b7a:	d10c      	bne.n	8004b96 <HAL_RCC_OscConfig+0x356>
 8004b7c:	4b61      	ldr	r3, [pc, #388]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004b7e:	6a1b      	ldr	r3, [r3, #32]
 8004b80:	4a60      	ldr	r2, [pc, #384]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004b82:	f043 0304 	orr.w	r3, r3, #4
 8004b86:	6213      	str	r3, [r2, #32]
 8004b88:	4b5e      	ldr	r3, [pc, #376]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004b8a:	6a1b      	ldr	r3, [r3, #32]
 8004b8c:	4a5d      	ldr	r2, [pc, #372]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004b8e:	f043 0301 	orr.w	r3, r3, #1
 8004b92:	6213      	str	r3, [r2, #32]
 8004b94:	e00b      	b.n	8004bae <HAL_RCC_OscConfig+0x36e>
 8004b96:	4b5b      	ldr	r3, [pc, #364]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004b98:	6a1b      	ldr	r3, [r3, #32]
 8004b9a:	4a5a      	ldr	r2, [pc, #360]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004b9c:	f023 0301 	bic.w	r3, r3, #1
 8004ba0:	6213      	str	r3, [r2, #32]
 8004ba2:	4b58      	ldr	r3, [pc, #352]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004ba4:	6a1b      	ldr	r3, [r3, #32]
 8004ba6:	4a57      	ldr	r2, [pc, #348]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004ba8:	f023 0304 	bic.w	r3, r3, #4
 8004bac:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68db      	ldr	r3, [r3, #12]
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d015      	beq.n	8004be2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bb6:	f7fe fd6f 	bl	8003698 <HAL_GetTick>
 8004bba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bbc:	e00a      	b.n	8004bd4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bbe:	f7fe fd6b 	bl	8003698 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d901      	bls.n	8004bd4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004bd0:	2303      	movs	r3, #3
 8004bd2:	e0b1      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004bd4:	4b4b      	ldr	r3, [pc, #300]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004bd6:	6a1b      	ldr	r3, [r3, #32]
 8004bd8:	f003 0302 	and.w	r3, r3, #2
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d0ee      	beq.n	8004bbe <HAL_RCC_OscConfig+0x37e>
 8004be0:	e014      	b.n	8004c0c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004be2:	f7fe fd59 	bl	8003698 <HAL_GetTick>
 8004be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004be8:	e00a      	b.n	8004c00 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004bea:	f7fe fd55 	bl	8003698 <HAL_GetTick>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	693b      	ldr	r3, [r7, #16]
 8004bf2:	1ad3      	subs	r3, r2, r3
 8004bf4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d901      	bls.n	8004c00 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004bfc:	2303      	movs	r3, #3
 8004bfe:	e09b      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c00:	4b40      	ldr	r3, [pc, #256]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004c02:	6a1b      	ldr	r3, [r3, #32]
 8004c04:	f003 0302 	and.w	r3, r3, #2
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d1ee      	bne.n	8004bea <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004c0c:	7dfb      	ldrb	r3, [r7, #23]
 8004c0e:	2b01      	cmp	r3, #1
 8004c10:	d105      	bne.n	8004c1e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c12:	4b3c      	ldr	r3, [pc, #240]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004c14:	69db      	ldr	r3, [r3, #28]
 8004c16:	4a3b      	ldr	r2, [pc, #236]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004c18:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c1c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	69db      	ldr	r3, [r3, #28]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	f000 8087 	beq.w	8004d36 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004c28:	4b36      	ldr	r3, [pc, #216]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004c2a:	685b      	ldr	r3, [r3, #4]
 8004c2c:	f003 030c 	and.w	r3, r3, #12
 8004c30:	2b08      	cmp	r3, #8
 8004c32:	d061      	beq.n	8004cf8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	69db      	ldr	r3, [r3, #28]
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d146      	bne.n	8004cca <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004c3c:	4b33      	ldr	r3, [pc, #204]	@ (8004d0c <HAL_RCC_OscConfig+0x4cc>)
 8004c3e:	2200      	movs	r2, #0
 8004c40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004c42:	f7fe fd29 	bl	8003698 <HAL_GetTick>
 8004c46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c48:	e008      	b.n	8004c5c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004c4a:	f7fe fd25 	bl	8003698 <HAL_GetTick>
 8004c4e:	4602      	mov	r2, r0
 8004c50:	693b      	ldr	r3, [r7, #16]
 8004c52:	1ad3      	subs	r3, r2, r3
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d901      	bls.n	8004c5c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004c58:	2303      	movs	r3, #3
 8004c5a:	e06d      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004c5c:	4b29      	ldr	r3, [pc, #164]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d1f0      	bne.n	8004c4a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6a1b      	ldr	r3, [r3, #32]
 8004c6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c70:	d108      	bne.n	8004c84 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004c72:	4b24      	ldr	r3, [pc, #144]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004c74:	685b      	ldr	r3, [r3, #4]
 8004c76:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	4921      	ldr	r1, [pc, #132]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004c80:	4313      	orrs	r3, r2
 8004c82:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004c84:	4b1f      	ldr	r3, [pc, #124]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004c86:	685b      	ldr	r3, [r3, #4]
 8004c88:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6a19      	ldr	r1, [r3, #32]
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c94:	430b      	orrs	r3, r1
 8004c96:	491b      	ldr	r1, [pc, #108]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004c9c:	4b1b      	ldr	r3, [pc, #108]	@ (8004d0c <HAL_RCC_OscConfig+0x4cc>)
 8004c9e:	2201      	movs	r2, #1
 8004ca0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ca2:	f7fe fcf9 	bl	8003698 <HAL_GetTick>
 8004ca6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004ca8:	e008      	b.n	8004cbc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004caa:	f7fe fcf5 	bl	8003698 <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e03d      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004cbc:	4b11      	ldr	r3, [pc, #68]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d0f0      	beq.n	8004caa <HAL_RCC_OscConfig+0x46a>
 8004cc8:	e035      	b.n	8004d36 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cca:	4b10      	ldr	r3, [pc, #64]	@ (8004d0c <HAL_RCC_OscConfig+0x4cc>)
 8004ccc:	2200      	movs	r2, #0
 8004cce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cd0:	f7fe fce2 	bl	8003698 <HAL_GetTick>
 8004cd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cd6:	e008      	b.n	8004cea <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cd8:	f7fe fcde 	bl	8003698 <HAL_GetTick>
 8004cdc:	4602      	mov	r2, r0
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	1ad3      	subs	r3, r2, r3
 8004ce2:	2b02      	cmp	r3, #2
 8004ce4:	d901      	bls.n	8004cea <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004ce6:	2303      	movs	r3, #3
 8004ce8:	e026      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cea:	4b06      	ldr	r3, [pc, #24]	@ (8004d04 <HAL_RCC_OscConfig+0x4c4>)
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d1f0      	bne.n	8004cd8 <HAL_RCC_OscConfig+0x498>
 8004cf6:	e01e      	b.n	8004d36 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	69db      	ldr	r3, [r3, #28]
 8004cfc:	2b01      	cmp	r3, #1
 8004cfe:	d107      	bne.n	8004d10 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004d00:	2301      	movs	r3, #1
 8004d02:	e019      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
 8004d04:	40021000 	.word	0x40021000
 8004d08:	40007000 	.word	0x40007000
 8004d0c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004d10:	4b0b      	ldr	r3, [pc, #44]	@ (8004d40 <HAL_RCC_OscConfig+0x500>)
 8004d12:	685b      	ldr	r3, [r3, #4]
 8004d14:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6a1b      	ldr	r3, [r3, #32]
 8004d20:	429a      	cmp	r2, r3
 8004d22:	d106      	bne.n	8004d32 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d2e:	429a      	cmp	r2, r3
 8004d30:	d001      	beq.n	8004d36 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e000      	b.n	8004d38 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004d36:	2300      	movs	r3, #0
}
 8004d38:	4618      	mov	r0, r3
 8004d3a:	3718      	adds	r7, #24
 8004d3c:	46bd      	mov	sp, r7
 8004d3e:	bd80      	pop	{r7, pc}
 8004d40:	40021000 	.word	0x40021000

08004d44 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b084      	sub	sp, #16
 8004d48:	af00      	add	r7, sp, #0
 8004d4a:	6078      	str	r0, [r7, #4]
 8004d4c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d101      	bne.n	8004d58 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004d54:	2301      	movs	r3, #1
 8004d56:	e0d0      	b.n	8004efa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004d58:	4b6a      	ldr	r3, [pc, #424]	@ (8004f04 <HAL_RCC_ClockConfig+0x1c0>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f003 0307 	and.w	r3, r3, #7
 8004d60:	683a      	ldr	r2, [r7, #0]
 8004d62:	429a      	cmp	r2, r3
 8004d64:	d910      	bls.n	8004d88 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d66:	4b67      	ldr	r3, [pc, #412]	@ (8004f04 <HAL_RCC_ClockConfig+0x1c0>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	f023 0207 	bic.w	r2, r3, #7
 8004d6e:	4965      	ldr	r1, [pc, #404]	@ (8004f04 <HAL_RCC_ClockConfig+0x1c0>)
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d76:	4b63      	ldr	r3, [pc, #396]	@ (8004f04 <HAL_RCC_ClockConfig+0x1c0>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	f003 0307 	and.w	r3, r3, #7
 8004d7e:	683a      	ldr	r2, [r7, #0]
 8004d80:	429a      	cmp	r2, r3
 8004d82:	d001      	beq.n	8004d88 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e0b8      	b.n	8004efa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f003 0302 	and.w	r3, r3, #2
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d020      	beq.n	8004dd6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	f003 0304 	and.w	r3, r3, #4
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	d005      	beq.n	8004dac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004da0:	4b59      	ldr	r3, [pc, #356]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004da2:	685b      	ldr	r3, [r3, #4]
 8004da4:	4a58      	ldr	r2, [pc, #352]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004da6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004daa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0308 	and.w	r3, r3, #8
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d005      	beq.n	8004dc4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004db8:	4b53      	ldr	r3, [pc, #332]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	4a52      	ldr	r2, [pc, #328]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004dbe:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004dc2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004dc4:	4b50      	ldr	r3, [pc, #320]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004dc6:	685b      	ldr	r3, [r3, #4]
 8004dc8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	494d      	ldr	r1, [pc, #308]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004dd2:	4313      	orrs	r3, r2
 8004dd4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0301 	and.w	r3, r3, #1
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d040      	beq.n	8004e64 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	685b      	ldr	r3, [r3, #4]
 8004de6:	2b01      	cmp	r3, #1
 8004de8:	d107      	bne.n	8004dfa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004dea:	4b47      	ldr	r3, [pc, #284]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d115      	bne.n	8004e22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004df6:	2301      	movs	r3, #1
 8004df8:	e07f      	b.n	8004efa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	685b      	ldr	r3, [r3, #4]
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d107      	bne.n	8004e12 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e02:	4b41      	ldr	r3, [pc, #260]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d109      	bne.n	8004e22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e073      	b.n	8004efa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e12:	4b3d      	ldr	r3, [pc, #244]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f003 0302 	and.w	r3, r3, #2
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d101      	bne.n	8004e22 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e1e:	2301      	movs	r3, #1
 8004e20:	e06b      	b.n	8004efa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e22:	4b39      	ldr	r3, [pc, #228]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004e24:	685b      	ldr	r3, [r3, #4]
 8004e26:	f023 0203 	bic.w	r2, r3, #3
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	4936      	ldr	r1, [pc, #216]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004e30:	4313      	orrs	r3, r2
 8004e32:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004e34:	f7fe fc30 	bl	8003698 <HAL_GetTick>
 8004e38:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e3a:	e00a      	b.n	8004e52 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004e3c:	f7fe fc2c 	bl	8003698 <HAL_GetTick>
 8004e40:	4602      	mov	r2, r0
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	1ad3      	subs	r3, r2, r3
 8004e46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e4a:	4293      	cmp	r3, r2
 8004e4c:	d901      	bls.n	8004e52 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004e4e:	2303      	movs	r3, #3
 8004e50:	e053      	b.n	8004efa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004e52:	4b2d      	ldr	r3, [pc, #180]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004e54:	685b      	ldr	r3, [r3, #4]
 8004e56:	f003 020c 	and.w	r2, r3, #12
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	009b      	lsls	r3, r3, #2
 8004e60:	429a      	cmp	r2, r3
 8004e62:	d1eb      	bne.n	8004e3c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004e64:	4b27      	ldr	r3, [pc, #156]	@ (8004f04 <HAL_RCC_ClockConfig+0x1c0>)
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f003 0307 	and.w	r3, r3, #7
 8004e6c:	683a      	ldr	r2, [r7, #0]
 8004e6e:	429a      	cmp	r2, r3
 8004e70:	d210      	bcs.n	8004e94 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004e72:	4b24      	ldr	r3, [pc, #144]	@ (8004f04 <HAL_RCC_ClockConfig+0x1c0>)
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f023 0207 	bic.w	r2, r3, #7
 8004e7a:	4922      	ldr	r1, [pc, #136]	@ (8004f04 <HAL_RCC_ClockConfig+0x1c0>)
 8004e7c:	683b      	ldr	r3, [r7, #0]
 8004e7e:	4313      	orrs	r3, r2
 8004e80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004e82:	4b20      	ldr	r3, [pc, #128]	@ (8004f04 <HAL_RCC_ClockConfig+0x1c0>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0307 	and.w	r3, r3, #7
 8004e8a:	683a      	ldr	r2, [r7, #0]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d001      	beq.n	8004e94 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004e90:	2301      	movs	r3, #1
 8004e92:	e032      	b.n	8004efa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	f003 0304 	and.w	r3, r3, #4
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d008      	beq.n	8004eb2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004ea0:	4b19      	ldr	r3, [pc, #100]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	68db      	ldr	r3, [r3, #12]
 8004eac:	4916      	ldr	r1, [pc, #88]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004eae:	4313      	orrs	r3, r2
 8004eb0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0308 	and.w	r3, r3, #8
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d009      	beq.n	8004ed2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004ebe:	4b12      	ldr	r3, [pc, #72]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004ec0:	685b      	ldr	r3, [r3, #4]
 8004ec2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	691b      	ldr	r3, [r3, #16]
 8004eca:	00db      	lsls	r3, r3, #3
 8004ecc:	490e      	ldr	r1, [pc, #56]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004ed2:	f000 f821 	bl	8004f18 <HAL_RCC_GetSysClockFreq>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	4b0b      	ldr	r3, [pc, #44]	@ (8004f08 <HAL_RCC_ClockConfig+0x1c4>)
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	091b      	lsrs	r3, r3, #4
 8004ede:	f003 030f 	and.w	r3, r3, #15
 8004ee2:	490a      	ldr	r1, [pc, #40]	@ (8004f0c <HAL_RCC_ClockConfig+0x1c8>)
 8004ee4:	5ccb      	ldrb	r3, [r1, r3]
 8004ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8004eea:	4a09      	ldr	r2, [pc, #36]	@ (8004f10 <HAL_RCC_ClockConfig+0x1cc>)
 8004eec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004eee:	4b09      	ldr	r3, [pc, #36]	@ (8004f14 <HAL_RCC_ClockConfig+0x1d0>)
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	4618      	mov	r0, r3
 8004ef4:	f7fe fb8e 	bl	8003614 <HAL_InitTick>

  return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
}
 8004efa:	4618      	mov	r0, r3
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	40022000 	.word	0x40022000
 8004f08:	40021000 	.word	0x40021000
 8004f0c:	08008060 	.word	0x08008060
 8004f10:	20000014 	.word	0x20000014
 8004f14:	20000018 	.word	0x20000018

08004f18 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004f1e:	2300      	movs	r3, #0
 8004f20:	60fb      	str	r3, [r7, #12]
 8004f22:	2300      	movs	r3, #0
 8004f24:	60bb      	str	r3, [r7, #8]
 8004f26:	2300      	movs	r3, #0
 8004f28:	617b      	str	r3, [r7, #20]
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004f32:	4b1e      	ldr	r3, [pc, #120]	@ (8004fac <HAL_RCC_GetSysClockFreq+0x94>)
 8004f34:	685b      	ldr	r3, [r3, #4]
 8004f36:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f003 030c 	and.w	r3, r3, #12
 8004f3e:	2b04      	cmp	r3, #4
 8004f40:	d002      	beq.n	8004f48 <HAL_RCC_GetSysClockFreq+0x30>
 8004f42:	2b08      	cmp	r3, #8
 8004f44:	d003      	beq.n	8004f4e <HAL_RCC_GetSysClockFreq+0x36>
 8004f46:	e027      	b.n	8004f98 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004f48:	4b19      	ldr	r3, [pc, #100]	@ (8004fb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004f4a:	613b      	str	r3, [r7, #16]
      break;
 8004f4c:	e027      	b.n	8004f9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	0c9b      	lsrs	r3, r3, #18
 8004f52:	f003 030f 	and.w	r3, r3, #15
 8004f56:	4a17      	ldr	r2, [pc, #92]	@ (8004fb4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004f58:	5cd3      	ldrb	r3, [r2, r3]
 8004f5a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d010      	beq.n	8004f88 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004f66:	4b11      	ldr	r3, [pc, #68]	@ (8004fac <HAL_RCC_GetSysClockFreq+0x94>)
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	0c5b      	lsrs	r3, r3, #17
 8004f6c:	f003 0301 	and.w	r3, r3, #1
 8004f70:	4a11      	ldr	r2, [pc, #68]	@ (8004fb8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004f72:	5cd3      	ldrb	r3, [r2, r3]
 8004f74:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	4a0d      	ldr	r2, [pc, #52]	@ (8004fb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004f7a:	fb03 f202 	mul.w	r2, r3, r2
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f84:	617b      	str	r3, [r7, #20]
 8004f86:	e004      	b.n	8004f92 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	4a0c      	ldr	r2, [pc, #48]	@ (8004fbc <HAL_RCC_GetSysClockFreq+0xa4>)
 8004f8c:	fb02 f303 	mul.w	r3, r2, r3
 8004f90:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004f92:	697b      	ldr	r3, [r7, #20]
 8004f94:	613b      	str	r3, [r7, #16]
      break;
 8004f96:	e002      	b.n	8004f9e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004f98:	4b05      	ldr	r3, [pc, #20]	@ (8004fb0 <HAL_RCC_GetSysClockFreq+0x98>)
 8004f9a:	613b      	str	r3, [r7, #16]
      break;
 8004f9c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004f9e:	693b      	ldr	r3, [r7, #16]
}
 8004fa0:	4618      	mov	r0, r3
 8004fa2:	371c      	adds	r7, #28
 8004fa4:	46bd      	mov	sp, r7
 8004fa6:	bc80      	pop	{r7}
 8004fa8:	4770      	bx	lr
 8004faa:	bf00      	nop
 8004fac:	40021000 	.word	0x40021000
 8004fb0:	007a1200 	.word	0x007a1200
 8004fb4:	08008078 	.word	0x08008078
 8004fb8:	08008088 	.word	0x08008088
 8004fbc:	003d0900 	.word	0x003d0900

08004fc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004fc0:	b480      	push	{r7}
 8004fc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004fc4:	4b02      	ldr	r3, [pc, #8]	@ (8004fd0 <HAL_RCC_GetHCLKFreq+0x10>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
}
 8004fc8:	4618      	mov	r0, r3
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	bc80      	pop	{r7}
 8004fce:	4770      	bx	lr
 8004fd0:	20000014 	.word	0x20000014

08004fd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004fd8:	f7ff fff2 	bl	8004fc0 <HAL_RCC_GetHCLKFreq>
 8004fdc:	4602      	mov	r2, r0
 8004fde:	4b05      	ldr	r3, [pc, #20]	@ (8004ff4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	0a1b      	lsrs	r3, r3, #8
 8004fe4:	f003 0307 	and.w	r3, r3, #7
 8004fe8:	4903      	ldr	r1, [pc, #12]	@ (8004ff8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004fea:	5ccb      	ldrb	r3, [r1, r3]
 8004fec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ff0:	4618      	mov	r0, r3
 8004ff2:	bd80      	pop	{r7, pc}
 8004ff4:	40021000 	.word	0x40021000
 8004ff8:	08008070 	.word	0x08008070

08004ffc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004ffc:	b480      	push	{r7}
 8004ffe:	b085      	sub	sp, #20
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005004:	4b0a      	ldr	r3, [pc, #40]	@ (8005030 <RCC_Delay+0x34>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a0a      	ldr	r2, [pc, #40]	@ (8005034 <RCC_Delay+0x38>)
 800500a:	fba2 2303 	umull	r2, r3, r2, r3
 800500e:	0a5b      	lsrs	r3, r3, #9
 8005010:	687a      	ldr	r2, [r7, #4]
 8005012:	fb02 f303 	mul.w	r3, r2, r3
 8005016:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005018:	bf00      	nop
  }
  while (Delay --);
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	1e5a      	subs	r2, r3, #1
 800501e:	60fa      	str	r2, [r7, #12]
 8005020:	2b00      	cmp	r3, #0
 8005022:	d1f9      	bne.n	8005018 <RCC_Delay+0x1c>
}
 8005024:	bf00      	nop
 8005026:	bf00      	nop
 8005028:	3714      	adds	r7, #20
 800502a:	46bd      	mov	sp, r7
 800502c:	bc80      	pop	{r7}
 800502e:	4770      	bx	lr
 8005030:	20000014 	.word	0x20000014
 8005034:	10624dd3 	.word	0x10624dd3

08005038 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b082      	sub	sp, #8
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2b00      	cmp	r3, #0
 8005044:	d101      	bne.n	800504a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005046:	2301      	movs	r3, #1
 8005048:	e076      	b.n	8005138 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800504e:	2b00      	cmp	r3, #0
 8005050:	d108      	bne.n	8005064 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	685b      	ldr	r3, [r3, #4]
 8005056:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800505a:	d009      	beq.n	8005070 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	61da      	str	r2, [r3, #28]
 8005062:	e005      	b.n	8005070 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	2200      	movs	r2, #0
 800506e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d106      	bne.n	8005090 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	2200      	movs	r2, #0
 8005086:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f7fd fffc 	bl	8003088 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2202      	movs	r2, #2
 8005094:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80050a6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	689b      	ldr	r3, [r3, #8]
 80050b4:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80050b8:	431a      	orrs	r2, r3
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050c2:	431a      	orrs	r2, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	691b      	ldr	r3, [r3, #16]
 80050c8:	f003 0302 	and.w	r3, r3, #2
 80050cc:	431a      	orrs	r2, r3
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	695b      	ldr	r3, [r3, #20]
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	431a      	orrs	r2, r3
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050e0:	431a      	orrs	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	69db      	ldr	r3, [r3, #28]
 80050e6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050ea:	431a      	orrs	r2, r3
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6a1b      	ldr	r3, [r3, #32]
 80050f0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050f4:	ea42 0103 	orr.w	r1, r2, r3
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050fc:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	430a      	orrs	r2, r1
 8005106:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	699b      	ldr	r3, [r3, #24]
 800510c:	0c1a      	lsrs	r2, r3, #16
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f002 0204 	and.w	r2, r2, #4
 8005116:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	69da      	ldr	r2, [r3, #28]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005126:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2200      	movs	r2, #0
 800512c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	2201      	movs	r2, #1
 8005132:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8005136:	2300      	movs	r3, #0
}
 8005138:	4618      	mov	r0, r3
 800513a:	3708      	adds	r7, #8
 800513c:	46bd      	mov	sp, r7
 800513e:	bd80      	pop	{r7, pc}

08005140 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2b00      	cmp	r3, #0
 800514c:	d101      	bne.n	8005152 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	e041      	b.n	80051d6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005158:	b2db      	uxtb	r3, r3
 800515a:	2b00      	cmp	r3, #0
 800515c:	d106      	bne.n	800516c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2200      	movs	r2, #0
 8005162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f7fe f974 	bl	8003454 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2202      	movs	r2, #2
 8005170:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	3304      	adds	r3, #4
 800517c:	4619      	mov	r1, r3
 800517e:	4610      	mov	r0, r2
 8005180:	f000 fb54 	bl	800582c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	2201      	movs	r2, #1
 8005188:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2201      	movs	r2, #1
 8005190:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	2201      	movs	r2, #1
 8005198:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	2201      	movs	r2, #1
 80051a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2201      	movs	r2, #1
 80051a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	2201      	movs	r2, #1
 80051b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2201      	movs	r2, #1
 80051c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2201      	movs	r2, #1
 80051c8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	2201      	movs	r2, #1
 80051d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051d4:	2300      	movs	r3, #0
}
 80051d6:	4618      	mov	r0, r3
 80051d8:	3708      	adds	r7, #8
 80051da:	46bd      	mov	sp, r7
 80051dc:	bd80      	pop	{r7, pc}

080051de <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80051de:	b580      	push	{r7, lr}
 80051e0:	b082      	sub	sp, #8
 80051e2:	af00      	add	r7, sp, #0
 80051e4:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d101      	bne.n	80051f0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e041      	b.n	8005274 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80051f6:	b2db      	uxtb	r3, r3
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d106      	bne.n	800520a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f000 f839 	bl	800527c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2202      	movs	r2, #2
 800520e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	681a      	ldr	r2, [r3, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	3304      	adds	r3, #4
 800521a:	4619      	mov	r1, r3
 800521c:	4610      	mov	r0, r2
 800521e:	f000 fb05 	bl	800582c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	2201      	movs	r2, #1
 8005226:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2201      	movs	r2, #1
 800522e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	2201      	movs	r2, #1
 8005236:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	2201      	movs	r2, #1
 800523e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	2201      	movs	r2, #1
 800524e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2201      	movs	r2, #1
 8005256:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2201      	movs	r2, #1
 8005266:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	2201      	movs	r2, #1
 800526e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005272:	2300      	movs	r3, #0
}
 8005274:	4618      	mov	r0, r3
 8005276:	3708      	adds	r7, #8
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}

0800527c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800527c:	b480      	push	{r7}
 800527e:	b083      	sub	sp, #12
 8005280:	af00      	add	r7, sp, #0
 8005282:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005284:	bf00      	nop
 8005286:	370c      	adds	r7, #12
 8005288:	46bd      	mov	sp, r7
 800528a:	bc80      	pop	{r7}
 800528c:	4770      	bx	lr
	...

08005290 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b084      	sub	sp, #16
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d109      	bne.n	80052b4 <HAL_TIM_PWM_Start+0x24>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80052a6:	b2db      	uxtb	r3, r3
 80052a8:	2b01      	cmp	r3, #1
 80052aa:	bf14      	ite	ne
 80052ac:	2301      	movne	r3, #1
 80052ae:	2300      	moveq	r3, #0
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	e022      	b.n	80052fa <HAL_TIM_PWM_Start+0x6a>
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	2b04      	cmp	r3, #4
 80052b8:	d109      	bne.n	80052ce <HAL_TIM_PWM_Start+0x3e>
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80052c0:	b2db      	uxtb	r3, r3
 80052c2:	2b01      	cmp	r3, #1
 80052c4:	bf14      	ite	ne
 80052c6:	2301      	movne	r3, #1
 80052c8:	2300      	moveq	r3, #0
 80052ca:	b2db      	uxtb	r3, r3
 80052cc:	e015      	b.n	80052fa <HAL_TIM_PWM_Start+0x6a>
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	2b08      	cmp	r3, #8
 80052d2:	d109      	bne.n	80052e8 <HAL_TIM_PWM_Start+0x58>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	2b01      	cmp	r3, #1
 80052de:	bf14      	ite	ne
 80052e0:	2301      	movne	r3, #1
 80052e2:	2300      	moveq	r3, #0
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	e008      	b.n	80052fa <HAL_TIM_PWM_Start+0x6a>
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052ee:	b2db      	uxtb	r3, r3
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	bf14      	ite	ne
 80052f4:	2301      	movne	r3, #1
 80052f6:	2300      	moveq	r3, #0
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d001      	beq.n	8005302 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80052fe:	2301      	movs	r3, #1
 8005300:	e05e      	b.n	80053c0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	2b00      	cmp	r3, #0
 8005306:	d104      	bne.n	8005312 <HAL_TIM_PWM_Start+0x82>
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2202      	movs	r2, #2
 800530c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005310:	e013      	b.n	800533a <HAL_TIM_PWM_Start+0xaa>
 8005312:	683b      	ldr	r3, [r7, #0]
 8005314:	2b04      	cmp	r3, #4
 8005316:	d104      	bne.n	8005322 <HAL_TIM_PWM_Start+0x92>
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2202      	movs	r2, #2
 800531c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005320:	e00b      	b.n	800533a <HAL_TIM_PWM_Start+0xaa>
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	2b08      	cmp	r3, #8
 8005326:	d104      	bne.n	8005332 <HAL_TIM_PWM_Start+0xa2>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2202      	movs	r2, #2
 800532c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005330:	e003      	b.n	800533a <HAL_TIM_PWM_Start+0xaa>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	2202      	movs	r2, #2
 8005336:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	2201      	movs	r2, #1
 8005340:	6839      	ldr	r1, [r7, #0]
 8005342:	4618      	mov	r0, r3
 8005344:	f000 fcfe 	bl	8005d44 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a1e      	ldr	r2, [pc, #120]	@ (80053c8 <HAL_TIM_PWM_Start+0x138>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d107      	bne.n	8005362 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005360:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	4a18      	ldr	r2, [pc, #96]	@ (80053c8 <HAL_TIM_PWM_Start+0x138>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d00e      	beq.n	800538a <HAL_TIM_PWM_Start+0xfa>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005374:	d009      	beq.n	800538a <HAL_TIM_PWM_Start+0xfa>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	4a14      	ldr	r2, [pc, #80]	@ (80053cc <HAL_TIM_PWM_Start+0x13c>)
 800537c:	4293      	cmp	r3, r2
 800537e:	d004      	beq.n	800538a <HAL_TIM_PWM_Start+0xfa>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a12      	ldr	r2, [pc, #72]	@ (80053d0 <HAL_TIM_PWM_Start+0x140>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d111      	bne.n	80053ae <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	689b      	ldr	r3, [r3, #8]
 8005390:	f003 0307 	and.w	r3, r3, #7
 8005394:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2b06      	cmp	r3, #6
 800539a:	d010      	beq.n	80053be <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f042 0201 	orr.w	r2, r2, #1
 80053aa:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053ac:	e007      	b.n	80053be <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	681a      	ldr	r2, [r3, #0]
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f042 0201 	orr.w	r2, r2, #1
 80053bc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3710      	adds	r7, #16
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}
 80053c8:	40012c00 	.word	0x40012c00
 80053cc:	40000400 	.word	0x40000400
 80053d0:	40000800 	.word	0x40000800

080053d4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b086      	sub	sp, #24
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d101      	bne.n	80053e8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	e093      	b.n	8005510 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053ee:	b2db      	uxtb	r3, r3
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d106      	bne.n	8005402 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f7fe f847 	bl	8003490 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	2202      	movs	r2, #2
 8005406:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	689b      	ldr	r3, [r3, #8]
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	6812      	ldr	r2, [r2, #0]
 8005414:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005418:	f023 0307 	bic.w	r3, r3, #7
 800541c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	681a      	ldr	r2, [r3, #0]
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	3304      	adds	r3, #4
 8005426:	4619      	mov	r1, r3
 8005428:	4610      	mov	r0, r2
 800542a:	f000 f9ff 	bl	800582c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	699b      	ldr	r3, [r3, #24]
 800543c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	6a1b      	ldr	r3, [r3, #32]
 8005444:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	4313      	orrs	r3, r2
 800544e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005450:	693b      	ldr	r3, [r7, #16]
 8005452:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005456:	f023 0303 	bic.w	r3, r3, #3
 800545a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	689a      	ldr	r2, [r3, #8]
 8005460:	683b      	ldr	r3, [r7, #0]
 8005462:	699b      	ldr	r3, [r3, #24]
 8005464:	021b      	lsls	r3, r3, #8
 8005466:	4313      	orrs	r3, r2
 8005468:	693a      	ldr	r2, [r7, #16]
 800546a:	4313      	orrs	r3, r2
 800546c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800546e:	693b      	ldr	r3, [r7, #16]
 8005470:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005474:	f023 030c 	bic.w	r3, r3, #12
 8005478:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005480:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005484:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	68da      	ldr	r2, [r3, #12]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	69db      	ldr	r3, [r3, #28]
 800548e:	021b      	lsls	r3, r3, #8
 8005490:	4313      	orrs	r3, r2
 8005492:	693a      	ldr	r2, [r7, #16]
 8005494:	4313      	orrs	r3, r2
 8005496:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	691b      	ldr	r3, [r3, #16]
 800549c:	011a      	lsls	r2, r3, #4
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	031b      	lsls	r3, r3, #12
 80054a4:	4313      	orrs	r3, r2
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	4313      	orrs	r3, r2
 80054aa:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80054b2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	685a      	ldr	r2, [r3, #4]
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	695b      	ldr	r3, [r3, #20]
 80054bc:	011b      	lsls	r3, r3, #4
 80054be:	4313      	orrs	r3, r2
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	4313      	orrs	r3, r2
 80054c4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	697a      	ldr	r2, [r7, #20]
 80054cc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	693a      	ldr	r2, [r7, #16]
 80054d4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	2201      	movs	r2, #1
 80054e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2201      	movs	r2, #1
 80054ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2201      	movs	r2, #1
 80054f2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	2201      	movs	r2, #1
 80054fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2201      	movs	r2, #1
 8005502:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2201      	movs	r2, #1
 800550a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800550e:	2300      	movs	r3, #0
}
 8005510:	4618      	mov	r0, r3
 8005512:	3718      	adds	r7, #24
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}

08005518 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b086      	sub	sp, #24
 800551c:	af00      	add	r7, sp, #0
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005524:	2300      	movs	r3, #0
 8005526:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800552e:	2b01      	cmp	r3, #1
 8005530:	d101      	bne.n	8005536 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005532:	2302      	movs	r3, #2
 8005534:	e0ae      	b.n	8005694 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	2201      	movs	r2, #1
 800553a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2b0c      	cmp	r3, #12
 8005542:	f200 809f 	bhi.w	8005684 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005546:	a201      	add	r2, pc, #4	@ (adr r2, 800554c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005548:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800554c:	08005581 	.word	0x08005581
 8005550:	08005685 	.word	0x08005685
 8005554:	08005685 	.word	0x08005685
 8005558:	08005685 	.word	0x08005685
 800555c:	080055c1 	.word	0x080055c1
 8005560:	08005685 	.word	0x08005685
 8005564:	08005685 	.word	0x08005685
 8005568:	08005685 	.word	0x08005685
 800556c:	08005603 	.word	0x08005603
 8005570:	08005685 	.word	0x08005685
 8005574:	08005685 	.word	0x08005685
 8005578:	08005685 	.word	0x08005685
 800557c:	08005643 	.word	0x08005643
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	68b9      	ldr	r1, [r7, #8]
 8005586:	4618      	mov	r0, r3
 8005588:	f000 f9be 	bl	8005908 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	699a      	ldr	r2, [r3, #24]
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f042 0208 	orr.w	r2, r2, #8
 800559a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	699a      	ldr	r2, [r3, #24]
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f022 0204 	bic.w	r2, r2, #4
 80055aa:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	6999      	ldr	r1, [r3, #24]
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	691a      	ldr	r2, [r3, #16]
 80055b6:	68fb      	ldr	r3, [r7, #12]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	430a      	orrs	r2, r1
 80055bc:	619a      	str	r2, [r3, #24]
      break;
 80055be:	e064      	b.n	800568a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	68b9      	ldr	r1, [r7, #8]
 80055c6:	4618      	mov	r0, r3
 80055c8:	f000 fa04 	bl	80059d4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80055cc:	68fb      	ldr	r3, [r7, #12]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	699a      	ldr	r2, [r3, #24]
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80055da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	699a      	ldr	r2, [r3, #24]
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80055ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	6999      	ldr	r1, [r3, #24]
 80055f2:	68bb      	ldr	r3, [r7, #8]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	021a      	lsls	r2, r3, #8
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	430a      	orrs	r2, r1
 80055fe:	619a      	str	r2, [r3, #24]
      break;
 8005600:	e043      	b.n	800568a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	68b9      	ldr	r1, [r7, #8]
 8005608:	4618      	mov	r0, r3
 800560a:	f000 fa4d 	bl	8005aa8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	69da      	ldr	r2, [r3, #28]
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f042 0208 	orr.w	r2, r2, #8
 800561c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	69da      	ldr	r2, [r3, #28]
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f022 0204 	bic.w	r2, r2, #4
 800562c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800562e:	68fb      	ldr	r3, [r7, #12]
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	69d9      	ldr	r1, [r3, #28]
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	691a      	ldr	r2, [r3, #16]
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	430a      	orrs	r2, r1
 800563e:	61da      	str	r2, [r3, #28]
      break;
 8005640:	e023      	b.n	800568a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	68b9      	ldr	r1, [r7, #8]
 8005648:	4618      	mov	r0, r3
 800564a:	f000 fa97 	bl	8005b7c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	69da      	ldr	r2, [r3, #28]
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800565c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	69da      	ldr	r2, [r3, #28]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800566c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	69d9      	ldr	r1, [r3, #28]
 8005674:	68bb      	ldr	r3, [r7, #8]
 8005676:	691b      	ldr	r3, [r3, #16]
 8005678:	021a      	lsls	r2, r3, #8
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	430a      	orrs	r2, r1
 8005680:	61da      	str	r2, [r3, #28]
      break;
 8005682:	e002      	b.n	800568a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005684:	2301      	movs	r3, #1
 8005686:	75fb      	strb	r3, [r7, #23]
      break;
 8005688:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2200      	movs	r2, #0
 800568e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005692:	7dfb      	ldrb	r3, [r7, #23]
}
 8005694:	4618      	mov	r0, r3
 8005696:	3718      	adds	r7, #24
 8005698:	46bd      	mov	sp, r7
 800569a:	bd80      	pop	{r7, pc}

0800569c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b084      	sub	sp, #16
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
 80056a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80056a6:	2300      	movs	r3, #0
 80056a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d101      	bne.n	80056b8 <HAL_TIM_ConfigClockSource+0x1c>
 80056b4:	2302      	movs	r3, #2
 80056b6:	e0b4      	b.n	8005822 <HAL_TIM_ConfigClockSource+0x186>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2202      	movs	r2, #2
 80056c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	689b      	ldr	r3, [r3, #8]
 80056ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80056d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80056de:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68ba      	ldr	r2, [r7, #8]
 80056e6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056f0:	d03e      	beq.n	8005770 <HAL_TIM_ConfigClockSource+0xd4>
 80056f2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056f6:	f200 8087 	bhi.w	8005808 <HAL_TIM_ConfigClockSource+0x16c>
 80056fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80056fe:	f000 8086 	beq.w	800580e <HAL_TIM_ConfigClockSource+0x172>
 8005702:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005706:	d87f      	bhi.n	8005808 <HAL_TIM_ConfigClockSource+0x16c>
 8005708:	2b70      	cmp	r3, #112	@ 0x70
 800570a:	d01a      	beq.n	8005742 <HAL_TIM_ConfigClockSource+0xa6>
 800570c:	2b70      	cmp	r3, #112	@ 0x70
 800570e:	d87b      	bhi.n	8005808 <HAL_TIM_ConfigClockSource+0x16c>
 8005710:	2b60      	cmp	r3, #96	@ 0x60
 8005712:	d050      	beq.n	80057b6 <HAL_TIM_ConfigClockSource+0x11a>
 8005714:	2b60      	cmp	r3, #96	@ 0x60
 8005716:	d877      	bhi.n	8005808 <HAL_TIM_ConfigClockSource+0x16c>
 8005718:	2b50      	cmp	r3, #80	@ 0x50
 800571a:	d03c      	beq.n	8005796 <HAL_TIM_ConfigClockSource+0xfa>
 800571c:	2b50      	cmp	r3, #80	@ 0x50
 800571e:	d873      	bhi.n	8005808 <HAL_TIM_ConfigClockSource+0x16c>
 8005720:	2b40      	cmp	r3, #64	@ 0x40
 8005722:	d058      	beq.n	80057d6 <HAL_TIM_ConfigClockSource+0x13a>
 8005724:	2b40      	cmp	r3, #64	@ 0x40
 8005726:	d86f      	bhi.n	8005808 <HAL_TIM_ConfigClockSource+0x16c>
 8005728:	2b30      	cmp	r3, #48	@ 0x30
 800572a:	d064      	beq.n	80057f6 <HAL_TIM_ConfigClockSource+0x15a>
 800572c:	2b30      	cmp	r3, #48	@ 0x30
 800572e:	d86b      	bhi.n	8005808 <HAL_TIM_ConfigClockSource+0x16c>
 8005730:	2b20      	cmp	r3, #32
 8005732:	d060      	beq.n	80057f6 <HAL_TIM_ConfigClockSource+0x15a>
 8005734:	2b20      	cmp	r3, #32
 8005736:	d867      	bhi.n	8005808 <HAL_TIM_ConfigClockSource+0x16c>
 8005738:	2b00      	cmp	r3, #0
 800573a:	d05c      	beq.n	80057f6 <HAL_TIM_ConfigClockSource+0x15a>
 800573c:	2b10      	cmp	r3, #16
 800573e:	d05a      	beq.n	80057f6 <HAL_TIM_ConfigClockSource+0x15a>
 8005740:	e062      	b.n	8005808 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800574a:	683b      	ldr	r3, [r7, #0]
 800574c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800574e:	683b      	ldr	r3, [r7, #0]
 8005750:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005752:	f000 fad8 	bl	8005d06 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800575e:	68bb      	ldr	r3, [r7, #8]
 8005760:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005764:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68ba      	ldr	r2, [r7, #8]
 800576c:	609a      	str	r2, [r3, #8]
      break;
 800576e:	e04f      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005780:	f000 fac1 	bl	8005d06 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	689a      	ldr	r2, [r3, #8]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005792:	609a      	str	r2, [r3, #8]
      break;
 8005794:	e03c      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800579a:	683b      	ldr	r3, [r7, #0]
 800579c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057a2:	461a      	mov	r2, r3
 80057a4:	f000 fa38 	bl	8005c18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	2150      	movs	r1, #80	@ 0x50
 80057ae:	4618      	mov	r0, r3
 80057b0:	f000 fa8f 	bl	8005cd2 <TIM_ITRx_SetConfig>
      break;
 80057b4:	e02c      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80057c2:	461a      	mov	r2, r3
 80057c4:	f000 fa56 	bl	8005c74 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	2160      	movs	r1, #96	@ 0x60
 80057ce:	4618      	mov	r0, r3
 80057d0:	f000 fa7f 	bl	8005cd2 <TIM_ITRx_SetConfig>
      break;
 80057d4:	e01c      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80057de:	683b      	ldr	r3, [r7, #0]
 80057e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80057e2:	461a      	mov	r2, r3
 80057e4:	f000 fa18 	bl	8005c18 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	2140      	movs	r1, #64	@ 0x40
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 fa6f 	bl	8005cd2 <TIM_ITRx_SetConfig>
      break;
 80057f4:	e00c      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	4619      	mov	r1, r3
 8005800:	4610      	mov	r0, r2
 8005802:	f000 fa66 	bl	8005cd2 <TIM_ITRx_SetConfig>
      break;
 8005806:	e003      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005808:	2301      	movs	r3, #1
 800580a:	73fb      	strb	r3, [r7, #15]
      break;
 800580c:	e000      	b.n	8005810 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800580e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2200      	movs	r2, #0
 800581c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005820:	7bfb      	ldrb	r3, [r7, #15]
}
 8005822:	4618      	mov	r0, r3
 8005824:	3710      	adds	r7, #16
 8005826:	46bd      	mov	sp, r7
 8005828:	bd80      	pop	{r7, pc}
	...

0800582c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800582c:	b480      	push	{r7}
 800582e:	b085      	sub	sp, #20
 8005830:	af00      	add	r7, sp, #0
 8005832:	6078      	str	r0, [r7, #4]
 8005834:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a2f      	ldr	r2, [pc, #188]	@ (80058fc <TIM_Base_SetConfig+0xd0>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d00b      	beq.n	800585c <TIM_Base_SetConfig+0x30>
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800584a:	d007      	beq.n	800585c <TIM_Base_SetConfig+0x30>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	4a2c      	ldr	r2, [pc, #176]	@ (8005900 <TIM_Base_SetConfig+0xd4>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d003      	beq.n	800585c <TIM_Base_SetConfig+0x30>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	4a2b      	ldr	r2, [pc, #172]	@ (8005904 <TIM_Base_SetConfig+0xd8>)
 8005858:	4293      	cmp	r3, r2
 800585a:	d108      	bne.n	800586e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005862:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005864:	683b      	ldr	r3, [r7, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	68fa      	ldr	r2, [r7, #12]
 800586a:	4313      	orrs	r3, r2
 800586c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a22      	ldr	r2, [pc, #136]	@ (80058fc <TIM_Base_SetConfig+0xd0>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d00b      	beq.n	800588e <TIM_Base_SetConfig+0x62>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800587c:	d007      	beq.n	800588e <TIM_Base_SetConfig+0x62>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a1f      	ldr	r2, [pc, #124]	@ (8005900 <TIM_Base_SetConfig+0xd4>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d003      	beq.n	800588e <TIM_Base_SetConfig+0x62>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a1e      	ldr	r2, [pc, #120]	@ (8005904 <TIM_Base_SetConfig+0xd8>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d108      	bne.n	80058a0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005894:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005896:	683b      	ldr	r3, [r7, #0]
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	68fa      	ldr	r2, [r7, #12]
 800589c:	4313      	orrs	r3, r2
 800589e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80058a6:	683b      	ldr	r3, [r7, #0]
 80058a8:	695b      	ldr	r3, [r3, #20]
 80058aa:	4313      	orrs	r3, r2
 80058ac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	68fa      	ldr	r2, [r7, #12]
 80058b2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	689a      	ldr	r2, [r3, #8]
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	4a0d      	ldr	r2, [pc, #52]	@ (80058fc <TIM_Base_SetConfig+0xd0>)
 80058c8:	4293      	cmp	r3, r2
 80058ca:	d103      	bne.n	80058d4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	691a      	ldr	r2, [r3, #16]
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	691b      	ldr	r3, [r3, #16]
 80058de:	f003 0301 	and.w	r3, r3, #1
 80058e2:	2b00      	cmp	r3, #0
 80058e4:	d005      	beq.n	80058f2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	691b      	ldr	r3, [r3, #16]
 80058ea:	f023 0201 	bic.w	r2, r3, #1
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	611a      	str	r2, [r3, #16]
  }
}
 80058f2:	bf00      	nop
 80058f4:	3714      	adds	r7, #20
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bc80      	pop	{r7}
 80058fa:	4770      	bx	lr
 80058fc:	40012c00 	.word	0x40012c00
 8005900:	40000400 	.word	0x40000400
 8005904:	40000800 	.word	0x40000800

08005908 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005908:	b480      	push	{r7}
 800590a:	b087      	sub	sp, #28
 800590c:	af00      	add	r7, sp, #0
 800590e:	6078      	str	r0, [r7, #4]
 8005910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	6a1b      	ldr	r3, [r3, #32]
 8005916:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6a1b      	ldr	r3, [r3, #32]
 800591c:	f023 0201 	bic.w	r2, r3, #1
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	685b      	ldr	r3, [r3, #4]
 8005928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	699b      	ldr	r3, [r3, #24]
 800592e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	f023 0303 	bic.w	r3, r3, #3
 800593e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68fa      	ldr	r2, [r7, #12]
 8005946:	4313      	orrs	r3, r2
 8005948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	f023 0302 	bic.w	r3, r3, #2
 8005950:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	697a      	ldr	r2, [r7, #20]
 8005958:	4313      	orrs	r3, r2
 800595a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	4a1c      	ldr	r2, [pc, #112]	@ (80059d0 <TIM_OC1_SetConfig+0xc8>)
 8005960:	4293      	cmp	r3, r2
 8005962:	d10c      	bne.n	800597e <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005964:	697b      	ldr	r3, [r7, #20]
 8005966:	f023 0308 	bic.w	r3, r3, #8
 800596a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800596c:	683b      	ldr	r3, [r7, #0]
 800596e:	68db      	ldr	r3, [r3, #12]
 8005970:	697a      	ldr	r2, [r7, #20]
 8005972:	4313      	orrs	r3, r2
 8005974:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005976:	697b      	ldr	r3, [r7, #20]
 8005978:	f023 0304 	bic.w	r3, r3, #4
 800597c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	4a13      	ldr	r2, [pc, #76]	@ (80059d0 <TIM_OC1_SetConfig+0xc8>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d111      	bne.n	80059aa <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800598c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005994:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005996:	683b      	ldr	r3, [r7, #0]
 8005998:	695b      	ldr	r3, [r3, #20]
 800599a:	693a      	ldr	r2, [r7, #16]
 800599c:	4313      	orrs	r3, r2
 800599e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80059a0:	683b      	ldr	r3, [r7, #0]
 80059a2:	699b      	ldr	r3, [r3, #24]
 80059a4:	693a      	ldr	r2, [r7, #16]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	693a      	ldr	r2, [r7, #16]
 80059ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	68fa      	ldr	r2, [r7, #12]
 80059b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	685a      	ldr	r2, [r3, #4]
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	697a      	ldr	r2, [r7, #20]
 80059c2:	621a      	str	r2, [r3, #32]
}
 80059c4:	bf00      	nop
 80059c6:	371c      	adds	r7, #28
 80059c8:	46bd      	mov	sp, r7
 80059ca:	bc80      	pop	{r7}
 80059cc:	4770      	bx	lr
 80059ce:	bf00      	nop
 80059d0:	40012c00 	.word	0x40012c00

080059d4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80059d4:	b480      	push	{r7}
 80059d6:	b087      	sub	sp, #28
 80059d8:	af00      	add	r7, sp, #0
 80059da:	6078      	str	r0, [r7, #4]
 80059dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a1b      	ldr	r3, [r3, #32]
 80059e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	6a1b      	ldr	r3, [r3, #32]
 80059e8:	f023 0210 	bic.w	r2, r3, #16
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	685b      	ldr	r3, [r3, #4]
 80059f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	699b      	ldr	r3, [r3, #24]
 80059fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005a02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005a0a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005a0c:	683b      	ldr	r3, [r7, #0]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	021b      	lsls	r3, r3, #8
 8005a12:	68fa      	ldr	r2, [r7, #12]
 8005a14:	4313      	orrs	r3, r2
 8005a16:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f023 0320 	bic.w	r3, r3, #32
 8005a1e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	689b      	ldr	r3, [r3, #8]
 8005a24:	011b      	lsls	r3, r3, #4
 8005a26:	697a      	ldr	r2, [r7, #20]
 8005a28:	4313      	orrs	r3, r2
 8005a2a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	4a1d      	ldr	r2, [pc, #116]	@ (8005aa4 <TIM_OC2_SetConfig+0xd0>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d10d      	bne.n	8005a50 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005a34:	697b      	ldr	r3, [r7, #20]
 8005a36:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005a3a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	68db      	ldr	r3, [r3, #12]
 8005a40:	011b      	lsls	r3, r3, #4
 8005a42:	697a      	ldr	r2, [r7, #20]
 8005a44:	4313      	orrs	r3, r2
 8005a46:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005a4e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	4a14      	ldr	r2, [pc, #80]	@ (8005aa4 <TIM_OC2_SetConfig+0xd0>)
 8005a54:	4293      	cmp	r3, r2
 8005a56:	d113      	bne.n	8005a80 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005a58:	693b      	ldr	r3, [r7, #16]
 8005a5a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005a5e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005a60:	693b      	ldr	r3, [r7, #16]
 8005a62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005a66:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	695b      	ldr	r3, [r3, #20]
 8005a6c:	009b      	lsls	r3, r3, #2
 8005a6e:	693a      	ldr	r2, [r7, #16]
 8005a70:	4313      	orrs	r3, r2
 8005a72:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005a74:	683b      	ldr	r3, [r7, #0]
 8005a76:	699b      	ldr	r3, [r3, #24]
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	693a      	ldr	r2, [r7, #16]
 8005a7c:	4313      	orrs	r3, r2
 8005a7e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	693a      	ldr	r2, [r7, #16]
 8005a84:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	68fa      	ldr	r2, [r7, #12]
 8005a8a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005a8c:	683b      	ldr	r3, [r7, #0]
 8005a8e:	685a      	ldr	r2, [r3, #4]
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	697a      	ldr	r2, [r7, #20]
 8005a98:	621a      	str	r2, [r3, #32]
}
 8005a9a:	bf00      	nop
 8005a9c:	371c      	adds	r7, #28
 8005a9e:	46bd      	mov	sp, r7
 8005aa0:	bc80      	pop	{r7}
 8005aa2:	4770      	bx	lr
 8005aa4:	40012c00 	.word	0x40012c00

08005aa8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b087      	sub	sp, #28
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
 8005ab0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	6a1b      	ldr	r3, [r3, #32]
 8005ab6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	6a1b      	ldr	r3, [r3, #32]
 8005abc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	69db      	ldr	r3, [r3, #28]
 8005ace:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ad6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	f023 0303 	bic.w	r3, r3, #3
 8005ade:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ae0:	683b      	ldr	r3, [r7, #0]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	68fa      	ldr	r2, [r7, #12]
 8005ae6:	4313      	orrs	r3, r2
 8005ae8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005aea:	697b      	ldr	r3, [r7, #20]
 8005aec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005af0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	689b      	ldr	r3, [r3, #8]
 8005af6:	021b      	lsls	r3, r3, #8
 8005af8:	697a      	ldr	r2, [r7, #20]
 8005afa:	4313      	orrs	r3, r2
 8005afc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	4a1d      	ldr	r2, [pc, #116]	@ (8005b78 <TIM_OC3_SetConfig+0xd0>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d10d      	bne.n	8005b22 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005b06:	697b      	ldr	r3, [r7, #20]
 8005b08:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005b0c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	68db      	ldr	r3, [r3, #12]
 8005b12:	021b      	lsls	r3, r3, #8
 8005b14:	697a      	ldr	r2, [r7, #20]
 8005b16:	4313      	orrs	r3, r2
 8005b18:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005b1a:	697b      	ldr	r3, [r7, #20]
 8005b1c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005b20:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	4a14      	ldr	r2, [pc, #80]	@ (8005b78 <TIM_OC3_SetConfig+0xd0>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d113      	bne.n	8005b52 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005b2a:	693b      	ldr	r3, [r7, #16]
 8005b2c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005b30:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005b32:	693b      	ldr	r3, [r7, #16]
 8005b34:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005b38:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	695b      	ldr	r3, [r3, #20]
 8005b3e:	011b      	lsls	r3, r3, #4
 8005b40:	693a      	ldr	r2, [r7, #16]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005b46:	683b      	ldr	r3, [r7, #0]
 8005b48:	699b      	ldr	r3, [r3, #24]
 8005b4a:	011b      	lsls	r3, r3, #4
 8005b4c:	693a      	ldr	r2, [r7, #16]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	693a      	ldr	r2, [r7, #16]
 8005b56:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	685a      	ldr	r2, [r3, #4]
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	697a      	ldr	r2, [r7, #20]
 8005b6a:	621a      	str	r2, [r3, #32]
}
 8005b6c:	bf00      	nop
 8005b6e:	371c      	adds	r7, #28
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bc80      	pop	{r7}
 8005b74:	4770      	bx	lr
 8005b76:	bf00      	nop
 8005b78:	40012c00 	.word	0x40012c00

08005b7c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005b7c:	b480      	push	{r7}
 8005b7e:	b087      	sub	sp, #28
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a1b      	ldr	r3, [r3, #32]
 8005b8a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	685b      	ldr	r3, [r3, #4]
 8005b9c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	69db      	ldr	r3, [r3, #28]
 8005ba2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005baa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005bb2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	021b      	lsls	r3, r3, #8
 8005bba:	68fa      	ldr	r2, [r7, #12]
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005bc0:	693b      	ldr	r3, [r7, #16]
 8005bc2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005bc6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005bc8:	683b      	ldr	r3, [r7, #0]
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	031b      	lsls	r3, r3, #12
 8005bce:	693a      	ldr	r2, [r7, #16]
 8005bd0:	4313      	orrs	r3, r2
 8005bd2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	4a0f      	ldr	r2, [pc, #60]	@ (8005c14 <TIM_OC4_SetConfig+0x98>)
 8005bd8:	4293      	cmp	r3, r2
 8005bda:	d109      	bne.n	8005bf0 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005be2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005be4:	683b      	ldr	r3, [r7, #0]
 8005be6:	695b      	ldr	r3, [r3, #20]
 8005be8:	019b      	lsls	r3, r3, #6
 8005bea:	697a      	ldr	r2, [r7, #20]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	697a      	ldr	r2, [r7, #20]
 8005bf4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	685a      	ldr	r2, [r3, #4]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	693a      	ldr	r2, [r7, #16]
 8005c08:	621a      	str	r2, [r3, #32]
}
 8005c0a:	bf00      	nop
 8005c0c:	371c      	adds	r7, #28
 8005c0e:	46bd      	mov	sp, r7
 8005c10:	bc80      	pop	{r7}
 8005c12:	4770      	bx	lr
 8005c14:	40012c00 	.word	0x40012c00

08005c18 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c18:	b480      	push	{r7}
 8005c1a:	b087      	sub	sp, #28
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	60f8      	str	r0, [r7, #12]
 8005c20:	60b9      	str	r1, [r7, #8]
 8005c22:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c24:	68fb      	ldr	r3, [r7, #12]
 8005c26:	6a1b      	ldr	r3, [r3, #32]
 8005c28:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	6a1b      	ldr	r3, [r3, #32]
 8005c2e:	f023 0201 	bic.w	r2, r3, #1
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	699b      	ldr	r3, [r3, #24]
 8005c3a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005c42:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	011b      	lsls	r3, r3, #4
 8005c48:	693a      	ldr	r2, [r7, #16]
 8005c4a:	4313      	orrs	r3, r2
 8005c4c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005c4e:	697b      	ldr	r3, [r7, #20]
 8005c50:	f023 030a 	bic.w	r3, r3, #10
 8005c54:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005c56:	697a      	ldr	r2, [r7, #20]
 8005c58:	68bb      	ldr	r3, [r7, #8]
 8005c5a:	4313      	orrs	r3, r2
 8005c5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	693a      	ldr	r2, [r7, #16]
 8005c62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	697a      	ldr	r2, [r7, #20]
 8005c68:	621a      	str	r2, [r3, #32]
}
 8005c6a:	bf00      	nop
 8005c6c:	371c      	adds	r7, #28
 8005c6e:	46bd      	mov	sp, r7
 8005c70:	bc80      	pop	{r7}
 8005c72:	4770      	bx	lr

08005c74 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b087      	sub	sp, #28
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	60f8      	str	r0, [r7, #12]
 8005c7c:	60b9      	str	r1, [r7, #8]
 8005c7e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6a1b      	ldr	r3, [r3, #32]
 8005c84:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	6a1b      	ldr	r3, [r3, #32]
 8005c8a:	f023 0210 	bic.w	r2, r3, #16
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	699b      	ldr	r3, [r3, #24]
 8005c96:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005c98:	693b      	ldr	r3, [r7, #16]
 8005c9a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005c9e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	031b      	lsls	r3, r3, #12
 8005ca4:	693a      	ldr	r2, [r7, #16]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005caa:	697b      	ldr	r3, [r7, #20]
 8005cac:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005cb0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005cb2:	68bb      	ldr	r3, [r7, #8]
 8005cb4:	011b      	lsls	r3, r3, #4
 8005cb6:	697a      	ldr	r2, [r7, #20]
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	693a      	ldr	r2, [r7, #16]
 8005cc0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	697a      	ldr	r2, [r7, #20]
 8005cc6:	621a      	str	r2, [r3, #32]
}
 8005cc8:	bf00      	nop
 8005cca:	371c      	adds	r7, #28
 8005ccc:	46bd      	mov	sp, r7
 8005cce:	bc80      	pop	{r7}
 8005cd0:	4770      	bx	lr

08005cd2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005cd2:	b480      	push	{r7}
 8005cd4:	b085      	sub	sp, #20
 8005cd6:	af00      	add	r7, sp, #0
 8005cd8:	6078      	str	r0, [r7, #4]
 8005cda:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ce8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005cea:	683a      	ldr	r2, [r7, #0]
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	f043 0307 	orr.w	r3, r3, #7
 8005cf4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	609a      	str	r2, [r3, #8]
}
 8005cfc:	bf00      	nop
 8005cfe:	3714      	adds	r7, #20
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bc80      	pop	{r7}
 8005d04:	4770      	bx	lr

08005d06 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d06:	b480      	push	{r7}
 8005d08:	b087      	sub	sp, #28
 8005d0a:	af00      	add	r7, sp, #0
 8005d0c:	60f8      	str	r0, [r7, #12]
 8005d0e:	60b9      	str	r1, [r7, #8]
 8005d10:	607a      	str	r2, [r7, #4]
 8005d12:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d14:	68fb      	ldr	r3, [r7, #12]
 8005d16:	689b      	ldr	r3, [r3, #8]
 8005d18:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d1a:	697b      	ldr	r3, [r7, #20]
 8005d1c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005d20:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	021a      	lsls	r2, r3, #8
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	431a      	orrs	r2, r3
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	697a      	ldr	r2, [r7, #20]
 8005d30:	4313      	orrs	r3, r2
 8005d32:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	697a      	ldr	r2, [r7, #20]
 8005d38:	609a      	str	r2, [r3, #8]
}
 8005d3a:	bf00      	nop
 8005d3c:	371c      	adds	r7, #28
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bc80      	pop	{r7}
 8005d42:	4770      	bx	lr

08005d44 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b087      	sub	sp, #28
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	60f8      	str	r0, [r7, #12]
 8005d4c:	60b9      	str	r1, [r7, #8]
 8005d4e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	f003 031f 	and.w	r3, r3, #31
 8005d56:	2201      	movs	r2, #1
 8005d58:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005d5e:	68fb      	ldr	r3, [r7, #12]
 8005d60:	6a1a      	ldr	r2, [r3, #32]
 8005d62:	697b      	ldr	r3, [r7, #20]
 8005d64:	43db      	mvns	r3, r3
 8005d66:	401a      	ands	r2, r3
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	6a1a      	ldr	r2, [r3, #32]
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	f003 031f 	and.w	r3, r3, #31
 8005d76:	6879      	ldr	r1, [r7, #4]
 8005d78:	fa01 f303 	lsl.w	r3, r1, r3
 8005d7c:	431a      	orrs	r2, r3
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	621a      	str	r2, [r3, #32]
}
 8005d82:	bf00      	nop
 8005d84:	371c      	adds	r7, #28
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bc80      	pop	{r7}
 8005d8a:	4770      	bx	lr

08005d8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b085      	sub	sp, #20
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
 8005d94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d9c:	2b01      	cmp	r3, #1
 8005d9e:	d101      	bne.n	8005da4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005da0:	2302      	movs	r3, #2
 8005da2:	e046      	b.n	8005e32 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2201      	movs	r2, #1
 8005da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	2202      	movs	r2, #2
 8005db0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	685b      	ldr	r3, [r3, #4]
 8005dba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	689b      	ldr	r3, [r3, #8]
 8005dc2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005dca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	68fa      	ldr	r2, [r7, #12]
 8005ddc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a16      	ldr	r2, [pc, #88]	@ (8005e3c <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d00e      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005df0:	d009      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	4a12      	ldr	r2, [pc, #72]	@ (8005e40 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d004      	beq.n	8005e06 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	4a10      	ldr	r2, [pc, #64]	@ (8005e44 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d10c      	bne.n	8005e20 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e0c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e0e:	683b      	ldr	r3, [r7, #0]
 8005e10:	685b      	ldr	r3, [r3, #4]
 8005e12:	68ba      	ldr	r2, [r7, #8]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	68ba      	ldr	r2, [r7, #8]
 8005e1e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2201      	movs	r2, #1
 8005e24:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005e30:	2300      	movs	r3, #0
}
 8005e32:	4618      	mov	r0, r3
 8005e34:	3714      	adds	r7, #20
 8005e36:	46bd      	mov	sp, r7
 8005e38:	bc80      	pop	{r7}
 8005e3a:	4770      	bx	lr
 8005e3c:	40012c00 	.word	0x40012c00
 8005e40:	40000400 	.word	0x40000400
 8005e44:	40000800 	.word	0x40000800

08005e48 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
 8005e50:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005e52:	2300      	movs	r3, #0
 8005e54:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e5c:	2b01      	cmp	r3, #1
 8005e5e:	d101      	bne.n	8005e64 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005e60:	2302      	movs	r3, #2
 8005e62:	e03d      	b.n	8005ee0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	2201      	movs	r2, #1
 8005e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005e72:	683b      	ldr	r3, [r7, #0]
 8005e74:	68db      	ldr	r3, [r3, #12]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	685b      	ldr	r3, [r3, #4]
 8005e92:	4313      	orrs	r3, r2
 8005e94:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	4313      	orrs	r3, r2
 8005ea2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	691b      	ldr	r3, [r3, #16]
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	695b      	ldr	r3, [r3, #20]
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	69db      	ldr	r3, [r3, #28]
 8005eca:	4313      	orrs	r3, r2
 8005ecc:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	68fa      	ldr	r2, [r7, #12]
 8005ed4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005ede:	2300      	movs	r3, #0
}
 8005ee0:	4618      	mov	r0, r3
 8005ee2:	3714      	adds	r7, #20
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bc80      	pop	{r7}
 8005ee8:	4770      	bx	lr
	...

08005eec <siprintf>:
 8005eec:	b40e      	push	{r1, r2, r3}
 8005eee:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005ef2:	b510      	push	{r4, lr}
 8005ef4:	2400      	movs	r4, #0
 8005ef6:	b09d      	sub	sp, #116	@ 0x74
 8005ef8:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005efa:	9002      	str	r0, [sp, #8]
 8005efc:	9006      	str	r0, [sp, #24]
 8005efe:	9107      	str	r1, [sp, #28]
 8005f00:	9104      	str	r1, [sp, #16]
 8005f02:	4809      	ldr	r0, [pc, #36]	@ (8005f28 <siprintf+0x3c>)
 8005f04:	4909      	ldr	r1, [pc, #36]	@ (8005f2c <siprintf+0x40>)
 8005f06:	f853 2b04 	ldr.w	r2, [r3], #4
 8005f0a:	9105      	str	r1, [sp, #20]
 8005f0c:	6800      	ldr	r0, [r0, #0]
 8005f0e:	a902      	add	r1, sp, #8
 8005f10:	9301      	str	r3, [sp, #4]
 8005f12:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005f14:	f000 f9b4 	bl	8006280 <_svfiprintf_r>
 8005f18:	9b02      	ldr	r3, [sp, #8]
 8005f1a:	701c      	strb	r4, [r3, #0]
 8005f1c:	b01d      	add	sp, #116	@ 0x74
 8005f1e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f22:	b003      	add	sp, #12
 8005f24:	4770      	bx	lr
 8005f26:	bf00      	nop
 8005f28:	20000020 	.word	0x20000020
 8005f2c:	ffff0208 	.word	0xffff0208

08005f30 <memset>:
 8005f30:	4603      	mov	r3, r0
 8005f32:	4402      	add	r2, r0
 8005f34:	4293      	cmp	r3, r2
 8005f36:	d100      	bne.n	8005f3a <memset+0xa>
 8005f38:	4770      	bx	lr
 8005f3a:	f803 1b01 	strb.w	r1, [r3], #1
 8005f3e:	e7f9      	b.n	8005f34 <memset+0x4>

08005f40 <strncpy>:
 8005f40:	4603      	mov	r3, r0
 8005f42:	b510      	push	{r4, lr}
 8005f44:	3901      	subs	r1, #1
 8005f46:	b132      	cbz	r2, 8005f56 <strncpy+0x16>
 8005f48:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8005f4c:	3a01      	subs	r2, #1
 8005f4e:	f803 4b01 	strb.w	r4, [r3], #1
 8005f52:	2c00      	cmp	r4, #0
 8005f54:	d1f7      	bne.n	8005f46 <strncpy+0x6>
 8005f56:	2100      	movs	r1, #0
 8005f58:	441a      	add	r2, r3
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d100      	bne.n	8005f60 <strncpy+0x20>
 8005f5e:	bd10      	pop	{r4, pc}
 8005f60:	f803 1b01 	strb.w	r1, [r3], #1
 8005f64:	e7f9      	b.n	8005f5a <strncpy+0x1a>
	...

08005f68 <__errno>:
 8005f68:	4b01      	ldr	r3, [pc, #4]	@ (8005f70 <__errno+0x8>)
 8005f6a:	6818      	ldr	r0, [r3, #0]
 8005f6c:	4770      	bx	lr
 8005f6e:	bf00      	nop
 8005f70:	20000020 	.word	0x20000020

08005f74 <__libc_init_array>:
 8005f74:	b570      	push	{r4, r5, r6, lr}
 8005f76:	2600      	movs	r6, #0
 8005f78:	4d0c      	ldr	r5, [pc, #48]	@ (8005fac <__libc_init_array+0x38>)
 8005f7a:	4c0d      	ldr	r4, [pc, #52]	@ (8005fb0 <__libc_init_array+0x3c>)
 8005f7c:	1b64      	subs	r4, r4, r5
 8005f7e:	10a4      	asrs	r4, r4, #2
 8005f80:	42a6      	cmp	r6, r4
 8005f82:	d109      	bne.n	8005f98 <__libc_init_array+0x24>
 8005f84:	f001 fed2 	bl	8007d2c <_init>
 8005f88:	2600      	movs	r6, #0
 8005f8a:	4d0a      	ldr	r5, [pc, #40]	@ (8005fb4 <__libc_init_array+0x40>)
 8005f8c:	4c0a      	ldr	r4, [pc, #40]	@ (8005fb8 <__libc_init_array+0x44>)
 8005f8e:	1b64      	subs	r4, r4, r5
 8005f90:	10a4      	asrs	r4, r4, #2
 8005f92:	42a6      	cmp	r6, r4
 8005f94:	d105      	bne.n	8005fa2 <__libc_init_array+0x2e>
 8005f96:	bd70      	pop	{r4, r5, r6, pc}
 8005f98:	f855 3b04 	ldr.w	r3, [r5], #4
 8005f9c:	4798      	blx	r3
 8005f9e:	3601      	adds	r6, #1
 8005fa0:	e7ee      	b.n	8005f80 <__libc_init_array+0xc>
 8005fa2:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fa6:	4798      	blx	r3
 8005fa8:	3601      	adds	r6, #1
 8005faa:	e7f2      	b.n	8005f92 <__libc_init_array+0x1e>
 8005fac:	080084b8 	.word	0x080084b8
 8005fb0:	080084b8 	.word	0x080084b8
 8005fb4:	080084b8 	.word	0x080084b8
 8005fb8:	080084bc 	.word	0x080084bc

08005fbc <__retarget_lock_acquire_recursive>:
 8005fbc:	4770      	bx	lr

08005fbe <__retarget_lock_release_recursive>:
 8005fbe:	4770      	bx	lr

08005fc0 <memcpy>:
 8005fc0:	440a      	add	r2, r1
 8005fc2:	4291      	cmp	r1, r2
 8005fc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005fc8:	d100      	bne.n	8005fcc <memcpy+0xc>
 8005fca:	4770      	bx	lr
 8005fcc:	b510      	push	{r4, lr}
 8005fce:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005fd2:	4291      	cmp	r1, r2
 8005fd4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005fd8:	d1f9      	bne.n	8005fce <memcpy+0xe>
 8005fda:	bd10      	pop	{r4, pc}

08005fdc <_free_r>:
 8005fdc:	b538      	push	{r3, r4, r5, lr}
 8005fde:	4605      	mov	r5, r0
 8005fe0:	2900      	cmp	r1, #0
 8005fe2:	d040      	beq.n	8006066 <_free_r+0x8a>
 8005fe4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fe8:	1f0c      	subs	r4, r1, #4
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	bfb8      	it	lt
 8005fee:	18e4      	addlt	r4, r4, r3
 8005ff0:	f000 f8de 	bl	80061b0 <__malloc_lock>
 8005ff4:	4a1c      	ldr	r2, [pc, #112]	@ (8006068 <_free_r+0x8c>)
 8005ff6:	6813      	ldr	r3, [r2, #0]
 8005ff8:	b933      	cbnz	r3, 8006008 <_free_r+0x2c>
 8005ffa:	6063      	str	r3, [r4, #4]
 8005ffc:	6014      	str	r4, [r2, #0]
 8005ffe:	4628      	mov	r0, r5
 8006000:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006004:	f000 b8da 	b.w	80061bc <__malloc_unlock>
 8006008:	42a3      	cmp	r3, r4
 800600a:	d908      	bls.n	800601e <_free_r+0x42>
 800600c:	6820      	ldr	r0, [r4, #0]
 800600e:	1821      	adds	r1, r4, r0
 8006010:	428b      	cmp	r3, r1
 8006012:	bf01      	itttt	eq
 8006014:	6819      	ldreq	r1, [r3, #0]
 8006016:	685b      	ldreq	r3, [r3, #4]
 8006018:	1809      	addeq	r1, r1, r0
 800601a:	6021      	streq	r1, [r4, #0]
 800601c:	e7ed      	b.n	8005ffa <_free_r+0x1e>
 800601e:	461a      	mov	r2, r3
 8006020:	685b      	ldr	r3, [r3, #4]
 8006022:	b10b      	cbz	r3, 8006028 <_free_r+0x4c>
 8006024:	42a3      	cmp	r3, r4
 8006026:	d9fa      	bls.n	800601e <_free_r+0x42>
 8006028:	6811      	ldr	r1, [r2, #0]
 800602a:	1850      	adds	r0, r2, r1
 800602c:	42a0      	cmp	r0, r4
 800602e:	d10b      	bne.n	8006048 <_free_r+0x6c>
 8006030:	6820      	ldr	r0, [r4, #0]
 8006032:	4401      	add	r1, r0
 8006034:	1850      	adds	r0, r2, r1
 8006036:	4283      	cmp	r3, r0
 8006038:	6011      	str	r1, [r2, #0]
 800603a:	d1e0      	bne.n	8005ffe <_free_r+0x22>
 800603c:	6818      	ldr	r0, [r3, #0]
 800603e:	685b      	ldr	r3, [r3, #4]
 8006040:	4408      	add	r0, r1
 8006042:	6010      	str	r0, [r2, #0]
 8006044:	6053      	str	r3, [r2, #4]
 8006046:	e7da      	b.n	8005ffe <_free_r+0x22>
 8006048:	d902      	bls.n	8006050 <_free_r+0x74>
 800604a:	230c      	movs	r3, #12
 800604c:	602b      	str	r3, [r5, #0]
 800604e:	e7d6      	b.n	8005ffe <_free_r+0x22>
 8006050:	6820      	ldr	r0, [r4, #0]
 8006052:	1821      	adds	r1, r4, r0
 8006054:	428b      	cmp	r3, r1
 8006056:	bf01      	itttt	eq
 8006058:	6819      	ldreq	r1, [r3, #0]
 800605a:	685b      	ldreq	r3, [r3, #4]
 800605c:	1809      	addeq	r1, r1, r0
 800605e:	6021      	streq	r1, [r4, #0]
 8006060:	6063      	str	r3, [r4, #4]
 8006062:	6054      	str	r4, [r2, #4]
 8006064:	e7cb      	b.n	8005ffe <_free_r+0x22>
 8006066:	bd38      	pop	{r3, r4, r5, pc}
 8006068:	200021ac 	.word	0x200021ac

0800606c <sbrk_aligned>:
 800606c:	b570      	push	{r4, r5, r6, lr}
 800606e:	4e0f      	ldr	r6, [pc, #60]	@ (80060ac <sbrk_aligned+0x40>)
 8006070:	460c      	mov	r4, r1
 8006072:	6831      	ldr	r1, [r6, #0]
 8006074:	4605      	mov	r5, r0
 8006076:	b911      	cbnz	r1, 800607e <sbrk_aligned+0x12>
 8006078:	f000 fba8 	bl	80067cc <_sbrk_r>
 800607c:	6030      	str	r0, [r6, #0]
 800607e:	4621      	mov	r1, r4
 8006080:	4628      	mov	r0, r5
 8006082:	f000 fba3 	bl	80067cc <_sbrk_r>
 8006086:	1c43      	adds	r3, r0, #1
 8006088:	d103      	bne.n	8006092 <sbrk_aligned+0x26>
 800608a:	f04f 34ff 	mov.w	r4, #4294967295
 800608e:	4620      	mov	r0, r4
 8006090:	bd70      	pop	{r4, r5, r6, pc}
 8006092:	1cc4      	adds	r4, r0, #3
 8006094:	f024 0403 	bic.w	r4, r4, #3
 8006098:	42a0      	cmp	r0, r4
 800609a:	d0f8      	beq.n	800608e <sbrk_aligned+0x22>
 800609c:	1a21      	subs	r1, r4, r0
 800609e:	4628      	mov	r0, r5
 80060a0:	f000 fb94 	bl	80067cc <_sbrk_r>
 80060a4:	3001      	adds	r0, #1
 80060a6:	d1f2      	bne.n	800608e <sbrk_aligned+0x22>
 80060a8:	e7ef      	b.n	800608a <sbrk_aligned+0x1e>
 80060aa:	bf00      	nop
 80060ac:	200021a8 	.word	0x200021a8

080060b0 <_malloc_r>:
 80060b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060b4:	1ccd      	adds	r5, r1, #3
 80060b6:	f025 0503 	bic.w	r5, r5, #3
 80060ba:	3508      	adds	r5, #8
 80060bc:	2d0c      	cmp	r5, #12
 80060be:	bf38      	it	cc
 80060c0:	250c      	movcc	r5, #12
 80060c2:	2d00      	cmp	r5, #0
 80060c4:	4606      	mov	r6, r0
 80060c6:	db01      	blt.n	80060cc <_malloc_r+0x1c>
 80060c8:	42a9      	cmp	r1, r5
 80060ca:	d904      	bls.n	80060d6 <_malloc_r+0x26>
 80060cc:	230c      	movs	r3, #12
 80060ce:	6033      	str	r3, [r6, #0]
 80060d0:	2000      	movs	r0, #0
 80060d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80060d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80061ac <_malloc_r+0xfc>
 80060da:	f000 f869 	bl	80061b0 <__malloc_lock>
 80060de:	f8d8 3000 	ldr.w	r3, [r8]
 80060e2:	461c      	mov	r4, r3
 80060e4:	bb44      	cbnz	r4, 8006138 <_malloc_r+0x88>
 80060e6:	4629      	mov	r1, r5
 80060e8:	4630      	mov	r0, r6
 80060ea:	f7ff ffbf 	bl	800606c <sbrk_aligned>
 80060ee:	1c43      	adds	r3, r0, #1
 80060f0:	4604      	mov	r4, r0
 80060f2:	d158      	bne.n	80061a6 <_malloc_r+0xf6>
 80060f4:	f8d8 4000 	ldr.w	r4, [r8]
 80060f8:	4627      	mov	r7, r4
 80060fa:	2f00      	cmp	r7, #0
 80060fc:	d143      	bne.n	8006186 <_malloc_r+0xd6>
 80060fe:	2c00      	cmp	r4, #0
 8006100:	d04b      	beq.n	800619a <_malloc_r+0xea>
 8006102:	6823      	ldr	r3, [r4, #0]
 8006104:	4639      	mov	r1, r7
 8006106:	4630      	mov	r0, r6
 8006108:	eb04 0903 	add.w	r9, r4, r3
 800610c:	f000 fb5e 	bl	80067cc <_sbrk_r>
 8006110:	4581      	cmp	r9, r0
 8006112:	d142      	bne.n	800619a <_malloc_r+0xea>
 8006114:	6821      	ldr	r1, [r4, #0]
 8006116:	4630      	mov	r0, r6
 8006118:	1a6d      	subs	r5, r5, r1
 800611a:	4629      	mov	r1, r5
 800611c:	f7ff ffa6 	bl	800606c <sbrk_aligned>
 8006120:	3001      	adds	r0, #1
 8006122:	d03a      	beq.n	800619a <_malloc_r+0xea>
 8006124:	6823      	ldr	r3, [r4, #0]
 8006126:	442b      	add	r3, r5
 8006128:	6023      	str	r3, [r4, #0]
 800612a:	f8d8 3000 	ldr.w	r3, [r8]
 800612e:	685a      	ldr	r2, [r3, #4]
 8006130:	bb62      	cbnz	r2, 800618c <_malloc_r+0xdc>
 8006132:	f8c8 7000 	str.w	r7, [r8]
 8006136:	e00f      	b.n	8006158 <_malloc_r+0xa8>
 8006138:	6822      	ldr	r2, [r4, #0]
 800613a:	1b52      	subs	r2, r2, r5
 800613c:	d420      	bmi.n	8006180 <_malloc_r+0xd0>
 800613e:	2a0b      	cmp	r2, #11
 8006140:	d917      	bls.n	8006172 <_malloc_r+0xc2>
 8006142:	1961      	adds	r1, r4, r5
 8006144:	42a3      	cmp	r3, r4
 8006146:	6025      	str	r5, [r4, #0]
 8006148:	bf18      	it	ne
 800614a:	6059      	strne	r1, [r3, #4]
 800614c:	6863      	ldr	r3, [r4, #4]
 800614e:	bf08      	it	eq
 8006150:	f8c8 1000 	streq.w	r1, [r8]
 8006154:	5162      	str	r2, [r4, r5]
 8006156:	604b      	str	r3, [r1, #4]
 8006158:	4630      	mov	r0, r6
 800615a:	f000 f82f 	bl	80061bc <__malloc_unlock>
 800615e:	f104 000b 	add.w	r0, r4, #11
 8006162:	1d23      	adds	r3, r4, #4
 8006164:	f020 0007 	bic.w	r0, r0, #7
 8006168:	1ac2      	subs	r2, r0, r3
 800616a:	bf1c      	itt	ne
 800616c:	1a1b      	subne	r3, r3, r0
 800616e:	50a3      	strne	r3, [r4, r2]
 8006170:	e7af      	b.n	80060d2 <_malloc_r+0x22>
 8006172:	6862      	ldr	r2, [r4, #4]
 8006174:	42a3      	cmp	r3, r4
 8006176:	bf0c      	ite	eq
 8006178:	f8c8 2000 	streq.w	r2, [r8]
 800617c:	605a      	strne	r2, [r3, #4]
 800617e:	e7eb      	b.n	8006158 <_malloc_r+0xa8>
 8006180:	4623      	mov	r3, r4
 8006182:	6864      	ldr	r4, [r4, #4]
 8006184:	e7ae      	b.n	80060e4 <_malloc_r+0x34>
 8006186:	463c      	mov	r4, r7
 8006188:	687f      	ldr	r7, [r7, #4]
 800618a:	e7b6      	b.n	80060fa <_malloc_r+0x4a>
 800618c:	461a      	mov	r2, r3
 800618e:	685b      	ldr	r3, [r3, #4]
 8006190:	42a3      	cmp	r3, r4
 8006192:	d1fb      	bne.n	800618c <_malloc_r+0xdc>
 8006194:	2300      	movs	r3, #0
 8006196:	6053      	str	r3, [r2, #4]
 8006198:	e7de      	b.n	8006158 <_malloc_r+0xa8>
 800619a:	230c      	movs	r3, #12
 800619c:	4630      	mov	r0, r6
 800619e:	6033      	str	r3, [r6, #0]
 80061a0:	f000 f80c 	bl	80061bc <__malloc_unlock>
 80061a4:	e794      	b.n	80060d0 <_malloc_r+0x20>
 80061a6:	6005      	str	r5, [r0, #0]
 80061a8:	e7d6      	b.n	8006158 <_malloc_r+0xa8>
 80061aa:	bf00      	nop
 80061ac:	200021ac 	.word	0x200021ac

080061b0 <__malloc_lock>:
 80061b0:	4801      	ldr	r0, [pc, #4]	@ (80061b8 <__malloc_lock+0x8>)
 80061b2:	f7ff bf03 	b.w	8005fbc <__retarget_lock_acquire_recursive>
 80061b6:	bf00      	nop
 80061b8:	200021a4 	.word	0x200021a4

080061bc <__malloc_unlock>:
 80061bc:	4801      	ldr	r0, [pc, #4]	@ (80061c4 <__malloc_unlock+0x8>)
 80061be:	f7ff befe 	b.w	8005fbe <__retarget_lock_release_recursive>
 80061c2:	bf00      	nop
 80061c4:	200021a4 	.word	0x200021a4

080061c8 <__ssputs_r>:
 80061c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061cc:	461f      	mov	r7, r3
 80061ce:	688e      	ldr	r6, [r1, #8]
 80061d0:	4682      	mov	sl, r0
 80061d2:	42be      	cmp	r6, r7
 80061d4:	460c      	mov	r4, r1
 80061d6:	4690      	mov	r8, r2
 80061d8:	680b      	ldr	r3, [r1, #0]
 80061da:	d82d      	bhi.n	8006238 <__ssputs_r+0x70>
 80061dc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80061e0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80061e4:	d026      	beq.n	8006234 <__ssputs_r+0x6c>
 80061e6:	6965      	ldr	r5, [r4, #20]
 80061e8:	6909      	ldr	r1, [r1, #16]
 80061ea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80061ee:	eba3 0901 	sub.w	r9, r3, r1
 80061f2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80061f6:	1c7b      	adds	r3, r7, #1
 80061f8:	444b      	add	r3, r9
 80061fa:	106d      	asrs	r5, r5, #1
 80061fc:	429d      	cmp	r5, r3
 80061fe:	bf38      	it	cc
 8006200:	461d      	movcc	r5, r3
 8006202:	0553      	lsls	r3, r2, #21
 8006204:	d527      	bpl.n	8006256 <__ssputs_r+0x8e>
 8006206:	4629      	mov	r1, r5
 8006208:	f7ff ff52 	bl	80060b0 <_malloc_r>
 800620c:	4606      	mov	r6, r0
 800620e:	b360      	cbz	r0, 800626a <__ssputs_r+0xa2>
 8006210:	464a      	mov	r2, r9
 8006212:	6921      	ldr	r1, [r4, #16]
 8006214:	f7ff fed4 	bl	8005fc0 <memcpy>
 8006218:	89a3      	ldrh	r3, [r4, #12]
 800621a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800621e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006222:	81a3      	strh	r3, [r4, #12]
 8006224:	6126      	str	r6, [r4, #16]
 8006226:	444e      	add	r6, r9
 8006228:	6026      	str	r6, [r4, #0]
 800622a:	463e      	mov	r6, r7
 800622c:	6165      	str	r5, [r4, #20]
 800622e:	eba5 0509 	sub.w	r5, r5, r9
 8006232:	60a5      	str	r5, [r4, #8]
 8006234:	42be      	cmp	r6, r7
 8006236:	d900      	bls.n	800623a <__ssputs_r+0x72>
 8006238:	463e      	mov	r6, r7
 800623a:	4632      	mov	r2, r6
 800623c:	4641      	mov	r1, r8
 800623e:	6820      	ldr	r0, [r4, #0]
 8006240:	f000 faaa 	bl	8006798 <memmove>
 8006244:	2000      	movs	r0, #0
 8006246:	68a3      	ldr	r3, [r4, #8]
 8006248:	1b9b      	subs	r3, r3, r6
 800624a:	60a3      	str	r3, [r4, #8]
 800624c:	6823      	ldr	r3, [r4, #0]
 800624e:	4433      	add	r3, r6
 8006250:	6023      	str	r3, [r4, #0]
 8006252:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006256:	462a      	mov	r2, r5
 8006258:	f000 fad6 	bl	8006808 <_realloc_r>
 800625c:	4606      	mov	r6, r0
 800625e:	2800      	cmp	r0, #0
 8006260:	d1e0      	bne.n	8006224 <__ssputs_r+0x5c>
 8006262:	4650      	mov	r0, sl
 8006264:	6921      	ldr	r1, [r4, #16]
 8006266:	f7ff feb9 	bl	8005fdc <_free_r>
 800626a:	230c      	movs	r3, #12
 800626c:	f8ca 3000 	str.w	r3, [sl]
 8006270:	89a3      	ldrh	r3, [r4, #12]
 8006272:	f04f 30ff 	mov.w	r0, #4294967295
 8006276:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800627a:	81a3      	strh	r3, [r4, #12]
 800627c:	e7e9      	b.n	8006252 <__ssputs_r+0x8a>
	...

08006280 <_svfiprintf_r>:
 8006280:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006284:	4698      	mov	r8, r3
 8006286:	898b      	ldrh	r3, [r1, #12]
 8006288:	4607      	mov	r7, r0
 800628a:	061b      	lsls	r3, r3, #24
 800628c:	460d      	mov	r5, r1
 800628e:	4614      	mov	r4, r2
 8006290:	b09d      	sub	sp, #116	@ 0x74
 8006292:	d510      	bpl.n	80062b6 <_svfiprintf_r+0x36>
 8006294:	690b      	ldr	r3, [r1, #16]
 8006296:	b973      	cbnz	r3, 80062b6 <_svfiprintf_r+0x36>
 8006298:	2140      	movs	r1, #64	@ 0x40
 800629a:	f7ff ff09 	bl	80060b0 <_malloc_r>
 800629e:	6028      	str	r0, [r5, #0]
 80062a0:	6128      	str	r0, [r5, #16]
 80062a2:	b930      	cbnz	r0, 80062b2 <_svfiprintf_r+0x32>
 80062a4:	230c      	movs	r3, #12
 80062a6:	603b      	str	r3, [r7, #0]
 80062a8:	f04f 30ff 	mov.w	r0, #4294967295
 80062ac:	b01d      	add	sp, #116	@ 0x74
 80062ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062b2:	2340      	movs	r3, #64	@ 0x40
 80062b4:	616b      	str	r3, [r5, #20]
 80062b6:	2300      	movs	r3, #0
 80062b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80062ba:	2320      	movs	r3, #32
 80062bc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80062c0:	2330      	movs	r3, #48	@ 0x30
 80062c2:	f04f 0901 	mov.w	r9, #1
 80062c6:	f8cd 800c 	str.w	r8, [sp, #12]
 80062ca:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006464 <_svfiprintf_r+0x1e4>
 80062ce:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80062d2:	4623      	mov	r3, r4
 80062d4:	469a      	mov	sl, r3
 80062d6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062da:	b10a      	cbz	r2, 80062e0 <_svfiprintf_r+0x60>
 80062dc:	2a25      	cmp	r2, #37	@ 0x25
 80062de:	d1f9      	bne.n	80062d4 <_svfiprintf_r+0x54>
 80062e0:	ebba 0b04 	subs.w	fp, sl, r4
 80062e4:	d00b      	beq.n	80062fe <_svfiprintf_r+0x7e>
 80062e6:	465b      	mov	r3, fp
 80062e8:	4622      	mov	r2, r4
 80062ea:	4629      	mov	r1, r5
 80062ec:	4638      	mov	r0, r7
 80062ee:	f7ff ff6b 	bl	80061c8 <__ssputs_r>
 80062f2:	3001      	adds	r0, #1
 80062f4:	f000 80a7 	beq.w	8006446 <_svfiprintf_r+0x1c6>
 80062f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80062fa:	445a      	add	r2, fp
 80062fc:	9209      	str	r2, [sp, #36]	@ 0x24
 80062fe:	f89a 3000 	ldrb.w	r3, [sl]
 8006302:	2b00      	cmp	r3, #0
 8006304:	f000 809f 	beq.w	8006446 <_svfiprintf_r+0x1c6>
 8006308:	2300      	movs	r3, #0
 800630a:	f04f 32ff 	mov.w	r2, #4294967295
 800630e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006312:	f10a 0a01 	add.w	sl, sl, #1
 8006316:	9304      	str	r3, [sp, #16]
 8006318:	9307      	str	r3, [sp, #28]
 800631a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800631e:	931a      	str	r3, [sp, #104]	@ 0x68
 8006320:	4654      	mov	r4, sl
 8006322:	2205      	movs	r2, #5
 8006324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006328:	484e      	ldr	r0, [pc, #312]	@ (8006464 <_svfiprintf_r+0x1e4>)
 800632a:	f000 fa5f 	bl	80067ec <memchr>
 800632e:	9a04      	ldr	r2, [sp, #16]
 8006330:	b9d8      	cbnz	r0, 800636a <_svfiprintf_r+0xea>
 8006332:	06d0      	lsls	r0, r2, #27
 8006334:	bf44      	itt	mi
 8006336:	2320      	movmi	r3, #32
 8006338:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800633c:	0711      	lsls	r1, r2, #28
 800633e:	bf44      	itt	mi
 8006340:	232b      	movmi	r3, #43	@ 0x2b
 8006342:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006346:	f89a 3000 	ldrb.w	r3, [sl]
 800634a:	2b2a      	cmp	r3, #42	@ 0x2a
 800634c:	d015      	beq.n	800637a <_svfiprintf_r+0xfa>
 800634e:	4654      	mov	r4, sl
 8006350:	2000      	movs	r0, #0
 8006352:	f04f 0c0a 	mov.w	ip, #10
 8006356:	9a07      	ldr	r2, [sp, #28]
 8006358:	4621      	mov	r1, r4
 800635a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800635e:	3b30      	subs	r3, #48	@ 0x30
 8006360:	2b09      	cmp	r3, #9
 8006362:	d94b      	bls.n	80063fc <_svfiprintf_r+0x17c>
 8006364:	b1b0      	cbz	r0, 8006394 <_svfiprintf_r+0x114>
 8006366:	9207      	str	r2, [sp, #28]
 8006368:	e014      	b.n	8006394 <_svfiprintf_r+0x114>
 800636a:	eba0 0308 	sub.w	r3, r0, r8
 800636e:	fa09 f303 	lsl.w	r3, r9, r3
 8006372:	4313      	orrs	r3, r2
 8006374:	46a2      	mov	sl, r4
 8006376:	9304      	str	r3, [sp, #16]
 8006378:	e7d2      	b.n	8006320 <_svfiprintf_r+0xa0>
 800637a:	9b03      	ldr	r3, [sp, #12]
 800637c:	1d19      	adds	r1, r3, #4
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	9103      	str	r1, [sp, #12]
 8006382:	2b00      	cmp	r3, #0
 8006384:	bfbb      	ittet	lt
 8006386:	425b      	neglt	r3, r3
 8006388:	f042 0202 	orrlt.w	r2, r2, #2
 800638c:	9307      	strge	r3, [sp, #28]
 800638e:	9307      	strlt	r3, [sp, #28]
 8006390:	bfb8      	it	lt
 8006392:	9204      	strlt	r2, [sp, #16]
 8006394:	7823      	ldrb	r3, [r4, #0]
 8006396:	2b2e      	cmp	r3, #46	@ 0x2e
 8006398:	d10a      	bne.n	80063b0 <_svfiprintf_r+0x130>
 800639a:	7863      	ldrb	r3, [r4, #1]
 800639c:	2b2a      	cmp	r3, #42	@ 0x2a
 800639e:	d132      	bne.n	8006406 <_svfiprintf_r+0x186>
 80063a0:	9b03      	ldr	r3, [sp, #12]
 80063a2:	3402      	adds	r4, #2
 80063a4:	1d1a      	adds	r2, r3, #4
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	9203      	str	r2, [sp, #12]
 80063aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80063ae:	9305      	str	r3, [sp, #20]
 80063b0:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006468 <_svfiprintf_r+0x1e8>
 80063b4:	2203      	movs	r2, #3
 80063b6:	4650      	mov	r0, sl
 80063b8:	7821      	ldrb	r1, [r4, #0]
 80063ba:	f000 fa17 	bl	80067ec <memchr>
 80063be:	b138      	cbz	r0, 80063d0 <_svfiprintf_r+0x150>
 80063c0:	2240      	movs	r2, #64	@ 0x40
 80063c2:	9b04      	ldr	r3, [sp, #16]
 80063c4:	eba0 000a 	sub.w	r0, r0, sl
 80063c8:	4082      	lsls	r2, r0
 80063ca:	4313      	orrs	r3, r2
 80063cc:	3401      	adds	r4, #1
 80063ce:	9304      	str	r3, [sp, #16]
 80063d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063d4:	2206      	movs	r2, #6
 80063d6:	4825      	ldr	r0, [pc, #148]	@ (800646c <_svfiprintf_r+0x1ec>)
 80063d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80063dc:	f000 fa06 	bl	80067ec <memchr>
 80063e0:	2800      	cmp	r0, #0
 80063e2:	d036      	beq.n	8006452 <_svfiprintf_r+0x1d2>
 80063e4:	4b22      	ldr	r3, [pc, #136]	@ (8006470 <_svfiprintf_r+0x1f0>)
 80063e6:	bb1b      	cbnz	r3, 8006430 <_svfiprintf_r+0x1b0>
 80063e8:	9b03      	ldr	r3, [sp, #12]
 80063ea:	3307      	adds	r3, #7
 80063ec:	f023 0307 	bic.w	r3, r3, #7
 80063f0:	3308      	adds	r3, #8
 80063f2:	9303      	str	r3, [sp, #12]
 80063f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063f6:	4433      	add	r3, r6
 80063f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80063fa:	e76a      	b.n	80062d2 <_svfiprintf_r+0x52>
 80063fc:	460c      	mov	r4, r1
 80063fe:	2001      	movs	r0, #1
 8006400:	fb0c 3202 	mla	r2, ip, r2, r3
 8006404:	e7a8      	b.n	8006358 <_svfiprintf_r+0xd8>
 8006406:	2300      	movs	r3, #0
 8006408:	f04f 0c0a 	mov.w	ip, #10
 800640c:	4619      	mov	r1, r3
 800640e:	3401      	adds	r4, #1
 8006410:	9305      	str	r3, [sp, #20]
 8006412:	4620      	mov	r0, r4
 8006414:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006418:	3a30      	subs	r2, #48	@ 0x30
 800641a:	2a09      	cmp	r2, #9
 800641c:	d903      	bls.n	8006426 <_svfiprintf_r+0x1a6>
 800641e:	2b00      	cmp	r3, #0
 8006420:	d0c6      	beq.n	80063b0 <_svfiprintf_r+0x130>
 8006422:	9105      	str	r1, [sp, #20]
 8006424:	e7c4      	b.n	80063b0 <_svfiprintf_r+0x130>
 8006426:	4604      	mov	r4, r0
 8006428:	2301      	movs	r3, #1
 800642a:	fb0c 2101 	mla	r1, ip, r1, r2
 800642e:	e7f0      	b.n	8006412 <_svfiprintf_r+0x192>
 8006430:	ab03      	add	r3, sp, #12
 8006432:	9300      	str	r3, [sp, #0]
 8006434:	462a      	mov	r2, r5
 8006436:	4638      	mov	r0, r7
 8006438:	4b0e      	ldr	r3, [pc, #56]	@ (8006474 <_svfiprintf_r+0x1f4>)
 800643a:	a904      	add	r1, sp, #16
 800643c:	f3af 8000 	nop.w
 8006440:	1c42      	adds	r2, r0, #1
 8006442:	4606      	mov	r6, r0
 8006444:	d1d6      	bne.n	80063f4 <_svfiprintf_r+0x174>
 8006446:	89ab      	ldrh	r3, [r5, #12]
 8006448:	065b      	lsls	r3, r3, #25
 800644a:	f53f af2d 	bmi.w	80062a8 <_svfiprintf_r+0x28>
 800644e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006450:	e72c      	b.n	80062ac <_svfiprintf_r+0x2c>
 8006452:	ab03      	add	r3, sp, #12
 8006454:	9300      	str	r3, [sp, #0]
 8006456:	462a      	mov	r2, r5
 8006458:	4638      	mov	r0, r7
 800645a:	4b06      	ldr	r3, [pc, #24]	@ (8006474 <_svfiprintf_r+0x1f4>)
 800645c:	a904      	add	r1, sp, #16
 800645e:	f000 f87d 	bl	800655c <_printf_i>
 8006462:	e7ed      	b.n	8006440 <_svfiprintf_r+0x1c0>
 8006464:	0800808a 	.word	0x0800808a
 8006468:	08008090 	.word	0x08008090
 800646c:	08008094 	.word	0x08008094
 8006470:	00000000 	.word	0x00000000
 8006474:	080061c9 	.word	0x080061c9

08006478 <_printf_common>:
 8006478:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800647c:	4616      	mov	r6, r2
 800647e:	4698      	mov	r8, r3
 8006480:	688a      	ldr	r2, [r1, #8]
 8006482:	690b      	ldr	r3, [r1, #16]
 8006484:	4607      	mov	r7, r0
 8006486:	4293      	cmp	r3, r2
 8006488:	bfb8      	it	lt
 800648a:	4613      	movlt	r3, r2
 800648c:	6033      	str	r3, [r6, #0]
 800648e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006492:	460c      	mov	r4, r1
 8006494:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006498:	b10a      	cbz	r2, 800649e <_printf_common+0x26>
 800649a:	3301      	adds	r3, #1
 800649c:	6033      	str	r3, [r6, #0]
 800649e:	6823      	ldr	r3, [r4, #0]
 80064a0:	0699      	lsls	r1, r3, #26
 80064a2:	bf42      	ittt	mi
 80064a4:	6833      	ldrmi	r3, [r6, #0]
 80064a6:	3302      	addmi	r3, #2
 80064a8:	6033      	strmi	r3, [r6, #0]
 80064aa:	6825      	ldr	r5, [r4, #0]
 80064ac:	f015 0506 	ands.w	r5, r5, #6
 80064b0:	d106      	bne.n	80064c0 <_printf_common+0x48>
 80064b2:	f104 0a19 	add.w	sl, r4, #25
 80064b6:	68e3      	ldr	r3, [r4, #12]
 80064b8:	6832      	ldr	r2, [r6, #0]
 80064ba:	1a9b      	subs	r3, r3, r2
 80064bc:	42ab      	cmp	r3, r5
 80064be:	dc2b      	bgt.n	8006518 <_printf_common+0xa0>
 80064c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80064c4:	6822      	ldr	r2, [r4, #0]
 80064c6:	3b00      	subs	r3, #0
 80064c8:	bf18      	it	ne
 80064ca:	2301      	movne	r3, #1
 80064cc:	0692      	lsls	r2, r2, #26
 80064ce:	d430      	bmi.n	8006532 <_printf_common+0xba>
 80064d0:	4641      	mov	r1, r8
 80064d2:	4638      	mov	r0, r7
 80064d4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80064d8:	47c8      	blx	r9
 80064da:	3001      	adds	r0, #1
 80064dc:	d023      	beq.n	8006526 <_printf_common+0xae>
 80064de:	6823      	ldr	r3, [r4, #0]
 80064e0:	6922      	ldr	r2, [r4, #16]
 80064e2:	f003 0306 	and.w	r3, r3, #6
 80064e6:	2b04      	cmp	r3, #4
 80064e8:	bf14      	ite	ne
 80064ea:	2500      	movne	r5, #0
 80064ec:	6833      	ldreq	r3, [r6, #0]
 80064ee:	f04f 0600 	mov.w	r6, #0
 80064f2:	bf08      	it	eq
 80064f4:	68e5      	ldreq	r5, [r4, #12]
 80064f6:	f104 041a 	add.w	r4, r4, #26
 80064fa:	bf08      	it	eq
 80064fc:	1aed      	subeq	r5, r5, r3
 80064fe:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006502:	bf08      	it	eq
 8006504:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006508:	4293      	cmp	r3, r2
 800650a:	bfc4      	itt	gt
 800650c:	1a9b      	subgt	r3, r3, r2
 800650e:	18ed      	addgt	r5, r5, r3
 8006510:	42b5      	cmp	r5, r6
 8006512:	d11a      	bne.n	800654a <_printf_common+0xd2>
 8006514:	2000      	movs	r0, #0
 8006516:	e008      	b.n	800652a <_printf_common+0xb2>
 8006518:	2301      	movs	r3, #1
 800651a:	4652      	mov	r2, sl
 800651c:	4641      	mov	r1, r8
 800651e:	4638      	mov	r0, r7
 8006520:	47c8      	blx	r9
 8006522:	3001      	adds	r0, #1
 8006524:	d103      	bne.n	800652e <_printf_common+0xb6>
 8006526:	f04f 30ff 	mov.w	r0, #4294967295
 800652a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800652e:	3501      	adds	r5, #1
 8006530:	e7c1      	b.n	80064b6 <_printf_common+0x3e>
 8006532:	2030      	movs	r0, #48	@ 0x30
 8006534:	18e1      	adds	r1, r4, r3
 8006536:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800653a:	1c5a      	adds	r2, r3, #1
 800653c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006540:	4422      	add	r2, r4
 8006542:	3302      	adds	r3, #2
 8006544:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006548:	e7c2      	b.n	80064d0 <_printf_common+0x58>
 800654a:	2301      	movs	r3, #1
 800654c:	4622      	mov	r2, r4
 800654e:	4641      	mov	r1, r8
 8006550:	4638      	mov	r0, r7
 8006552:	47c8      	blx	r9
 8006554:	3001      	adds	r0, #1
 8006556:	d0e6      	beq.n	8006526 <_printf_common+0xae>
 8006558:	3601      	adds	r6, #1
 800655a:	e7d9      	b.n	8006510 <_printf_common+0x98>

0800655c <_printf_i>:
 800655c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006560:	7e0f      	ldrb	r7, [r1, #24]
 8006562:	4691      	mov	r9, r2
 8006564:	2f78      	cmp	r7, #120	@ 0x78
 8006566:	4680      	mov	r8, r0
 8006568:	460c      	mov	r4, r1
 800656a:	469a      	mov	sl, r3
 800656c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800656e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006572:	d807      	bhi.n	8006584 <_printf_i+0x28>
 8006574:	2f62      	cmp	r7, #98	@ 0x62
 8006576:	d80a      	bhi.n	800658e <_printf_i+0x32>
 8006578:	2f00      	cmp	r7, #0
 800657a:	f000 80d1 	beq.w	8006720 <_printf_i+0x1c4>
 800657e:	2f58      	cmp	r7, #88	@ 0x58
 8006580:	f000 80b8 	beq.w	80066f4 <_printf_i+0x198>
 8006584:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006588:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800658c:	e03a      	b.n	8006604 <_printf_i+0xa8>
 800658e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006592:	2b15      	cmp	r3, #21
 8006594:	d8f6      	bhi.n	8006584 <_printf_i+0x28>
 8006596:	a101      	add	r1, pc, #4	@ (adr r1, 800659c <_printf_i+0x40>)
 8006598:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800659c:	080065f5 	.word	0x080065f5
 80065a0:	08006609 	.word	0x08006609
 80065a4:	08006585 	.word	0x08006585
 80065a8:	08006585 	.word	0x08006585
 80065ac:	08006585 	.word	0x08006585
 80065b0:	08006585 	.word	0x08006585
 80065b4:	08006609 	.word	0x08006609
 80065b8:	08006585 	.word	0x08006585
 80065bc:	08006585 	.word	0x08006585
 80065c0:	08006585 	.word	0x08006585
 80065c4:	08006585 	.word	0x08006585
 80065c8:	08006707 	.word	0x08006707
 80065cc:	08006633 	.word	0x08006633
 80065d0:	080066c1 	.word	0x080066c1
 80065d4:	08006585 	.word	0x08006585
 80065d8:	08006585 	.word	0x08006585
 80065dc:	08006729 	.word	0x08006729
 80065e0:	08006585 	.word	0x08006585
 80065e4:	08006633 	.word	0x08006633
 80065e8:	08006585 	.word	0x08006585
 80065ec:	08006585 	.word	0x08006585
 80065f0:	080066c9 	.word	0x080066c9
 80065f4:	6833      	ldr	r3, [r6, #0]
 80065f6:	1d1a      	adds	r2, r3, #4
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	6032      	str	r2, [r6, #0]
 80065fc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006600:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006604:	2301      	movs	r3, #1
 8006606:	e09c      	b.n	8006742 <_printf_i+0x1e6>
 8006608:	6833      	ldr	r3, [r6, #0]
 800660a:	6820      	ldr	r0, [r4, #0]
 800660c:	1d19      	adds	r1, r3, #4
 800660e:	6031      	str	r1, [r6, #0]
 8006610:	0606      	lsls	r6, r0, #24
 8006612:	d501      	bpl.n	8006618 <_printf_i+0xbc>
 8006614:	681d      	ldr	r5, [r3, #0]
 8006616:	e003      	b.n	8006620 <_printf_i+0xc4>
 8006618:	0645      	lsls	r5, r0, #25
 800661a:	d5fb      	bpl.n	8006614 <_printf_i+0xb8>
 800661c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006620:	2d00      	cmp	r5, #0
 8006622:	da03      	bge.n	800662c <_printf_i+0xd0>
 8006624:	232d      	movs	r3, #45	@ 0x2d
 8006626:	426d      	negs	r5, r5
 8006628:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800662c:	230a      	movs	r3, #10
 800662e:	4858      	ldr	r0, [pc, #352]	@ (8006790 <_printf_i+0x234>)
 8006630:	e011      	b.n	8006656 <_printf_i+0xfa>
 8006632:	6821      	ldr	r1, [r4, #0]
 8006634:	6833      	ldr	r3, [r6, #0]
 8006636:	0608      	lsls	r0, r1, #24
 8006638:	f853 5b04 	ldr.w	r5, [r3], #4
 800663c:	d402      	bmi.n	8006644 <_printf_i+0xe8>
 800663e:	0649      	lsls	r1, r1, #25
 8006640:	bf48      	it	mi
 8006642:	b2ad      	uxthmi	r5, r5
 8006644:	2f6f      	cmp	r7, #111	@ 0x6f
 8006646:	6033      	str	r3, [r6, #0]
 8006648:	bf14      	ite	ne
 800664a:	230a      	movne	r3, #10
 800664c:	2308      	moveq	r3, #8
 800664e:	4850      	ldr	r0, [pc, #320]	@ (8006790 <_printf_i+0x234>)
 8006650:	2100      	movs	r1, #0
 8006652:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006656:	6866      	ldr	r6, [r4, #4]
 8006658:	2e00      	cmp	r6, #0
 800665a:	60a6      	str	r6, [r4, #8]
 800665c:	db05      	blt.n	800666a <_printf_i+0x10e>
 800665e:	6821      	ldr	r1, [r4, #0]
 8006660:	432e      	orrs	r6, r5
 8006662:	f021 0104 	bic.w	r1, r1, #4
 8006666:	6021      	str	r1, [r4, #0]
 8006668:	d04b      	beq.n	8006702 <_printf_i+0x1a6>
 800666a:	4616      	mov	r6, r2
 800666c:	fbb5 f1f3 	udiv	r1, r5, r3
 8006670:	fb03 5711 	mls	r7, r3, r1, r5
 8006674:	5dc7      	ldrb	r7, [r0, r7]
 8006676:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800667a:	462f      	mov	r7, r5
 800667c:	42bb      	cmp	r3, r7
 800667e:	460d      	mov	r5, r1
 8006680:	d9f4      	bls.n	800666c <_printf_i+0x110>
 8006682:	2b08      	cmp	r3, #8
 8006684:	d10b      	bne.n	800669e <_printf_i+0x142>
 8006686:	6823      	ldr	r3, [r4, #0]
 8006688:	07df      	lsls	r7, r3, #31
 800668a:	d508      	bpl.n	800669e <_printf_i+0x142>
 800668c:	6923      	ldr	r3, [r4, #16]
 800668e:	6861      	ldr	r1, [r4, #4]
 8006690:	4299      	cmp	r1, r3
 8006692:	bfde      	ittt	le
 8006694:	2330      	movle	r3, #48	@ 0x30
 8006696:	f806 3c01 	strble.w	r3, [r6, #-1]
 800669a:	f106 36ff 	addle.w	r6, r6, #4294967295
 800669e:	1b92      	subs	r2, r2, r6
 80066a0:	6122      	str	r2, [r4, #16]
 80066a2:	464b      	mov	r3, r9
 80066a4:	4621      	mov	r1, r4
 80066a6:	4640      	mov	r0, r8
 80066a8:	f8cd a000 	str.w	sl, [sp]
 80066ac:	aa03      	add	r2, sp, #12
 80066ae:	f7ff fee3 	bl	8006478 <_printf_common>
 80066b2:	3001      	adds	r0, #1
 80066b4:	d14a      	bne.n	800674c <_printf_i+0x1f0>
 80066b6:	f04f 30ff 	mov.w	r0, #4294967295
 80066ba:	b004      	add	sp, #16
 80066bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066c0:	6823      	ldr	r3, [r4, #0]
 80066c2:	f043 0320 	orr.w	r3, r3, #32
 80066c6:	6023      	str	r3, [r4, #0]
 80066c8:	2778      	movs	r7, #120	@ 0x78
 80066ca:	4832      	ldr	r0, [pc, #200]	@ (8006794 <_printf_i+0x238>)
 80066cc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80066d0:	6823      	ldr	r3, [r4, #0]
 80066d2:	6831      	ldr	r1, [r6, #0]
 80066d4:	061f      	lsls	r7, r3, #24
 80066d6:	f851 5b04 	ldr.w	r5, [r1], #4
 80066da:	d402      	bmi.n	80066e2 <_printf_i+0x186>
 80066dc:	065f      	lsls	r7, r3, #25
 80066de:	bf48      	it	mi
 80066e0:	b2ad      	uxthmi	r5, r5
 80066e2:	6031      	str	r1, [r6, #0]
 80066e4:	07d9      	lsls	r1, r3, #31
 80066e6:	bf44      	itt	mi
 80066e8:	f043 0320 	orrmi.w	r3, r3, #32
 80066ec:	6023      	strmi	r3, [r4, #0]
 80066ee:	b11d      	cbz	r5, 80066f8 <_printf_i+0x19c>
 80066f0:	2310      	movs	r3, #16
 80066f2:	e7ad      	b.n	8006650 <_printf_i+0xf4>
 80066f4:	4826      	ldr	r0, [pc, #152]	@ (8006790 <_printf_i+0x234>)
 80066f6:	e7e9      	b.n	80066cc <_printf_i+0x170>
 80066f8:	6823      	ldr	r3, [r4, #0]
 80066fa:	f023 0320 	bic.w	r3, r3, #32
 80066fe:	6023      	str	r3, [r4, #0]
 8006700:	e7f6      	b.n	80066f0 <_printf_i+0x194>
 8006702:	4616      	mov	r6, r2
 8006704:	e7bd      	b.n	8006682 <_printf_i+0x126>
 8006706:	6833      	ldr	r3, [r6, #0]
 8006708:	6825      	ldr	r5, [r4, #0]
 800670a:	1d18      	adds	r0, r3, #4
 800670c:	6961      	ldr	r1, [r4, #20]
 800670e:	6030      	str	r0, [r6, #0]
 8006710:	062e      	lsls	r6, r5, #24
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	d501      	bpl.n	800671a <_printf_i+0x1be>
 8006716:	6019      	str	r1, [r3, #0]
 8006718:	e002      	b.n	8006720 <_printf_i+0x1c4>
 800671a:	0668      	lsls	r0, r5, #25
 800671c:	d5fb      	bpl.n	8006716 <_printf_i+0x1ba>
 800671e:	8019      	strh	r1, [r3, #0]
 8006720:	2300      	movs	r3, #0
 8006722:	4616      	mov	r6, r2
 8006724:	6123      	str	r3, [r4, #16]
 8006726:	e7bc      	b.n	80066a2 <_printf_i+0x146>
 8006728:	6833      	ldr	r3, [r6, #0]
 800672a:	2100      	movs	r1, #0
 800672c:	1d1a      	adds	r2, r3, #4
 800672e:	6032      	str	r2, [r6, #0]
 8006730:	681e      	ldr	r6, [r3, #0]
 8006732:	6862      	ldr	r2, [r4, #4]
 8006734:	4630      	mov	r0, r6
 8006736:	f000 f859 	bl	80067ec <memchr>
 800673a:	b108      	cbz	r0, 8006740 <_printf_i+0x1e4>
 800673c:	1b80      	subs	r0, r0, r6
 800673e:	6060      	str	r0, [r4, #4]
 8006740:	6863      	ldr	r3, [r4, #4]
 8006742:	6123      	str	r3, [r4, #16]
 8006744:	2300      	movs	r3, #0
 8006746:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800674a:	e7aa      	b.n	80066a2 <_printf_i+0x146>
 800674c:	4632      	mov	r2, r6
 800674e:	4649      	mov	r1, r9
 8006750:	4640      	mov	r0, r8
 8006752:	6923      	ldr	r3, [r4, #16]
 8006754:	47d0      	blx	sl
 8006756:	3001      	adds	r0, #1
 8006758:	d0ad      	beq.n	80066b6 <_printf_i+0x15a>
 800675a:	6823      	ldr	r3, [r4, #0]
 800675c:	079b      	lsls	r3, r3, #30
 800675e:	d413      	bmi.n	8006788 <_printf_i+0x22c>
 8006760:	68e0      	ldr	r0, [r4, #12]
 8006762:	9b03      	ldr	r3, [sp, #12]
 8006764:	4298      	cmp	r0, r3
 8006766:	bfb8      	it	lt
 8006768:	4618      	movlt	r0, r3
 800676a:	e7a6      	b.n	80066ba <_printf_i+0x15e>
 800676c:	2301      	movs	r3, #1
 800676e:	4632      	mov	r2, r6
 8006770:	4649      	mov	r1, r9
 8006772:	4640      	mov	r0, r8
 8006774:	47d0      	blx	sl
 8006776:	3001      	adds	r0, #1
 8006778:	d09d      	beq.n	80066b6 <_printf_i+0x15a>
 800677a:	3501      	adds	r5, #1
 800677c:	68e3      	ldr	r3, [r4, #12]
 800677e:	9903      	ldr	r1, [sp, #12]
 8006780:	1a5b      	subs	r3, r3, r1
 8006782:	42ab      	cmp	r3, r5
 8006784:	dcf2      	bgt.n	800676c <_printf_i+0x210>
 8006786:	e7eb      	b.n	8006760 <_printf_i+0x204>
 8006788:	2500      	movs	r5, #0
 800678a:	f104 0619 	add.w	r6, r4, #25
 800678e:	e7f5      	b.n	800677c <_printf_i+0x220>
 8006790:	0800809b 	.word	0x0800809b
 8006794:	080080ac 	.word	0x080080ac

08006798 <memmove>:
 8006798:	4288      	cmp	r0, r1
 800679a:	b510      	push	{r4, lr}
 800679c:	eb01 0402 	add.w	r4, r1, r2
 80067a0:	d902      	bls.n	80067a8 <memmove+0x10>
 80067a2:	4284      	cmp	r4, r0
 80067a4:	4623      	mov	r3, r4
 80067a6:	d807      	bhi.n	80067b8 <memmove+0x20>
 80067a8:	1e43      	subs	r3, r0, #1
 80067aa:	42a1      	cmp	r1, r4
 80067ac:	d008      	beq.n	80067c0 <memmove+0x28>
 80067ae:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067b2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80067b6:	e7f8      	b.n	80067aa <memmove+0x12>
 80067b8:	4601      	mov	r1, r0
 80067ba:	4402      	add	r2, r0
 80067bc:	428a      	cmp	r2, r1
 80067be:	d100      	bne.n	80067c2 <memmove+0x2a>
 80067c0:	bd10      	pop	{r4, pc}
 80067c2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80067c6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80067ca:	e7f7      	b.n	80067bc <memmove+0x24>

080067cc <_sbrk_r>:
 80067cc:	b538      	push	{r3, r4, r5, lr}
 80067ce:	2300      	movs	r3, #0
 80067d0:	4d05      	ldr	r5, [pc, #20]	@ (80067e8 <_sbrk_r+0x1c>)
 80067d2:	4604      	mov	r4, r0
 80067d4:	4608      	mov	r0, r1
 80067d6:	602b      	str	r3, [r5, #0]
 80067d8:	f7fc fd0a 	bl	80031f0 <_sbrk>
 80067dc:	1c43      	adds	r3, r0, #1
 80067de:	d102      	bne.n	80067e6 <_sbrk_r+0x1a>
 80067e0:	682b      	ldr	r3, [r5, #0]
 80067e2:	b103      	cbz	r3, 80067e6 <_sbrk_r+0x1a>
 80067e4:	6023      	str	r3, [r4, #0]
 80067e6:	bd38      	pop	{r3, r4, r5, pc}
 80067e8:	200021a0 	.word	0x200021a0

080067ec <memchr>:
 80067ec:	4603      	mov	r3, r0
 80067ee:	b510      	push	{r4, lr}
 80067f0:	b2c9      	uxtb	r1, r1
 80067f2:	4402      	add	r2, r0
 80067f4:	4293      	cmp	r3, r2
 80067f6:	4618      	mov	r0, r3
 80067f8:	d101      	bne.n	80067fe <memchr+0x12>
 80067fa:	2000      	movs	r0, #0
 80067fc:	e003      	b.n	8006806 <memchr+0x1a>
 80067fe:	7804      	ldrb	r4, [r0, #0]
 8006800:	3301      	adds	r3, #1
 8006802:	428c      	cmp	r4, r1
 8006804:	d1f6      	bne.n	80067f4 <memchr+0x8>
 8006806:	bd10      	pop	{r4, pc}

08006808 <_realloc_r>:
 8006808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800680c:	4607      	mov	r7, r0
 800680e:	4614      	mov	r4, r2
 8006810:	460d      	mov	r5, r1
 8006812:	b921      	cbnz	r1, 800681e <_realloc_r+0x16>
 8006814:	4611      	mov	r1, r2
 8006816:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800681a:	f7ff bc49 	b.w	80060b0 <_malloc_r>
 800681e:	b92a      	cbnz	r2, 800682c <_realloc_r+0x24>
 8006820:	f7ff fbdc 	bl	8005fdc <_free_r>
 8006824:	4625      	mov	r5, r4
 8006826:	4628      	mov	r0, r5
 8006828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800682c:	f000 f81a 	bl	8006864 <_malloc_usable_size_r>
 8006830:	4284      	cmp	r4, r0
 8006832:	4606      	mov	r6, r0
 8006834:	d802      	bhi.n	800683c <_realloc_r+0x34>
 8006836:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800683a:	d8f4      	bhi.n	8006826 <_realloc_r+0x1e>
 800683c:	4621      	mov	r1, r4
 800683e:	4638      	mov	r0, r7
 8006840:	f7ff fc36 	bl	80060b0 <_malloc_r>
 8006844:	4680      	mov	r8, r0
 8006846:	b908      	cbnz	r0, 800684c <_realloc_r+0x44>
 8006848:	4645      	mov	r5, r8
 800684a:	e7ec      	b.n	8006826 <_realloc_r+0x1e>
 800684c:	42b4      	cmp	r4, r6
 800684e:	4622      	mov	r2, r4
 8006850:	4629      	mov	r1, r5
 8006852:	bf28      	it	cs
 8006854:	4632      	movcs	r2, r6
 8006856:	f7ff fbb3 	bl	8005fc0 <memcpy>
 800685a:	4629      	mov	r1, r5
 800685c:	4638      	mov	r0, r7
 800685e:	f7ff fbbd 	bl	8005fdc <_free_r>
 8006862:	e7f1      	b.n	8006848 <_realloc_r+0x40>

08006864 <_malloc_usable_size_r>:
 8006864:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006868:	1f18      	subs	r0, r3, #4
 800686a:	2b00      	cmp	r3, #0
 800686c:	bfbc      	itt	lt
 800686e:	580b      	ldrlt	r3, [r1, r0]
 8006870:	18c0      	addlt	r0, r0, r3
 8006872:	4770      	bx	lr

08006874 <powf>:
 8006874:	b570      	push	{r4, r5, r6, lr}
 8006876:	460c      	mov	r4, r1
 8006878:	4606      	mov	r6, r0
 800687a:	f000 fa43 	bl	8006d04 <__ieee754_powf>
 800687e:	4621      	mov	r1, r4
 8006880:	4605      	mov	r5, r0
 8006882:	4620      	mov	r0, r4
 8006884:	f7f9 ff48 	bl	8000718 <__aeabi_fcmpun>
 8006888:	bb68      	cbnz	r0, 80068e6 <powf+0x72>
 800688a:	2100      	movs	r1, #0
 800688c:	4630      	mov	r0, r6
 800688e:	f7f9 ff11 	bl	80006b4 <__aeabi_fcmpeq>
 8006892:	b190      	cbz	r0, 80068ba <powf+0x46>
 8006894:	2100      	movs	r1, #0
 8006896:	4620      	mov	r0, r4
 8006898:	f7f9 ff0c 	bl	80006b4 <__aeabi_fcmpeq>
 800689c:	2800      	cmp	r0, #0
 800689e:	d133      	bne.n	8006908 <powf+0x94>
 80068a0:	4620      	mov	r0, r4
 80068a2:	f000 f8c1 	bl	8006a28 <finitef>
 80068a6:	b1f0      	cbz	r0, 80068e6 <powf+0x72>
 80068a8:	2100      	movs	r1, #0
 80068aa:	4620      	mov	r0, r4
 80068ac:	f7f9 ff0c 	bl	80006c8 <__aeabi_fcmplt>
 80068b0:	b1c8      	cbz	r0, 80068e6 <powf+0x72>
 80068b2:	f7ff fb59 	bl	8005f68 <__errno>
 80068b6:	2322      	movs	r3, #34	@ 0x22
 80068b8:	e014      	b.n	80068e4 <powf+0x70>
 80068ba:	4628      	mov	r0, r5
 80068bc:	f000 f8b4 	bl	8006a28 <finitef>
 80068c0:	b998      	cbnz	r0, 80068ea <powf+0x76>
 80068c2:	4630      	mov	r0, r6
 80068c4:	f000 f8b0 	bl	8006a28 <finitef>
 80068c8:	b178      	cbz	r0, 80068ea <powf+0x76>
 80068ca:	4620      	mov	r0, r4
 80068cc:	f000 f8ac 	bl	8006a28 <finitef>
 80068d0:	b158      	cbz	r0, 80068ea <powf+0x76>
 80068d2:	4629      	mov	r1, r5
 80068d4:	4628      	mov	r0, r5
 80068d6:	f7f9 ff1f 	bl	8000718 <__aeabi_fcmpun>
 80068da:	2800      	cmp	r0, #0
 80068dc:	d0e9      	beq.n	80068b2 <powf+0x3e>
 80068de:	f7ff fb43 	bl	8005f68 <__errno>
 80068e2:	2321      	movs	r3, #33	@ 0x21
 80068e4:	6003      	str	r3, [r0, #0]
 80068e6:	4628      	mov	r0, r5
 80068e8:	bd70      	pop	{r4, r5, r6, pc}
 80068ea:	2100      	movs	r1, #0
 80068ec:	4628      	mov	r0, r5
 80068ee:	f7f9 fee1 	bl	80006b4 <__aeabi_fcmpeq>
 80068f2:	2800      	cmp	r0, #0
 80068f4:	d0f7      	beq.n	80068e6 <powf+0x72>
 80068f6:	4630      	mov	r0, r6
 80068f8:	f000 f896 	bl	8006a28 <finitef>
 80068fc:	2800      	cmp	r0, #0
 80068fe:	d0f2      	beq.n	80068e6 <powf+0x72>
 8006900:	4620      	mov	r0, r4
 8006902:	f000 f891 	bl	8006a28 <finitef>
 8006906:	e7d3      	b.n	80068b0 <powf+0x3c>
 8006908:	f04f 557e 	mov.w	r5, #1065353216	@ 0x3f800000
 800690c:	e7eb      	b.n	80068e6 <powf+0x72>

0800690e <sqrtf>:
 800690e:	b538      	push	{r3, r4, r5, lr}
 8006910:	4605      	mov	r5, r0
 8006912:	f000 f891 	bl	8006a38 <__ieee754_sqrtf>
 8006916:	4629      	mov	r1, r5
 8006918:	4604      	mov	r4, r0
 800691a:	4628      	mov	r0, r5
 800691c:	f7f9 fefc 	bl	8000718 <__aeabi_fcmpun>
 8006920:	b968      	cbnz	r0, 800693e <sqrtf+0x30>
 8006922:	2100      	movs	r1, #0
 8006924:	4628      	mov	r0, r5
 8006926:	f7f9 fecf 	bl	80006c8 <__aeabi_fcmplt>
 800692a:	b140      	cbz	r0, 800693e <sqrtf+0x30>
 800692c:	f7ff fb1c 	bl	8005f68 <__errno>
 8006930:	2321      	movs	r3, #33	@ 0x21
 8006932:	2100      	movs	r1, #0
 8006934:	6003      	str	r3, [r0, #0]
 8006936:	4608      	mov	r0, r1
 8006938:	f7f9 fddc 	bl	80004f4 <__aeabi_fdiv>
 800693c:	4604      	mov	r4, r0
 800693e:	4620      	mov	r0, r4
 8006940:	bd38      	pop	{r3, r4, r5, pc}
	...

08006944 <cosf>:
 8006944:	b507      	push	{r0, r1, r2, lr}
 8006946:	4a1a      	ldr	r2, [pc, #104]	@ (80069b0 <cosf+0x6c>)
 8006948:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 800694c:	4293      	cmp	r3, r2
 800694e:	4601      	mov	r1, r0
 8006950:	d805      	bhi.n	800695e <cosf+0x1a>
 8006952:	2100      	movs	r1, #0
 8006954:	b003      	add	sp, #12
 8006956:	f85d eb04 	ldr.w	lr, [sp], #4
 800695a:	f000 b8dd 	b.w	8006b18 <__kernel_cosf>
 800695e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8006962:	d304      	bcc.n	800696e <cosf+0x2a>
 8006964:	f7f9 fc08 	bl	8000178 <__aeabi_fsub>
 8006968:	b003      	add	sp, #12
 800696a:	f85d fb04 	ldr.w	pc, [sp], #4
 800696e:	4669      	mov	r1, sp
 8006970:	f000 fd28 	bl	80073c4 <__ieee754_rem_pio2f>
 8006974:	f000 0203 	and.w	r2, r0, #3
 8006978:	2a01      	cmp	r2, #1
 800697a:	d007      	beq.n	800698c <cosf+0x48>
 800697c:	2a02      	cmp	r2, #2
 800697e:	d00c      	beq.n	800699a <cosf+0x56>
 8006980:	b982      	cbnz	r2, 80069a4 <cosf+0x60>
 8006982:	9901      	ldr	r1, [sp, #4]
 8006984:	9800      	ldr	r0, [sp, #0]
 8006986:	f000 f8c7 	bl	8006b18 <__kernel_cosf>
 800698a:	e7ed      	b.n	8006968 <cosf+0x24>
 800698c:	9901      	ldr	r1, [sp, #4]
 800698e:	9800      	ldr	r0, [sp, #0]
 8006990:	f000 f942 	bl	8006c18 <__kernel_sinf>
 8006994:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8006998:	e7e6      	b.n	8006968 <cosf+0x24>
 800699a:	9901      	ldr	r1, [sp, #4]
 800699c:	9800      	ldr	r0, [sp, #0]
 800699e:	f000 f8bb 	bl	8006b18 <__kernel_cosf>
 80069a2:	e7f7      	b.n	8006994 <cosf+0x50>
 80069a4:	2201      	movs	r2, #1
 80069a6:	9901      	ldr	r1, [sp, #4]
 80069a8:	9800      	ldr	r0, [sp, #0]
 80069aa:	f000 f935 	bl	8006c18 <__kernel_sinf>
 80069ae:	e7db      	b.n	8006968 <cosf+0x24>
 80069b0:	3f490fd8 	.word	0x3f490fd8

080069b4 <sinf>:
 80069b4:	b507      	push	{r0, r1, r2, lr}
 80069b6:	4a1b      	ldr	r2, [pc, #108]	@ (8006a24 <sinf+0x70>)
 80069b8:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80069bc:	4293      	cmp	r3, r2
 80069be:	4601      	mov	r1, r0
 80069c0:	d806      	bhi.n	80069d0 <sinf+0x1c>
 80069c2:	2200      	movs	r2, #0
 80069c4:	2100      	movs	r1, #0
 80069c6:	b003      	add	sp, #12
 80069c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80069cc:	f000 b924 	b.w	8006c18 <__kernel_sinf>
 80069d0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80069d4:	d304      	bcc.n	80069e0 <sinf+0x2c>
 80069d6:	f7f9 fbcf 	bl	8000178 <__aeabi_fsub>
 80069da:	b003      	add	sp, #12
 80069dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80069e0:	4669      	mov	r1, sp
 80069e2:	f000 fcef 	bl	80073c4 <__ieee754_rem_pio2f>
 80069e6:	f000 0003 	and.w	r0, r0, #3
 80069ea:	2801      	cmp	r0, #1
 80069ec:	d008      	beq.n	8006a00 <sinf+0x4c>
 80069ee:	2802      	cmp	r0, #2
 80069f0:	d00b      	beq.n	8006a0a <sinf+0x56>
 80069f2:	b990      	cbnz	r0, 8006a1a <sinf+0x66>
 80069f4:	2201      	movs	r2, #1
 80069f6:	9901      	ldr	r1, [sp, #4]
 80069f8:	9800      	ldr	r0, [sp, #0]
 80069fa:	f000 f90d 	bl	8006c18 <__kernel_sinf>
 80069fe:	e7ec      	b.n	80069da <sinf+0x26>
 8006a00:	9901      	ldr	r1, [sp, #4]
 8006a02:	9800      	ldr	r0, [sp, #0]
 8006a04:	f000 f888 	bl	8006b18 <__kernel_cosf>
 8006a08:	e7e7      	b.n	80069da <sinf+0x26>
 8006a0a:	2201      	movs	r2, #1
 8006a0c:	9901      	ldr	r1, [sp, #4]
 8006a0e:	9800      	ldr	r0, [sp, #0]
 8006a10:	f000 f902 	bl	8006c18 <__kernel_sinf>
 8006a14:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8006a18:	e7df      	b.n	80069da <sinf+0x26>
 8006a1a:	9901      	ldr	r1, [sp, #4]
 8006a1c:	9800      	ldr	r0, [sp, #0]
 8006a1e:	f000 f87b 	bl	8006b18 <__kernel_cosf>
 8006a22:	e7f7      	b.n	8006a14 <sinf+0x60>
 8006a24:	3f490fd8 	.word	0x3f490fd8

08006a28 <finitef>:
 8006a28:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8006a2c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8006a30:	bfac      	ite	ge
 8006a32:	2000      	movge	r0, #0
 8006a34:	2001      	movlt	r0, #1
 8006a36:	4770      	bx	lr

08006a38 <__ieee754_sqrtf>:
 8006a38:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8006a3c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8006a40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a44:	4603      	mov	r3, r0
 8006a46:	4604      	mov	r4, r0
 8006a48:	d30a      	bcc.n	8006a60 <__ieee754_sqrtf+0x28>
 8006a4a:	4601      	mov	r1, r0
 8006a4c:	f7f9 fc9e 	bl	800038c <__aeabi_fmul>
 8006a50:	4601      	mov	r1, r0
 8006a52:	4620      	mov	r0, r4
 8006a54:	f7f9 fb92 	bl	800017c <__addsf3>
 8006a58:	4604      	mov	r4, r0
 8006a5a:	4620      	mov	r0, r4
 8006a5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006a60:	2a00      	cmp	r2, #0
 8006a62:	d0fa      	beq.n	8006a5a <__ieee754_sqrtf+0x22>
 8006a64:	2800      	cmp	r0, #0
 8006a66:	da06      	bge.n	8006a76 <__ieee754_sqrtf+0x3e>
 8006a68:	4601      	mov	r1, r0
 8006a6a:	f7f9 fb85 	bl	8000178 <__aeabi_fsub>
 8006a6e:	4601      	mov	r1, r0
 8006a70:	f7f9 fd40 	bl	80004f4 <__aeabi_fdiv>
 8006a74:	e7f0      	b.n	8006a58 <__ieee754_sqrtf+0x20>
 8006a76:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8006a7a:	d03c      	beq.n	8006af6 <__ieee754_sqrtf+0xbe>
 8006a7c:	15c2      	asrs	r2, r0, #23
 8006a7e:	2400      	movs	r4, #0
 8006a80:	2019      	movs	r0, #25
 8006a82:	4626      	mov	r6, r4
 8006a84:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8006a88:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006a8c:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 8006a90:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006a94:	07d2      	lsls	r2, r2, #31
 8006a96:	bf58      	it	pl
 8006a98:	005b      	lslpl	r3, r3, #1
 8006a9a:	106d      	asrs	r5, r5, #1
 8006a9c:	005b      	lsls	r3, r3, #1
 8006a9e:	1872      	adds	r2, r6, r1
 8006aa0:	429a      	cmp	r2, r3
 8006aa2:	bfcf      	iteee	gt
 8006aa4:	461a      	movgt	r2, r3
 8006aa6:	1856      	addle	r6, r2, r1
 8006aa8:	1864      	addle	r4, r4, r1
 8006aaa:	1a9a      	suble	r2, r3, r2
 8006aac:	3801      	subs	r0, #1
 8006aae:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8006ab2:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8006ab6:	d1f2      	bne.n	8006a9e <__ieee754_sqrtf+0x66>
 8006ab8:	b1ba      	cbz	r2, 8006aea <__ieee754_sqrtf+0xb2>
 8006aba:	4e15      	ldr	r6, [pc, #84]	@ (8006b10 <__ieee754_sqrtf+0xd8>)
 8006abc:	4f15      	ldr	r7, [pc, #84]	@ (8006b14 <__ieee754_sqrtf+0xdc>)
 8006abe:	6830      	ldr	r0, [r6, #0]
 8006ac0:	6839      	ldr	r1, [r7, #0]
 8006ac2:	f7f9 fb59 	bl	8000178 <__aeabi_fsub>
 8006ac6:	f8d6 8000 	ldr.w	r8, [r6]
 8006aca:	4601      	mov	r1, r0
 8006acc:	4640      	mov	r0, r8
 8006ace:	f7f9 fe05 	bl	80006dc <__aeabi_fcmple>
 8006ad2:	b150      	cbz	r0, 8006aea <__ieee754_sqrtf+0xb2>
 8006ad4:	6830      	ldr	r0, [r6, #0]
 8006ad6:	6839      	ldr	r1, [r7, #0]
 8006ad8:	f7f9 fb50 	bl	800017c <__addsf3>
 8006adc:	6836      	ldr	r6, [r6, #0]
 8006ade:	4601      	mov	r1, r0
 8006ae0:	4630      	mov	r0, r6
 8006ae2:	f7f9 fdf1 	bl	80006c8 <__aeabi_fcmplt>
 8006ae6:	b170      	cbz	r0, 8006b06 <__ieee754_sqrtf+0xce>
 8006ae8:	3402      	adds	r4, #2
 8006aea:	1064      	asrs	r4, r4, #1
 8006aec:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8006af0:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8006af4:	e7b1      	b.n	8006a5a <__ieee754_sqrtf+0x22>
 8006af6:	005b      	lsls	r3, r3, #1
 8006af8:	0218      	lsls	r0, r3, #8
 8006afa:	460a      	mov	r2, r1
 8006afc:	f101 0101 	add.w	r1, r1, #1
 8006b00:	d5f9      	bpl.n	8006af6 <__ieee754_sqrtf+0xbe>
 8006b02:	4252      	negs	r2, r2
 8006b04:	e7bb      	b.n	8006a7e <__ieee754_sqrtf+0x46>
 8006b06:	3401      	adds	r4, #1
 8006b08:	f024 0401 	bic.w	r4, r4, #1
 8006b0c:	e7ed      	b.n	8006aea <__ieee754_sqrtf+0xb2>
 8006b0e:	bf00      	nop
 8006b10:	080080c4 	.word	0x080080c4
 8006b14:	080080c0 	.word	0x080080c0

08006b18 <__kernel_cosf>:
 8006b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006b1c:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8006b20:	f1b5 5f48 	cmp.w	r5, #838860800	@ 0x32000000
 8006b24:	4606      	mov	r6, r0
 8006b26:	4688      	mov	r8, r1
 8006b28:	d203      	bcs.n	8006b32 <__kernel_cosf+0x1a>
 8006b2a:	f7f9 fe0b 	bl	8000744 <__aeabi_f2iz>
 8006b2e:	2800      	cmp	r0, #0
 8006b30:	d05c      	beq.n	8006bec <__kernel_cosf+0xd4>
 8006b32:	4631      	mov	r1, r6
 8006b34:	4630      	mov	r0, r6
 8006b36:	f7f9 fc29 	bl	800038c <__aeabi_fmul>
 8006b3a:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8006b3e:	4604      	mov	r4, r0
 8006b40:	f7f9 fc24 	bl	800038c <__aeabi_fmul>
 8006b44:	492b      	ldr	r1, [pc, #172]	@ (8006bf4 <__kernel_cosf+0xdc>)
 8006b46:	4607      	mov	r7, r0
 8006b48:	4620      	mov	r0, r4
 8006b4a:	f7f9 fc1f 	bl	800038c <__aeabi_fmul>
 8006b4e:	492a      	ldr	r1, [pc, #168]	@ (8006bf8 <__kernel_cosf+0xe0>)
 8006b50:	f7f9 fb14 	bl	800017c <__addsf3>
 8006b54:	4621      	mov	r1, r4
 8006b56:	f7f9 fc19 	bl	800038c <__aeabi_fmul>
 8006b5a:	4928      	ldr	r1, [pc, #160]	@ (8006bfc <__kernel_cosf+0xe4>)
 8006b5c:	f7f9 fb0c 	bl	8000178 <__aeabi_fsub>
 8006b60:	4621      	mov	r1, r4
 8006b62:	f7f9 fc13 	bl	800038c <__aeabi_fmul>
 8006b66:	4926      	ldr	r1, [pc, #152]	@ (8006c00 <__kernel_cosf+0xe8>)
 8006b68:	f7f9 fb08 	bl	800017c <__addsf3>
 8006b6c:	4621      	mov	r1, r4
 8006b6e:	f7f9 fc0d 	bl	800038c <__aeabi_fmul>
 8006b72:	4924      	ldr	r1, [pc, #144]	@ (8006c04 <__kernel_cosf+0xec>)
 8006b74:	f7f9 fb00 	bl	8000178 <__aeabi_fsub>
 8006b78:	4621      	mov	r1, r4
 8006b7a:	f7f9 fc07 	bl	800038c <__aeabi_fmul>
 8006b7e:	4922      	ldr	r1, [pc, #136]	@ (8006c08 <__kernel_cosf+0xf0>)
 8006b80:	f7f9 fafc 	bl	800017c <__addsf3>
 8006b84:	4621      	mov	r1, r4
 8006b86:	f7f9 fc01 	bl	800038c <__aeabi_fmul>
 8006b8a:	4621      	mov	r1, r4
 8006b8c:	f7f9 fbfe 	bl	800038c <__aeabi_fmul>
 8006b90:	4641      	mov	r1, r8
 8006b92:	4604      	mov	r4, r0
 8006b94:	4630      	mov	r0, r6
 8006b96:	f7f9 fbf9 	bl	800038c <__aeabi_fmul>
 8006b9a:	4601      	mov	r1, r0
 8006b9c:	4620      	mov	r0, r4
 8006b9e:	f7f9 faeb 	bl	8000178 <__aeabi_fsub>
 8006ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8006c0c <__kernel_cosf+0xf4>)
 8006ba4:	4604      	mov	r4, r0
 8006ba6:	429d      	cmp	r5, r3
 8006ba8:	d80a      	bhi.n	8006bc0 <__kernel_cosf+0xa8>
 8006baa:	4601      	mov	r1, r0
 8006bac:	4638      	mov	r0, r7
 8006bae:	f7f9 fae3 	bl	8000178 <__aeabi_fsub>
 8006bb2:	4601      	mov	r1, r0
 8006bb4:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006bb8:	f7f9 fade 	bl	8000178 <__aeabi_fsub>
 8006bbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006bc0:	4b13      	ldr	r3, [pc, #76]	@ (8006c10 <__kernel_cosf+0xf8>)
 8006bc2:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006bc6:	429d      	cmp	r5, r3
 8006bc8:	bf8c      	ite	hi
 8006bca:	4d12      	ldrhi	r5, [pc, #72]	@ (8006c14 <__kernel_cosf+0xfc>)
 8006bcc:	f105 457f 	addls.w	r5, r5, #4278190080	@ 0xff000000
 8006bd0:	4629      	mov	r1, r5
 8006bd2:	f7f9 fad1 	bl	8000178 <__aeabi_fsub>
 8006bd6:	4629      	mov	r1, r5
 8006bd8:	4606      	mov	r6, r0
 8006bda:	4638      	mov	r0, r7
 8006bdc:	f7f9 facc 	bl	8000178 <__aeabi_fsub>
 8006be0:	4621      	mov	r1, r4
 8006be2:	f7f9 fac9 	bl	8000178 <__aeabi_fsub>
 8006be6:	4601      	mov	r1, r0
 8006be8:	4630      	mov	r0, r6
 8006bea:	e7e5      	b.n	8006bb8 <__kernel_cosf+0xa0>
 8006bec:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006bf0:	e7e4      	b.n	8006bbc <__kernel_cosf+0xa4>
 8006bf2:	bf00      	nop
 8006bf4:	ad47d74e 	.word	0xad47d74e
 8006bf8:	310f74f6 	.word	0x310f74f6
 8006bfc:	3493f27c 	.word	0x3493f27c
 8006c00:	37d00d01 	.word	0x37d00d01
 8006c04:	3ab60b61 	.word	0x3ab60b61
 8006c08:	3d2aaaab 	.word	0x3d2aaaab
 8006c0c:	3e999999 	.word	0x3e999999
 8006c10:	3f480000 	.word	0x3f480000
 8006c14:	3e900000 	.word	0x3e900000

08006c18 <__kernel_sinf>:
 8006c18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c1c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8006c20:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8006c24:	4604      	mov	r4, r0
 8006c26:	460f      	mov	r7, r1
 8006c28:	4691      	mov	r9, r2
 8006c2a:	d203      	bcs.n	8006c34 <__kernel_sinf+0x1c>
 8006c2c:	f7f9 fd8a 	bl	8000744 <__aeabi_f2iz>
 8006c30:	2800      	cmp	r0, #0
 8006c32:	d035      	beq.n	8006ca0 <__kernel_sinf+0x88>
 8006c34:	4621      	mov	r1, r4
 8006c36:	4620      	mov	r0, r4
 8006c38:	f7f9 fba8 	bl	800038c <__aeabi_fmul>
 8006c3c:	4605      	mov	r5, r0
 8006c3e:	4601      	mov	r1, r0
 8006c40:	4620      	mov	r0, r4
 8006c42:	f7f9 fba3 	bl	800038c <__aeabi_fmul>
 8006c46:	4929      	ldr	r1, [pc, #164]	@ (8006cec <__kernel_sinf+0xd4>)
 8006c48:	4606      	mov	r6, r0
 8006c4a:	4628      	mov	r0, r5
 8006c4c:	f7f9 fb9e 	bl	800038c <__aeabi_fmul>
 8006c50:	4927      	ldr	r1, [pc, #156]	@ (8006cf0 <__kernel_sinf+0xd8>)
 8006c52:	f7f9 fa91 	bl	8000178 <__aeabi_fsub>
 8006c56:	4629      	mov	r1, r5
 8006c58:	f7f9 fb98 	bl	800038c <__aeabi_fmul>
 8006c5c:	4925      	ldr	r1, [pc, #148]	@ (8006cf4 <__kernel_sinf+0xdc>)
 8006c5e:	f7f9 fa8d 	bl	800017c <__addsf3>
 8006c62:	4629      	mov	r1, r5
 8006c64:	f7f9 fb92 	bl	800038c <__aeabi_fmul>
 8006c68:	4923      	ldr	r1, [pc, #140]	@ (8006cf8 <__kernel_sinf+0xe0>)
 8006c6a:	f7f9 fa85 	bl	8000178 <__aeabi_fsub>
 8006c6e:	4629      	mov	r1, r5
 8006c70:	f7f9 fb8c 	bl	800038c <__aeabi_fmul>
 8006c74:	4921      	ldr	r1, [pc, #132]	@ (8006cfc <__kernel_sinf+0xe4>)
 8006c76:	f7f9 fa81 	bl	800017c <__addsf3>
 8006c7a:	4680      	mov	r8, r0
 8006c7c:	f1b9 0f00 	cmp.w	r9, #0
 8006c80:	d111      	bne.n	8006ca6 <__kernel_sinf+0x8e>
 8006c82:	4601      	mov	r1, r0
 8006c84:	4628      	mov	r0, r5
 8006c86:	f7f9 fb81 	bl	800038c <__aeabi_fmul>
 8006c8a:	491d      	ldr	r1, [pc, #116]	@ (8006d00 <__kernel_sinf+0xe8>)
 8006c8c:	f7f9 fa74 	bl	8000178 <__aeabi_fsub>
 8006c90:	4631      	mov	r1, r6
 8006c92:	f7f9 fb7b 	bl	800038c <__aeabi_fmul>
 8006c96:	4601      	mov	r1, r0
 8006c98:	4620      	mov	r0, r4
 8006c9a:	f7f9 fa6f 	bl	800017c <__addsf3>
 8006c9e:	4604      	mov	r4, r0
 8006ca0:	4620      	mov	r0, r4
 8006ca2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006ca6:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8006caa:	4638      	mov	r0, r7
 8006cac:	f7f9 fb6e 	bl	800038c <__aeabi_fmul>
 8006cb0:	4641      	mov	r1, r8
 8006cb2:	4681      	mov	r9, r0
 8006cb4:	4630      	mov	r0, r6
 8006cb6:	f7f9 fb69 	bl	800038c <__aeabi_fmul>
 8006cba:	4601      	mov	r1, r0
 8006cbc:	4648      	mov	r0, r9
 8006cbe:	f7f9 fa5b 	bl	8000178 <__aeabi_fsub>
 8006cc2:	4629      	mov	r1, r5
 8006cc4:	f7f9 fb62 	bl	800038c <__aeabi_fmul>
 8006cc8:	4639      	mov	r1, r7
 8006cca:	f7f9 fa55 	bl	8000178 <__aeabi_fsub>
 8006cce:	490c      	ldr	r1, [pc, #48]	@ (8006d00 <__kernel_sinf+0xe8>)
 8006cd0:	4605      	mov	r5, r0
 8006cd2:	4630      	mov	r0, r6
 8006cd4:	f7f9 fb5a 	bl	800038c <__aeabi_fmul>
 8006cd8:	4601      	mov	r1, r0
 8006cda:	4628      	mov	r0, r5
 8006cdc:	f7f9 fa4e 	bl	800017c <__addsf3>
 8006ce0:	4601      	mov	r1, r0
 8006ce2:	4620      	mov	r0, r4
 8006ce4:	f7f9 fa48 	bl	8000178 <__aeabi_fsub>
 8006ce8:	e7d9      	b.n	8006c9e <__kernel_sinf+0x86>
 8006cea:	bf00      	nop
 8006cec:	2f2ec9d3 	.word	0x2f2ec9d3
 8006cf0:	32d72f34 	.word	0x32d72f34
 8006cf4:	3638ef1b 	.word	0x3638ef1b
 8006cf8:	39500d01 	.word	0x39500d01
 8006cfc:	3c088889 	.word	0x3c088889
 8006d00:	3e2aaaab 	.word	0x3e2aaaab

08006d04 <__ieee754_powf>:
 8006d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d08:	f031 4b00 	bics.w	fp, r1, #2147483648	@ 0x80000000
 8006d0c:	4681      	mov	r9, r0
 8006d0e:	460f      	mov	r7, r1
 8006d10:	4606      	mov	r6, r0
 8006d12:	460c      	mov	r4, r1
 8006d14:	b087      	sub	sp, #28
 8006d16:	d10c      	bne.n	8006d32 <__ieee754_powf+0x2e>
 8006d18:	f480 0680 	eor.w	r6, r0, #4194304	@ 0x400000
 8006d1c:	0076      	lsls	r6, r6, #1
 8006d1e:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8006d22:	f240 8310 	bls.w	8007346 <__ieee754_powf+0x642>
 8006d26:	4639      	mov	r1, r7
 8006d28:	4648      	mov	r0, r9
 8006d2a:	f7f9 fa27 	bl	800017c <__addsf3>
 8006d2e:	4601      	mov	r1, r0
 8006d30:	e043      	b.n	8006dba <__ieee754_powf+0xb6>
 8006d32:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 8006d36:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8006d3a:	d802      	bhi.n	8006d42 <__ieee754_powf+0x3e>
 8006d3c:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8006d40:	d908      	bls.n	8006d54 <__ieee754_powf+0x50>
 8006d42:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8006d46:	d1ee      	bne.n	8006d26 <__ieee754_powf+0x22>
 8006d48:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8006d4c:	0064      	lsls	r4, r4, #1
 8006d4e:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8006d52:	e7e6      	b.n	8006d22 <__ieee754_powf+0x1e>
 8006d54:	2800      	cmp	r0, #0
 8006d56:	da1f      	bge.n	8006d98 <__ieee754_powf+0x94>
 8006d58:	f1bb 4f97 	cmp.w	fp, #1266679808	@ 0x4b800000
 8006d5c:	f080 82f8 	bcs.w	8007350 <__ieee754_powf+0x64c>
 8006d60:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8006d64:	d32f      	bcc.n	8006dc6 <__ieee754_powf+0xc2>
 8006d66:	ea4f 53eb 	mov.w	r3, fp, asr #23
 8006d6a:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8006d6e:	fa4b f503 	asr.w	r5, fp, r3
 8006d72:	fa05 f303 	lsl.w	r3, r5, r3
 8006d76:	455b      	cmp	r3, fp
 8006d78:	d123      	bne.n	8006dc2 <__ieee754_powf+0xbe>
 8006d7a:	f005 0501 	and.w	r5, r5, #1
 8006d7e:	f1c5 0502 	rsb	r5, r5, #2
 8006d82:	f1bb 5f7e 	cmp.w	fp, #1065353216	@ 0x3f800000
 8006d86:	d11f      	bne.n	8006dc8 <__ieee754_powf+0xc4>
 8006d88:	2c00      	cmp	r4, #0
 8006d8a:	4649      	mov	r1, r9
 8006d8c:	da15      	bge.n	8006dba <__ieee754_powf+0xb6>
 8006d8e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006d92:	f7f9 fbaf 	bl	80004f4 <__aeabi_fdiv>
 8006d96:	e7ca      	b.n	8006d2e <__ieee754_powf+0x2a>
 8006d98:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8006d9c:	d111      	bne.n	8006dc2 <__ieee754_powf+0xbe>
 8006d9e:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8006da2:	f000 82d0 	beq.w	8007346 <__ieee754_powf+0x642>
 8006da6:	d904      	bls.n	8006db2 <__ieee754_powf+0xae>
 8006da8:	2c00      	cmp	r4, #0
 8006daa:	f280 82cf 	bge.w	800734c <__ieee754_powf+0x648>
 8006dae:	2100      	movs	r1, #0
 8006db0:	e003      	b.n	8006dba <__ieee754_powf+0xb6>
 8006db2:	2c00      	cmp	r4, #0
 8006db4:	dafb      	bge.n	8006dae <__ieee754_powf+0xaa>
 8006db6:	f107 4100 	add.w	r1, r7, #2147483648	@ 0x80000000
 8006dba:	4608      	mov	r0, r1
 8006dbc:	b007      	add	sp, #28
 8006dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dc2:	2500      	movs	r5, #0
 8006dc4:	e7dd      	b.n	8006d82 <__ieee754_powf+0x7e>
 8006dc6:	2500      	movs	r5, #0
 8006dc8:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8006dcc:	d104      	bne.n	8006dd8 <__ieee754_powf+0xd4>
 8006dce:	4649      	mov	r1, r9
 8006dd0:	4648      	mov	r0, r9
 8006dd2:	f7f9 fadb 	bl	800038c <__aeabi_fmul>
 8006dd6:	e7aa      	b.n	8006d2e <__ieee754_powf+0x2a>
 8006dd8:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8006ddc:	f040 82bd 	bne.w	800735a <__ieee754_powf+0x656>
 8006de0:	2e00      	cmp	r6, #0
 8006de2:	f2c0 82ba 	blt.w	800735a <__ieee754_powf+0x656>
 8006de6:	4648      	mov	r0, r9
 8006de8:	b007      	add	sp, #28
 8006dea:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dee:	f7ff be23 	b.w	8006a38 <__ieee754_sqrtf>
 8006df2:	2d01      	cmp	r5, #1
 8006df4:	d1e1      	bne.n	8006dba <__ieee754_powf+0xb6>
 8006df6:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8006dfa:	e798      	b.n	8006d2e <__ieee754_powf+0x2a>
 8006dfc:	0ff3      	lsrs	r3, r6, #31
 8006dfe:	3b01      	subs	r3, #1
 8006e00:	9303      	str	r3, [sp, #12]
 8006e02:	432b      	orrs	r3, r5
 8006e04:	d101      	bne.n	8006e0a <__ieee754_powf+0x106>
 8006e06:	4649      	mov	r1, r9
 8006e08:	e2c5      	b.n	8007396 <__ieee754_powf+0x692>
 8006e0a:	f1bb 4f9a 	cmp.w	fp, #1291845632	@ 0x4d000000
 8006e0e:	f240 809b 	bls.w	8006f48 <__ieee754_powf+0x244>
 8006e12:	4b46      	ldr	r3, [pc, #280]	@ (8006f2c <__ieee754_powf+0x228>)
 8006e14:	4598      	cmp	r8, r3
 8006e16:	d807      	bhi.n	8006e28 <__ieee754_powf+0x124>
 8006e18:	2c00      	cmp	r4, #0
 8006e1a:	da0a      	bge.n	8006e32 <__ieee754_powf+0x12e>
 8006e1c:	2000      	movs	r0, #0
 8006e1e:	b007      	add	sp, #28
 8006e20:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e24:	f000 bc9d 	b.w	8007762 <__math_oflowf>
 8006e28:	4b41      	ldr	r3, [pc, #260]	@ (8006f30 <__ieee754_powf+0x22c>)
 8006e2a:	4598      	cmp	r8, r3
 8006e2c:	d907      	bls.n	8006e3e <__ieee754_powf+0x13a>
 8006e2e:	2c00      	cmp	r4, #0
 8006e30:	dcf4      	bgt.n	8006e1c <__ieee754_powf+0x118>
 8006e32:	2000      	movs	r0, #0
 8006e34:	b007      	add	sp, #28
 8006e36:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e3a:	f000 bc8e 	b.w	800775a <__math_uflowf>
 8006e3e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8006e42:	f7f9 f999 	bl	8000178 <__aeabi_fsub>
 8006e46:	493b      	ldr	r1, [pc, #236]	@ (8006f34 <__ieee754_powf+0x230>)
 8006e48:	4606      	mov	r6, r0
 8006e4a:	f7f9 fa9f 	bl	800038c <__aeabi_fmul>
 8006e4e:	493a      	ldr	r1, [pc, #232]	@ (8006f38 <__ieee754_powf+0x234>)
 8006e50:	4680      	mov	r8, r0
 8006e52:	4630      	mov	r0, r6
 8006e54:	f7f9 fa9a 	bl	800038c <__aeabi_fmul>
 8006e58:	f04f 517a 	mov.w	r1, #1048576000	@ 0x3e800000
 8006e5c:	4681      	mov	r9, r0
 8006e5e:	4630      	mov	r0, r6
 8006e60:	f7f9 fa94 	bl	800038c <__aeabi_fmul>
 8006e64:	4601      	mov	r1, r0
 8006e66:	4835      	ldr	r0, [pc, #212]	@ (8006f3c <__ieee754_powf+0x238>)
 8006e68:	f7f9 f986 	bl	8000178 <__aeabi_fsub>
 8006e6c:	4631      	mov	r1, r6
 8006e6e:	f7f9 fa8d 	bl	800038c <__aeabi_fmul>
 8006e72:	4601      	mov	r1, r0
 8006e74:	f04f 507c 	mov.w	r0, #1056964608	@ 0x3f000000
 8006e78:	f7f9 f97e 	bl	8000178 <__aeabi_fsub>
 8006e7c:	4631      	mov	r1, r6
 8006e7e:	4682      	mov	sl, r0
 8006e80:	4630      	mov	r0, r6
 8006e82:	f7f9 fa83 	bl	800038c <__aeabi_fmul>
 8006e86:	4601      	mov	r1, r0
 8006e88:	4650      	mov	r0, sl
 8006e8a:	f7f9 fa7f 	bl	800038c <__aeabi_fmul>
 8006e8e:	492c      	ldr	r1, [pc, #176]	@ (8006f40 <__ieee754_powf+0x23c>)
 8006e90:	f7f9 fa7c 	bl	800038c <__aeabi_fmul>
 8006e94:	4601      	mov	r1, r0
 8006e96:	4648      	mov	r0, r9
 8006e98:	f7f9 f96e 	bl	8000178 <__aeabi_fsub>
 8006e9c:	4601      	mov	r1, r0
 8006e9e:	4606      	mov	r6, r0
 8006ea0:	4640      	mov	r0, r8
 8006ea2:	f7f9 f96b 	bl	800017c <__addsf3>
 8006ea6:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 8006eaa:	f02b 0b0f 	bic.w	fp, fp, #15
 8006eae:	4641      	mov	r1, r8
 8006eb0:	4658      	mov	r0, fp
 8006eb2:	f7f9 f961 	bl	8000178 <__aeabi_fsub>
 8006eb6:	4601      	mov	r1, r0
 8006eb8:	4630      	mov	r0, r6
 8006eba:	f7f9 f95d 	bl	8000178 <__aeabi_fsub>
 8006ebe:	9b03      	ldr	r3, [sp, #12]
 8006ec0:	3d01      	subs	r5, #1
 8006ec2:	f36f 040b 	bfc	r4, #0, #12
 8006ec6:	431d      	orrs	r5, r3
 8006ec8:	4606      	mov	r6, r0
 8006eca:	4621      	mov	r1, r4
 8006ecc:	4638      	mov	r0, r7
 8006ece:	bf14      	ite	ne
 8006ed0:	f04f 557e 	movne.w	r5, #1065353216	@ 0x3f800000
 8006ed4:	4d1b      	ldreq	r5, [pc, #108]	@ (8006f44 <__ieee754_powf+0x240>)
 8006ed6:	f7f9 f94f 	bl	8000178 <__aeabi_fsub>
 8006eda:	4659      	mov	r1, fp
 8006edc:	f7f9 fa56 	bl	800038c <__aeabi_fmul>
 8006ee0:	4639      	mov	r1, r7
 8006ee2:	4680      	mov	r8, r0
 8006ee4:	4630      	mov	r0, r6
 8006ee6:	f7f9 fa51 	bl	800038c <__aeabi_fmul>
 8006eea:	4601      	mov	r1, r0
 8006eec:	4640      	mov	r0, r8
 8006eee:	f7f9 f945 	bl	800017c <__addsf3>
 8006ef2:	4621      	mov	r1, r4
 8006ef4:	4606      	mov	r6, r0
 8006ef6:	4658      	mov	r0, fp
 8006ef8:	f7f9 fa48 	bl	800038c <__aeabi_fmul>
 8006efc:	4601      	mov	r1, r0
 8006efe:	4607      	mov	r7, r0
 8006f00:	4630      	mov	r0, r6
 8006f02:	f7f9 f93b 	bl	800017c <__addsf3>
 8006f06:	2800      	cmp	r0, #0
 8006f08:	4604      	mov	r4, r0
 8006f0a:	4680      	mov	r8, r0
 8006f0c:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8006f10:	f340 813f 	ble.w	8007192 <__ieee754_powf+0x48e>
 8006f14:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8006f18:	f240 8128 	bls.w	800716c <__ieee754_powf+0x468>
 8006f1c:	2100      	movs	r1, #0
 8006f1e:	4628      	mov	r0, r5
 8006f20:	f7f9 fbd2 	bl	80006c8 <__aeabi_fcmplt>
 8006f24:	3800      	subs	r0, #0
 8006f26:	bf18      	it	ne
 8006f28:	2001      	movne	r0, #1
 8006f2a:	e778      	b.n	8006e1e <__ieee754_powf+0x11a>
 8006f2c:	3f7ffff3 	.word	0x3f7ffff3
 8006f30:	3f800007 	.word	0x3f800007
 8006f34:	3fb8aa00 	.word	0x3fb8aa00
 8006f38:	36eca570 	.word	0x36eca570
 8006f3c:	3eaaaaab 	.word	0x3eaaaaab
 8006f40:	3fb8aa3b 	.word	0x3fb8aa3b
 8006f44:	bf800000 	.word	0xbf800000
 8006f48:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 8006f4c:	f040 810a 	bne.w	8007164 <__ieee754_powf+0x460>
 8006f50:	f04f 4197 	mov.w	r1, #1266679808	@ 0x4b800000
 8006f54:	f7f9 fa1a 	bl	800038c <__aeabi_fmul>
 8006f58:	f06f 0217 	mvn.w	r2, #23
 8006f5c:	4682      	mov	sl, r0
 8006f5e:	ea4f 53ea 	mov.w	r3, sl, asr #23
 8006f62:	3b7f      	subs	r3, #127	@ 0x7f
 8006f64:	441a      	add	r2, r3
 8006f66:	4b95      	ldr	r3, [pc, #596]	@ (80071bc <__ieee754_powf+0x4b8>)
 8006f68:	f3ca 0a16 	ubfx	sl, sl, #0, #23
 8006f6c:	459a      	cmp	sl, r3
 8006f6e:	f04a 567e 	orr.w	r6, sl, #1065353216	@ 0x3f800000
 8006f72:	dd06      	ble.n	8006f82 <__ieee754_powf+0x27e>
 8006f74:	4b92      	ldr	r3, [pc, #584]	@ (80071c0 <__ieee754_powf+0x4bc>)
 8006f76:	459a      	cmp	sl, r3
 8006f78:	f340 80f6 	ble.w	8007168 <__ieee754_powf+0x464>
 8006f7c:	3201      	adds	r2, #1
 8006f7e:	f5a6 0600 	sub.w	r6, r6, #8388608	@ 0x800000
 8006f82:	2300      	movs	r3, #0
 8006f84:	9301      	str	r3, [sp, #4]
 8006f86:	9205      	str	r2, [sp, #20]
 8006f88:	4b8e      	ldr	r3, [pc, #568]	@ (80071c4 <__ieee754_powf+0x4c0>)
 8006f8a:	9a01      	ldr	r2, [sp, #4]
 8006f8c:	4630      	mov	r0, r6
 8006f8e:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 8006f92:	46b2      	mov	sl, r6
 8006f94:	4659      	mov	r1, fp
 8006f96:	f7f9 f8ef 	bl	8000178 <__aeabi_fsub>
 8006f9a:	4631      	mov	r1, r6
 8006f9c:	4681      	mov	r9, r0
 8006f9e:	4658      	mov	r0, fp
 8006fa0:	f7f9 f8ec 	bl	800017c <__addsf3>
 8006fa4:	4601      	mov	r1, r0
 8006fa6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8006faa:	f7f9 faa3 	bl	80004f4 <__aeabi_fdiv>
 8006fae:	4601      	mov	r1, r0
 8006fb0:	9004      	str	r0, [sp, #16]
 8006fb2:	4648      	mov	r0, r9
 8006fb4:	f7f9 f9ea 	bl	800038c <__aeabi_fmul>
 8006fb8:	9002      	str	r0, [sp, #8]
 8006fba:	9b02      	ldr	r3, [sp, #8]
 8006fbc:	1076      	asrs	r6, r6, #1
 8006fbe:	f36f 030b 	bfc	r3, #0, #12
 8006fc2:	4698      	mov	r8, r3
 8006fc4:	f046 5600 	orr.w	r6, r6, #536870912	@ 0x20000000
 8006fc8:	9b01      	ldr	r3, [sp, #4]
 8006fca:	f506 2680 	add.w	r6, r6, #262144	@ 0x40000
 8006fce:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 8006fd2:	4631      	mov	r1, r6
 8006fd4:	4640      	mov	r0, r8
 8006fd6:	f7f9 f9d9 	bl	800038c <__aeabi_fmul>
 8006fda:	4601      	mov	r1, r0
 8006fdc:	4648      	mov	r0, r9
 8006fde:	f7f9 f8cb 	bl	8000178 <__aeabi_fsub>
 8006fe2:	4659      	mov	r1, fp
 8006fe4:	4681      	mov	r9, r0
 8006fe6:	4630      	mov	r0, r6
 8006fe8:	f7f9 f8c6 	bl	8000178 <__aeabi_fsub>
 8006fec:	4601      	mov	r1, r0
 8006fee:	4650      	mov	r0, sl
 8006ff0:	f7f9 f8c2 	bl	8000178 <__aeabi_fsub>
 8006ff4:	4641      	mov	r1, r8
 8006ff6:	f7f9 f9c9 	bl	800038c <__aeabi_fmul>
 8006ffa:	4601      	mov	r1, r0
 8006ffc:	4648      	mov	r0, r9
 8006ffe:	f7f9 f8bb 	bl	8000178 <__aeabi_fsub>
 8007002:	9b04      	ldr	r3, [sp, #16]
 8007004:	4619      	mov	r1, r3
 8007006:	f7f9 f9c1 	bl	800038c <__aeabi_fmul>
 800700a:	9902      	ldr	r1, [sp, #8]
 800700c:	4683      	mov	fp, r0
 800700e:	4608      	mov	r0, r1
 8007010:	f7f9 f9bc 	bl	800038c <__aeabi_fmul>
 8007014:	4606      	mov	r6, r0
 8007016:	496c      	ldr	r1, [pc, #432]	@ (80071c8 <__ieee754_powf+0x4c4>)
 8007018:	f7f9 f9b8 	bl	800038c <__aeabi_fmul>
 800701c:	496b      	ldr	r1, [pc, #428]	@ (80071cc <__ieee754_powf+0x4c8>)
 800701e:	f7f9 f8ad 	bl	800017c <__addsf3>
 8007022:	4631      	mov	r1, r6
 8007024:	f7f9 f9b2 	bl	800038c <__aeabi_fmul>
 8007028:	4969      	ldr	r1, [pc, #420]	@ (80071d0 <__ieee754_powf+0x4cc>)
 800702a:	f7f9 f8a7 	bl	800017c <__addsf3>
 800702e:	4631      	mov	r1, r6
 8007030:	f7f9 f9ac 	bl	800038c <__aeabi_fmul>
 8007034:	4967      	ldr	r1, [pc, #412]	@ (80071d4 <__ieee754_powf+0x4d0>)
 8007036:	f7f9 f8a1 	bl	800017c <__addsf3>
 800703a:	4631      	mov	r1, r6
 800703c:	f7f9 f9a6 	bl	800038c <__aeabi_fmul>
 8007040:	4965      	ldr	r1, [pc, #404]	@ (80071d8 <__ieee754_powf+0x4d4>)
 8007042:	f7f9 f89b 	bl	800017c <__addsf3>
 8007046:	4631      	mov	r1, r6
 8007048:	f7f9 f9a0 	bl	800038c <__aeabi_fmul>
 800704c:	4963      	ldr	r1, [pc, #396]	@ (80071dc <__ieee754_powf+0x4d8>)
 800704e:	f7f9 f895 	bl	800017c <__addsf3>
 8007052:	4631      	mov	r1, r6
 8007054:	4681      	mov	r9, r0
 8007056:	4630      	mov	r0, r6
 8007058:	f7f9 f998 	bl	800038c <__aeabi_fmul>
 800705c:	4601      	mov	r1, r0
 800705e:	4648      	mov	r0, r9
 8007060:	f7f9 f994 	bl	800038c <__aeabi_fmul>
 8007064:	4606      	mov	r6, r0
 8007066:	4641      	mov	r1, r8
 8007068:	9802      	ldr	r0, [sp, #8]
 800706a:	f7f9 f887 	bl	800017c <__addsf3>
 800706e:	4659      	mov	r1, fp
 8007070:	f7f9 f98c 	bl	800038c <__aeabi_fmul>
 8007074:	4631      	mov	r1, r6
 8007076:	f7f9 f881 	bl	800017c <__addsf3>
 800707a:	4641      	mov	r1, r8
 800707c:	4681      	mov	r9, r0
 800707e:	4640      	mov	r0, r8
 8007080:	f7f9 f984 	bl	800038c <__aeabi_fmul>
 8007084:	4956      	ldr	r1, [pc, #344]	@ (80071e0 <__ieee754_powf+0x4dc>)
 8007086:	4682      	mov	sl, r0
 8007088:	f7f9 f878 	bl	800017c <__addsf3>
 800708c:	4649      	mov	r1, r9
 800708e:	f7f9 f875 	bl	800017c <__addsf3>
 8007092:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8007096:	f026 060f 	bic.w	r6, r6, #15
 800709a:	4631      	mov	r1, r6
 800709c:	4640      	mov	r0, r8
 800709e:	f7f9 f975 	bl	800038c <__aeabi_fmul>
 80070a2:	494f      	ldr	r1, [pc, #316]	@ (80071e0 <__ieee754_powf+0x4dc>)
 80070a4:	4680      	mov	r8, r0
 80070a6:	4630      	mov	r0, r6
 80070a8:	f7f9 f866 	bl	8000178 <__aeabi_fsub>
 80070ac:	4651      	mov	r1, sl
 80070ae:	f7f9 f863 	bl	8000178 <__aeabi_fsub>
 80070b2:	4601      	mov	r1, r0
 80070b4:	4648      	mov	r0, r9
 80070b6:	f7f9 f85f 	bl	8000178 <__aeabi_fsub>
 80070ba:	9902      	ldr	r1, [sp, #8]
 80070bc:	f7f9 f966 	bl	800038c <__aeabi_fmul>
 80070c0:	4631      	mov	r1, r6
 80070c2:	4681      	mov	r9, r0
 80070c4:	4658      	mov	r0, fp
 80070c6:	f7f9 f961 	bl	800038c <__aeabi_fmul>
 80070ca:	4601      	mov	r1, r0
 80070cc:	4648      	mov	r0, r9
 80070ce:	f7f9 f855 	bl	800017c <__addsf3>
 80070d2:	4682      	mov	sl, r0
 80070d4:	4601      	mov	r1, r0
 80070d6:	4640      	mov	r0, r8
 80070d8:	f7f9 f850 	bl	800017c <__addsf3>
 80070dc:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 80070e0:	f026 060f 	bic.w	r6, r6, #15
 80070e4:	4630      	mov	r0, r6
 80070e6:	493f      	ldr	r1, [pc, #252]	@ (80071e4 <__ieee754_powf+0x4e0>)
 80070e8:	f7f9 f950 	bl	800038c <__aeabi_fmul>
 80070ec:	4641      	mov	r1, r8
 80070ee:	4681      	mov	r9, r0
 80070f0:	4630      	mov	r0, r6
 80070f2:	f7f9 f841 	bl	8000178 <__aeabi_fsub>
 80070f6:	4601      	mov	r1, r0
 80070f8:	4650      	mov	r0, sl
 80070fa:	f7f9 f83d 	bl	8000178 <__aeabi_fsub>
 80070fe:	493a      	ldr	r1, [pc, #232]	@ (80071e8 <__ieee754_powf+0x4e4>)
 8007100:	f7f9 f944 	bl	800038c <__aeabi_fmul>
 8007104:	4939      	ldr	r1, [pc, #228]	@ (80071ec <__ieee754_powf+0x4e8>)
 8007106:	4680      	mov	r8, r0
 8007108:	4630      	mov	r0, r6
 800710a:	f7f9 f93f 	bl	800038c <__aeabi_fmul>
 800710e:	4601      	mov	r1, r0
 8007110:	4640      	mov	r0, r8
 8007112:	f7f9 f833 	bl	800017c <__addsf3>
 8007116:	4b36      	ldr	r3, [pc, #216]	@ (80071f0 <__ieee754_powf+0x4ec>)
 8007118:	9a01      	ldr	r2, [sp, #4]
 800711a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800711e:	f7f9 f82d 	bl	800017c <__addsf3>
 8007122:	9a05      	ldr	r2, [sp, #20]
 8007124:	4606      	mov	r6, r0
 8007126:	4610      	mov	r0, r2
 8007128:	f7f9 f8dc 	bl	80002e4 <__aeabi_i2f>
 800712c:	4680      	mov	r8, r0
 800712e:	4b31      	ldr	r3, [pc, #196]	@ (80071f4 <__ieee754_powf+0x4f0>)
 8007130:	9a01      	ldr	r2, [sp, #4]
 8007132:	4631      	mov	r1, r6
 8007134:	f853 a022 	ldr.w	sl, [r3, r2, lsl #2]
 8007138:	4648      	mov	r0, r9
 800713a:	f7f9 f81f 	bl	800017c <__addsf3>
 800713e:	4651      	mov	r1, sl
 8007140:	f7f9 f81c 	bl	800017c <__addsf3>
 8007144:	4641      	mov	r1, r8
 8007146:	f7f9 f819 	bl	800017c <__addsf3>
 800714a:	f420 6b7f 	bic.w	fp, r0, #4080	@ 0xff0
 800714e:	f02b 0b0f 	bic.w	fp, fp, #15
 8007152:	4641      	mov	r1, r8
 8007154:	4658      	mov	r0, fp
 8007156:	f7f9 f80f 	bl	8000178 <__aeabi_fsub>
 800715a:	4651      	mov	r1, sl
 800715c:	f7f9 f80c 	bl	8000178 <__aeabi_fsub>
 8007160:	4649      	mov	r1, r9
 8007162:	e6a6      	b.n	8006eb2 <__ieee754_powf+0x1ae>
 8007164:	2200      	movs	r2, #0
 8007166:	e6fa      	b.n	8006f5e <__ieee754_powf+0x25a>
 8007168:	2301      	movs	r3, #1
 800716a:	e70b      	b.n	8006f84 <__ieee754_powf+0x280>
 800716c:	d148      	bne.n	8007200 <__ieee754_powf+0x4fc>
 800716e:	4922      	ldr	r1, [pc, #136]	@ (80071f8 <__ieee754_powf+0x4f4>)
 8007170:	4630      	mov	r0, r6
 8007172:	f7f9 f803 	bl	800017c <__addsf3>
 8007176:	4639      	mov	r1, r7
 8007178:	4681      	mov	r9, r0
 800717a:	4620      	mov	r0, r4
 800717c:	f7f8 fffc 	bl	8000178 <__aeabi_fsub>
 8007180:	4601      	mov	r1, r0
 8007182:	4648      	mov	r0, r9
 8007184:	f7f9 fabe 	bl	8000704 <__aeabi_fcmpgt>
 8007188:	2800      	cmp	r0, #0
 800718a:	f47f aec7 	bne.w	8006f1c <__ieee754_powf+0x218>
 800718e:	2386      	movs	r3, #134	@ 0x86
 8007190:	e03b      	b.n	800720a <__ieee754_powf+0x506>
 8007192:	4a1a      	ldr	r2, [pc, #104]	@ (80071fc <__ieee754_powf+0x4f8>)
 8007194:	4293      	cmp	r3, r2
 8007196:	d907      	bls.n	80071a8 <__ieee754_powf+0x4a4>
 8007198:	2100      	movs	r1, #0
 800719a:	4628      	mov	r0, r5
 800719c:	f7f9 fa94 	bl	80006c8 <__aeabi_fcmplt>
 80071a0:	3800      	subs	r0, #0
 80071a2:	bf18      	it	ne
 80071a4:	2001      	movne	r0, #1
 80071a6:	e645      	b.n	8006e34 <__ieee754_powf+0x130>
 80071a8:	d12a      	bne.n	8007200 <__ieee754_powf+0x4fc>
 80071aa:	4639      	mov	r1, r7
 80071ac:	f7f8 ffe4 	bl	8000178 <__aeabi_fsub>
 80071b0:	4631      	mov	r1, r6
 80071b2:	f7f9 fa9d 	bl	80006f0 <__aeabi_fcmpge>
 80071b6:	2800      	cmp	r0, #0
 80071b8:	d0e9      	beq.n	800718e <__ieee754_powf+0x48a>
 80071ba:	e7ed      	b.n	8007198 <__ieee754_powf+0x494>
 80071bc:	001cc471 	.word	0x001cc471
 80071c0:	005db3d6 	.word	0x005db3d6
 80071c4:	080080d8 	.word	0x080080d8
 80071c8:	3e53f142 	.word	0x3e53f142
 80071cc:	3e6c3255 	.word	0x3e6c3255
 80071d0:	3e8ba305 	.word	0x3e8ba305
 80071d4:	3eaaaaab 	.word	0x3eaaaaab
 80071d8:	3edb6db7 	.word	0x3edb6db7
 80071dc:	3f19999a 	.word	0x3f19999a
 80071e0:	40400000 	.word	0x40400000
 80071e4:	3f763800 	.word	0x3f763800
 80071e8:	3f76384f 	.word	0x3f76384f
 80071ec:	369dc3a0 	.word	0x369dc3a0
 80071f0:	080080c8 	.word	0x080080c8
 80071f4:	080080d0 	.word	0x080080d0
 80071f8:	3338aa3c 	.word	0x3338aa3c
 80071fc:	43160000 	.word	0x43160000
 8007200:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8007204:	f240 809b 	bls.w	800733e <__ieee754_powf+0x63a>
 8007208:	15db      	asrs	r3, r3, #23
 800720a:	f44f 0400 	mov.w	r4, #8388608	@ 0x800000
 800720e:	3b7e      	subs	r3, #126	@ 0x7e
 8007210:	411c      	asrs	r4, r3
 8007212:	4444      	add	r4, r8
 8007214:	f3c4 53c7 	ubfx	r3, r4, #23, #8
 8007218:	4961      	ldr	r1, [pc, #388]	@ (80073a0 <__ieee754_powf+0x69c>)
 800721a:	3b7f      	subs	r3, #127	@ 0x7f
 800721c:	4119      	asrs	r1, r3
 800721e:	4021      	ands	r1, r4
 8007220:	f3c4 0416 	ubfx	r4, r4, #0, #23
 8007224:	f1c3 0317 	rsb	r3, r3, #23
 8007228:	f444 0400 	orr.w	r4, r4, #8388608	@ 0x800000
 800722c:	4638      	mov	r0, r7
 800722e:	411c      	asrs	r4, r3
 8007230:	f1b8 0f00 	cmp.w	r8, #0
 8007234:	bfb8      	it	lt
 8007236:	4264      	neglt	r4, r4
 8007238:	f7f8 ff9e 	bl	8000178 <__aeabi_fsub>
 800723c:	4607      	mov	r7, r0
 800723e:	4631      	mov	r1, r6
 8007240:	4638      	mov	r0, r7
 8007242:	f7f8 ff9b 	bl	800017c <__addsf3>
 8007246:	f420 687f 	bic.w	r8, r0, #4080	@ 0xff0
 800724a:	f028 080f 	bic.w	r8, r8, #15
 800724e:	4640      	mov	r0, r8
 8007250:	4954      	ldr	r1, [pc, #336]	@ (80073a4 <__ieee754_powf+0x6a0>)
 8007252:	f7f9 f89b 	bl	800038c <__aeabi_fmul>
 8007256:	4639      	mov	r1, r7
 8007258:	4681      	mov	r9, r0
 800725a:	4640      	mov	r0, r8
 800725c:	f7f8 ff8c 	bl	8000178 <__aeabi_fsub>
 8007260:	4601      	mov	r1, r0
 8007262:	4630      	mov	r0, r6
 8007264:	f7f8 ff88 	bl	8000178 <__aeabi_fsub>
 8007268:	494f      	ldr	r1, [pc, #316]	@ (80073a8 <__ieee754_powf+0x6a4>)
 800726a:	f7f9 f88f 	bl	800038c <__aeabi_fmul>
 800726e:	494f      	ldr	r1, [pc, #316]	@ (80073ac <__ieee754_powf+0x6a8>)
 8007270:	4606      	mov	r6, r0
 8007272:	4640      	mov	r0, r8
 8007274:	f7f9 f88a 	bl	800038c <__aeabi_fmul>
 8007278:	4601      	mov	r1, r0
 800727a:	4630      	mov	r0, r6
 800727c:	f7f8 ff7e 	bl	800017c <__addsf3>
 8007280:	4607      	mov	r7, r0
 8007282:	4601      	mov	r1, r0
 8007284:	4648      	mov	r0, r9
 8007286:	f7f8 ff79 	bl	800017c <__addsf3>
 800728a:	4649      	mov	r1, r9
 800728c:	4606      	mov	r6, r0
 800728e:	f7f8 ff73 	bl	8000178 <__aeabi_fsub>
 8007292:	4601      	mov	r1, r0
 8007294:	4638      	mov	r0, r7
 8007296:	f7f8 ff6f 	bl	8000178 <__aeabi_fsub>
 800729a:	4631      	mov	r1, r6
 800729c:	4680      	mov	r8, r0
 800729e:	4630      	mov	r0, r6
 80072a0:	f7f9 f874 	bl	800038c <__aeabi_fmul>
 80072a4:	4607      	mov	r7, r0
 80072a6:	4942      	ldr	r1, [pc, #264]	@ (80073b0 <__ieee754_powf+0x6ac>)
 80072a8:	f7f9 f870 	bl	800038c <__aeabi_fmul>
 80072ac:	4941      	ldr	r1, [pc, #260]	@ (80073b4 <__ieee754_powf+0x6b0>)
 80072ae:	f7f8 ff63 	bl	8000178 <__aeabi_fsub>
 80072b2:	4639      	mov	r1, r7
 80072b4:	f7f9 f86a 	bl	800038c <__aeabi_fmul>
 80072b8:	493f      	ldr	r1, [pc, #252]	@ (80073b8 <__ieee754_powf+0x6b4>)
 80072ba:	f7f8 ff5f 	bl	800017c <__addsf3>
 80072be:	4639      	mov	r1, r7
 80072c0:	f7f9 f864 	bl	800038c <__aeabi_fmul>
 80072c4:	493d      	ldr	r1, [pc, #244]	@ (80073bc <__ieee754_powf+0x6b8>)
 80072c6:	f7f8 ff57 	bl	8000178 <__aeabi_fsub>
 80072ca:	4639      	mov	r1, r7
 80072cc:	f7f9 f85e 	bl	800038c <__aeabi_fmul>
 80072d0:	493b      	ldr	r1, [pc, #236]	@ (80073c0 <__ieee754_powf+0x6bc>)
 80072d2:	f7f8 ff53 	bl	800017c <__addsf3>
 80072d6:	4639      	mov	r1, r7
 80072d8:	f7f9 f858 	bl	800038c <__aeabi_fmul>
 80072dc:	4601      	mov	r1, r0
 80072de:	4630      	mov	r0, r6
 80072e0:	f7f8 ff4a 	bl	8000178 <__aeabi_fsub>
 80072e4:	4607      	mov	r7, r0
 80072e6:	4601      	mov	r1, r0
 80072e8:	4630      	mov	r0, r6
 80072ea:	f7f9 f84f 	bl	800038c <__aeabi_fmul>
 80072ee:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 80072f2:	4681      	mov	r9, r0
 80072f4:	4638      	mov	r0, r7
 80072f6:	f7f8 ff3f 	bl	8000178 <__aeabi_fsub>
 80072fa:	4601      	mov	r1, r0
 80072fc:	4648      	mov	r0, r9
 80072fe:	f7f9 f8f9 	bl	80004f4 <__aeabi_fdiv>
 8007302:	4641      	mov	r1, r8
 8007304:	4607      	mov	r7, r0
 8007306:	4630      	mov	r0, r6
 8007308:	f7f9 f840 	bl	800038c <__aeabi_fmul>
 800730c:	4641      	mov	r1, r8
 800730e:	f7f8 ff35 	bl	800017c <__addsf3>
 8007312:	4601      	mov	r1, r0
 8007314:	4638      	mov	r0, r7
 8007316:	f7f8 ff2f 	bl	8000178 <__aeabi_fsub>
 800731a:	4631      	mov	r1, r6
 800731c:	f7f8 ff2c 	bl	8000178 <__aeabi_fsub>
 8007320:	4601      	mov	r1, r0
 8007322:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8007326:	f7f8 ff27 	bl	8000178 <__aeabi_fsub>
 800732a:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 800732e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007332:	da06      	bge.n	8007342 <__ieee754_powf+0x63e>
 8007334:	4621      	mov	r1, r4
 8007336:	f000 f9af 	bl	8007698 <scalbnf>
 800733a:	4629      	mov	r1, r5
 800733c:	e549      	b.n	8006dd2 <__ieee754_powf+0xce>
 800733e:	2400      	movs	r4, #0
 8007340:	e77d      	b.n	800723e <__ieee754_powf+0x53a>
 8007342:	4618      	mov	r0, r3
 8007344:	e7f9      	b.n	800733a <__ieee754_powf+0x636>
 8007346:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800734a:	e536      	b.n	8006dba <__ieee754_powf+0xb6>
 800734c:	4639      	mov	r1, r7
 800734e:	e534      	b.n	8006dba <__ieee754_powf+0xb6>
 8007350:	f1bb 4fff 	cmp.w	fp, #2139095040	@ 0x7f800000
 8007354:	f43f ad23 	beq.w	8006d9e <__ieee754_powf+0x9a>
 8007358:	2502      	movs	r5, #2
 800735a:	4648      	mov	r0, r9
 800735c:	f000 f998 	bl	8007690 <fabsf>
 8007360:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8007364:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 8007368:	46c2      	mov	sl, r8
 800736a:	4601      	mov	r1, r0
 800736c:	d003      	beq.n	8007376 <__ieee754_powf+0x672>
 800736e:	f1b8 0f00 	cmp.w	r8, #0
 8007372:	f47f ad43 	bne.w	8006dfc <__ieee754_powf+0xf8>
 8007376:	2c00      	cmp	r4, #0
 8007378:	da04      	bge.n	8007384 <__ieee754_powf+0x680>
 800737a:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800737e:	f7f9 f8b9 	bl	80004f4 <__aeabi_fdiv>
 8007382:	4601      	mov	r1, r0
 8007384:	2e00      	cmp	r6, #0
 8007386:	f6bf ad18 	bge.w	8006dba <__ieee754_powf+0xb6>
 800738a:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800738e:	ea58 0805 	orrs.w	r8, r8, r5
 8007392:	f47f ad2e 	bne.w	8006df2 <__ieee754_powf+0xee>
 8007396:	4608      	mov	r0, r1
 8007398:	f7f8 feee 	bl	8000178 <__aeabi_fsub>
 800739c:	4601      	mov	r1, r0
 800739e:	e4f8      	b.n	8006d92 <__ieee754_powf+0x8e>
 80073a0:	ff800000 	.word	0xff800000
 80073a4:	3f317200 	.word	0x3f317200
 80073a8:	3f317218 	.word	0x3f317218
 80073ac:	35bfbe8c 	.word	0x35bfbe8c
 80073b0:	3331bb4c 	.word	0x3331bb4c
 80073b4:	35ddea0e 	.word	0x35ddea0e
 80073b8:	388ab355 	.word	0x388ab355
 80073bc:	3b360b61 	.word	0x3b360b61
 80073c0:	3e2aaaab 	.word	0x3e2aaaab

080073c4 <__ieee754_rem_pio2f>:
 80073c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073c8:	4aa4      	ldr	r2, [pc, #656]	@ (800765c <__ieee754_rem_pio2f+0x298>)
 80073ca:	f020 4800 	bic.w	r8, r0, #2147483648	@ 0x80000000
 80073ce:	4590      	cmp	r8, r2
 80073d0:	460c      	mov	r4, r1
 80073d2:	4682      	mov	sl, r0
 80073d4:	b087      	sub	sp, #28
 80073d6:	d804      	bhi.n	80073e2 <__ieee754_rem_pio2f+0x1e>
 80073d8:	2300      	movs	r3, #0
 80073da:	6008      	str	r0, [r1, #0]
 80073dc:	604b      	str	r3, [r1, #4]
 80073de:	2500      	movs	r5, #0
 80073e0:	e01d      	b.n	800741e <__ieee754_rem_pio2f+0x5a>
 80073e2:	4a9f      	ldr	r2, [pc, #636]	@ (8007660 <__ieee754_rem_pio2f+0x29c>)
 80073e4:	4590      	cmp	r8, r2
 80073e6:	d84f      	bhi.n	8007488 <__ieee754_rem_pio2f+0xc4>
 80073e8:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 80073ec:	2800      	cmp	r0, #0
 80073ee:	499d      	ldr	r1, [pc, #628]	@ (8007664 <__ieee754_rem_pio2f+0x2a0>)
 80073f0:	4f9d      	ldr	r7, [pc, #628]	@ (8007668 <__ieee754_rem_pio2f+0x2a4>)
 80073f2:	f025 050f 	bic.w	r5, r5, #15
 80073f6:	dd24      	ble.n	8007442 <__ieee754_rem_pio2f+0x7e>
 80073f8:	f7f8 febe 	bl	8000178 <__aeabi_fsub>
 80073fc:	42bd      	cmp	r5, r7
 80073fe:	4606      	mov	r6, r0
 8007400:	d011      	beq.n	8007426 <__ieee754_rem_pio2f+0x62>
 8007402:	499a      	ldr	r1, [pc, #616]	@ (800766c <__ieee754_rem_pio2f+0x2a8>)
 8007404:	f7f8 feb8 	bl	8000178 <__aeabi_fsub>
 8007408:	4601      	mov	r1, r0
 800740a:	4605      	mov	r5, r0
 800740c:	4630      	mov	r0, r6
 800740e:	f7f8 feb3 	bl	8000178 <__aeabi_fsub>
 8007412:	4996      	ldr	r1, [pc, #600]	@ (800766c <__ieee754_rem_pio2f+0x2a8>)
 8007414:	f7f8 feb0 	bl	8000178 <__aeabi_fsub>
 8007418:	6025      	str	r5, [r4, #0]
 800741a:	2501      	movs	r5, #1
 800741c:	6060      	str	r0, [r4, #4]
 800741e:	4628      	mov	r0, r5
 8007420:	b007      	add	sp, #28
 8007422:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007426:	4992      	ldr	r1, [pc, #584]	@ (8007670 <__ieee754_rem_pio2f+0x2ac>)
 8007428:	f7f8 fea6 	bl	8000178 <__aeabi_fsub>
 800742c:	4991      	ldr	r1, [pc, #580]	@ (8007674 <__ieee754_rem_pio2f+0x2b0>)
 800742e:	4606      	mov	r6, r0
 8007430:	f7f8 fea2 	bl	8000178 <__aeabi_fsub>
 8007434:	4601      	mov	r1, r0
 8007436:	4605      	mov	r5, r0
 8007438:	4630      	mov	r0, r6
 800743a:	f7f8 fe9d 	bl	8000178 <__aeabi_fsub>
 800743e:	498d      	ldr	r1, [pc, #564]	@ (8007674 <__ieee754_rem_pio2f+0x2b0>)
 8007440:	e7e8      	b.n	8007414 <__ieee754_rem_pio2f+0x50>
 8007442:	f7f8 fe9b 	bl	800017c <__addsf3>
 8007446:	42bd      	cmp	r5, r7
 8007448:	4606      	mov	r6, r0
 800744a:	d00f      	beq.n	800746c <__ieee754_rem_pio2f+0xa8>
 800744c:	4987      	ldr	r1, [pc, #540]	@ (800766c <__ieee754_rem_pio2f+0x2a8>)
 800744e:	f7f8 fe95 	bl	800017c <__addsf3>
 8007452:	4601      	mov	r1, r0
 8007454:	4605      	mov	r5, r0
 8007456:	4630      	mov	r0, r6
 8007458:	f7f8 fe8e 	bl	8000178 <__aeabi_fsub>
 800745c:	4983      	ldr	r1, [pc, #524]	@ (800766c <__ieee754_rem_pio2f+0x2a8>)
 800745e:	f7f8 fe8d 	bl	800017c <__addsf3>
 8007462:	6025      	str	r5, [r4, #0]
 8007464:	6060      	str	r0, [r4, #4]
 8007466:	f04f 35ff 	mov.w	r5, #4294967295
 800746a:	e7d8      	b.n	800741e <__ieee754_rem_pio2f+0x5a>
 800746c:	4980      	ldr	r1, [pc, #512]	@ (8007670 <__ieee754_rem_pio2f+0x2ac>)
 800746e:	f7f8 fe85 	bl	800017c <__addsf3>
 8007472:	4980      	ldr	r1, [pc, #512]	@ (8007674 <__ieee754_rem_pio2f+0x2b0>)
 8007474:	4606      	mov	r6, r0
 8007476:	f7f8 fe81 	bl	800017c <__addsf3>
 800747a:	4601      	mov	r1, r0
 800747c:	4605      	mov	r5, r0
 800747e:	4630      	mov	r0, r6
 8007480:	f7f8 fe7a 	bl	8000178 <__aeabi_fsub>
 8007484:	497b      	ldr	r1, [pc, #492]	@ (8007674 <__ieee754_rem_pio2f+0x2b0>)
 8007486:	e7ea      	b.n	800745e <__ieee754_rem_pio2f+0x9a>
 8007488:	4a7b      	ldr	r2, [pc, #492]	@ (8007678 <__ieee754_rem_pio2f+0x2b4>)
 800748a:	4590      	cmp	r8, r2
 800748c:	f200 8095 	bhi.w	80075ba <__ieee754_rem_pio2f+0x1f6>
 8007490:	f000 f8fe 	bl	8007690 <fabsf>
 8007494:	4979      	ldr	r1, [pc, #484]	@ (800767c <__ieee754_rem_pio2f+0x2b8>)
 8007496:	4606      	mov	r6, r0
 8007498:	f7f8 ff78 	bl	800038c <__aeabi_fmul>
 800749c:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80074a0:	f7f8 fe6c 	bl	800017c <__addsf3>
 80074a4:	f7f9 f94e 	bl	8000744 <__aeabi_f2iz>
 80074a8:	4605      	mov	r5, r0
 80074aa:	f7f8 ff1b 	bl	80002e4 <__aeabi_i2f>
 80074ae:	496d      	ldr	r1, [pc, #436]	@ (8007664 <__ieee754_rem_pio2f+0x2a0>)
 80074b0:	4681      	mov	r9, r0
 80074b2:	f7f8 ff6b 	bl	800038c <__aeabi_fmul>
 80074b6:	4601      	mov	r1, r0
 80074b8:	4630      	mov	r0, r6
 80074ba:	f7f8 fe5d 	bl	8000178 <__aeabi_fsub>
 80074be:	496b      	ldr	r1, [pc, #428]	@ (800766c <__ieee754_rem_pio2f+0x2a8>)
 80074c0:	4607      	mov	r7, r0
 80074c2:	4648      	mov	r0, r9
 80074c4:	f7f8 ff62 	bl	800038c <__aeabi_fmul>
 80074c8:	2d1f      	cmp	r5, #31
 80074ca:	4606      	mov	r6, r0
 80074cc:	dc0e      	bgt.n	80074ec <__ieee754_rem_pio2f+0x128>
 80074ce:	4a6c      	ldr	r2, [pc, #432]	@ (8007680 <__ieee754_rem_pio2f+0x2bc>)
 80074d0:	1e69      	subs	r1, r5, #1
 80074d2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 80074d6:	f02a 4300 	bic.w	r3, sl, #2147483648	@ 0x80000000
 80074da:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80074de:	4293      	cmp	r3, r2
 80074e0:	d004      	beq.n	80074ec <__ieee754_rem_pio2f+0x128>
 80074e2:	4631      	mov	r1, r6
 80074e4:	4638      	mov	r0, r7
 80074e6:	f7f8 fe47 	bl	8000178 <__aeabi_fsub>
 80074ea:	e00b      	b.n	8007504 <__ieee754_rem_pio2f+0x140>
 80074ec:	4631      	mov	r1, r6
 80074ee:	4638      	mov	r0, r7
 80074f0:	f7f8 fe42 	bl	8000178 <__aeabi_fsub>
 80074f4:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80074f8:	ebc3 53d8 	rsb	r3, r3, r8, lsr #23
 80074fc:	2b08      	cmp	r3, #8
 80074fe:	ea4f 5be8 	mov.w	fp, r8, asr #23
 8007502:	dc01      	bgt.n	8007508 <__ieee754_rem_pio2f+0x144>
 8007504:	6020      	str	r0, [r4, #0]
 8007506:	e026      	b.n	8007556 <__ieee754_rem_pio2f+0x192>
 8007508:	4959      	ldr	r1, [pc, #356]	@ (8007670 <__ieee754_rem_pio2f+0x2ac>)
 800750a:	4648      	mov	r0, r9
 800750c:	f7f8 ff3e 	bl	800038c <__aeabi_fmul>
 8007510:	4606      	mov	r6, r0
 8007512:	4601      	mov	r1, r0
 8007514:	4638      	mov	r0, r7
 8007516:	f7f8 fe2f 	bl	8000178 <__aeabi_fsub>
 800751a:	4601      	mov	r1, r0
 800751c:	4680      	mov	r8, r0
 800751e:	4638      	mov	r0, r7
 8007520:	f7f8 fe2a 	bl	8000178 <__aeabi_fsub>
 8007524:	4631      	mov	r1, r6
 8007526:	f7f8 fe27 	bl	8000178 <__aeabi_fsub>
 800752a:	4606      	mov	r6, r0
 800752c:	4951      	ldr	r1, [pc, #324]	@ (8007674 <__ieee754_rem_pio2f+0x2b0>)
 800752e:	4648      	mov	r0, r9
 8007530:	f7f8 ff2c 	bl	800038c <__aeabi_fmul>
 8007534:	4631      	mov	r1, r6
 8007536:	f7f8 fe1f 	bl	8000178 <__aeabi_fsub>
 800753a:	4601      	mov	r1, r0
 800753c:	4606      	mov	r6, r0
 800753e:	4640      	mov	r0, r8
 8007540:	f7f8 fe1a 	bl	8000178 <__aeabi_fsub>
 8007544:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8007548:	ebab 0b03 	sub.w	fp, fp, r3
 800754c:	f1bb 0f19 	cmp.w	fp, #25
 8007550:	dc18      	bgt.n	8007584 <__ieee754_rem_pio2f+0x1c0>
 8007552:	4647      	mov	r7, r8
 8007554:	6020      	str	r0, [r4, #0]
 8007556:	f8d4 8000 	ldr.w	r8, [r4]
 800755a:	4638      	mov	r0, r7
 800755c:	4641      	mov	r1, r8
 800755e:	f7f8 fe0b 	bl	8000178 <__aeabi_fsub>
 8007562:	4631      	mov	r1, r6
 8007564:	f7f8 fe08 	bl	8000178 <__aeabi_fsub>
 8007568:	f1ba 0f00 	cmp.w	sl, #0
 800756c:	6060      	str	r0, [r4, #4]
 800756e:	f6bf af56 	bge.w	800741e <__ieee754_rem_pio2f+0x5a>
 8007572:	f108 4800 	add.w	r8, r8, #2147483648	@ 0x80000000
 8007576:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 800757a:	f8c4 8000 	str.w	r8, [r4]
 800757e:	6060      	str	r0, [r4, #4]
 8007580:	426d      	negs	r5, r5
 8007582:	e74c      	b.n	800741e <__ieee754_rem_pio2f+0x5a>
 8007584:	493f      	ldr	r1, [pc, #252]	@ (8007684 <__ieee754_rem_pio2f+0x2c0>)
 8007586:	4648      	mov	r0, r9
 8007588:	f7f8 ff00 	bl	800038c <__aeabi_fmul>
 800758c:	4606      	mov	r6, r0
 800758e:	4601      	mov	r1, r0
 8007590:	4640      	mov	r0, r8
 8007592:	f7f8 fdf1 	bl	8000178 <__aeabi_fsub>
 8007596:	4601      	mov	r1, r0
 8007598:	4607      	mov	r7, r0
 800759a:	4640      	mov	r0, r8
 800759c:	f7f8 fdec 	bl	8000178 <__aeabi_fsub>
 80075a0:	4631      	mov	r1, r6
 80075a2:	f7f8 fde9 	bl	8000178 <__aeabi_fsub>
 80075a6:	4606      	mov	r6, r0
 80075a8:	4937      	ldr	r1, [pc, #220]	@ (8007688 <__ieee754_rem_pio2f+0x2c4>)
 80075aa:	4648      	mov	r0, r9
 80075ac:	f7f8 feee 	bl	800038c <__aeabi_fmul>
 80075b0:	4631      	mov	r1, r6
 80075b2:	f7f8 fde1 	bl	8000178 <__aeabi_fsub>
 80075b6:	4606      	mov	r6, r0
 80075b8:	e793      	b.n	80074e2 <__ieee754_rem_pio2f+0x11e>
 80075ba:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 80075be:	d305      	bcc.n	80075cc <__ieee754_rem_pio2f+0x208>
 80075c0:	4601      	mov	r1, r0
 80075c2:	f7f8 fdd9 	bl	8000178 <__aeabi_fsub>
 80075c6:	6060      	str	r0, [r4, #4]
 80075c8:	6020      	str	r0, [r4, #0]
 80075ca:	e708      	b.n	80073de <__ieee754_rem_pio2f+0x1a>
 80075cc:	ea4f 56e8 	mov.w	r6, r8, asr #23
 80075d0:	3e86      	subs	r6, #134	@ 0x86
 80075d2:	eba8 58c6 	sub.w	r8, r8, r6, lsl #23
 80075d6:	4640      	mov	r0, r8
 80075d8:	f7f9 f8b4 	bl	8000744 <__aeabi_f2iz>
 80075dc:	f7f8 fe82 	bl	80002e4 <__aeabi_i2f>
 80075e0:	4601      	mov	r1, r0
 80075e2:	9003      	str	r0, [sp, #12]
 80075e4:	4640      	mov	r0, r8
 80075e6:	f7f8 fdc7 	bl	8000178 <__aeabi_fsub>
 80075ea:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 80075ee:	f7f8 fecd 	bl	800038c <__aeabi_fmul>
 80075f2:	4607      	mov	r7, r0
 80075f4:	f7f9 f8a6 	bl	8000744 <__aeabi_f2iz>
 80075f8:	f7f8 fe74 	bl	80002e4 <__aeabi_i2f>
 80075fc:	4601      	mov	r1, r0
 80075fe:	9004      	str	r0, [sp, #16]
 8007600:	4605      	mov	r5, r0
 8007602:	4638      	mov	r0, r7
 8007604:	f7f8 fdb8 	bl	8000178 <__aeabi_fsub>
 8007608:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 800760c:	f7f8 febe 	bl	800038c <__aeabi_fmul>
 8007610:	2100      	movs	r1, #0
 8007612:	9005      	str	r0, [sp, #20]
 8007614:	f7f9 f84e 	bl	80006b4 <__aeabi_fcmpeq>
 8007618:	b1f0      	cbz	r0, 8007658 <__ieee754_rem_pio2f+0x294>
 800761a:	2100      	movs	r1, #0
 800761c:	4628      	mov	r0, r5
 800761e:	f7f9 f849 	bl	80006b4 <__aeabi_fcmpeq>
 8007622:	2800      	cmp	r0, #0
 8007624:	bf14      	ite	ne
 8007626:	2301      	movne	r3, #1
 8007628:	2302      	moveq	r3, #2
 800762a:	4a18      	ldr	r2, [pc, #96]	@ (800768c <__ieee754_rem_pio2f+0x2c8>)
 800762c:	4621      	mov	r1, r4
 800762e:	9201      	str	r2, [sp, #4]
 8007630:	2202      	movs	r2, #2
 8007632:	a803      	add	r0, sp, #12
 8007634:	9200      	str	r2, [sp, #0]
 8007636:	4632      	mov	r2, r6
 8007638:	f000 f898 	bl	800776c <__kernel_rem_pio2f>
 800763c:	f1ba 0f00 	cmp.w	sl, #0
 8007640:	4605      	mov	r5, r0
 8007642:	f6bf aeec 	bge.w	800741e <__ieee754_rem_pio2f+0x5a>
 8007646:	6823      	ldr	r3, [r4, #0]
 8007648:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 800764c:	6023      	str	r3, [r4, #0]
 800764e:	6863      	ldr	r3, [r4, #4]
 8007650:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007654:	6063      	str	r3, [r4, #4]
 8007656:	e793      	b.n	8007580 <__ieee754_rem_pio2f+0x1bc>
 8007658:	2303      	movs	r3, #3
 800765a:	e7e6      	b.n	800762a <__ieee754_rem_pio2f+0x266>
 800765c:	3f490fd8 	.word	0x3f490fd8
 8007660:	4016cbe3 	.word	0x4016cbe3
 8007664:	3fc90f80 	.word	0x3fc90f80
 8007668:	3fc90fd0 	.word	0x3fc90fd0
 800766c:	37354443 	.word	0x37354443
 8007670:	37354400 	.word	0x37354400
 8007674:	2e85a308 	.word	0x2e85a308
 8007678:	43490f80 	.word	0x43490f80
 800767c:	3f22f984 	.word	0x3f22f984
 8007680:	080080e0 	.word	0x080080e0
 8007684:	2e85a300 	.word	0x2e85a300
 8007688:	248d3132 	.word	0x248d3132
 800768c:	08008160 	.word	0x08008160

08007690 <fabsf>:
 8007690:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8007694:	4770      	bx	lr
	...

08007698 <scalbnf>:
 8007698:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 800769c:	b538      	push	{r3, r4, r5, lr}
 800769e:	4603      	mov	r3, r0
 80076a0:	460d      	mov	r5, r1
 80076a2:	4604      	mov	r4, r0
 80076a4:	d02e      	beq.n	8007704 <scalbnf+0x6c>
 80076a6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80076aa:	d304      	bcc.n	80076b6 <scalbnf+0x1e>
 80076ac:	4601      	mov	r1, r0
 80076ae:	f7f8 fd65 	bl	800017c <__addsf3>
 80076b2:	4603      	mov	r3, r0
 80076b4:	e026      	b.n	8007704 <scalbnf+0x6c>
 80076b6:	f010 4fff 	tst.w	r0, #2139095040	@ 0x7f800000
 80076ba:	d118      	bne.n	80076ee <scalbnf+0x56>
 80076bc:	f04f 4198 	mov.w	r1, #1275068416	@ 0x4c000000
 80076c0:	f7f8 fe64 	bl	800038c <__aeabi_fmul>
 80076c4:	4a17      	ldr	r2, [pc, #92]	@ (8007724 <scalbnf+0x8c>)
 80076c6:	4603      	mov	r3, r0
 80076c8:	4295      	cmp	r5, r2
 80076ca:	db0c      	blt.n	80076e6 <scalbnf+0x4e>
 80076cc:	4604      	mov	r4, r0
 80076ce:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 80076d2:	3a19      	subs	r2, #25
 80076d4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80076d8:	428d      	cmp	r5, r1
 80076da:	dd0a      	ble.n	80076f2 <scalbnf+0x5a>
 80076dc:	4912      	ldr	r1, [pc, #72]	@ (8007728 <scalbnf+0x90>)
 80076de:	4618      	mov	r0, r3
 80076e0:	f361 001e 	bfi	r0, r1, #0, #31
 80076e4:	e000      	b.n	80076e8 <scalbnf+0x50>
 80076e6:	4911      	ldr	r1, [pc, #68]	@ (800772c <scalbnf+0x94>)
 80076e8:	f7f8 fe50 	bl	800038c <__aeabi_fmul>
 80076ec:	e7e1      	b.n	80076b2 <scalbnf+0x1a>
 80076ee:	0dd2      	lsrs	r2, r2, #23
 80076f0:	e7f0      	b.n	80076d4 <scalbnf+0x3c>
 80076f2:	1951      	adds	r1, r2, r5
 80076f4:	29fe      	cmp	r1, #254	@ 0xfe
 80076f6:	dcf1      	bgt.n	80076dc <scalbnf+0x44>
 80076f8:	2900      	cmp	r1, #0
 80076fa:	dd05      	ble.n	8007708 <scalbnf+0x70>
 80076fc:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 8007700:	ea44 53c1 	orr.w	r3, r4, r1, lsl #23
 8007704:	4618      	mov	r0, r3
 8007706:	bd38      	pop	{r3, r4, r5, pc}
 8007708:	f111 0f16 	cmn.w	r1, #22
 800770c:	da01      	bge.n	8007712 <scalbnf+0x7a>
 800770e:	4907      	ldr	r1, [pc, #28]	@ (800772c <scalbnf+0x94>)
 8007710:	e7e5      	b.n	80076de <scalbnf+0x46>
 8007712:	f101 0019 	add.w	r0, r1, #25
 8007716:	f024 44ff 	bic.w	r4, r4, #2139095040	@ 0x7f800000
 800771a:	f04f 514c 	mov.w	r1, #855638016	@ 0x33000000
 800771e:	ea44 50c0 	orr.w	r0, r4, r0, lsl #23
 8007722:	e7e1      	b.n	80076e8 <scalbnf+0x50>
 8007724:	ffff3cb0 	.word	0xffff3cb0
 8007728:	7149f2ca 	.word	0x7149f2ca
 800772c:	0da24260 	.word	0x0da24260

08007730 <with_errnof>:
 8007730:	b538      	push	{r3, r4, r5, lr}
 8007732:	4604      	mov	r4, r0
 8007734:	460d      	mov	r5, r1
 8007736:	f7fe fc17 	bl	8005f68 <__errno>
 800773a:	6005      	str	r5, [r0, #0]
 800773c:	4620      	mov	r0, r4
 800773e:	bd38      	pop	{r3, r4, r5, pc}

08007740 <xflowf>:
 8007740:	b508      	push	{r3, lr}
 8007742:	b140      	cbz	r0, 8007756 <xflowf+0x16>
 8007744:	f101 4000 	add.w	r0, r1, #2147483648	@ 0x80000000
 8007748:	f7f8 fe20 	bl	800038c <__aeabi_fmul>
 800774c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8007750:	2122      	movs	r1, #34	@ 0x22
 8007752:	f7ff bfed 	b.w	8007730 <with_errnof>
 8007756:	4608      	mov	r0, r1
 8007758:	e7f6      	b.n	8007748 <xflowf+0x8>

0800775a <__math_uflowf>:
 800775a:	f04f 5180 	mov.w	r1, #268435456	@ 0x10000000
 800775e:	f7ff bfef 	b.w	8007740 <xflowf>

08007762 <__math_oflowf>:
 8007762:	f04f 41e0 	mov.w	r1, #1879048192	@ 0x70000000
 8007766:	f7ff bfeb 	b.w	8007740 <xflowf>
	...

0800776c <__kernel_rem_pio2f>:
 800776c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007770:	b0db      	sub	sp, #364	@ 0x16c
 8007772:	9202      	str	r2, [sp, #8]
 8007774:	9304      	str	r3, [sp, #16]
 8007776:	9a64      	ldr	r2, [sp, #400]	@ 0x190
 8007778:	4bac      	ldr	r3, [pc, #688]	@ (8007a2c <__kernel_rem_pio2f+0x2c0>)
 800777a:	9005      	str	r0, [sp, #20]
 800777c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007780:	9100      	str	r1, [sp, #0]
 8007782:	9301      	str	r3, [sp, #4]
 8007784:	9b04      	ldr	r3, [sp, #16]
 8007786:	3b01      	subs	r3, #1
 8007788:	9303      	str	r3, [sp, #12]
 800778a:	9b02      	ldr	r3, [sp, #8]
 800778c:	1d1a      	adds	r2, r3, #4
 800778e:	f2c0 8099 	blt.w	80078c4 <__kernel_rem_pio2f+0x158>
 8007792:	1edc      	subs	r4, r3, #3
 8007794:	bf48      	it	mi
 8007796:	1d1c      	addmi	r4, r3, #4
 8007798:	10e4      	asrs	r4, r4, #3
 800779a:	2500      	movs	r5, #0
 800779c:	f04f 0b00 	mov.w	fp, #0
 80077a0:	1c67      	adds	r7, r4, #1
 80077a2:	00fb      	lsls	r3, r7, #3
 80077a4:	9306      	str	r3, [sp, #24]
 80077a6:	9b02      	ldr	r3, [sp, #8]
 80077a8:	9a03      	ldr	r2, [sp, #12]
 80077aa:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 80077ae:	9b01      	ldr	r3, [sp, #4]
 80077b0:	eba4 0802 	sub.w	r8, r4, r2
 80077b4:	eb03 0902 	add.w	r9, r3, r2
 80077b8:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 80077ba:	ae1e      	add	r6, sp, #120	@ 0x78
 80077bc:	eb03 0a88 	add.w	sl, r3, r8, lsl #2
 80077c0:	454d      	cmp	r5, r9
 80077c2:	f340 8081 	ble.w	80078c8 <__kernel_rem_pio2f+0x15c>
 80077c6:	9a04      	ldr	r2, [sp, #16]
 80077c8:	ab1e      	add	r3, sp, #120	@ 0x78
 80077ca:	eb03 0582 	add.w	r5, r3, r2, lsl #2
 80077ce:	f04f 0900 	mov.w	r9, #0
 80077d2:	2300      	movs	r3, #0
 80077d4:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 80077d8:	9a01      	ldr	r2, [sp, #4]
 80077da:	4591      	cmp	r9, r2
 80077dc:	f340 809a 	ble.w	8007914 <__kernel_rem_pio2f+0x1a8>
 80077e0:	4613      	mov	r3, r2
 80077e2:	aa0a      	add	r2, sp, #40	@ 0x28
 80077e4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80077e8:	9308      	str	r3, [sp, #32]
 80077ea:	9b65      	ldr	r3, [sp, #404]	@ 0x194
 80077ec:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80077f0:	9c01      	ldr	r4, [sp, #4]
 80077f2:	9307      	str	r3, [sp, #28]
 80077f4:	f10d 0828 	add.w	r8, sp, #40	@ 0x28
 80077f8:	4646      	mov	r6, r8
 80077fa:	4625      	mov	r5, r4
 80077fc:	f04f 4987 	mov.w	r9, #1132462080	@ 0x43800000
 8007800:	ab5a      	add	r3, sp, #360	@ 0x168
 8007802:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8007806:	f853 bc50 	ldr.w	fp, [r3, #-80]
 800780a:	f50d 7a8c 	add.w	sl, sp, #280	@ 0x118
 800780e:	2d00      	cmp	r5, #0
 8007810:	f300 8085 	bgt.w	800791e <__kernel_rem_pio2f+0x1b2>
 8007814:	4639      	mov	r1, r7
 8007816:	4658      	mov	r0, fp
 8007818:	f7ff ff3e 	bl	8007698 <scalbnf>
 800781c:	f04f 5178 	mov.w	r1, #1040187392	@ 0x3e000000
 8007820:	4605      	mov	r5, r0
 8007822:	f7f8 fdb3 	bl	800038c <__aeabi_fmul>
 8007826:	f000 fa3f 	bl	8007ca8 <floorf>
 800782a:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 800782e:	f7f8 fdad 	bl	800038c <__aeabi_fmul>
 8007832:	4601      	mov	r1, r0
 8007834:	4628      	mov	r0, r5
 8007836:	f7f8 fc9f 	bl	8000178 <__aeabi_fsub>
 800783a:	4605      	mov	r5, r0
 800783c:	f7f8 ff82 	bl	8000744 <__aeabi_f2iz>
 8007840:	4606      	mov	r6, r0
 8007842:	f7f8 fd4f 	bl	80002e4 <__aeabi_i2f>
 8007846:	4601      	mov	r1, r0
 8007848:	4628      	mov	r0, r5
 800784a:	f7f8 fc95 	bl	8000178 <__aeabi_fsub>
 800784e:	2f00      	cmp	r7, #0
 8007850:	4681      	mov	r9, r0
 8007852:	f340 8081 	ble.w	8007958 <__kernel_rem_pio2f+0x1ec>
 8007856:	1e62      	subs	r2, r4, #1
 8007858:	ab0a      	add	r3, sp, #40	@ 0x28
 800785a:	f853 5022 	ldr.w	r5, [r3, r2, lsl #2]
 800785e:	f1c7 0108 	rsb	r1, r7, #8
 8007862:	fa45 f301 	asr.w	r3, r5, r1
 8007866:	441e      	add	r6, r3
 8007868:	408b      	lsls	r3, r1
 800786a:	1aed      	subs	r5, r5, r3
 800786c:	ab0a      	add	r3, sp, #40	@ 0x28
 800786e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8007872:	f1c7 0307 	rsb	r3, r7, #7
 8007876:	411d      	asrs	r5, r3
 8007878:	2d00      	cmp	r5, #0
 800787a:	dd7a      	ble.n	8007972 <__kernel_rem_pio2f+0x206>
 800787c:	2200      	movs	r2, #0
 800787e:	4692      	mov	sl, r2
 8007880:	3601      	adds	r6, #1
 8007882:	4294      	cmp	r4, r2
 8007884:	f300 80aa 	bgt.w	80079dc <__kernel_rem_pio2f+0x270>
 8007888:	2f00      	cmp	r7, #0
 800788a:	dd05      	ble.n	8007898 <__kernel_rem_pio2f+0x12c>
 800788c:	2f01      	cmp	r7, #1
 800788e:	f000 80b6 	beq.w	80079fe <__kernel_rem_pio2f+0x292>
 8007892:	2f02      	cmp	r7, #2
 8007894:	f000 80bd 	beq.w	8007a12 <__kernel_rem_pio2f+0x2a6>
 8007898:	2d02      	cmp	r5, #2
 800789a:	d16a      	bne.n	8007972 <__kernel_rem_pio2f+0x206>
 800789c:	4649      	mov	r1, r9
 800789e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80078a2:	f7f8 fc69 	bl	8000178 <__aeabi_fsub>
 80078a6:	4681      	mov	r9, r0
 80078a8:	f1ba 0f00 	cmp.w	sl, #0
 80078ac:	d061      	beq.n	8007972 <__kernel_rem_pio2f+0x206>
 80078ae:	4639      	mov	r1, r7
 80078b0:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80078b4:	f7ff fef0 	bl	8007698 <scalbnf>
 80078b8:	4601      	mov	r1, r0
 80078ba:	4648      	mov	r0, r9
 80078bc:	f7f8 fc5c 	bl	8000178 <__aeabi_fsub>
 80078c0:	4681      	mov	r9, r0
 80078c2:	e056      	b.n	8007972 <__kernel_rem_pio2f+0x206>
 80078c4:	2400      	movs	r4, #0
 80078c6:	e768      	b.n	800779a <__kernel_rem_pio2f+0x2e>
 80078c8:	eb18 0f05 	cmn.w	r8, r5
 80078cc:	d407      	bmi.n	80078de <__kernel_rem_pio2f+0x172>
 80078ce:	f85a 0025 	ldr.w	r0, [sl, r5, lsl #2]
 80078d2:	f7f8 fd07 	bl	80002e4 <__aeabi_i2f>
 80078d6:	f846 0b04 	str.w	r0, [r6], #4
 80078da:	3501      	adds	r5, #1
 80078dc:	e770      	b.n	80077c0 <__kernel_rem_pio2f+0x54>
 80078de:	4658      	mov	r0, fp
 80078e0:	e7f9      	b.n	80078d6 <__kernel_rem_pio2f+0x16a>
 80078e2:	9307      	str	r3, [sp, #28]
 80078e4:	9b05      	ldr	r3, [sp, #20]
 80078e6:	f85b 1d04 	ldr.w	r1, [fp, #-4]!
 80078ea:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80078ee:	f7f8 fd4d 	bl	800038c <__aeabi_fmul>
 80078f2:	4601      	mov	r1, r0
 80078f4:	4630      	mov	r0, r6
 80078f6:	f7f8 fc41 	bl	800017c <__addsf3>
 80078fa:	4606      	mov	r6, r0
 80078fc:	9b07      	ldr	r3, [sp, #28]
 80078fe:	f108 0801 	add.w	r8, r8, #1
 8007902:	9a03      	ldr	r2, [sp, #12]
 8007904:	4590      	cmp	r8, r2
 8007906:	ddec      	ble.n	80078e2 <__kernel_rem_pio2f+0x176>
 8007908:	f84a 6b04 	str.w	r6, [sl], #4
 800790c:	f109 0901 	add.w	r9, r9, #1
 8007910:	3504      	adds	r5, #4
 8007912:	e761      	b.n	80077d8 <__kernel_rem_pio2f+0x6c>
 8007914:	46ab      	mov	fp, r5
 8007916:	461e      	mov	r6, r3
 8007918:	f04f 0800 	mov.w	r8, #0
 800791c:	e7f1      	b.n	8007902 <__kernel_rem_pio2f+0x196>
 800791e:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8007922:	4658      	mov	r0, fp
 8007924:	f7f8 fd32 	bl	800038c <__aeabi_fmul>
 8007928:	f7f8 ff0c 	bl	8000744 <__aeabi_f2iz>
 800792c:	f7f8 fcda 	bl	80002e4 <__aeabi_i2f>
 8007930:	4649      	mov	r1, r9
 8007932:	9009      	str	r0, [sp, #36]	@ 0x24
 8007934:	f7f8 fd2a 	bl	800038c <__aeabi_fmul>
 8007938:	4601      	mov	r1, r0
 800793a:	4658      	mov	r0, fp
 800793c:	f7f8 fc1c 	bl	8000178 <__aeabi_fsub>
 8007940:	f7f8 ff00 	bl	8000744 <__aeabi_f2iz>
 8007944:	3d01      	subs	r5, #1
 8007946:	f846 0b04 	str.w	r0, [r6], #4
 800794a:	f85a 1025 	ldr.w	r1, [sl, r5, lsl #2]
 800794e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007950:	f7f8 fc14 	bl	800017c <__addsf3>
 8007954:	4683      	mov	fp, r0
 8007956:	e75a      	b.n	800780e <__kernel_rem_pio2f+0xa2>
 8007958:	d105      	bne.n	8007966 <__kernel_rem_pio2f+0x1fa>
 800795a:	1e63      	subs	r3, r4, #1
 800795c:	aa0a      	add	r2, sp, #40	@ 0x28
 800795e:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 8007962:	11ed      	asrs	r5, r5, #7
 8007964:	e788      	b.n	8007878 <__kernel_rem_pio2f+0x10c>
 8007966:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800796a:	f7f8 fec1 	bl	80006f0 <__aeabi_fcmpge>
 800796e:	4605      	mov	r5, r0
 8007970:	bb90      	cbnz	r0, 80079d8 <__kernel_rem_pio2f+0x26c>
 8007972:	2100      	movs	r1, #0
 8007974:	4648      	mov	r0, r9
 8007976:	f7f8 fe9d 	bl	80006b4 <__aeabi_fcmpeq>
 800797a:	2800      	cmp	r0, #0
 800797c:	f000 8090 	beq.w	8007aa0 <__kernel_rem_pio2f+0x334>
 8007980:	2200      	movs	r2, #0
 8007982:	1e63      	subs	r3, r4, #1
 8007984:	9901      	ldr	r1, [sp, #4]
 8007986:	428b      	cmp	r3, r1
 8007988:	da4a      	bge.n	8007a20 <__kernel_rem_pio2f+0x2b4>
 800798a:	2a00      	cmp	r2, #0
 800798c:	d076      	beq.n	8007a7c <__kernel_rem_pio2f+0x310>
 800798e:	3c01      	subs	r4, #1
 8007990:	ab0a      	add	r3, sp, #40	@ 0x28
 8007992:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8007996:	3f08      	subs	r7, #8
 8007998:	2b00      	cmp	r3, #0
 800799a:	d0f8      	beq.n	800798e <__kernel_rem_pio2f+0x222>
 800799c:	4639      	mov	r1, r7
 800799e:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80079a2:	f7ff fe79 	bl	8007698 <scalbnf>
 80079a6:	46a2      	mov	sl, r4
 80079a8:	4607      	mov	r7, r0
 80079aa:	f04f 596e 	mov.w	r9, #998244352	@ 0x3b800000
 80079ae:	f50d 788c 	add.w	r8, sp, #280	@ 0x118
 80079b2:	f1ba 0f00 	cmp.w	sl, #0
 80079b6:	f280 80a1 	bge.w	8007afc <__kernel_rem_pio2f+0x390>
 80079ba:	4627      	mov	r7, r4
 80079bc:	2200      	movs	r2, #0
 80079be:	2f00      	cmp	r7, #0
 80079c0:	f2c0 80cb 	blt.w	8007b5a <__kernel_rem_pio2f+0x3ee>
 80079c4:	a946      	add	r1, sp, #280	@ 0x118
 80079c6:	4690      	mov	r8, r2
 80079c8:	f04f 0a00 	mov.w	sl, #0
 80079cc:	4b18      	ldr	r3, [pc, #96]	@ (8007a30 <__kernel_rem_pio2f+0x2c4>)
 80079ce:	eb01 0b87 	add.w	fp, r1, r7, lsl #2
 80079d2:	eba4 0907 	sub.w	r9, r4, r7
 80079d6:	e0b4      	b.n	8007b42 <__kernel_rem_pio2f+0x3d6>
 80079d8:	2502      	movs	r5, #2
 80079da:	e74f      	b.n	800787c <__kernel_rem_pio2f+0x110>
 80079dc:	f858 3b04 	ldr.w	r3, [r8], #4
 80079e0:	f1ba 0f00 	cmp.w	sl, #0
 80079e4:	d108      	bne.n	80079f8 <__kernel_rem_pio2f+0x28c>
 80079e6:	b123      	cbz	r3, 80079f2 <__kernel_rem_pio2f+0x286>
 80079e8:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 80079ec:	f848 3c04 	str.w	r3, [r8, #-4]
 80079f0:	2301      	movs	r3, #1
 80079f2:	469a      	mov	sl, r3
 80079f4:	3201      	adds	r2, #1
 80079f6:	e744      	b.n	8007882 <__kernel_rem_pio2f+0x116>
 80079f8:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 80079fc:	e7f6      	b.n	80079ec <__kernel_rem_pio2f+0x280>
 80079fe:	1e62      	subs	r2, r4, #1
 8007a00:	ab0a      	add	r3, sp, #40	@ 0x28
 8007a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007a0a:	a90a      	add	r1, sp, #40	@ 0x28
 8007a0c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007a10:	e742      	b.n	8007898 <__kernel_rem_pio2f+0x12c>
 8007a12:	1e62      	subs	r2, r4, #1
 8007a14:	ab0a      	add	r3, sp, #40	@ 0x28
 8007a16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a1a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007a1e:	e7f4      	b.n	8007a0a <__kernel_rem_pio2f+0x29e>
 8007a20:	a90a      	add	r1, sp, #40	@ 0x28
 8007a22:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8007a26:	3b01      	subs	r3, #1
 8007a28:	430a      	orrs	r2, r1
 8007a2a:	e7ab      	b.n	8007984 <__kernel_rem_pio2f+0x218>
 8007a2c:	080084a4 	.word	0x080084a4
 8007a30:	08008478 	.word	0x08008478
 8007a34:	3301      	adds	r3, #1
 8007a36:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8007a3a:	2900      	cmp	r1, #0
 8007a3c:	d0fa      	beq.n	8007a34 <__kernel_rem_pio2f+0x2c8>
 8007a3e:	9a04      	ldr	r2, [sp, #16]
 8007a40:	a91e      	add	r1, sp, #120	@ 0x78
 8007a42:	18a2      	adds	r2, r4, r2
 8007a44:	1c66      	adds	r6, r4, #1
 8007a46:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 8007a4a:	441c      	add	r4, r3
 8007a4c:	f50d 798c 	add.w	r9, sp, #280	@ 0x118
 8007a50:	42b4      	cmp	r4, r6
 8007a52:	f6ff aecf 	blt.w	80077f4 <__kernel_rem_pio2f+0x88>
 8007a56:	9b07      	ldr	r3, [sp, #28]
 8007a58:	46ab      	mov	fp, r5
 8007a5a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8007a5e:	f7f8 fc41 	bl	80002e4 <__aeabi_i2f>
 8007a62:	f04f 0a00 	mov.w	sl, #0
 8007a66:	f04f 0800 	mov.w	r8, #0
 8007a6a:	6028      	str	r0, [r5, #0]
 8007a6c:	9b03      	ldr	r3, [sp, #12]
 8007a6e:	459a      	cmp	sl, r3
 8007a70:	dd07      	ble.n	8007a82 <__kernel_rem_pio2f+0x316>
 8007a72:	f849 8026 	str.w	r8, [r9, r6, lsl #2]
 8007a76:	3504      	adds	r5, #4
 8007a78:	3601      	adds	r6, #1
 8007a7a:	e7e9      	b.n	8007a50 <__kernel_rem_pio2f+0x2e4>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	9a08      	ldr	r2, [sp, #32]
 8007a80:	e7d9      	b.n	8007a36 <__kernel_rem_pio2f+0x2ca>
 8007a82:	9b05      	ldr	r3, [sp, #20]
 8007a84:	f85b 0904 	ldr.w	r0, [fp], #-4
 8007a88:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 8007a8c:	f7f8 fc7e 	bl	800038c <__aeabi_fmul>
 8007a90:	4601      	mov	r1, r0
 8007a92:	4640      	mov	r0, r8
 8007a94:	f7f8 fb72 	bl	800017c <__addsf3>
 8007a98:	f10a 0a01 	add.w	sl, sl, #1
 8007a9c:	4680      	mov	r8, r0
 8007a9e:	e7e5      	b.n	8007a6c <__kernel_rem_pio2f+0x300>
 8007aa0:	9b06      	ldr	r3, [sp, #24]
 8007aa2:	9a02      	ldr	r2, [sp, #8]
 8007aa4:	4648      	mov	r0, r9
 8007aa6:	1a99      	subs	r1, r3, r2
 8007aa8:	f7ff fdf6 	bl	8007698 <scalbnf>
 8007aac:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8007ab0:	4680      	mov	r8, r0
 8007ab2:	f7f8 fe1d 	bl	80006f0 <__aeabi_fcmpge>
 8007ab6:	b1f8      	cbz	r0, 8007af8 <__kernel_rem_pio2f+0x38c>
 8007ab8:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8007abc:	4640      	mov	r0, r8
 8007abe:	f7f8 fc65 	bl	800038c <__aeabi_fmul>
 8007ac2:	f7f8 fe3f 	bl	8000744 <__aeabi_f2iz>
 8007ac6:	f7f8 fc0d 	bl	80002e4 <__aeabi_i2f>
 8007aca:	f04f 4187 	mov.w	r1, #1132462080	@ 0x43800000
 8007ace:	4681      	mov	r9, r0
 8007ad0:	f7f8 fc5c 	bl	800038c <__aeabi_fmul>
 8007ad4:	4601      	mov	r1, r0
 8007ad6:	4640      	mov	r0, r8
 8007ad8:	f7f8 fb4e 	bl	8000178 <__aeabi_fsub>
 8007adc:	f7f8 fe32 	bl	8000744 <__aeabi_f2iz>
 8007ae0:	ab0a      	add	r3, sp, #40	@ 0x28
 8007ae2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007ae6:	4648      	mov	r0, r9
 8007ae8:	3401      	adds	r4, #1
 8007aea:	3708      	adds	r7, #8
 8007aec:	f7f8 fe2a 	bl	8000744 <__aeabi_f2iz>
 8007af0:	ab0a      	add	r3, sp, #40	@ 0x28
 8007af2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8007af6:	e751      	b.n	800799c <__kernel_rem_pio2f+0x230>
 8007af8:	4640      	mov	r0, r8
 8007afa:	e7f7      	b.n	8007aec <__kernel_rem_pio2f+0x380>
 8007afc:	ab0a      	add	r3, sp, #40	@ 0x28
 8007afe:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8007b02:	f7f8 fbef 	bl	80002e4 <__aeabi_i2f>
 8007b06:	4639      	mov	r1, r7
 8007b08:	f7f8 fc40 	bl	800038c <__aeabi_fmul>
 8007b0c:	4649      	mov	r1, r9
 8007b0e:	f848 002a 	str.w	r0, [r8, sl, lsl #2]
 8007b12:	4638      	mov	r0, r7
 8007b14:	f7f8 fc3a 	bl	800038c <__aeabi_fmul>
 8007b18:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007b1c:	4607      	mov	r7, r0
 8007b1e:	e748      	b.n	80079b2 <__kernel_rem_pio2f+0x246>
 8007b20:	f853 0b04 	ldr.w	r0, [r3], #4
 8007b24:	f85b 1b04 	ldr.w	r1, [fp], #4
 8007b28:	9203      	str	r2, [sp, #12]
 8007b2a:	9302      	str	r3, [sp, #8]
 8007b2c:	f7f8 fc2e 	bl	800038c <__aeabi_fmul>
 8007b30:	4601      	mov	r1, r0
 8007b32:	4640      	mov	r0, r8
 8007b34:	f7f8 fb22 	bl	800017c <__addsf3>
 8007b38:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8007b3c:	4680      	mov	r8, r0
 8007b3e:	f10a 0a01 	add.w	sl, sl, #1
 8007b42:	9901      	ldr	r1, [sp, #4]
 8007b44:	458a      	cmp	sl, r1
 8007b46:	dc01      	bgt.n	8007b4c <__kernel_rem_pio2f+0x3e0>
 8007b48:	45ca      	cmp	sl, r9
 8007b4a:	dde9      	ble.n	8007b20 <__kernel_rem_pio2f+0x3b4>
 8007b4c:	ab5a      	add	r3, sp, #360	@ 0x168
 8007b4e:	eb03 0989 	add.w	r9, r3, r9, lsl #2
 8007b52:	f849 8ca0 	str.w	r8, [r9, #-160]
 8007b56:	3f01      	subs	r7, #1
 8007b58:	e731      	b.n	80079be <__kernel_rem_pio2f+0x252>
 8007b5a:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8007b5c:	2b02      	cmp	r3, #2
 8007b5e:	dc07      	bgt.n	8007b70 <__kernel_rem_pio2f+0x404>
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	dc4e      	bgt.n	8007c02 <__kernel_rem_pio2f+0x496>
 8007b64:	d02e      	beq.n	8007bc4 <__kernel_rem_pio2f+0x458>
 8007b66:	f006 0007 	and.w	r0, r6, #7
 8007b6a:	b05b      	add	sp, #364	@ 0x16c
 8007b6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b70:	9b64      	ldr	r3, [sp, #400]	@ 0x190
 8007b72:	2b03      	cmp	r3, #3
 8007b74:	d1f7      	bne.n	8007b66 <__kernel_rem_pio2f+0x3fa>
 8007b76:	f10d 0bc8 	add.w	fp, sp, #200	@ 0xc8
 8007b7a:	eb0b 0784 	add.w	r7, fp, r4, lsl #2
 8007b7e:	46b8      	mov	r8, r7
 8007b80:	46a2      	mov	sl, r4
 8007b82:	f1ba 0f00 	cmp.w	sl, #0
 8007b86:	dc49      	bgt.n	8007c1c <__kernel_rem_pio2f+0x4b0>
 8007b88:	46a1      	mov	r9, r4
 8007b8a:	f1b9 0f01 	cmp.w	r9, #1
 8007b8e:	dc60      	bgt.n	8007c52 <__kernel_rem_pio2f+0x4e6>
 8007b90:	2000      	movs	r0, #0
 8007b92:	2c01      	cmp	r4, #1
 8007b94:	dc76      	bgt.n	8007c84 <__kernel_rem_pio2f+0x518>
 8007b96:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 8007b98:	9b33      	ldr	r3, [sp, #204]	@ 0xcc
 8007b9a:	2d00      	cmp	r5, #0
 8007b9c:	d178      	bne.n	8007c90 <__kernel_rem_pio2f+0x524>
 8007b9e:	9900      	ldr	r1, [sp, #0]
 8007ba0:	600a      	str	r2, [r1, #0]
 8007ba2:	460a      	mov	r2, r1
 8007ba4:	604b      	str	r3, [r1, #4]
 8007ba6:	6090      	str	r0, [r2, #8]
 8007ba8:	e7dd      	b.n	8007b66 <__kernel_rem_pio2f+0x3fa>
 8007baa:	f857 1024 	ldr.w	r1, [r7, r4, lsl #2]
 8007bae:	f7f8 fae5 	bl	800017c <__addsf3>
 8007bb2:	3c01      	subs	r4, #1
 8007bb4:	2c00      	cmp	r4, #0
 8007bb6:	daf8      	bge.n	8007baa <__kernel_rem_pio2f+0x43e>
 8007bb8:	b10d      	cbz	r5, 8007bbe <__kernel_rem_pio2f+0x452>
 8007bba:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8007bbe:	9b00      	ldr	r3, [sp, #0]
 8007bc0:	6018      	str	r0, [r3, #0]
 8007bc2:	e7d0      	b.n	8007b66 <__kernel_rem_pio2f+0x3fa>
 8007bc4:	2000      	movs	r0, #0
 8007bc6:	af32      	add	r7, sp, #200	@ 0xc8
 8007bc8:	e7f4      	b.n	8007bb4 <__kernel_rem_pio2f+0x448>
 8007bca:	f857 1028 	ldr.w	r1, [r7, r8, lsl #2]
 8007bce:	f7f8 fad5 	bl	800017c <__addsf3>
 8007bd2:	f108 38ff 	add.w	r8, r8, #4294967295
 8007bd6:	f1b8 0f00 	cmp.w	r8, #0
 8007bda:	daf6      	bge.n	8007bca <__kernel_rem_pio2f+0x45e>
 8007bdc:	b1ad      	cbz	r5, 8007c0a <__kernel_rem_pio2f+0x49e>
 8007bde:	f100 4300 	add.w	r3, r0, #2147483648	@ 0x80000000
 8007be2:	9a00      	ldr	r2, [sp, #0]
 8007be4:	4601      	mov	r1, r0
 8007be6:	6013      	str	r3, [r2, #0]
 8007be8:	9832      	ldr	r0, [sp, #200]	@ 0xc8
 8007bea:	f7f8 fac5 	bl	8000178 <__aeabi_fsub>
 8007bee:	f04f 0801 	mov.w	r8, #1
 8007bf2:	4544      	cmp	r4, r8
 8007bf4:	da0b      	bge.n	8007c0e <__kernel_rem_pio2f+0x4a2>
 8007bf6:	b10d      	cbz	r5, 8007bfc <__kernel_rem_pio2f+0x490>
 8007bf8:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8007bfc:	9b00      	ldr	r3, [sp, #0]
 8007bfe:	6058      	str	r0, [r3, #4]
 8007c00:	e7b1      	b.n	8007b66 <__kernel_rem_pio2f+0x3fa>
 8007c02:	46a0      	mov	r8, r4
 8007c04:	2000      	movs	r0, #0
 8007c06:	af32      	add	r7, sp, #200	@ 0xc8
 8007c08:	e7e5      	b.n	8007bd6 <__kernel_rem_pio2f+0x46a>
 8007c0a:	4603      	mov	r3, r0
 8007c0c:	e7e9      	b.n	8007be2 <__kernel_rem_pio2f+0x476>
 8007c0e:	f857 1f04 	ldr.w	r1, [r7, #4]!
 8007c12:	f7f8 fab3 	bl	800017c <__addsf3>
 8007c16:	f108 0801 	add.w	r8, r8, #1
 8007c1a:	e7ea      	b.n	8007bf2 <__kernel_rem_pio2f+0x486>
 8007c1c:	f8d8 3000 	ldr.w	r3, [r8]
 8007c20:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8007c24:	4619      	mov	r1, r3
 8007c26:	4610      	mov	r0, r2
 8007c28:	9302      	str	r3, [sp, #8]
 8007c2a:	9201      	str	r2, [sp, #4]
 8007c2c:	f7f8 faa6 	bl	800017c <__addsf3>
 8007c30:	9a01      	ldr	r2, [sp, #4]
 8007c32:	4601      	mov	r1, r0
 8007c34:	4681      	mov	r9, r0
 8007c36:	4610      	mov	r0, r2
 8007c38:	f7f8 fa9e 	bl	8000178 <__aeabi_fsub>
 8007c3c:	9b02      	ldr	r3, [sp, #8]
 8007c3e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007c42:	4619      	mov	r1, r3
 8007c44:	f7f8 fa9a 	bl	800017c <__addsf3>
 8007c48:	f848 0904 	str.w	r0, [r8], #-4
 8007c4c:	f8c8 9000 	str.w	r9, [r8]
 8007c50:	e797      	b.n	8007b82 <__kernel_rem_pio2f+0x416>
 8007c52:	f857 3c04 	ldr.w	r3, [r7, #-4]
 8007c56:	f8d7 a000 	ldr.w	sl, [r7]
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	4651      	mov	r1, sl
 8007c5e:	9301      	str	r3, [sp, #4]
 8007c60:	f7f8 fa8c 	bl	800017c <__addsf3>
 8007c64:	9b01      	ldr	r3, [sp, #4]
 8007c66:	4601      	mov	r1, r0
 8007c68:	4680      	mov	r8, r0
 8007c6a:	4618      	mov	r0, r3
 8007c6c:	f7f8 fa84 	bl	8000178 <__aeabi_fsub>
 8007c70:	4651      	mov	r1, sl
 8007c72:	f7f8 fa83 	bl	800017c <__addsf3>
 8007c76:	f847 0904 	str.w	r0, [r7], #-4
 8007c7a:	f109 39ff 	add.w	r9, r9, #4294967295
 8007c7e:	f8c7 8000 	str.w	r8, [r7]
 8007c82:	e782      	b.n	8007b8a <__kernel_rem_pio2f+0x41e>
 8007c84:	f85b 1024 	ldr.w	r1, [fp, r4, lsl #2]
 8007c88:	f7f8 fa78 	bl	800017c <__addsf3>
 8007c8c:	3c01      	subs	r4, #1
 8007c8e:	e780      	b.n	8007b92 <__kernel_rem_pio2f+0x426>
 8007c90:	9900      	ldr	r1, [sp, #0]
 8007c92:	f102 4200 	add.w	r2, r2, #2147483648	@ 0x80000000
 8007c96:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8007c9a:	600a      	str	r2, [r1, #0]
 8007c9c:	604b      	str	r3, [r1, #4]
 8007c9e:	460a      	mov	r2, r1
 8007ca0:	f100 4000 	add.w	r0, r0, #2147483648	@ 0x80000000
 8007ca4:	e77f      	b.n	8007ba6 <__kernel_rem_pio2f+0x43a>
 8007ca6:	bf00      	nop

08007ca8 <floorf>:
 8007ca8:	b570      	push	{r4, r5, r6, lr}
 8007caa:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8007cae:	3d7f      	subs	r5, #127	@ 0x7f
 8007cb0:	2d16      	cmp	r5, #22
 8007cb2:	4601      	mov	r1, r0
 8007cb4:	4604      	mov	r4, r0
 8007cb6:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 8007cba:	dc26      	bgt.n	8007d0a <floorf+0x62>
 8007cbc:	2d00      	cmp	r5, #0
 8007cbe:	da0f      	bge.n	8007ce0 <floorf+0x38>
 8007cc0:	4917      	ldr	r1, [pc, #92]	@ (8007d20 <floorf+0x78>)
 8007cc2:	f7f8 fa5b 	bl	800017c <__addsf3>
 8007cc6:	2100      	movs	r1, #0
 8007cc8:	f7f8 fd1c 	bl	8000704 <__aeabi_fcmpgt>
 8007ccc:	b130      	cbz	r0, 8007cdc <floorf+0x34>
 8007cce:	2c00      	cmp	r4, #0
 8007cd0:	da23      	bge.n	8007d1a <floorf+0x72>
 8007cd2:	2e00      	cmp	r6, #0
 8007cd4:	4c13      	ldr	r4, [pc, #76]	@ (8007d24 <floorf+0x7c>)
 8007cd6:	bf08      	it	eq
 8007cd8:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8007cdc:	4621      	mov	r1, r4
 8007cde:	e01a      	b.n	8007d16 <floorf+0x6e>
 8007ce0:	4e11      	ldr	r6, [pc, #68]	@ (8007d28 <floorf+0x80>)
 8007ce2:	412e      	asrs	r6, r5
 8007ce4:	4230      	tst	r0, r6
 8007ce6:	d016      	beq.n	8007d16 <floorf+0x6e>
 8007ce8:	490d      	ldr	r1, [pc, #52]	@ (8007d20 <floorf+0x78>)
 8007cea:	f7f8 fa47 	bl	800017c <__addsf3>
 8007cee:	2100      	movs	r1, #0
 8007cf0:	f7f8 fd08 	bl	8000704 <__aeabi_fcmpgt>
 8007cf4:	2800      	cmp	r0, #0
 8007cf6:	d0f1      	beq.n	8007cdc <floorf+0x34>
 8007cf8:	2c00      	cmp	r4, #0
 8007cfa:	bfbe      	ittt	lt
 8007cfc:	f44f 0300 	movlt.w	r3, #8388608	@ 0x800000
 8007d00:	412b      	asrlt	r3, r5
 8007d02:	18e4      	addlt	r4, r4, r3
 8007d04:	ea24 0406 	bic.w	r4, r4, r6
 8007d08:	e7e8      	b.n	8007cdc <floorf+0x34>
 8007d0a:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8007d0e:	d302      	bcc.n	8007d16 <floorf+0x6e>
 8007d10:	f7f8 fa34 	bl	800017c <__addsf3>
 8007d14:	4601      	mov	r1, r0
 8007d16:	4608      	mov	r0, r1
 8007d18:	bd70      	pop	{r4, r5, r6, pc}
 8007d1a:	2400      	movs	r4, #0
 8007d1c:	e7de      	b.n	8007cdc <floorf+0x34>
 8007d1e:	bf00      	nop
 8007d20:	7149f2ca 	.word	0x7149f2ca
 8007d24:	bf800000 	.word	0xbf800000
 8007d28:	007fffff 	.word	0x007fffff

08007d2c <_init>:
 8007d2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d2e:	bf00      	nop
 8007d30:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d32:	bc08      	pop	{r3}
 8007d34:	469e      	mov	lr, r3
 8007d36:	4770      	bx	lr

08007d38 <_fini>:
 8007d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d3a:	bf00      	nop
 8007d3c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007d3e:	bc08      	pop	{r3}
 8007d40:	469e      	mov	lr, r3
 8007d42:	4770      	bx	lr
