Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : CPU_8bit_top
Version: V-2023.12-SP5
Date   : Mon Mar 24 16:58:44 2025
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              11.00
  Critical Path Length:        259.05
  Critical Path Slack:           0.01
  Critical Path Clk Period:    281.50
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1250
  Buf/Inv Cell Count:             345
  Buf Cell Count:                  29
  Inv Cell Count:                 316
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1175
  Sequential Cell Count:           75
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:       83.397600
  Noncombinational Area:    27.206280
  Buf/Inv Area:             16.475400
  Total Buffer Area:             2.11
  Total Inverter Area:          14.36
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               110.603880
  Design Area:             110.603880


  Design Rules
  -----------------------------------
  Total Number of Nets:          1260
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: tux-128

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.01
  Mapping Optimization:                0.13
  -----------------------------------------
  Overall Compile Time:                1.01
  Overall Compile Wall Clock Time:     1.82

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
