INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 14:38:46 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.607ns  (required time - arrival time)
  Source:                 mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Destination:            buffer12/dataReg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.850ns period=5.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.700ns  (clk rise@5.700ns - clk rise@0.000ns)
  Data Path Delay:        7.077ns  (logic 1.414ns (19.980%)  route 5.663ns (80.020%))
  Logic Levels:           21  (CARRY4=3 LUT3=2 LUT4=1 LUT5=8 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 6.183 - 5.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1851, unset)         0.508     0.508    mem_controller4/read_arbiter/data/clk
    SLICE_X3Y149         FDRE                                         r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y149         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  mem_controller4/read_arbiter/data/sel_prev_reg[0]/Q
                         net (fo=96, routed)          0.458     1.182    mem_controller4/read_arbiter/data/sel_prev
    SLICE_X3Y151         LUT5 (Prop_lut5_I2_O)        0.043     1.225 r  mem_controller4/read_arbiter/data/data_tehb/hist_storeAddr[8]_INST_0_i_1/O
                         net (fo=22, routed)          0.323     1.548    buffer0/fifo/load0_dataOut[8]
    SLICE_X1Y152         LUT5 (Prop_lut5_I1_O)        0.043     1.591 r  buffer0/fifo/Memory[0][8]_i_1/O
                         net (fo=5, routed)           0.185     1.776    buffer92/fifo/D[8]
    SLICE_X2Y153         LUT5 (Prop_lut5_I0_O)        0.043     1.819 r  buffer92/fifo/dataReg[8]_i_1__0/O
                         net (fo=2, routed)           0.233     2.051    init18/control/D[8]
    SLICE_X5Y154         LUT3 (Prop_lut3_I0_O)        0.043     2.094 r  init18/control/Memory[0][8]_i_1__0/O
                         net (fo=4, routed)           0.189     2.283    buffer93/fifo/init18_outs[8]
    SLICE_X5Y155         LUT5 (Prop_lut5_I1_O)        0.043     2.326 r  buffer93/fifo/Memory[0][8]_i_1__1/O
                         net (fo=4, routed)           0.259     2.585    buffer94/fifo/init19_outs[8]
    SLICE_X6Y155         LUT5 (Prop_lut5_I1_O)        0.043     2.628 r  buffer94/fifo/Memory[0][8]_i_1__2/O
                         net (fo=4, routed)           0.273     2.901    buffer95/fifo/init20_outs[8]
    SLICE_X6Y156         LUT5 (Prop_lut5_I1_O)        0.043     2.944 r  buffer95/fifo/Memory[0][8]_i_1__3/O
                         net (fo=4, routed)           0.370     3.314    buffer96/fifo/init21_outs[8]
    SLICE_X6Y161         LUT5 (Prop_lut5_I1_O)        0.043     3.357 r  buffer96/fifo/Memory[0][8]_i_1__4/O
                         net (fo=3, routed)           0.410     3.767    cmpi7/init22_outs[8]
    SLICE_X2Y158         LUT6 (Prop_lut6_I5_O)        0.043     3.810 r  cmpi7/Memory[1][0]_i_23/O
                         net (fo=1, routed)           0.247     4.057    cmpi7/Memory[1][0]_i_23_n_0
    SLICE_X4Y158         LUT5 (Prop_lut5_I4_O)        0.043     4.100 r  cmpi7/Memory[1][0]_i_15/O
                         net (fo=1, routed)           0.000     4.100    cmpi7/Memory[1][0]_i_15_n_0
    SLICE_X4Y158         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     4.288 r  cmpi7/Memory_reg[1][0]_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.288    cmpi7/Memory_reg[1][0]_i_7_n_0
    SLICE_X4Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.337 r  cmpi7/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.337    cmpi7/Memory_reg[1][0]_i_3_n_0
    SLICE_X4Y160         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     4.444 r  cmpi7/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=6, routed)           0.326     4.771    buffer87/fifo/result[0]
    SLICE_X6Y162         LUT4 (Prop_lut4_I3_O)        0.123     4.894 r  buffer87/fifo/Head[0]_i_6/O
                         net (fo=4, routed)           0.462     5.356    buffer79/fifo/Head_reg[0]_1
    SLICE_X7Y159         LUT6 (Prop_lut6_I4_O)        0.043     5.399 r  buffer79/fifo/Empty_i_5__2/O
                         net (fo=2, routed)           0.329     5.727    init0/control/Memory_reg[0][0]_2
    SLICE_X13Y159        LUT6 (Prop_lut6_I4_O)        0.043     5.770 f  init0/control/Empty_i_2__20/O
                         net (fo=4, routed)           0.178     5.948    fork6/control/generateBlocks[7].regblock/fullReg_i_10__0_0
    SLICE_X14Y159        LUT3 (Prop_lut3_I1_O)        0.043     5.991 r  fork6/control/generateBlocks[7].regblock/fullReg_i_16/O
                         net (fo=1, routed)           0.148     6.139    fork6/control/generateBlocks[7].regblock/fullReg_i_16_n_0
    SLICE_X14Y159        LUT6 (Prop_lut6_I0_O)        0.043     6.182 r  fork6/control/generateBlocks[7].regblock/fullReg_i_10__0/O
                         net (fo=1, routed)           0.412     6.595    fork6/control/generateBlocks[7].regblock/fullReg_i_10__0_n_0
    SLICE_X15Y158        LUT6 (Prop_lut6_I0_O)        0.043     6.638 r  fork6/control/generateBlocks[7].regblock/fullReg_i_9__0/O
                         net (fo=1, routed)           0.312     6.950    fork6/control/generateBlocks[13].regblock/transmitValue_reg_7
    SLICE_X13Y154        LUT6 (Prop_lut6_I5_O)        0.043     6.993 f  fork6/control/generateBlocks[13].regblock/fullReg_i_3__1/O
                         net (fo=29, routed)          0.100     7.093    fork3/control/generateBlocks[1].regblock/cmpi0_result_ready
    SLICE_X13Y154        LUT6 (Prop_lut6_I1_O)        0.043     7.136 r  fork3/control/generateBlocks[1].regblock/dataReg[31]_i_1__0/O
                         net (fo=32, routed)          0.449     7.585    buffer12/E[0]
    SLICE_X8Y153         FDRE                                         r  buffer12/dataReg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.700     5.700 r  
                                                      0.000     5.700 r  clk (IN)
                         net (fo=1851, unset)         0.483     6.183    buffer12/clk
    SLICE_X8Y153         FDRE                                         r  buffer12/dataReg_reg[11]/C
                         clock pessimism              0.000     6.183    
                         clock uncertainty           -0.035     6.147    
    SLICE_X8Y153         FDRE (Setup_fdre_C_CE)      -0.169     5.978    buffer12/dataReg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.978    
                         arrival time                          -7.585    
  -------------------------------------------------------------------
                         slack                                 -1.607    




