#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Jun 13 17:33:32 2022
# Process ID: 19764
# Current directory: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15924 C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.xpr
# Log file: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/vivado.log
# Journal file: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/FIFO.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/component.xml'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uczelnia/Vivado/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
update_files -from_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml -to_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/component.xml -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/component.xml' with file 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml'.
add_files -norecurse C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/FIFO.v
update_compile_order -fileset sources_1
set_property file_type SystemVerilog [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/FIFO.v]
open_bd_design {C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:ip:axi4stream_vip:1.1 - axi4stream_vip_0
Adding component instance block -- xilinx.com:user:AXI_FIFO:1.0 - AXI_FIFO_0
Adding component instance block -- xilinx.com:ip:axi4stream_vip:1.1 - axi4stream_vip_1
Successfully read diagram <design_1> from BD file <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd>
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_AXI_FIFO_0_0 to use current project options
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi4stream_vip_1/aclk

ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
connect_bd_intf_net [get_bd_intf_pins AXI_FIFO_0/oAXI] [get_bd_intf_pins axi4stream_vip_1/S_AXIS]
connect_bd_net [get_bd_pins AXI_FIFO_0/oAXI_aclk] [get_bd_pins axi4stream_vip_1/aclk]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
startgroup
set_property -dict [list CONFIG.INTERFACE_MODE {SLAVE} CONFIG.HAS_ARESETN {0}] [get_bd_cells axi4stream_vip_1]
endgroup
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi4stream_vip_1/S_AXIS(100000000) and /AXI_FIFO_0/oAXI(200000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info.
set_property CONFIG.FREQ_HZ 200000 [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kacpe/onedrive/pulpit/projekt_sdup/projekt_sdup.tmp/axi_fifo_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uczelnia/Vivado/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/FIFO.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 849.844 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml' ignored by IP packager.
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces iAXI_aclk -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
set_property core_revision 15 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_FIFO_0_0 (AXI_FIFO_v1_0 1.0) from revision 14 to revision 15
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi4stream_vip_1/S_AXIS(100000000) and /AXI_FIFO_0/oAXI(200000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info.
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kacpe/onedrive/pulpit/projekt_sdup/projekt_sdup.tmp/axi_fifo_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uczelnia/Vivado/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/FIFO.v:]
update_compile_order -fileset sources_1
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces iAXI_aclk -of_objects [ipx::current_core]]
set_property core_revision 16 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_FIFO_0_0 (AXI_FIFO_v1_0 1.0) from revision 15 to revision 16
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi4stream_vip_1/S_AXIS(100000000) and /AXI_FIFO_0/oAXI(200000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info.
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi4stream_vip_1/S_AXIS(100000000) and /AXI_FIFO_0/oAXI(200000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info.
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kacpe/onedrive/pulpit/projekt_sdup/projekt_sdup.tmp/axi_fifo_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uczelnia/Vivado/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/FIFO.v:]
update_compile_order -fileset sources_1
ipx::add_bus_parameter TDATA_NUM_BYTES [ipx::get_bus_interfaces oAXI -of_objects [ipx::current_core]]
ipx::add_bus_parameter HAS_TREADY [ipx::get_bus_interfaces oAXI -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
set_property core_revision 17 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
set_property CONFIG.FREQ_HZ 2000000 [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
set_property CONFIG.FREQ_HZ 200000 [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
regenerate_bd_layout -routing
regenerate_bd_layout
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_AXI_FIFO_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_FIFO_0_0 (AXI_FIFO_v1_0 1.0) from revision 16 to revision 17
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
set_property CONFIG.FREQ_HZ 200000 [get_bd_intf_pins /AXI_FIFO_0/oAXI]
ERROR: [BD 41-1274] Set bus interface parameter, Invalid long/float value '' specified for parameter 'Has Tready(HAS_TREADY)' for BD Interface 'M_AXIS'.

ERROR: [BD 41-1274] Set bus interface parameter, Invalid long/float value '' specified for parameter 'Tdata Num Bytes(TDATA_NUM_BYTES)' for BD Interface 'M_AXIS'.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
set_property CONFIG.FREQ_HZ 2000000 [get_bd_intf_pins /AXI_FIFO_0/oAXI]
ERROR: [BD 41-1274] Set bus interface parameter, Invalid long/float value '' specified for parameter 'Has Tready(HAS_TREADY)' for BD Interface 'M_AXIS'.

ERROR: [BD 41-1274] Set bus interface parameter, Invalid long/float value '' specified for parameter 'Tdata Num Bytes(TDATA_NUM_BYTES)' for BD Interface 'M_AXIS'.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
validate_bd_design
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi4stream_vip_1/S_AXIS(100000000) and /AXI_FIFO_0/oAXI(200000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info.
validate_bd_design
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi4stream_vip_1/S_AXIS(100000000) and /AXI_FIFO_0/oAXI(200000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info.
set_property CONFIG.CLK_DOMAIN design_1_AXI_FIFO_0_0_oAXI_aclk [get_bd_intf_pins /AXI_FIFO_0/oAXI]
ERROR: [BD 41-1274] Set bus interface parameter, Invalid long/float value '' specified for parameter 'Has Tready(HAS_TREADY)' for BD Interface 'M_AXIS'.

ERROR: [BD 41-1274] Set bus interface parameter, Invalid long/float value '' specified for parameter 'Tdata Num Bytes(TDATA_NUM_BYTES)' for BD Interface 'M_AXIS'.

ERROR: [Common 17-39] 'set_property' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kacpe/onedrive/pulpit/projekt_sdup/projekt_sdup.tmp/axi_fifo_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uczelnia/Vivado/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/FIFO.v:]
update_compile_order -fileset sources_1
ipx::remove_bus_parameter TDATA_NUM_BYTES [ipx::get_bus_interfaces oAXI -of_objects [ipx::current_core]]
ipx::remove_bus_parameter HAS_TREADY [ipx::get_bus_interfaces oAXI -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 18 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
set_property CONFIG.CLK_DOMAIN design_1_clk [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
startgroup
endgroup
validate_bd_design
ERROR: [BD 5-336] This command cannot be run, as the BD-design is locked. Locked reason(s):
* Block design contains locked IPs. Please run report_ip_status for more details and recommendations on how to fix this issue. 
List of locked IPs: 
design_1_AXI_FIFO_0_0

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_FIFO_0_0 (AXI_FIFO_v1_0 1.0) from revision 17 to revision 18
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi4stream_vip_1/S_AXIS(100000000) and /AXI_FIFO_0/oAXI(200000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [Common 17-163] Missing value for option 'objects', please type 'set_property -help' for usage info.
regenerate_bd_layout
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
reset_property CONFIG.FREQ_HZ [get_bd_intf_pins S_AXIS]
ERROR: [Common 17-229] Tcl reset_property command for property <CONFIG.FREQ_HZ> is currently not supported.  The property <CONFIG.FREQ_HZ> cannot be reset.
ERROR: [Common 17-39] 'reset_property' failed due to earlier errors.
delete_bd_objs [get_bd_nets AXI_FIFO_0_oAXI_aclk] [get_bd_intf_nets AXI_FIFO_0_oAXI] [get_bd_cells axi4stream_vip_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi4stream_vip:1.1 axi4stream_vip_1
endgroup
set_property location {3 532 87} [get_bd_cells axi4stream_vip_1]
connect_bd_intf_net [get_bd_intf_pins AXI_FIFO_0/oAXI] [get_bd_intf_pins axi4stream_vip_1/S_AXIS]
connect_bd_net [get_bd_pins axi4stream_vip_1/aclk] [get_bd_pins AXI_FIFO_0/oAXI_aclk]
set_property CONFIG.FREQ_HZ 200000 [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
delete_bd_objs [get_bd_intf_nets axi4stream_vip_0_M_AXIS]
connect_bd_intf_net [get_bd_intf_pins axi4stream_vip_1/M_AXIS] [get_bd_intf_pins AXI_FIFO_0/iAXI]
undo
INFO: [Common 17-17] undo 'connect_bd_intf_net [get_bd_intf_pins axi4stream_vip_1/M_AXIS] [get_bd_intf_pins AXI_FIFO_0/iAXI]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets axi4stream_vip_0_M_AXIS]'
delete_bd_objs [get_bd_intf_nets AXI_FIFO_0_oAXI] [get_bd_nets AXI_FIFO_0_oAXI_aclk] [get_bd_cells axi4stream_vip_1]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets AXI_FIFO_0_oAXI] [get_bd_nets AXI_FIFO_0_oAXI_aclk] [get_bd_cells axi4stream_vip_1]'
delete_bd_objs [get_bd_nets AXI_FIFO_0_oAXI_aclk]
delete_bd_objs [get_bd_intf_nets AXI_FIFO_0_oAXI]
regenerate_bd_layout
validate_bd_design
ERROR: [BD 41-758] The following clock pins are not connected to a valid clock source: 
/axi4stream_vip_1/aclk

ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property location {3.5 772 121} [get_bd_cells axi4stream_vip_1]
connect_bd_intf_net [get_bd_intf_pins AXI_FIFO_0/oAXI] [get_bd_intf_pins axi4stream_vip_1/S_AXIS]
connect_bd_net [get_bd_pins axi4stream_vip_1/aclk] [get_bd_pins AXI_FIFO_0/oAXI_aclk]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
startgroup
set_property -dict [list CONFIG.INTERFACE_MODE {SLAVE} CONFIG.HAS_ARESETN {0}] [get_bd_cells axi4stream_vip_1]
endgroup
validate_bd_design
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
set_property CONFIG.CLK_DOMAIN design_1_clk [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
delete_bd_objs [get_bd_nets AXI_FIFO_0_oAXI_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/AXI_FIFO_0/oAXI_aclk (0 MHz)" }  [get_bd_pins axi4stream_vip_1/aclk]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_FIFO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_1 .
Exporting to file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_AXI_FIFO_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi4stream_vip_1_1] }
export_ip_user_files -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 6 {design_1_AXI_FIFO_0_0_synth_1 design_1_axi4stream_vip_1_1_synth_1}
[Mon Jun 13 18:00:07 2022] Launched design_1_AXI_FIFO_0_0_synth_1, design_1_axi4stream_vip_1_1_synth_1...
Run output will be captured here:
design_1_AXI_FIFO_0_0_synth_1: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/design_1_AXI_FIFO_0_0_synth_1/runme.log
design_1_axi4stream_vip_1_1_synth_1: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/design_1_axi4stream_vip_1_1_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files -ipstatic_source_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/modelsim} {questa=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/questa} {riviera=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/riviera} {activehdl=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Uczelnia/Vivado/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi4stream_vip_v1_1_5 -L xilinx_vip -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_axi4stream_vip_0_0/sim/design_1_axi4stream_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_axi4stream_vip_0_0/sim/design_1_axi4stream_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi4stream_vip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/ipshared/9b14/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AXI_FIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_AXI_FIFO_0_0/sim/design_1_AXI_FIFO_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_AXI_FIFO_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_axi4stream_vip_1_1/sim/design_1_axi4stream_vip_1_1_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/ip/design_1_axi4stream_vip_1_1/sim/design_1_axi4stream_vip_1_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi4stream_vip_1_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
ERROR: [VRFC 10-2989] 'slv_agent' is not declared [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:47]
ERROR: [VRFC 10-2989] 'ready_gen' is not declared [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:69]
ERROR: [VRFC 10-2989] 'ready_gen' is not declared [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:73]
ERROR: [VRFC 10-2865] module 'tb' ignored due to previous errors [C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/tb.v:24]
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1232.883 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_AXI_FIFO_0_0 to use current project options
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /axi4stream_vip_1/S_AXIS(100000000) and /AXI_FIFO_0/oAXI(200000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets AXI_FIFO_0_oAXI_aclk]
set_property CONFIG.FREQ_HZ 200000 [get_bd_pins /AXI_FIFO_0/oAXI_aclk]
save_bd_design
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/AXI_FIFO_0/oAXI_aclk (0 MHz)" }  [get_bd_pins axi4stream_vip_1/aclk]
save_bd_design
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
delete_bd_objs [get_bd_nets AXI_FIFO_0_oAXI_aclk]
save_bd_design
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/AXI_FIFO_0/oAXI_aclk (0 MHz)" }  [get_bd_pins axi4stream_vip_1/aclk]
save_bd_design
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kacpe/onedrive/pulpit/projekt_sdup/projekt_sdup.tmp/axi_fifo_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uczelnia/Vivado/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/FIFO.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes ports [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml' ignored by IP packager.
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces iAXI_aclk -of_objects [ipx::current_core]]
ipx::add_bus_parameter ASSOCIATED_BUSIF [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::add_bus_parameter PHASE [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
ipx::add_bus_parameter FREQ_HZ [ipx::get_bus_interfaces oAXI_aclk -of_objects [ipx::current_core]]
set_property core_revision 19 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_FIFO_0_0 (AXI_FIFO_v1_0 1.0) from revision 18 to revision 19
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1732] Bus interface '/AXI_FIFO_0/iAXI' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/AXI_FIFO_0/aclk
/AXI_FIFO_0/iAXI_aclk

.
CRITICAL WARNING: [BD 41-1732] Bus interface '/AXI_FIFO_0/oAXI' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/AXI_FIFO_0/aclk
/AXI_FIFO_0/oAXI_aclk

.
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kacpe/onedrive/pulpit/projekt_sdup/projekt_sdup.tmp/axi_fifo_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uczelnia/Vivado/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/FIFO.v:]
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif iAXI -clock iAXI_aclk [ipx::current_core]
set_property core_revision 20 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_FIFO_0_0 (AXI_FIFO_v1_0 1.0) from revision 19 to revision 20
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1732] Bus interface '/AXI_FIFO_0/oAXI' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/AXI_FIFO_0/aclk
/AXI_FIFO_0/oAXI_aclk

.
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1732] Bus interface '/AXI_FIFO_0/oAXI' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/AXI_FIFO_0/aclk
/AXI_FIFO_0/oAXI_aclk

.
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_FIFO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_1 .
Exporting to file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_AXI_FIFO_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 6 design_1_AXI_FIFO_0_0_synth_1
[Mon Jun 13 18:19:01 2022] Launched design_1_AXI_FIFO_0_0_synth_1...
Run output will be captured here: C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.runs/design_1_AXI_FIFO_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files -ipstatic_source_dir C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/modelsim} {questa=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/questa} {riviera=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/riviera} {activehdl=C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kacpe/onedrive/pulpit/projekt_sdup/projekt_sdup.tmp/axi_fifo_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uczelnia/Vivado/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/FIFO.v:]
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
set_property core_revision 21 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_FIFO_0_0 (AXI_FIFO_v1_0 1.0) from revision 20 to revision 21
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1732] Bus interface '/AXI_FIFO_0/oAXI' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/AXI_FIFO_0/aclk
/AXI_FIFO_0/oAXI_aclk

.
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
ipx::edit_ip_in_project -upgrade true -name AXI_FIFO_v1_0_project -directory C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.tmp/AXI_FIFO_v1_0_project c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/component.xml
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/kacpe/onedrive/pulpit/projekt_sdup/projekt_sdup.tmp/axi_fifo_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Uczelnia/Vivado/Vivado/2019.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new/AXI_FIFO_ip/FIFO.v:]
update_compile_order -fileset sources_1
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk
ERROR: [Common 17-70] Application Exception: ipx::associate_bus_interfaces: You must specify a component object.
associate_bus_interfaces -busif oAXI -clock oAXI_aclk
invalid command name "associate_bus_interfaces"
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk
ERROR: [Common 17-70] Application Exception: ipx::associate_bus_interfaces: You must specify a component object.
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk
ERROR: [Common 17-70] Application Exception: ipx::associate_bus_interfaces: You must specify a component object.
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk
ERROR: [Common 17-70] Application Exception: ipx::associate_bus_interfaces: You must specify a component object.
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock iAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock iAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock iAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock iAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock iAXI_aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock aclk -clear [ipx::current_core]
ipx::associate_bus_interfaces -busif oAXI -clock oAXI_aclk [ipx::current_core]
set_property core_revision 22 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/new'
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:AXI_FIFO:1.0 [get_ips  design_1_AXI_FIFO_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3422] Upgraded design_1_AXI_FIFO_0_0 (AXI_FIFO_v1_0 1.0) from revision 21 to revision 22
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_AXI_FIFO_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /AXI_FIFO_0/iAXI is not associated to any clock pin. It may not work correctly.
CRITICAL WARNING: [BD 41-1732] Bus interface '/AXI_FIFO_0/oAXI' is found to be associated with multiple clock-pins. This may prevent design from functioning correctly. List of associated clock-pins:
/AXI_FIFO_0/aclk
/AXI_FIFO_0/iAXI_aclk
/AXI_FIFO_0/oAXI_aclk

.
ERROR: [BD 41-237] Bus Interface property FREQ_HZ does not match between /AXI_FIFO_0/iAXI(100000000) and /axi4stream_vip_0/M_AXIS(200000)
ERROR: [BD 41-237] Bus Interface property CLK_DOMAIN does not match between /axi4stream_vip_1/S_AXIS(design_1_AXI_FIFO_0_0_oAXI_aclk) and /AXI_FIFO_0/oAXI(design_1_clk)
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/iAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_clk 
WARNING: [BD 41-927] Following properties on pin /AXI_FIFO_0/oAXI_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=design_1_AXI_FIFO_0_0_oAXI_aclk 
ERROR: [BD 41-1031] Hdl Generation failed for the IP Integrator design C:/Users/kacpe/OneDrive/Pulpit/Projekt_SDUP/Projekt_SDUP.srcs/sources_1/bd/design_1/design_1.bd 
ERROR: [Common 17-39] 'generate_target' failed due to earlier errors.
save_bd_design
Wrote  : <C:\Users\kacpe\OneDrive\Pulpit\Projekt_SDUP\Projekt_SDUP.srcs\sources_1\bd\design_1\design_1.bd> 
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 13 18:23:06 2022...
