# testlist generated on 2023-09-27 07:53 GMT
/home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_01.S:
  commit_id: '-'
  work_dir: /home/hamza/Documents/riscv-arch-test/riscof_work/pte_u_bit_set_01.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sv64
  test_path: 
    /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_01.S
/home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_02.S:
  commit_id: '-'
  work_dir: /home/hamza/Documents/riscv-arch-test/riscof_work/pte_u_bit_set_02.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sv64
  test_path: 
    /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_02.S
/home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_03.S:
  commit_id: '-'
  work_dir: /home/hamza/Documents/riscv-arch-test/riscof_work/pte_u_bit_set_03.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sv64
  test_path: 
    /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_03.S
/home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_04.S:
  commit_id: '-'
  work_dir: /home/hamza/Documents/riscv-arch-test/riscof_work/pte_u_bit_set_04.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sv64
  test_path: 
    /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_04.S
/home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_05.S:
  commit_id: '-'
  work_dir: /home/hamza/Documents/riscv-arch-test/riscof_work/pte_u_bit_set_05.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sv64
  test_path: 
    /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_05.S
/home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_06.S:
  commit_id: '-'
  work_dir: /home/hamza/Documents/riscv-arch-test/riscof_work/pte_u_bit_set_06.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sv64
  test_path: 
    /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_06.S
/home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_07.S:
  commit_id: '-'
  work_dir: /home/hamza/Documents/riscv-arch-test/riscof_work/pte_u_bit_set_07.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sv64
  test_path: 
    /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_07.S
/home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_08.S:
  commit_id: '-'
  work_dir: /home/hamza/Documents/riscv-arch-test/riscof_work/pte_u_bit_set_08.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sv64
  test_path: 
    /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_08.S
/home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_09.S:
  commit_id: '-'
  work_dir: /home/hamza/Documents/riscv-arch-test/riscof_work/pte_u_bit_set_09.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sv64
  test_path: 
    /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_09.S
/home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_10.S:
  commit_id: '-'
  work_dir: /home/hamza/Documents/riscv-arch-test/riscof_work/pte_u_bit_set_10.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sv64
  test_path: 
    /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_10.S
/home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_11.S:
  commit_id: '-'
  work_dir: /home/hamza/Documents/riscv-arch-test/riscof_work/pte_u_bit_set_11.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sv64
  test_path: 
    /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_11.S
/home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_12.S:
  commit_id: '-'
  work_dir: /home/hamza/Documents/riscv-arch-test/riscof_work/pte_u_bit_set_12.S
  macros:
  - rvtest_mtrap_routine=True
  - rvtest_strap_routine=True
  - TEST_CASE_1=True
  - XLEN=64
  isa: RV64I_Zicsr
  coverage_labels:
  - sv64
  test_path: 
    /home/hamza/Documents/riscv-arch-test/riscv-test-suite/rv64i_m/vm_sv48_tests/u_bit_set_tests/pte_u_bit_set_12.S
