../testbench/timer_tb.vhd {1 {vcom -work work -2002 -explicit -cover s -stats=none C:/Users/FOCUS/Desktop/ArcSoc/ArcSoc/timer/testbench/timer_tb.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_textio
-- Compiling entity timer_tb
-- Compiling architecture testbench of timer_tb

} {} {}}
