$date
	Fri Feb  9 15:43:54 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module SN74HC138_tb $end
$var reg 1 ! VCC $end
$upscope $end
$scope module SN74HC138_tb $end
$var reg 1 " GND $end
$upscope $end
$scope module SN74HC138_tb $end
$var reg 1 # G1 $end
$upscope $end
$scope module SN74HC138_tb $end
$var reg 1 $ G2A_bar $end
$upscope $end
$scope module SN74HC138_tb $end
$var reg 1 % G2B_bar $end
$upscope $end
$scope module SN74HC138_tb $end
$var reg 1 & A $end
$upscope $end
$scope module SN74HC138_tb $end
$var reg 1 ' B $end
$upscope $end
$scope module SN74HC138_tb $end
$var reg 1 ( C $end
$upscope $end
$scope module SN74HC138_tb $end
$var wire 8 ) out [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11111110 )
0(
0'
0&
0%
0$
1#
1"
1!
$end
#1
b11111101 )
1&
#2
b11111011 )
1'
0&
#3
b11110111 )
1&
#4
b11101111 )
1(
0'
0&
#5
b11011111 )
1&
#6
b10111111 )
1'
0&
#7
b1111111 )
1&
#8
b10111111 )
0&
#9
b11011111 )
0'
1&
#10
b11101111 )
0&
#11
b11110111 )
0(
1'
1&
#12
b11111011 )
0&
#13
b11111101 )
0'
1&
#14
b11111110 )
0&
#15
