;redcode
;assert 1
	SPL 0, #-502
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @11, 0
	SLT -1, <-20
	DJN 0, 9
	SUB @127, 106
	SUB @0, @2
	SUB @0, @2
	SUB <-121, 986
	SUB <-121, 986
	SUB @121, 106
	ADD -9, <-20
	ADD 270, 0
	SUB 0, 900
	ADD 210, 60
	DJN -1, @-20
	ADD 270, 0
	SUB @127, 106
	SUB @11, 0
	SUB @127, 106
	SUB @127, 106
	SUB @121, 103
	MOV -7, <-20
	CMP @121, 106
	SUB -0, 0
	SUB -0, 0
	SUB @127, 100
	SUB @127, 100
	JMN -7, @-20
	SUB @127, 100
	SUB @121, 106
	MOV -1, <-20
	SUB @193, 156
	SUB @193, 156
	SUB @121, 103
	SUB @121, 103
	SPL 700, 600
	MOV -1, <-20
	SUB @121, 106
	SUB @0, @2
	SUB @0, @2
	SPL 300, 90
	SUB @0, @2
	SPL 700, 600
	CMP -7, <-420
	DJN -1, @-20
	DJN -1, @-20
