#####################################################################################
# 1. SETUP SECTION
#####################################################################################
# 
# set VSIM_RTL 1
# 1
# 
# Create libraries and map paths to names
# 
# vlib work
# vmap work work
# QuestaSim-64 vmap 2022.4_1 Lib Mapping Utility 2022.11 Nov 11 2022
# vmap work work 
# Copying /sw/rhel7/siemens/questa_sim-2022.4_1/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# source input/0_setup_design.tcl 
# input/acs_test.sv input/acs_tb.sv
# 
#####################################################################################
# 2. COMPILATION (ANALYSIS)
#####################################################################################
# 
# Compile RTL model and testbench to 'work'
# 
# if { [info exists RTL_FILES ] } {
#     eval vlog -work work ${RTL_FILES}
# }
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 04:21:11 on Jul 28,2024
# vlog -reportprogress 300 -work work input/acs.sv 
# -- Compiling module acs
# 
# Top level modules:
# 	acs
# End time: 04:21:11 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# eval vlog -timescale 1ns/1ps -work work ${TESTBENCH_FILES}
# QuestaSim-64 vlog 2022.4_1 Compiler 2022.11 Nov 11 2022
# Start time: 04:21:11 on Jul 28,2024
# vlog -reportprogress 300 -timescale 1ns/1ps -work work input/acs_test.sv input/acs_tb.sv 
# -- Compiling program acs_test
# -- Compiling module acs_tb
# 
# Top level modules:
# 	acs_tb
# End time: 04:21:12 on Jul 28,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vdir -l
# Library vendor : Model Technology
# Maximum unnamed designs : 3
# MODULE acs
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 04:21:11 2024
#     Debug Symbol file exists
#     DU Coverage Signature: ?1jFMeBnG5`O`MXPn<FIT0
#     Verilog version: AA2S?UdfDA]j=C?>^k47`1
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab4_acs/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/acs.sv
#     Source file: input/acs.sv
#     Start location: input/acs.sv:1:29
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# MODULE acs_tb
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 04:21:12 2024
#     Debug Symbol file exists
#     DU Coverage Signature: o`I]z>TT9SoVDUF>QXGoQ3
#     Verilog version: PTNHJeSzJ`DDi_[@M9N5@0
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab4_acs/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/acs_tb.sv
#     Source file: input/acs_tb.sv
#     Start location: input/acs_tb.sv:1:12
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# PROGRAM acs_test
#     Depends on: X sv_std std 9oUSJO;AeEaW`l:M@^WG92
#     Compile time: Sun Jul 28 04:21:12 2024
#     Debug Symbol file exists
#     DU Coverage Signature: 4Mo2Vfe_6?PGHJeaeN`:H3
#     Verilog version: <l1kN7Rei@l`]ZlN2FYG52
#     Source directory: /homedir04/nsreegit22/DT2_2023/labs/lab4_acs/workdir
#     Source modified time: Mon Jul  1 18:47:10 2024
#     HDL source file: input/acs_test.sv
#     Source file: input/acs_test.sv
#     Start location: input/acs_test.sv:1:0
#     Version string: Dg1SIo80bB@j0V0VzS_@n1
#     Opcode format: 2022.4_1; VLOG SE-64 Object version 75
#     Optimized Verilog design root: 1
#     VHDL language standard: 1
#     Compiled in vopt flow
#     Compile options: -timescale 1ns/1ps -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
#     Compile defaults: CvgOpt=0
# 
#####################################################################################
# 3. ELABORATION
#####################################################################################
# 
# Code optimization
# vopt -work work +acc -debugdb ${DESIGN_NAME}_tb -o ${DESIGN_NAME}_opt
# QuestaSim-64 vopt 2022.4_1 Compiler 2022.11 Nov 11 2022
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# Start time: 04:21:12 on Jul 28,2024
# vopt -reportprogress 300 -work work "+acc" -debugdb acs_tb -o acs_opt 
# 
# Top level modules:
# 	acs_tb
# 
# Analyzing design...
# -- Loading module acs_tb
# -- Loading module acs
# -- Loading program acs_test
# Optimizing 3 design-units (inlining 0/3 module instances):
# -- Optimizing module acs(fast)
# -- Processing module acs(fast) for debug
# -- Optimizing program acs_test(fast)
# -- Optimizing module acs_tb(fast)
# -- Processing module acs_tb(fast) for debug
# Optimized design name is acs_opt
# End time: 04:21:12 on Jul 28,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# Elaboration
# vsim +nowarnTSCALE -t 1ps -msgmode both -debugdb -fsmdebug ${DESIGN_NAME}_opt
# vsim "+nowarnTSCALE" -t 1ps -msgmode both -debugdb -fsmdebug acs_opt 
# Start time: 04:21:12 on Jul 28,2024
# Loading sv_std.std
# Loading work.acs_tb(fast)
# Loading work.acs(fast)
# Loading work.acs_test(fast)
# ** Note: (vsim-8900) Creating design debug database vsim.dbg.
# 
# Set up data logging (log all data)
# add log -r /*
# 
# Setup and configure Wave window
# source input/vsim_waves.tcl
# 
# Start switching activity recording
# power add -r /${DESIGN_NAME}_tb/DUT/*
# power on -r /${DESIGN_NAME}_tb/DUT/*
# 
#####################################################################################
# 4. SIMULATION
#####################################################################################
# 
# Simulate
# run -all
# ** Note: $finish    : input/acs_test.sv(22)
#    Time: 310 ns  Iteration: 0  Instance: /acs_tb/TEST
# End time: 04:21:18 on Jul 28,2024, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
