Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  8 14:23:56 2024
| Host         : eecs-digital-02 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.891ns  (required time - arrival time)
  Source:                 genblk1[0].osc_inst/sample_index_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            genblk1[0].osc_inst/sample_index_out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        6.620ns  (logic 2.843ns (42.946%)  route 3.777ns (57.054%))
  Logic Levels:           8  (CARRY4=6 LUT4=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=512, estimated)      1.568     5.076    genblk1[0].osc_inst/clk_100mhz_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  genblk1[0].osc_inst/sample_index_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.456     5.532 r  genblk1[0].osc_inst/sample_index_out_reg[1]/Q
                         net (fo=19, estimated)       0.931     6.463    genblk1[0].osc_inst/out[1]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.100 r  genblk1[0].osc_inst/sample_index_out0_carry/CO[3]
                         net (fo=1, estimated)        0.000     7.100    genblk1[0].osc_inst/sample_index_out0_carry_n_0
    SLICE_X50Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.217 r  genblk1[0].osc_inst/sample_index_out0_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     7.217    genblk1[0].osc_inst/sample_index_out0_carry__0_n_0
    SLICE_X50Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.334 r  genblk1[0].osc_inst/sample_index_out0_carry__1/CO[3]
                         net (fo=1, estimated)        0.000     7.334    genblk1[0].osc_inst/sample_index_out0_carry__1_n_0
    SLICE_X50Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.657 r  genblk1[0].osc_inst/sample_index_out0_carry__2/O[1]
                         net (fo=2, estimated)        0.732     8.389    ui_handle/sample_index_out0__33_carry__1[1]
    SLICE_X51Y45         LUT4 (Prop_lut4_I1_O)        0.306     8.695 r  ui_handle/sample_index_out0__33_carry__0_i_5/O
                         net (fo=1, routed)           0.000     8.695    genblk1[0].osc_inst/sample_index_out0__33_carry__1_0[3]
    SLICE_X51Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.096 r  genblk1[0].osc_inst/sample_index_out0__33_carry__0/CO[3]
                         net (fo=1, estimated)        0.000     9.096    genblk1[0].osc_inst/sample_index_out0__33_carry__0_n_0
    SLICE_X51Y46         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.253 r  genblk1[0].osc_inst/sample_index_out0__33_carry__1/CO[1]
                         net (fo=1, estimated)        1.242    10.495    genblk1[0].osc_inst/sample_index_out0__33_carry__1_n_2
    SLICE_X35Y43         LUT4 (Prop_lut4_I2_O)        0.329    10.824 r  genblk1[0].osc_inst/sample_index_out[0]_i_1/O
                         net (fo=19, estimated)       0.872    11.696    genblk1[0].osc_inst/sample_index_out[0]_i_1_n_0
    SLICE_X40Y46         FDRE                                         r  genblk1[0].osc_inst/sample_index_out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, estimated)        1.873    13.244    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.335 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=512, estimated)      1.450    14.785    genblk1[0].osc_inst/clk_100mhz_IBUF_BUFG
    SLICE_X40Y46         FDRE                                         r  genblk1[0].osc_inst/sample_index_out_reg[12]/C
                         clock pessimism              0.267    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X40Y46         FDRE (Setup_fdre_C_R)       -0.429    14.587    genblk1[0].osc_inst/sample_index_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.696    
  -------------------------------------------------------------------
                         slack                                  2.891    




