strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ffa4fae34d0>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ffa4fae3610>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:IF" -> "17:BL"	[cond="['slowena']",
		label=slowena,
		lineno=17];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ffa4fb75690>",
		fillcolor=turquoise,
		label="14:BL
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ffa4fa96bd0>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"14:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ffa4faf1250>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ffa4faf1050>",
		fillcolor=firebrick,
		label="19:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ffa4faf1050>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "19:NS"	[cond="['q', 'q']",
		label="((q == 4'b0000) && (q != 4'b1001))",
		lineno=18];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ffa4fae6650>",
		fillcolor=firebrick,
		label="21:NS
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ffa4fae6650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "21:NS"	[cond="['q', 'q']",
		label="!(((q == 4'b0000) && (q != 4'b1001)))",
		lineno=18];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ffa4fb75790>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ffa4fa96750>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "17:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=14];
	"14:IF" -> "14:BL"	[cond="['reset']",
		label=reset,
		lineno=14];
	"19:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ffa4fb750d0>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'q', 'slowena']"];
	"Leaf_13:AL" -> "13:AL";
	"13:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"21:NS" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
