# compilation
vcs -sverilog <filename>

# run simulation
./simv
