#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Dec 31 15:19:50 2022
# Process ID: 285263
# Current directory: /home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex
# Command line: vivado -notrace -source /home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0_1_ex.tcl
# Log file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/vivado.log
# Journal file: /home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/vivado.jou
#-----------------------------------------------------------
start_gui
source /home/osm/Documents/SECT-MAYO/MAYO/vivado/SHAKE_Saber/SHAKE_Saber.gen/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0_1_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [open_example_project] Setting board_part_repo_paths...
WARNING: [Vivado 12-9135] Ignoring repo path (/home/osm/.Xilinx/Vivado/2020.2/xhub/board_store/xilinx_board_store) because it contains no board files
INFO: [open_example_project] Loading IP Catalog...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/osm/Documents/SECT-MAYO/MAYO'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/osm/Documents/SECT-MAYO/MAYO' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex'.)
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:mayo_negate:1.0'. The one found in IP location '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/mref/mayo_negate' will take precedence over the same IP in location /home/osm/Documents/SECT-MAYO/MAYO/vivado/mayo_keygen/mayo_keygen.gen/sources_1/bd/mref/mayo_negate
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:module_ref:MAYO_KEYGEN:1.0'. The one found in IP location '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/mref/MAYO_KEYGEN' will take precedence over the same IP in location /home/osm/Documents/SECT-MAYO/MAYO/vivado/mayo_keygen/mayo_keygen.gen/sources_1/bd/mref/MAYO_KEYGEN
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:mayo_sample_oil_space:1.0'. The one found in IP location '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/mref/mayo_sample_oil_space' will take precedence over the same IP in location /home/osm/Documents/SECT-MAYO/MAYO/vivado/mayo_keygen/mayo_keygen.gen/sources_1/bd/mref/mayo_sample_oil_space
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:mayo_add_vectors:1.0'. The one found in IP location '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/mref/mayo_add_vectors' will take precedence over the same IP in location /home/osm/Documents/SECT-MAYO/MAYO/vivado/mayo_keygen/mayo_keygen.gen/sources_1/bd/mref/mayo_add_vectors
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:mayo_linear_combination:1.0'. The one found in IP location '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/mref/mayo_linear_combination' will take precedence over the same IP in location /home/osm/Documents/SECT-MAYO/MAYO/vivado/mayo_keygen/mayo_keygen.gen/sources_1/bd/mref/mayo_linear_combination
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:module_ref:mayo_reduce:1.0'. The one found in IP location '/home/osm/Documents/SECT-MAYO/MAYO/vivado/MAYO_KeyGen_v2/MAYO_KeyGen_v2.gen/sources_1/bd/mref/mayo_reduce' will take precedence over the same IP in location /home/osm/Documents/SECT-MAYO/MAYO/vivado/mayo_keygen/mayo_keygen.gen/sources_1/bd/mref/mayo_reduce
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'blk_mem_gen_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'blk_mem_gen_0_1'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'blk_mem_gen_0_1'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Rebuilding all the top level IPs ...
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/xsim/blk_mem_gen_0_1.sh'
INFO: [SIM-utils-43] Exported '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/xsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Mentor Graphics ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/modelsim/blk_mem_gen_0_1.sh'
INFO: [SIM-utils-43] Exported '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/modelsim/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Mentor Graphics Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/questa/blk_mem_gen_0_1.sh'
INFO: [SIM-utils-43] Exported '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/questa/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "IES" (Cadence Incisive Enterprise Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/ies/blk_mem_gen_0_1.sh'
INFO: [SIM-utils-43] Exported '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/ies/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/vcs/blk_mem_gen_0_1.sh'
INFO: [SIM-utils-43] Exported '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/vcs/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/riviera/blk_mem_gen_0_1.sh'
INFO: [SIM-utils-43] Exported '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/riviera/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/activehdl/blk_mem_gen_0_1.sh'
INFO: [SIM-utils-43] Exported '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/activehdl/summary.log'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/xcelium/blk_mem_gen_0_1.sh'
INFO: [SIM-utils-43] Exported '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.ip_user_files/sim_scripts/blk_mem_gen_0_1/xcelium/summary.log'
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'blk_mem_gen_0_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj blk_mem_gen_0_1_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.gen/sources_1/ip/blk_mem_gen_0_1/sim/blk_mem_gen_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj blk_mem_gen_0_1_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/imports/addr_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ADDR_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/imports/bmg_tb_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/imports/blk_mem_gen_0_1_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_1_exdes'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/imports/blk_mem_gen_0_1_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_1_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/imports/bmg_stim_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REGISTER_LOGIC_TDP'
INFO: [VRFC 10-3107] analyzing entity 'BMG_STIM_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/imports/checker.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CHECKER'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/imports/data_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DATA_GEN'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/imports/random.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RANDOM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/imports/blk_mem_gen_0_1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'blk_mem_gen_0_1_tb'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim'
xelab -wto 4bb556d48fb1402897fc62c265e9d2ca --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_mem_gen_0_1_tb_behav xil_defaultlib.blk_mem_gen_0_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4bb556d48fb1402897fc62c265e9d2ca --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_mem_gen_0_1_tb_behav xil_defaultlib.blk_mem_gen_0_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package xil_defaultlib.bmg_tb_pkg
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8,seed=5)\]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8,seed=4)\]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8,seed=3)\]
Compiling architecture behavioral of entity xil_defaultlib.RANDOM [\RANDOM(width=8)\]
Compiling architecture data_gen_arch of entity xil_defaultlib.DATA_GEN [data_gen_default]
Compiling architecture checker_arch of entity xil_defaultlib.CHECKER [checker_default]
Compiling architecture register_arch of entity xil_defaultlib.REGISTER_LOGIC_TDP [register_logic_tdp_default]
Compiling architecture behavioral of entity xil_defaultlib.ADDR_GEN [\ADDR_GEN(c_max_depth=131072,rst...]
Compiling architecture behavioral of entity xil_defaultlib.BMG_STIM_GEN [bmg_stim_gen_default]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0_1
Compiling architecture xilinx of entity xil_defaultlib.blk_mem_gen_0_1_wrapper [blk_mem_gen_0_1_wrapper_default]
Compiling architecture blk_mem_gen_0_1_exdes_arch of entity xil_defaultlib.blk_mem_gen_0_1_exdes [blk_mem_gen_0_1_exdes_default]
Compiling architecture blk_mem_gen_0_1_tb_arch of entity xil_defaultlib.blk_mem_gen_0_1_tb
Built simulation snapshot blk_mem_gen_0_1_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim/xsim.dir/blk_mem_gen_0_1_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim/xsim.dir/blk_mem_gen_0_1_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Dec 31 15:22:36 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 31 15:22:36 2022...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 7428.492 ; gain = 0.000 ; free physical = 14886 ; free virtual = 27165
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "blk_mem_gen_0_1_tb_behav -key {Behavioral:sim_1:Functional:blk_mem_gen_0_1_tb} -tclbatch {blk_mem_gen_0_1_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source blk_mem_gen_0_1_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module blk_mem_gen_0_1_tb.blk_mem_gen_0_1_exdes_inst.BMG_PORT.bmg0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'blk_mem_gen_0_1_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 7617.355 ; gain = 188.863 ; free physical = 14792 ; free virtual = 27102
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 7617.355 ; gain = 0.000 ; free physical = 14786 ; free virtual = 27097
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'blk_mem_gen_0_1_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj blk_mem_gen_0_1_tb_vlog.prj
xvhdl --incr --relax -prj blk_mem_gen_0_1_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/blk_mem_gen_0_1_ex.sim/sim_1/behav/xsim'
xelab -wto 4bb556d48fb1402897fc62c265e9d2ca --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_mem_gen_0_1_tb_behav xil_defaultlib.blk_mem_gen_0_1_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 4bb556d48fb1402897fc62c265e9d2ca --incr --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot blk_mem_gen_0_1_tb_behav xil_defaultlib.blk_mem_gen_0_1_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
Block Memory Generator module blk_mem_gen_0_1_tb.blk_mem_gen_0_1_exdes_inst.BMG_PORT.bmg0.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 7617.355 ; gain = 0.000 ; free physical = 14767 ; free virtual = 27067
run all
Failure: Test Completed Successfully
Time: 358100 ns  Iteration: 3  Process: /blk_mem_gen_0_1_tb/line__125  File: /home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/imports/blk_mem_gen_0_1_tb.vhd
$finish called at time : 358100 ns : File "/home/osm/Documents/SECT-MAYO/MAYO/vivado/blk_mem_gen_0_1_ex/imports/blk_mem_gen_0_1_tb.vhd" Line 134
close_sim
INFO: [Simtcl 6-16] Simulation closed
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec 31 15:39:21 2022...
