


ARM Macro Assembler    Page 1 


    1 00000000                 AREA             RESET , DATA ,READONLY
    2 00000000                 EXPORT           __Vectors
    3 00000000         __Vectors
    4 00000000 10000000        DCD              0x10000000
    5 00000004 00000000        DCD              Reset_Handler
    6 00000008                 ALIGN
    7 00000008                 AREA             mycode , CODE , READONLY
    8 00000000                 ENTRY
    9 00000000                 EXPORT
   10 00000000         Reset_Handler
   11 00000000 481A            LDR              R0 , = SRC
   12 00000002 491B            LDR              R1 , = DST
   13 00000004         
   14 00000004 F850 2B04       LDR              R2 , [R0], #4
   15 00000008 F850 3B04       LDR              R3 , [R0], #4
   16 0000000C F850 4B04       LDR              R4 , [R0], #4
   17 00000010 F850 5B04       LDR              R5 , [R0], #4
   18 00000014 F850 6B04       LDR              R6 , [R0], #4
   19 00000018 F850 7B04       LDR              R7 , [R0], #4
   20 0000001C F850 8B04       LDR              R8 , [R0], #4
   21 00000020 F850 9B04       LDR              R9 , [R0], #4
   22 00000024         
   23 00000024 1B92            SUBS             R2 , R6
   24 00000026 41BB            SBCS             R3 , R7
   25 00000028 EB74 0408       SBCS             R4 , R8
   26 0000002C EB75 0509       SBCS             R5 , R9
   27 00000030         
   28 00000030 F16A 0A00       SBC              R10 , #0
   29 00000034 F1CA 0A00       RSB              R10 , #0
   30 00000038         
   31 00000038 F841 2B04       STR              R2 , [R1] , #4
   32 0000003C F841 3B04       STR              R3 , [R1] , #4
   33 00000040 F841 4B04       STR              R4 , [R1] , #4
   34 00000044 F841 5B04       STR              R5 , [R1] , #4
   35 00000048 F8C1 A000       STR              R10, [R1]
   36 0000004C         
   37 0000004C 12345670 
              12345671 
              12345672 
              72345673 
              12345674 
              12345675 
              12345676 
              92345677 SRC     DCD              0x12345670,0x12345671,0x1234567
2,0x72345673,0x12345674,0x12345675,0x12345676,0x92345677
   38 0000006C 00000000 
              00000000         AREA             DATASEG, DATA , READWRITE
   39 00000000 00000000 
              00000000 
              00000000 
              00000000 
              00000000 
              00000000 DST     DCD              0,0,0,0,0,0
   40 00000018                 END
Command Line: --debug --xref --cpu=Cortex-M3 --apcs=interwork --depend=sb128.d 
-osb128.o -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Include -IC:\Keil\ARM\Inc\
NXP\LPC17xx --predefine="__EVAL SETA 1" --list=sb128.lst sb128.s



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

RESET 00000000

Symbol: RESET
   Definitions
      At line 1 in file sb128.s
   Uses
      None
Comment: RESET unused
__Vectors 00000000

Symbol: __Vectors
   Definitions
      At line 3 in file sb128.s
   Uses
      At line 2 in file sb128.s
Comment: __Vectors used once
2 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

Reset_Handler 00000000

Symbol: Reset_Handler
   Definitions
      At line 10 in file sb128.s
   Uses
      At line 5 in file sb128.s
Comment: Reset_Handler used once
SRC 0000004C

Symbol: SRC
   Definitions
      At line 37 in file sb128.s
   Uses
      At line 11 in file sb128.s
Comment: SRC used once
mycode 00000000

Symbol: mycode
   Definitions
      At line 7 in file sb128.s
   Uses
      None
Comment: mycode unused
3 symbols



ARM Macro Assembler    Page 1 Alphabetic symbol ordering
Relocatable symbols

DATASEG 00000000

Symbol: DATASEG
   Definitions
      At line 38 in file sb128.s
   Uses
      None
Comment: DATASEG unused
DST 00000000

Symbol: DST
   Definitions
      At line 39 in file sb128.s
   Uses
      At line 12 in file sb128.s
Comment: DST used once
2 symbols
340 symbols in table
