

================================================================
== Vitis HLS Report for 'fft_Pipeline_Reverse'
================================================================
* Date:           Fri Oct 21 21:44:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_initial
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Reverse  |     2048|     2048|         2|          2|          1|  1024|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 5 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 6 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i1024 0, i1024 %p_Val2_s"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %i_2"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.46>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i11 %i_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:69]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.88ns)   --->   "%icmp_ln69 = icmp_eq  i11 %i, i11 1024" [../FFT/FFT/HLS/0_Initial/fft.cpp:69]   --->   Operation 14 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.63ns)   --->   "%add_ln69 = add i11 %i, i11 1" [../FFT/FFT/HLS/0_Initial/fft.cpp:69]   --->   Operation 16 'add' 'add_ln69' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln69 = br i1 %icmp_ln69, void %for.body.split, void %butterfly.preheader.exitStub" [../FFT/FFT/HLS/0_Initial/fft.cpp:69]   --->   Operation 17 'br' 'br_ln69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%p_Val2_load = load i1024 %p_Val2_s"   --->   Operation 18 'load' 'p_Val2_load' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_2_cast = zext i11 %i" [../FFT/FFT/HLS/0_Initial/fft.cpp:69]   --->   Operation 19 'zext' 'i_2_cast' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln1088 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5"   --->   Operation 20 'specloopname' 'specloopname_ln1088' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln825 = zext i11 %i"   --->   Operation 21 'zext' 'zext_ln825' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln825 = shl i1024 1, i1024 %zext_ln825"   --->   Operation 22 'shl' 'shl_ln825' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln825 = and i1024 %shl_ln825, i1024 %p_Val2_load"   --->   Operation 23 'and' 'and_ln825' <Predicate = (!icmp_ln69)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (3.90ns) (out node of the LUT)   --->   "%p_Result_s = icmp_eq  i1024 %and_ln825, i1024 0"   --->   Operation 24 'icmp' 'p_Result_s' <Predicate = (!icmp_ln69)> <Delay = 3.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %p_Result_s, void %for.inc, void %if.then" [../FFT/FFT/HLS/0_Initial/fft.cpp:70]   --->   Operation 25 'br' 'br_ln70' <Predicate = (!icmp_ln69)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%or_ln37_8 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %i, i32 9, i32 0" [../FFT/FFT/HLS/0_Initial/fft.cpp:37]   --->   Operation 26 'partselect' 'or_ln37_8' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln850 = zext i10 %or_ln37_8"   --->   Operation 27 'zext' 'zext_ln850' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_2 = bitset i1024 @_ssdm_op_BitSet.i1024.i1024.i32.i1, i1024 %p_Val2_load, i32 %zext_ln850, i1 1"   --->   Operation 28 'bitset' 'p_Result_2' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %i_2_cast" [../FFT/FFT/HLS/0_Initial/fft.cpp:75]   --->   Operation 29 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 30 [2/2] (3.25ns)   --->   "%X_R_temp = load i10 %X_R_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:75]   --->   Operation 30 'load' 'X_R_temp' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %i_2_cast" [../FFT/FFT/HLS/0_Initial/fft.cpp:76]   --->   Operation 31 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%X_I_temp = load i10 %X_I_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:76]   --->   Operation 32 'load' 'X_I_temp' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln587 = zext i10 %or_ln37_8"   --->   Operation 33 'zext' 'zext_ln587' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%X_R_addr_1 = getelementptr i32 %X_R, i64 0, i64 %zext_ln587" [../FFT/FFT/HLS/0_Initial/fft.cpp:77]   --->   Operation 34 'getelementptr' 'X_R_addr_1' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 35 [2/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:77]   --->   Operation 35 'load' 'X_R_load' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%X_I_addr_1 = getelementptr i32 %X_I, i64 0, i64 %zext_ln587" [../FFT/FFT/HLS/0_Initial/fft.cpp:78]   --->   Operation 36 'getelementptr' 'X_I_addr_1' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:78]   --->   Operation 37 'load' 'X_I_load' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln81 = store i1024 %p_Result_2, i1024 %p_Val2_s" [../FFT/FFT/HLS/0_Initial/fft.cpp:81]   --->   Operation 38 'store' 'store_ln81' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 1.58>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln69)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 39 [1/2] (3.25ns)   --->   "%X_R_temp = load i10 %X_R_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:75]   --->   Operation 39 'load' 'X_R_temp' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%X_I_temp = load i10 %X_I_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:76]   --->   Operation 40 'load' 'X_I_temp' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%X_R_load = load i10 %X_R_addr_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:77]   --->   Operation 41 'load' 'X_R_load' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 42 [1/1] (3.25ns)   --->   "%store_ln77 = store i32 %X_R_load, i10 %X_R_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:77]   --->   Operation 42 'store' 'store_ln77' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%X_I_load = load i10 %X_I_addr_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:78]   --->   Operation 43 'load' 'X_I_load' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "%store_ln78 = store i32 %X_I_load, i10 %X_I_addr" [../FFT/FFT/HLS/0_Initial/fft.cpp:78]   --->   Operation 44 'store' 'store_ln78' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 45 [1/1] (3.25ns)   --->   "%store_ln79 = store i32 %X_R_temp, i10 %X_R_addr_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:79]   --->   Operation 45 'store' 'store_ln79' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 46 [1/1] (3.25ns)   --->   "%store_ln80 = store i32 %X_I_temp, i10 %X_I_addr_1" [../FFT/FFT/HLS/0_Initial/fft.cpp:80]   --->   Operation 46 'store' 'store_ln80' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln81 = br void %for.inc" [../FFT/FFT/HLS/0_Initial/fft.cpp:81]   --->   Operation 47 'br' 'br_ln81' <Predicate = (!icmp_ln69 & p_Result_s)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln69 = store i11 %add_ln69, i11 %i_2" [../FFT/FFT/HLS/0_Initial/fft.cpp:69]   --->   Operation 48 'store' 'store_ln69' <Predicate = (!icmp_ln69)> <Delay = 1.58>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln69 = br void %for.body" [../FFT/FFT/HLS/0_Initial/fft.cpp:69]   --->   Operation 49 'br' 'br_ln69' <Predicate = (!icmp_ln69)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2                 (alloca           ) [ 0111]
p_Val2_s            (alloca           ) [ 0110]
specinterface_ln0   (specinterface    ) [ 0000]
specinterface_ln0   (specinterface    ) [ 0000]
store_ln0           (store            ) [ 0000]
store_ln0           (store            ) [ 0000]
br_ln0              (br               ) [ 0000]
i                   (load             ) [ 0000]
specpipeline_ln0    (specpipeline     ) [ 0000]
icmp_ln69           (icmp             ) [ 0111]
empty               (speclooptripcount) [ 0000]
add_ln69            (add              ) [ 0101]
br_ln69             (br               ) [ 0000]
p_Val2_load         (load             ) [ 0000]
i_2_cast            (zext             ) [ 0000]
specloopname_ln1088 (specloopname     ) [ 0000]
zext_ln825          (zext             ) [ 0000]
shl_ln825           (shl              ) [ 0000]
and_ln825           (and              ) [ 0000]
p_Result_s          (icmp             ) [ 0111]
br_ln70             (br               ) [ 0000]
or_ln37_8           (partselect       ) [ 0000]
zext_ln850          (zext             ) [ 0000]
p_Result_2          (bitset           ) [ 0000]
X_R_addr            (getelementptr    ) [ 0101]
X_I_addr            (getelementptr    ) [ 0101]
zext_ln587          (zext             ) [ 0000]
X_R_addr_1          (getelementptr    ) [ 0101]
X_I_addr_1          (getelementptr    ) [ 0101]
store_ln81          (store            ) [ 0000]
X_R_temp            (load             ) [ 0000]
X_I_temp            (load             ) [ 0000]
X_R_load            (load             ) [ 0000]
store_ln77          (store            ) [ 0000]
X_I_load            (load             ) [ 0000]
store_ln78          (store            ) [ 0000]
store_ln79          (store            ) [ 0000]
store_ln80          (store            ) [ 0000]
br_ln81             (br               ) [ 0000]
store_ln69          (store            ) [ 0000]
br_ln69             (br               ) [ 0000]
ret_ln0             (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i1024.i1024.i32.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="i_2_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_Val2_s_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="X_R_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="11" slack="0"/>
<pin id="60" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="10" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="0"/>
<pin id="68" dir="0" index="4" bw="10" slack="0"/>
<pin id="69" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="0"/>
<pin id="71" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_temp/2 X_R_load/2 store_ln77/3 store_ln79/3 "/>
</bind>
</comp>

<comp id="73" class="1004" name="X_I_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="11" slack="0"/>
<pin id="77" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="10" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="0" slack="0"/>
<pin id="85" dir="0" index="4" bw="10" slack="0"/>
<pin id="86" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="32" slack="0"/>
<pin id="88" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_temp/2 X_I_load/2 store_ln78/3 store_ln80/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="X_R_addr_1_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="10" slack="0"/>
<pin id="94" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_1/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="X_I_addr_1_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_1/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1024" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln0_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="11" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="i_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="11" slack="1"/>
<pin id="122" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln69_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="11" slack="0"/>
<pin id="125" dir="0" index="1" bw="11" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="add_ln69_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="11" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="p_Val2_load_load_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1024" slack="1"/>
<pin id="137" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="i_2_cast_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="11" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln825_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="11" slack="0"/>
<pin id="146" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln825/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="shl_ln825_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="0"/>
<pin id="151" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln825/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="and_ln825_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1024" slack="0"/>
<pin id="156" dir="0" index="1" bw="1024" slack="0"/>
<pin id="157" dir="1" index="2" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln825/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="p_Result_s_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1024" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="or_ln37_8_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="10" slack="0"/>
<pin id="168" dir="0" index="1" bw="11" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="0" index="3" bw="1" slack="0"/>
<pin id="171" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="or_ln37_8/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="zext_ln850_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="10" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln850/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_Result_2_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1024" slack="0"/>
<pin id="182" dir="0" index="1" bw="1024" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="0"/>
<pin id="184" dir="0" index="3" bw="1" slack="0"/>
<pin id="185" dir="1" index="4" bw="1024" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln587_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln587/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln81_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1024" slack="0"/>
<pin id="198" dir="0" index="1" bw="1024" slack="1"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln69_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="1"/>
<pin id="203" dir="0" index="1" bw="11" slack="2"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="i_2_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="11" slack="0"/>
<pin id="207" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="212" class="1005" name="p_Val2_s_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1024" slack="0"/>
<pin id="214" dir="1" index="1" bw="1024" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="219" class="1005" name="icmp_ln69_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln69 "/>
</bind>
</comp>

<comp id="223" class="1005" name="add_ln69_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="11" slack="1"/>
<pin id="225" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln69 "/>
</bind>
</comp>

<comp id="228" class="1005" name="p_Result_s_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="1"/>
<pin id="230" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="232" class="1005" name="X_R_addr_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="10" slack="1"/>
<pin id="234" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="237" class="1005" name="X_I_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="1"/>
<pin id="239" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="242" class="1005" name="X_R_addr_1_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="1"/>
<pin id="244" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_1 "/>
</bind>
</comp>

<comp id="247" class="1005" name="X_I_addr_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="1"/>
<pin id="249" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="4" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="46" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="72"><net_src comp="56" pin="3"/><net_sink comp="63" pin=2"/></net>

<net id="78"><net_src comp="2" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="46" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="89"><net_src comp="73" pin="3"/><net_sink comp="80" pin=2"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="46" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="90" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="106"><net_src comp="63" pin="3"/><net_sink comp="63" pin=4"/></net>

<net id="107"><net_src comp="80" pin="3"/><net_sink comp="80" pin=4"/></net>

<net id="108"><net_src comp="63" pin="7"/><net_sink comp="63" pin=1"/></net>

<net id="109"><net_src comp="80" pin="7"/><net_sink comp="80" pin=1"/></net>

<net id="114"><net_src comp="16" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="120" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="30" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="120" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="143"><net_src comp="138" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="147"><net_src comp="120" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="36" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="148" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="135" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="154" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="16" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="120" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="166" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="135" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="44" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="166" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="200"><net_src comp="180" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="208"><net_src comp="48" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="210"><net_src comp="205" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="211"><net_src comp="205" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="215"><net_src comp="52" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="217"><net_src comp="212" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="218"><net_src comp="212" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="222"><net_src comp="123" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="129" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="231"><net_src comp="160" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="235"><net_src comp="56" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="240"><net_src comp="73" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="245"><net_src comp="90" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="250"><net_src comp="98" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="80" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R | {3 }
	Port: X_I | {3 }
 - Input state : 
	Port: fft_Pipeline_Reverse : X_R | {2 3 }
	Port: fft_Pipeline_Reverse : X_I | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln69 : 1
		add_ln69 : 1
		br_ln69 : 2
		i_2_cast : 1
		zext_ln825 : 1
		shl_ln825 : 2
		and_ln825 : 3
		p_Result_s : 3
		br_ln70 : 4
		or_ln37_8 : 1
		zext_ln850 : 2
		p_Result_2 : 3
		X_R_addr : 2
		X_R_temp : 3
		X_I_addr : 2
		X_I_temp : 3
		zext_ln587 : 2
		X_R_addr_1 : 3
		X_R_load : 4
		X_I_addr_1 : 3
		X_I_load : 4
		store_ln81 : 4
	State 3
		store_ln77 : 1
		store_ln78 : 1
		store_ln79 : 1
		store_ln80 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    and   |  and_ln825_fu_154 |    0    |   1024  |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln69_fu_123 |    0    |    11   |
|          | p_Result_s_fu_160 |    0    |   179   |
|----------|-------------------|---------|---------|
|    shl   |  shl_ln825_fu_148 |    0    |    24   |
|----------|-------------------|---------|---------|
|    add   |  add_ln69_fu_129  |    0    |    12   |
|----------|-------------------|---------|---------|
|          |  i_2_cast_fu_138  |    0    |    0    |
|   zext   | zext_ln825_fu_144 |    0    |    0    |
|          | zext_ln850_fu_176 |    0    |    0    |
|          | zext_ln587_fu_190 |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|  or_ln37_8_fu_166 |    0    |    0    |
|----------|-------------------|---------|---------|
|  bitset  | p_Result_2_fu_180 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   1250  |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|X_I_addr_1_reg_247|   10   |
| X_I_addr_reg_237 |   10   |
|X_R_addr_1_reg_242|   10   |
| X_R_addr_reg_232 |   10   |
| add_ln69_reg_223 |   11   |
|    i_2_reg_205   |   11   |
| icmp_ln69_reg_219|    1   |
|p_Result_s_reg_228|    1   |
| p_Val2_s_reg_212 |  1024  |
+------------------+--------+
|       Total      |  1088  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_63 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_80 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_80 |  p2  |   2  |   0  |    0   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   40   ||  6.352  ||    36   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1250  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    6   |    -   |   36   |
|  Register |    -   |  1088  |    -   |
+-----------+--------+--------+--------+
|   Total   |    6   |  1088  |  1286  |
+-----------+--------+--------+--------+
