Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov  3 09:27:40 2024
| Host         : Winferior running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hdmi_text_controller_v1_0_timing_summary_routed.rpt -pb hdmi_text_controller_v1_0_timing_summary_routed.pb -rpx hdmi_text_controller_v1_0_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_text_controller_v1_0
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                373         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
LUTAR-1    Warning           LUT drives async reset alert               1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (373)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1131)
5. checking no_input_delay (67)
6. checking no_output_delay (43)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (373)
--------------------------
 There are 373 register/latch pins with no clock driven by root clock pin: axi_aclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1131)
---------------------------------------------------
 There are 1131 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (67)
-------------------------------
 There are 67 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (43)
--------------------------------
 There are 43 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     28.335        0.000                      0                  188        0.149        0.000                      0                  188        3.000        0.000                       0                   167  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}       40.000          25.000          
  clk_out2_clk_wiz_0  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       28.335        0.000                      0                  188        0.149        0.000                      0                  188       19.020        0.000                       0                   153  
  clk_out2_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                    10  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clk_out2_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_wiz/inst/clk_in1
  To Clock:  clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.335ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.335ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.553ns  (logic 1.973ns (17.078%)  route 9.580ns (82.922%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.567     1.569    vga/clk_out1
    SLICE_X57Y12         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.456     2.025 r  vga/hc_reg[3]/Q
                         net (fo=139, routed)         1.029     3.055    vga/drawX[3]
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.153     3.208 r  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.538     6.745    vga/rom_addr[4]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.327     7.072 r  vga/g8_b2/O
                         net (fo=2, routed)           0.701     7.773    vga/g8_b2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.897 r  vga/vga_to_hdmi_i_300/O
                         net (fo=1, routed)           1.002     8.899    vga/vga_to_hdmi_i_300_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.023 r  vga/vga_to_hdmi_i_199/O
                         net (fo=1, routed)           0.000     9.023    vga/vga_to_hdmi_i_199_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     9.268 r  vga/vga_to_hdmi_i_167/O
                         net (fo=1, routed)           0.000     9.268    vga/vga_to_hdmi_i_167_n_0
    SLICE_X48Y18         MUXF8 (Prop_muxf8_I0_O)      0.104     9.372 r  vga/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.623     9.995    vga/rom_data[5]
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.316    10.311 r  vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.766    12.078    vga/vga_to_hdmi_i_18_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.202 r  vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.921    13.122    vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.516    41.519    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK
                         clock pessimism              0.079    41.598    
                         clock uncertainty           -0.095    41.504    
    SLICE_X60Y9          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.457    vga_to_hdmi/inst/srldly_0/srl[28].srl16_i
  -------------------------------------------------------------------
                         required time                         41.457    
                         arrival time                         -13.122    
  -------------------------------------------------------------------
                         slack                                 28.335    

Slack (MET) :             28.386ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.502ns  (logic 1.973ns (17.154%)  route 9.529ns (82.846%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.567     1.569    vga/clk_out1
    SLICE_X57Y12         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.456     2.025 r  vga/hc_reg[3]/Q
                         net (fo=139, routed)         1.029     3.055    vga/drawX[3]
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.153     3.208 r  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.538     6.745    vga/rom_addr[4]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.327     7.072 r  vga/g8_b2/O
                         net (fo=2, routed)           0.701     7.773    vga/g8_b2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.897 r  vga/vga_to_hdmi_i_300/O
                         net (fo=1, routed)           1.002     8.899    vga/vga_to_hdmi_i_300_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.023 r  vga/vga_to_hdmi_i_199/O
                         net (fo=1, routed)           0.000     9.023    vga/vga_to_hdmi_i_199_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     9.268 r  vga/vga_to_hdmi_i_167/O
                         net (fo=1, routed)           0.000     9.268    vga/vga_to_hdmi_i_167_n_0
    SLICE_X48Y18         MUXF8 (Prop_muxf8_I0_O)      0.104     9.372 r  vga/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.623     9.995    vga/rom_data[5]
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.316    10.311 r  vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.761    12.073    vga/vga_to_hdmi_i_18_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.197 r  vga/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.875    13.071    vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X60Y8          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.517    41.520    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y8          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK
                         clock pessimism              0.079    41.599    
                         clock uncertainty           -0.095    41.505    
    SLICE_X60Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.458    vga_to_hdmi/inst/srldly_0/srl[36].srl16_i
  -------------------------------------------------------------------
                         required time                         41.458    
                         arrival time                         -13.071    
  -------------------------------------------------------------------
                         slack                                 28.386    

Slack (MET) :             28.562ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.352ns  (logic 1.973ns (17.381%)  route 9.379ns (82.619%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.516 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.567     1.569    vga/clk_out1
    SLICE_X57Y12         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.456     2.025 r  vga/hc_reg[3]/Q
                         net (fo=139, routed)         1.029     3.055    vga/drawX[3]
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.153     3.208 r  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.538     6.745    vga/rom_addr[4]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.327     7.072 r  vga/g8_b2/O
                         net (fo=2, routed)           0.701     7.773    vga/g8_b2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.897 r  vga/vga_to_hdmi_i_300/O
                         net (fo=1, routed)           1.002     8.899    vga/vga_to_hdmi_i_300_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.023 r  vga/vga_to_hdmi_i_199/O
                         net (fo=1, routed)           0.000     9.023    vga/vga_to_hdmi_i_199_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     9.268 r  vga/vga_to_hdmi_i_167/O
                         net (fo=1, routed)           0.000     9.268    vga/vga_to_hdmi_i_167_n_0
    SLICE_X48Y18         MUXF8 (Prop_muxf8_I0_O)      0.104     9.372 r  vga/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.623     9.995    vga/rom_data[5]
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.316    10.311 r  vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.763    12.074    vga/vga_to_hdmi_i_18_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I3_O)        0.124    12.198 r  vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.723    12.921    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.513    41.516    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
                         clock pessimism              0.079    41.595    
                         clock uncertainty           -0.095    41.501    
    SLICE_X60Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.483    vga_to_hdmi/inst/srldly_0/srl[22].srl16_i
  -------------------------------------------------------------------
                         required time                         41.483    
                         arrival time                         -12.921    
  -------------------------------------------------------------------
                         slack                                 28.562    

Slack (MET) :             28.568ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.316ns  (logic 1.972ns (17.427%)  route 9.344ns (82.573%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.516 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.567     1.569    vga/clk_out1
    SLICE_X57Y12         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.456     2.025 r  vga/hc_reg[3]/Q
                         net (fo=139, routed)         1.029     3.055    vga/drawX[3]
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.153     3.208 f  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.379     6.587    vga/rom_addr[4]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.327     6.914 r  vga/g14_b2/O
                         net (fo=1, routed)           0.689     7.603    vga/g14_b2_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.727 r  vga/vga_to_hdmi_i_249/O
                         net (fo=1, routed)           0.791     8.518    vga/vga_to_hdmi_i_249_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.642 r  vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.000     8.642    vga/vga_to_hdmi_i_187_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     8.889 r  vga/vga_to_hdmi_i_161/O
                         net (fo=1, routed)           0.000     8.889    vga/vga_to_hdmi_i_161_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     8.987 r  vga/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.851     9.838    vga/rom_data[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.319    10.157 r  vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          1.871    12.028    vga/vga_to_hdmi_i_16_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.152 r  vga/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.733    12.885    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.513    41.516    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
                         clock pessimism              0.079    41.595    
                         clock uncertainty           -0.095    41.501    
    SLICE_X60Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047    41.454    vga_to_hdmi/inst/srldly_0/srl[20].srl16_i
  -------------------------------------------------------------------
                         required time                         41.454    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                 28.568    

Slack (MET) :             28.585ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.332ns  (logic 1.972ns (17.402%)  route 9.360ns (82.598%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.567     1.569    vga/clk_out1
    SLICE_X57Y12         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.456     2.025 r  vga/hc_reg[3]/Q
                         net (fo=139, routed)         1.029     3.055    vga/drawX[3]
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.153     3.208 f  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.379     6.587    vga/rom_addr[4]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.327     6.914 r  vga/g14_b2/O
                         net (fo=1, routed)           0.689     7.603    vga/g14_b2_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.727 r  vga/vga_to_hdmi_i_249/O
                         net (fo=1, routed)           0.791     8.518    vga/vga_to_hdmi_i_249_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.642 r  vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.000     8.642    vga/vga_to_hdmi_i_187_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     8.889 r  vga/vga_to_hdmi_i_161/O
                         net (fo=1, routed)           0.000     8.889    vga/vga_to_hdmi_i_161_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     8.987 r  vga/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.851     9.838    vga/rom_data[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.319    10.157 r  vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          1.754    11.911    vga/vga_to_hdmi_i_16_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124    12.035 r  vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.866    12.901    vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.516    41.519    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK
                         clock pessimism              0.079    41.598    
                         clock uncertainty           -0.095    41.504    
    SLICE_X60Y9          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.018    41.486    vga_to_hdmi/inst/srldly_0/srl[30].srl16_i
  -------------------------------------------------------------------
                         required time                         41.486    
                         arrival time                         -12.901    
  -------------------------------------------------------------------
                         slack                                 28.585    

Slack (MET) :             28.663ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.217ns  (logic 1.973ns (17.590%)  route 9.244ns (82.410%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.516 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.567     1.569    vga/clk_out1
    SLICE_X57Y12         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.456     2.025 r  vga/hc_reg[3]/Q
                         net (fo=139, routed)         1.029     3.055    vga/drawX[3]
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.153     3.208 r  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.538     6.745    vga/rom_addr[4]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.327     7.072 r  vga/g8_b2/O
                         net (fo=2, routed)           0.701     7.773    vga/g8_b2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.897 r  vga/vga_to_hdmi_i_300/O
                         net (fo=1, routed)           1.002     8.899    vga/vga_to_hdmi_i_300_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.023 r  vga/vga_to_hdmi_i_199/O
                         net (fo=1, routed)           0.000     9.023    vga/vga_to_hdmi_i_199_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     9.268 r  vga/vga_to_hdmi_i_167/O
                         net (fo=1, routed)           0.000     9.268    vga/vga_to_hdmi_i_167_n_0
    SLICE_X48Y18         MUXF8 (Prop_muxf8_I0_O)      0.104     9.372 r  vga/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.623     9.995    vga/rom_data[5]
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.316    10.311 r  vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.548    11.859    vga/vga_to_hdmi_i_18_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124    11.983 r  vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.803    12.786    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.513    41.516    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
                         clock pessimism              0.079    41.595    
                         clock uncertainty           -0.095    41.501    
    SLICE_X60Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.449    vga_to_hdmi/inst/srldly_0/srl[21].srl16_i
  -------------------------------------------------------------------
                         required time                         41.449    
                         arrival time                         -12.786    
  -------------------------------------------------------------------
                         slack                                 28.663    

Slack (MET) :             28.678ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.205ns  (logic 1.972ns (17.600%)  route 9.233ns (82.400%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.567     1.569    vga/clk_out1
    SLICE_X57Y12         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.456     2.025 r  vga/hc_reg[3]/Q
                         net (fo=139, routed)         1.029     3.055    vga/drawX[3]
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.153     3.208 f  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.379     6.587    vga/rom_addr[4]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.327     6.914 r  vga/g14_b2/O
                         net (fo=1, routed)           0.689     7.603    vga/g14_b2_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.727 r  vga/vga_to_hdmi_i_249/O
                         net (fo=1, routed)           0.791     8.518    vga/vga_to_hdmi_i_249_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.642 r  vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.000     8.642    vga/vga_to_hdmi_i_187_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     8.889 r  vga/vga_to_hdmi_i_161/O
                         net (fo=1, routed)           0.000     8.889    vga/vga_to_hdmi_i_161_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     8.987 r  vga/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.851     9.838    vga/rom_data[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.319    10.157 r  vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          1.861    12.018    vga/vga_to_hdmi_i_16_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I1_O)        0.124    12.142 r  vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.632    12.774    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.516    41.519    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK
                         clock pessimism              0.079    41.598    
                         clock uncertainty           -0.095    41.504    
    SLICE_X60Y9          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.452    vga_to_hdmi/inst/srldly_0/srl[29].srl16_i
  -------------------------------------------------------------------
                         required time                         41.452    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                 28.678    

Slack (MET) :             28.757ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.126ns  (logic 1.972ns (17.724%)  route 9.154ns (82.276%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.520ns = ( 41.520 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.567     1.569    vga/clk_out1
    SLICE_X57Y12         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.456     2.025 r  vga/hc_reg[3]/Q
                         net (fo=139, routed)         1.029     3.055    vga/drawX[3]
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.153     3.208 f  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.379     6.587    vga/rom_addr[4]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.327     6.914 r  vga/g14_b2/O
                         net (fo=1, routed)           0.689     7.603    vga/g14_b2_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.727 r  vga/vga_to_hdmi_i_249/O
                         net (fo=1, routed)           0.791     8.518    vga/vga_to_hdmi_i_249_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.642 r  vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.000     8.642    vga/vga_to_hdmi_i_187_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     8.889 r  vga/vga_to_hdmi_i_161/O
                         net (fo=1, routed)           0.000     8.889    vga/vga_to_hdmi_i_161_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     8.987 r  vga/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.851     9.838    vga/rom_data[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.319    10.157 r  vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          1.878    12.035    vga/vga_to_hdmi_i_16_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.124    12.159 r  vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.537    12.696    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X60Y8          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.517    41.520    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y8          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK
                         clock pessimism              0.079    41.599    
                         clock uncertainty           -0.095    41.505    
    SLICE_X60Y8          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.052    41.453    vga_to_hdmi/inst/srldly_0/srl[37].srl16_i
  -------------------------------------------------------------------
                         required time                         41.453    
                         arrival time                         -12.696    
  -------------------------------------------------------------------
                         slack                                 28.757    

Slack (MET) :             28.822ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.070ns  (logic 1.972ns (17.814%)  route 9.098ns (82.186%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.516ns = ( 41.516 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.567     1.569    vga/clk_out1
    SLICE_X57Y12         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.456     2.025 r  vga/hc_reg[3]/Q
                         net (fo=139, routed)         1.029     3.055    vga/drawX[3]
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.153     3.208 f  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.379     6.587    vga/rom_addr[4]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.327     6.914 r  vga/g14_b2/O
                         net (fo=1, routed)           0.689     7.603    vga/g14_b2_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     7.727 r  vga/vga_to_hdmi_i_249/O
                         net (fo=1, routed)           0.791     8.518    vga/vga_to_hdmi_i_249_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     8.642 r  vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.000     8.642    vga/vga_to_hdmi_i_187_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     8.889 r  vga/vga_to_hdmi_i_161/O
                         net (fo=1, routed)           0.000     8.889    vga/vga_to_hdmi_i_161_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     8.987 r  vga/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.851     9.838    vga/rom_data[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.319    10.157 r  vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          1.745    11.902    vga/vga_to_hdmi_i_16_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.124    12.026 r  vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.613    12.640    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.513    41.516    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK
                         clock pessimism              0.079    41.595    
                         clock uncertainty           -0.095    41.501    
    SLICE_X60Y13         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.462    vga_to_hdmi/inst/srldly_0/srl[23].srl16_i
  -------------------------------------------------------------------
                         required time                         41.462    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                 28.822    

Slack (MET) :             29.030ns  (required time - arrival time)
  Source:                 vga/hc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.866ns  (logic 1.973ns (18.158%)  route 8.893ns (81.842%))
  Logic Levels:           8  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.519ns = ( 41.519 - 40.000 ) 
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.079ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.567     1.569    vga/clk_out1
    SLICE_X57Y12         FDCE                                         r  vga/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.456     2.025 r  vga/hc_reg[3]/Q
                         net (fo=139, routed)         1.029     3.055    vga/drawX[3]
    SLICE_X58Y14         LUT3 (Prop_lut3_I1_O)        0.153     3.208 r  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.538     6.745    vga/rom_addr[4]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.327     7.072 r  vga/g8_b2/O
                         net (fo=2, routed)           0.701     7.773    vga/g8_b2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.897 r  vga/vga_to_hdmi_i_300/O
                         net (fo=1, routed)           1.002     8.899    vga/vga_to_hdmi_i_300_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.124     9.023 r  vga/vga_to_hdmi_i_199/O
                         net (fo=1, routed)           0.000     9.023    vga/vga_to_hdmi_i_199_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     9.268 r  vga/vga_to_hdmi_i_167/O
                         net (fo=1, routed)           0.000     9.268    vga/vga_to_hdmi_i_167_n_0
    SLICE_X48Y18         MUXF8 (Prop_muxf8_I0_O)      0.104     9.372 r  vga/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.623     9.995    vga/rom_data[5]
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.316    10.311 r  vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.473    11.784    vga/vga_to_hdmi_i_18_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I3_O)        0.124    11.908 r  vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.527    12.435    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460    41.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.331 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.912    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.516    41.519    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK
                         clock pessimism              0.079    41.598    
                         clock uncertainty           -0.095    41.504    
    SLICE_X60Y9          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.039    41.465    vga_to_hdmi/inst/srldly_0/srl[31].srl16_i
  -------------------------------------------------------------------
                         required time                         41.465    
                         arrival time                         -12.435    
  -------------------------------------------------------------------
                         slack                                 29.030    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/dout_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.595     0.597    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X63Y5          FDRE                                         r  vga_to_hdmi/inst/encg/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y5          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  vga_to_hdmi/inst/encg/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.100     0.838    vga_to_hdmi/inst/encg/q_m_reg_reg_n_0_[5]
    SLICE_X64Y5          LUT4 (Prop_lut4_I2_O)        0.045     0.883 r  vga_to_hdmi/inst/encg/dout[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.883    vga_to_hdmi/inst/encg/dout[5]_i_1__0_n_0
    SLICE_X64Y5          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.866     0.868    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X64Y5          FDCE                                         r  vga_to_hdmi/inst/encg/dout_reg[5]/C
                         clock pessimism             -0.255     0.613    
    SLICE_X64Y5          FDCE (Hold_fdce_C_D)         0.121     0.734    vga_to_hdmi/inst/encg/dout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/c0_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/c0_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (58.000%)  route 0.119ns (42.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.594     0.596    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X60Y6          FDRE                                         r  vga_to_hdmi/inst/encb/c0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.164     0.760 r  vga_to_hdmi/inst/encb/c0_q_reg/Q
                         net (fo=1, routed)           0.119     0.878    vga_to_hdmi/inst/encb/c0_q
    SLICE_X62Y6          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.866     0.868    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X62Y6          FDRE                                         r  vga_to_hdmi/inst/encb/c0_reg_reg/C
                         clock pessimism             -0.234     0.634    
    SLICE_X62Y6          FDRE (Hold_fdre_C_D)         0.075     0.709    vga_to_hdmi/inst/encb/c0_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/vdin_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/q_m_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.322%)  route 0.157ns (52.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.593     0.595    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X62Y10         FDRE                                         r  vga_to_hdmi/inst/encr/vdin_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y10         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  vga_to_hdmi/inst/encr/vdin_q_reg[4]/Q
                         net (fo=8, routed)           0.157     0.893    vga_to_hdmi/inst/encr/p_0_in2_in
    SLICE_X63Y9          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.865     0.867    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X63Y9          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[4]/C
                         clock pessimism             -0.255     0.612    
    SLICE_X63Y9          FDRE (Hold_fdre_C_D)         0.070     0.682    vga_to_hdmi/inst/encr/q_m_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.905%)  route 0.166ns (54.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.595     0.597    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X62Y4          FDRE                                         r  vga_to_hdmi/inst/encb/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y4          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  vga_to_hdmi/inst/encb/n1d_reg[2]/Q
                         net (fo=14, routed)          0.166     0.904    vga_to_hdmi/inst/encb/q_m_reg[7]_i_2_n_0
    SLICE_X63Y2          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.867     0.869    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X63Y2          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[1]/C
                         clock pessimism             -0.255     0.614    
    SLICE_X63Y2          FDRE (Hold_fdre_C_D)         0.070     0.684    vga_to_hdmi/inst/encb/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.904    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encg/n1d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encg/n0q_m_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.384%)  route 0.150ns (44.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.594     0.596    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X62Y8          FDRE                                         r  vga_to_hdmi/inst/encg/n1d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y8          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  vga_to_hdmi/inst/encg/n1d_reg[2]/Q
                         net (fo=14, routed)          0.150     0.886    vga_to_hdmi/inst/encg/q_m_reg[7]_i_2__0_n_0
    SLICE_X62Y6          LUT4 (Prop_lut4_I2_O)        0.045     0.931 r  vga_to_hdmi/inst/encg/n0q_m[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.931    vga_to_hdmi/inst/encg/n0q_m[2]_i_1__0_n_0
    SLICE_X62Y6          FDRE                                         r  vga_to_hdmi/inst/encg/n0q_m_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.866     0.868    vga_to_hdmi/inst/encg/pix_clk
    SLICE_X62Y6          FDRE                                         r  vga_to_hdmi/inst/encg/n0q_m_reg[2]/C
                         clock pessimism             -0.255     0.613    
    SLICE_X62Y6          FDRE (Hold_fdre_C_D)         0.092     0.705    vga_to_hdmi/inst/encg/n0q_m_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encr/q_m_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encr/dout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.186ns (54.942%)  route 0.153ns (45.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.594     0.596    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X63Y9          FDRE                                         r  vga_to_hdmi/inst/encr/q_m_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y9          FDRE (Prop_fdre_C_Q)         0.141     0.737 r  vga_to_hdmi/inst/encr/q_m_reg_reg[7]/Q
                         net (fo=1, routed)           0.153     0.889    vga_to_hdmi/inst/encr/q_m_reg_reg_n_0_[7]
    SLICE_X65Y6          LUT4 (Prop_lut4_I2_O)        0.045     0.934 r  vga_to_hdmi/inst/encr/dout[7]_i_1__1/O
                         net (fo=1, routed)           0.000     0.934    vga_to_hdmi/inst/encr/dout[7]_i_1__1_n_0
    SLICE_X65Y6          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.866     0.868    vga_to_hdmi/inst/encr/pix_clk
    SLICE_X65Y6          FDCE                                         r  vga_to_hdmi/inst/encr/dout_reg[7]/C
                         clock pessimism             -0.255     0.613    
    SLICE_X65Y6          FDCE (Hold_fdce_C_D)         0.092     0.705    vga_to_hdmi/inst/encr/dout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.934    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.824%)  route 0.179ns (52.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.594     0.596    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X60Y6          FDRE                                         r  vga_to_hdmi/inst/encb/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y6          FDRE (Prop_fdre_C_Q)         0.164     0.760 r  vga_to_hdmi/inst/encb/c1_q_reg/Q
                         net (fo=1, routed)           0.179     0.939    vga_to_hdmi/inst/encb/c1_q
    SLICE_X62Y4          FDRE                                         r  vga_to_hdmi/inst/encb/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.866     0.868    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X62Y4          FDRE                                         r  vga_to_hdmi/inst/encb/c1_reg_reg/C
                         clock pessimism             -0.234     0.634    
    SLICE_X62Y4          FDRE (Hold_fdre_C_D)         0.075     0.709    vga_to_hdmi/inst/encb/c1_reg_reg
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 vga/vc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vs_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.899%)  route 0.129ns (38.101%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.567     0.569    vga/clk_out1
    SLICE_X56Y9          FDCE                                         r  vga/vc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.164     0.733 f  vga/vc_reg[6]/Q
                         net (fo=14, routed)          0.129     0.861    vga/vc_reg[6]_0[2]
    SLICE_X57Y9          LUT6 (Prop_lut6_I5_O)        0.045     0.906 r  vga/vs_i_1/O
                         net (fo=1, routed)           0.000     0.906    vga/vs_i_1_n_0
    SLICE_X57Y9          FDCE                                         r  vga/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.836     0.838    vga/clk_out1
    SLICE_X57Y9          FDCE                                         r  vga/vs_reg/C
                         clock pessimism             -0.256     0.582    
    SLICE_X57Y9          FDCE (Hold_fdce_C_D)         0.091     0.673    vga/vs_reg
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/q_m_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/dout_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (49.977%)  route 0.186ns (50.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.595     0.597    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X63Y3          FDRE                                         r  vga_to_hdmi/inst/encb/q_m_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y3          FDRE (Prop_fdre_C_Q)         0.141     0.738 r  vga_to_hdmi/inst/encb/q_m_reg_reg[4]/Q
                         net (fo=1, routed)           0.186     0.924    vga_to_hdmi/inst/encb/q_m_reg_reg_n_0_[4]
    SLICE_X64Y3          LUT6 (Prop_lut6_I2_O)        0.045     0.969 r  vga_to_hdmi/inst/encb/dout[4]_i_1/O
                         net (fo=1, routed)           0.000     0.969    vga_to_hdmi/inst/encb/dout[4]_i_1_n_0
    SLICE_X64Y3          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.866     0.868    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X64Y3          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[4]/C
                         clock pessimism             -0.255     0.613    
    SLICE_X64Y3          FDCE (Hold_fdce_C_D)         0.120     0.733    vga_to_hdmi/inst/encb/dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vga_to_hdmi/inst/encb/vde_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.052%)  route 0.178ns (48.948%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.596     0.598    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X62Y2          FDRE                                         r  vga_to_hdmi/inst/encb/vde_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.141     0.739 r  vga_to_hdmi/inst/encb/vde_reg_reg/Q
                         net (fo=47, routed)          0.178     0.917    vga_to_hdmi/inst/encb/vde_reg
    SLICE_X61Y2          LUT6 (Prop_lut6_I0_O)        0.045     0.962 r  vga_to_hdmi/inst/encb/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.962    vga_to_hdmi/inst/encb/cnt[3]_i_1_n_0
    SLICE_X61Y2          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.865     0.867    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X61Y2          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[3]/C
                         clock pessimism             -0.234     0.633    
    SLICE_X61Y2          FDCE (Hold_fdce_C_D)         0.092     0.725    vga_to_hdmi/inst/encb/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.962    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_wiz/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y2      vga_to_hdmi/inst/serial_b/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y1      vga_to_hdmi/inst/serial_b/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y8      vga_to_hdmi/inst/serial_clk/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y7      vga_to_hdmi/inst/serial_clk/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y4      vga_to_hdmi/inst/serial_g/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y3      vga_to_hdmi/inst/serial_g/oserdes_s/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y6      vga_to_hdmi/inst/serial_r/oserdes_m/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         40.000      38.333     OLOGIC_X1Y5      vga_to_hdmi/inst/serial_r/oserdes_s/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y6      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y6      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y13     vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y13     vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y13     vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y13     vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y13     vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y13     vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y5      vga_to_hdmi/inst/encg/c0_q_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y6      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y6      vga_to_hdmi/inst/srldly_0/srl[1].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y13     vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y13     vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y13     vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y13     vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y13     vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X60Y13     vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    clk_wiz/inst/clkout2_buf/I
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y2      vga_to_hdmi/inst/serial_b/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y1      vga_to_hdmi/inst/serial_b/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y8      vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y7      vga_to_hdmi/inst/serial_clk/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y4      vga_to_hdmi/inst/serial_g/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y3      vga_to_hdmi/inst/serial_g/oserdes_s/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y6      vga_to_hdmi/inst/serial_r/oserdes_m/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         8.000       6.333      OLOGIC_X1Y5      vga_to_hdmi/inst/serial_r/oserdes_s/CLK
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1148 Endpoints
Min Delay          1148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 axi_awvalid
                            (input port)
  Destination:            hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[3][10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.685ns  (logic 1.358ns (14.019%)  route 8.327ns (85.981%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_awvalid
    H16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  axi_awvalid_IBUF_inst/O
                         net (fo=5, routed)           3.309     4.267    hdmi_text_controller_v1_0_AXI_inst/axi_awvalid_IBUF
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.391 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4/O
                         net (fo=2, routed)           1.552     5.943    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.067 f  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2/O
                         net (fo=32, routed)          2.117     8.183    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I1_O)        0.152     8.335 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][15]_i_1/O
                         net (fo=8, routed)           1.349     9.685    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][15]_i_1_n_0
    SLICE_X65Y15         FDRE                                         r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[3][10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_awvalid
                            (input port)
  Destination:            hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[3][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.685ns  (logic 1.358ns (14.019%)  route 8.327ns (85.981%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_awvalid
    H16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  axi_awvalid_IBUF_inst/O
                         net (fo=5, routed)           3.309     4.267    hdmi_text_controller_v1_0_AXI_inst/axi_awvalid_IBUF
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.391 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4/O
                         net (fo=2, routed)           1.552     5.943    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.067 f  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2/O
                         net (fo=32, routed)          2.117     8.183    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I1_O)        0.152     8.335 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][15]_i_1/O
                         net (fo=8, routed)           1.349     9.685    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][15]_i_1_n_0
    SLICE_X65Y15         FDRE                                         r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[3][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_awvalid
                            (input port)
  Destination:            hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[0][15]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.621ns  (logic 1.330ns (13.822%)  route 8.291ns (86.178%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_awvalid
    H16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  axi_awvalid_IBUF_inst/O
                         net (fo=5, routed)           3.309     4.267    hdmi_text_controller_v1_0_AXI_inst/axi_awvalid_IBUF
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.391 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4/O
                         net (fo=2, routed)           1.552     5.943    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.067 f  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2/O
                         net (fo=32, routed)          2.125     8.191    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.315 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[0][15]_i_1/O
                         net (fo=8, routed)           1.305     9.621    hdmi_text_controller_v1_0_AXI_inst/p_1_in[12]
    SLICE_X58Y20         FDRE                                         r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[0][15]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_awvalid
                            (input port)
  Destination:            hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[3][16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.569ns  (logic 1.358ns (14.190%)  route 8.211ns (85.810%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_awvalid
    H16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  axi_awvalid_IBUF_inst/O
                         net (fo=5, routed)           3.309     4.267    hdmi_text_controller_v1_0_AXI_inst/axi_awvalid_IBUF
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.391 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4/O
                         net (fo=2, routed)           1.552     5.943    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.067 f  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2/O
                         net (fo=32, routed)          2.104     8.171    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.152     8.323 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][23]_i_1/O
                         net (fo=8, routed)           1.246     9.569    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][23]_i_1_n_0
    SLICE_X63Y16         FDRE                                         r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[3][16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_awvalid
                            (input port)
  Destination:            hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[3][18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.569ns  (logic 1.358ns (14.190%)  route 8.211ns (85.810%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_awvalid
    H16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  axi_awvalid_IBUF_inst/O
                         net (fo=5, routed)           3.309     4.267    hdmi_text_controller_v1_0_AXI_inst/axi_awvalid_IBUF
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.391 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4/O
                         net (fo=2, routed)           1.552     5.943    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.067 f  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2/O
                         net (fo=32, routed)          2.104     8.171    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.152     8.323 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][23]_i_1/O
                         net (fo=8, routed)           1.246     9.569    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][23]_i_1_n_0
    SLICE_X63Y16         FDRE                                         r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[3][18]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_awvalid
                            (input port)
  Destination:            hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[3][20]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.569ns  (logic 1.358ns (14.190%)  route 8.211ns (85.810%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_awvalid
    H16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  axi_awvalid_IBUF_inst/O
                         net (fo=5, routed)           3.309     4.267    hdmi_text_controller_v1_0_AXI_inst/axi_awvalid_IBUF
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.391 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4/O
                         net (fo=2, routed)           1.552     5.943    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.067 f  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2/O
                         net (fo=32, routed)          2.104     8.171    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.152     8.323 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][23]_i_1/O
                         net (fo=8, routed)           1.246     9.569    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][23]_i_1_n_0
    SLICE_X63Y16         FDRE                                         r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[3][20]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_awvalid
                            (input port)
  Destination:            hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[3][22]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.569ns  (logic 1.358ns (14.190%)  route 8.211ns (85.810%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_awvalid
    H16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  axi_awvalid_IBUF_inst/O
                         net (fo=5, routed)           3.309     4.267    hdmi_text_controller_v1_0_AXI_inst/axi_awvalid_IBUF
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.391 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4/O
                         net (fo=2, routed)           1.552     5.943    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.067 f  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2/O
                         net (fo=32, routed)          2.104     8.171    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2_n_0
    SLICE_X65Y19         LUT5 (Prop_lut5_I1_O)        0.152     8.323 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][23]_i_1/O
                         net (fo=8, routed)           1.246     9.569    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][23]_i_1_n_0
    SLICE_X63Y16         FDRE                                         r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[3][22]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_awvalid
                            (input port)
  Destination:            hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[0][8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 1.330ns (13.999%)  route 8.169ns (86.001%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_awvalid
    H16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  axi_awvalid_IBUF_inst/O
                         net (fo=5, routed)           3.309     4.267    hdmi_text_controller_v1_0_AXI_inst/axi_awvalid_IBUF
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.391 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4/O
                         net (fo=2, routed)           1.552     5.943    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.067 f  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2/O
                         net (fo=32, routed)          2.125     8.191    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I1_O)        0.124     8.315 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[0][15]_i_1/O
                         net (fo=8, routed)           1.183     9.499    hdmi_text_controller_v1_0_AXI_inst/p_1_in[12]
    SLICE_X63Y15         FDRE                                         r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[0][8]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_awvalid
                            (input port)
  Destination:            hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[1][16]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.466ns  (logic 1.354ns (14.301%)  route 8.112ns (85.699%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_awvalid
    H16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  axi_awvalid_IBUF_inst/O
                         net (fo=5, routed)           3.309     4.267    hdmi_text_controller_v1_0_AXI_inst/axi_awvalid_IBUF
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.391 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4/O
                         net (fo=2, routed)           1.552     5.943    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.067 f  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2/O
                         net (fo=32, routed)          1.945     8.012    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.148     8.160 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[1][23]_i_1/O
                         net (fo=8, routed)           1.306     9.466    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[1][23]_i_1_n_0
    SLICE_X65Y14         FDRE                                         r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[1][16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 axi_awvalid
                            (input port)
  Destination:            hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[1][18]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.466ns  (logic 1.354ns (14.301%)  route 8.112ns (85.699%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H16                                               0.000     0.000 r  axi_awvalid (IN)
                         net (fo=0)                   0.000     0.000    axi_awvalid
    H16                  IBUF (Prop_ibuf_I_O)         0.958     0.958 r  axi_awvalid_IBUF_inst/O
                         net (fo=5, routed)           3.309     4.267    hdmi_text_controller_v1_0_AXI_inst/axi_awvalid_IBUF
    SLICE_X42Y32         LUT4 (Prop_lut4_I1_O)        0.124     4.391 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4/O
                         net (fo=2, routed)           1.552     5.943    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_4_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I4_O)        0.124     6.067 f  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2/O
                         net (fo=32, routed)          1.945     8.012    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_2_n_0
    SLICE_X64Y20         LUT5 (Prop_lut5_I1_O)        0.148     8.160 r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[1][23]_i_1/O
                         net (fo=8, routed)           1.306     9.466    hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[1][23]_i_1_n_0
    SLICE_X65Y14         FDRE                                         r  hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs_reg[1][18]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE                         0.000     0.000 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[10]/C
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[10]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE                         0.000     0.000 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[12]/C
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[12]/Q
                         net (fo=1, routed)           0.109     0.250    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[12]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE                         0.000     0.000 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[21]/C
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[21]/Q
                         net (fo=1, routed)           0.109     0.250    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.442%)  route 0.109ns (43.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE                         0.000     0.000 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[23]/C
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[23]/Q
                         net (fo=1, routed)           0.109     0.250    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y13         FDRE                         0.000     0.000 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[3]/C
    SLICE_X56Y13         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[3]/Q
                         net (fo=1, routed)           0.108     0.272    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[3]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.128ns (43.493%)  route 0.166ns (56.507%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE                         0.000     0.000 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[6]/C
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[6]/Q
                         net (fo=1, routed)           0.166     0.294    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.141ns (46.852%)  route 0.160ns (53.148%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE                         0.000     0.000 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[5]/C
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[5]/Q
                         net (fo=1, routed)           0.160     0.301    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.141ns (46.697%)  route 0.161ns (53.303%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y13         FDRE                         0.000     0.000 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[7]/C
    SLICE_X57Y13         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[7]/Q
                         net (fo=1, routed)           0.161     0.302    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.791%)  route 0.167ns (54.209%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y18         FDRE                         0.000     0.000 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[28]/C
    SLICE_X57Y18         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[28]/Q
                         net (fo=1, routed)           0.167     0.308    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[12]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.141ns (45.725%)  route 0.167ns (54.275%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y11         FDRE                         0.000     0.000 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[2]/C
    SLICE_X57Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  hdmi_text_controller_v1_0_AXI_inst/bram_dina_reg[2]/Q
                         net (fo=1, routed)           0.167     0.308    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.112ns  (logic 1.369ns (33.293%)  route 2.743ns (66.707%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.569     1.571    vga/clk_out1
    SLICE_X55Y9          FDCE                                         r  vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.456     2.027 r  vga/vc_reg[4]/Q
                         net (fo=13, routed)          1.442     3.469    map/Q[0]
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.593 r  map/mem_i_11/O
                         net (fo=1, routed)           0.000     3.593    vga/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.143 r  vga/mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga/mem_i_3_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.382 r  vga/mem_i_2/O[2]
                         net (fo=2, routed)           1.301     5.683    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.932ns  (logic 1.466ns (37.287%)  route 2.466ns (62.713%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.569     1.571    vga/clk_out1
    SLICE_X55Y9          FDCE                                         r  vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.456     2.027 r  vga/vc_reg[4]/Q
                         net (fo=13, routed)          1.442     3.469    map/Q[0]
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.593 r  map/mem_i_11/O
                         net (fo=1, routed)           0.000     3.593    vga/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.143 r  vga/mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga/mem_i_3_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.257 r  vga/mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.257    vga/mem_i_2_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.479 r  vga/mem_i_1/O[0]
                         net (fo=2, routed)           1.024     5.503    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.907ns  (logic 1.443ns (36.934%)  route 2.464ns (63.066%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.569     1.571    vga/clk_out1
    SLICE_X55Y9          FDCE                                         r  vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.456     2.027 r  vga/vc_reg[4]/Q
                         net (fo=13, routed)          1.442     3.469    map/Q[0]
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.593 r  map/mem_i_11/O
                         net (fo=1, routed)           0.000     3.593    vga/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.143 r  vga/mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga/mem_i_3_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.456 r  vga/mem_i_2/O[3]
                         net (fo=2, routed)           1.022     5.478    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.828ns  (logic 1.220ns (31.870%)  route 2.608ns (68.130%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.569     1.571    vga/clk_out1
    SLICE_X55Y9          FDCE                                         r  vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.456     2.027 r  vga/vc_reg[4]/Q
                         net (fo=13, routed)          1.442     3.469    map/Q[0]
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.593 r  map/mem_i_11/O
                         net (fo=1, routed)           0.000     3.593    vga/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.233 r  vga/mem_i_3/O[3]
                         net (fo=2, routed)           1.167     5.399    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.774ns  (logic 1.369ns (36.275%)  route 2.405ns (63.725%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.569     1.571    vga/clk_out1
    SLICE_X55Y9          FDCE                                         r  vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.456     2.027 r  vga/vc_reg[4]/Q
                         net (fo=13, routed)          1.442     3.469    map/Q[0]
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.593 r  map/mem_i_11/O
                         net (fo=1, routed)           0.000     3.593    vga/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.143 r  vga/mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga/mem_i_3_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.382 r  vga/mem_i_2/O[2]
                         net (fo=2, routed)           0.963     5.345    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[8]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.691ns  (logic 1.352ns (36.634%)  route 2.339ns (63.366%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.569     1.571    vga/clk_out1
    SLICE_X55Y9          FDCE                                         r  vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.456     2.027 r  vga/vc_reg[4]/Q
                         net (fo=13, routed)          1.442     3.469    map/Q[0]
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.593 r  map/mem_i_11/O
                         net (fo=1, routed)           0.000     3.593    vga/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.143 r  vga/mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga/mem_i_3_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.365 r  vga/mem_i_2/O[0]
                         net (fo=2, routed)           0.897     5.262    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.685ns  (logic 1.160ns (31.479%)  route 2.525ns (68.521%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.569     1.571    vga/clk_out1
    SLICE_X55Y9          FDCE                                         r  vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.456     2.027 r  vga/vc_reg[4]/Q
                         net (fo=13, routed)          1.442     3.469    map/Q[0]
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.593 r  map/mem_i_11/O
                         net (fo=1, routed)           0.000     3.593    vga/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.173 r  vga/mem_i_3/O[2]
                         net (fo=2, routed)           1.083     5.256    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.682ns  (logic 1.464ns (39.758%)  route 2.218ns (60.242%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.569     1.571    vga/clk_out1
    SLICE_X55Y9          FDCE                                         r  vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.456     2.027 r  vga/vc_reg[4]/Q
                         net (fo=13, routed)          1.442     3.469    map/Q[0]
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.593 r  map/mem_i_11/O
                         net (fo=1, routed)           0.000     3.593    vga/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.143 r  vga/mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga/mem_i_3_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.477 r  vga/mem_i_2/O[1]
                         net (fo=2, routed)           0.777     5.254    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.624ns  (logic 1.464ns (40.398%)  route 2.160ns (59.602%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.569     1.571    vga/clk_out1
    SLICE_X55Y9          FDCE                                         r  vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.456     2.027 r  vga/vc_reg[4]/Q
                         net (fo=13, routed)          1.442     3.469    map/Q[0]
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.593 r  map/mem_i_11/O
                         net (fo=1, routed)           0.000     3.593    vga/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.143 r  vga/mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga/mem_i_3_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.477 r  vga/mem_i_2/O[1]
                         net (fo=2, routed)           0.718     5.195    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.594ns  (logic 1.466ns (40.794%)  route 2.128ns (59.206%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.569     1.571    vga/clk_out1
    SLICE_X55Y9          FDCE                                         r  vga/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.456     2.027 r  vga/vc_reg[4]/Q
                         net (fo=13, routed)          1.442     3.469    map/Q[0]
    SLICE_X58Y10         LUT2 (Prop_lut2_I0_O)        0.124     3.593 r  map/mem_i_11/O
                         net (fo=1, routed)           0.000     3.593    vga/S[0]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.143 r  vga/mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     4.143    vga/mem_i_3_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.257 r  vga/mem_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.257    vga/mem_i_2_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.479 r  vga/mem_i_1/O[0]
                         net (fo=2, routed)           0.686     5.165    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.141ns (32.438%)  route 0.294ns (67.562%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.565     0.567    vga/clk_out1
    SLICE_X57Y12         FDCE                                         r  vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  vga/hc_reg[4]/Q
                         net (fo=13, routed)          0.294     1.001    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.141ns (26.078%)  route 0.400ns (73.922%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.565     0.567    vga/clk_out1
    SLICE_X57Y12         FDCE                                         r  vga/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.141     0.708 r  vga/hc_reg[4]/Q
                         net (fo=13, routed)          0.400     1.107    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.141ns (25.475%)  route 0.412ns (74.525%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.592     0.594    vga/clk_out1
    SLICE_X59Y11         FDCE                                         r  vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  vga/hc_reg[5]/Q
                         net (fo=12, routed)          0.412     1.147    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.659ns  (logic 0.141ns (21.380%)  route 0.518ns (78.620%))
  Logic Levels:           0  
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.592     0.594    vga/clk_out1
    SLICE_X59Y11         FDCE                                         r  vga/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  vga/hc_reg[5]/Q
                         net (fo=12, routed)          0.518     1.253    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[1]
    RAMB36_X2Y3          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.745ns  (logic 0.331ns (44.401%)  route 0.414ns (55.599%))
  Logic Levels:           2  (CARRY4=2)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.592     0.594    vga/clk_out1
    SLICE_X60Y11         FDCE                                         r  vga/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.164     0.758 r  vga/hc_reg[9]/Q
                         net (fo=6, routed)           0.156     0.914    vga/Q[2]
    SLICE_X58Y10         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.027 r  vga/mem_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.027    vga/mem_i_3_n_0
    SLICE_X58Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.081 r  vga/mem_i_2/O[0]
                         net (fo=2, routed)           0.258     1.339    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.249ns (31.327%)  route 0.546ns (68.673%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.592     0.594    vga/clk_out1
    SLICE_X59Y10         FDCE                                         r  vga/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  vga/vc_reg[7]/Q
                         net (fo=12, routed)          0.232     0.967    vga/drawY[7]
    SLICE_X58Y11         LUT5 (Prop_lut5_I0_O)        0.045     1.012 r  vga/mem_i_5/O
                         net (fo=1, routed)           0.000     1.012    vga/map/char_idx0[10]
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.075 r  vga/mem_i_2/O[3]
                         net (fo=2, routed)           0.313     1.388    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[9]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.804ns  (logic 0.251ns (31.213%)  route 0.553ns (68.787%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.592     0.594    vga/clk_out1
    SLICE_X59Y10         FDCE                                         r  vga/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  vga/vc_reg[7]/Q
                         net (fo=12, routed)          0.222     0.956    vga/drawY[7]
    SLICE_X58Y11         LUT5 (Prop_lut5_I1_O)        0.045     1.001 r  vga/mem_i_7/O
                         net (fo=1, routed)           0.000     1.001    vga/map/char_idx0[8]
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.066 r  vga/mem_i_2/O[1]
                         net (fo=2, routed)           0.331     1.398    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[7]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/vc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.807ns  (logic 0.256ns (31.706%)  route 0.551ns (68.294%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.592     0.594    vga/clk_out1
    SLICE_X59Y10         FDCE                                         r  vga/vc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  vga/vc_reg[7]/Q
                         net (fo=12, routed)          0.234     0.969    vga/drawY[7]
    SLICE_X58Y12         LUT4 (Prop_lut4_I0_O)        0.045     1.014 r  vga/mem_i_4/O
                         net (fo=1, routed)           0.000     1.014    vga/mem_i_4_n_0
    SLICE_X58Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.084 r  vga/mem_i_1/O[0]
                         net (fo=2, routed)           0.317     1.401    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.819ns  (logic 0.252ns (30.778%)  route 0.567ns (69.222%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.592     0.594    vga/clk_out1
    SLICE_X59Y11         FDCE                                         r  vga/hc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.141     0.735 r  vga/hc_reg[8]/Q
                         net (fo=6, routed)           0.250     0.985    map/mem_i_3[1]
    SLICE_X58Y10         LUT2 (Prop_lut2_I1_O)        0.045     1.030 r  map/mem_i_10/O
                         net (fo=1, routed)           0.000     1.030    vga/S[1]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.096 r  vga/mem_i_3/O[2]
                         net (fo=2, routed)           0.316     1.412    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[4]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/hc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.831ns  (logic 0.297ns (35.732%)  route 0.534ns (64.268%))
  Logic Levels:           1  (CARRY4=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.592     0.594    vga/clk_out1
    SLICE_X59Y11         FDCE                                         r  vga/hc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDCE (Prop_fdce_C_Q)         0.128     0.722 r  vga/hc_reg[6]/Q
                         net (fo=9, routed)           0.170     0.892    vga/drawX[6]
    SLICE_X58Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.169     1.061 r  vga/mem_i_3/O[0]
                         net (fo=2, routed)           0.364     1.425    mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X2Y2          RAMB36E1                                     r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.303ns  (logic 2.302ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.680     1.682    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X1Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.154 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.155    vga_to_hdmi/inst/TMDSINT_1
    R7                   OBUFDS (Prop_obufds_I_OB)    1.830     3.984 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     3.984    hdmi_tx_n[1]
    R6                                                                r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.302ns  (logic 2.301ns (99.957%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.680     1.682    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X1Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.154 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.155    vga_to_hdmi/inst/TMDSINT_1
    R7                   OBUFDS (Prop_obufds_I_O)     1.829     3.983 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     3.983    hdmi_tx_p[1]
    R7                                                                r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.299ns  (logic 2.298ns (99.956%)  route 0.001ns (0.043%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.681     1.683    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X1Y2          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.155 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.156    vga_to_hdmi/inst/TMDSINT_0
    U7                   OBUFDS (Prop_obufds_I_OB)    1.826     3.982 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     3.982    hdmi_tx_n[0]
    U6                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.298ns  (logic 2.297ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.681     1.683    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X1Y2          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.155 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.156    vga_to_hdmi/inst/TMDSINT_0
    U7                   OBUFDS (Prop_obufds_I_O)     1.825     3.981 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     3.981    hdmi_tx_p[0]
    U7                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.294ns  (logic 2.293ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.679     1.681    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X1Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.153 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.154    vga_to_hdmi/inst/tmdsclk
    R5                   OBUFDS (Prop_obufds_I_OB)    1.821     3.975 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     3.975    hdmi_clk_n
    T4                                                                r  hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.293ns  (logic 2.292ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.679     1.681    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X1Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.153 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.154    vga_to_hdmi/inst/tmdsclk
    R5                   OBUFDS (Prop_obufds_I_O)     1.820     3.974 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     3.974    hdmi_clk_p
    R5                                                                r  hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.287ns  (logic 2.286ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.679     1.681    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X1Y6          OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y6          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.153 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.154    vga_to_hdmi/inst/TMDSINT_2
    T6                   OBUFDS (Prop_obufds_I_OB)    1.814     3.967 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     3.967    hdmi_tx_n[2]
    T5                                                                r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.286ns  (logic 2.285ns (99.956%)  route 0.001ns (0.044%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     1.577    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.755 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.094    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           1.679     1.681    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X1Y6          OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y6          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.472     2.153 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     2.154    vga_to_hdmi/inst/TMDSINT_2
    T6                   OBUFDS (Prop_obufds_I_O)     1.813     3.966 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     3.966    hdmi_tx_p[2]
    T6                                                                r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_p[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.940ns  (logic 0.939ns (99.894%)  route 0.001ns (0.106%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.587     0.589    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X1Y6          OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y6          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.766 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.767    vga_to_hdmi/inst/TMDSINT_2
    T6                   OBUFDS (Prop_obufds_I_O)     0.762     1.529 r  vga_to_hdmi/inst/OBUFDS_R/O
                         net (fo=0)                   0.000     1.529    hdmi_tx_p[2]
    T6                                                                r  hdmi_tx_p[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_r/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_n[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.941ns  (logic 0.940ns (99.894%)  route 0.001ns (0.106%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.587     0.589    vga_to_hdmi/inst/serial_r/pix_clkx5
    OLOGIC_X1Y6          OSERDESE2                                    r  vga_to_hdmi/inst/serial_r/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y6          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.766 r  vga_to_hdmi/inst/serial_r/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.767    vga_to_hdmi/inst/TMDSINT_2
    T6                   OBUFDS (Prop_obufds_I_OB)    0.763     1.530 r  vga_to_hdmi/inst/OBUFDS_R/OB
                         net (fo=0)                   0.000     1.530    hdmi_tx_n[2]
    T5                                                                r  hdmi_tx_n[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_clk_p
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.948ns  (logic 0.947ns (99.894%)  route 0.001ns (0.106%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.587     0.589    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X1Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.766 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.767    vga_to_hdmi/inst/tmdsclk
    R5                   OBUFDS (Prop_obufds_I_O)     0.770     1.536 r  vga_to_hdmi/inst/OBUFDS_CLK/O
                         net (fo=0)                   0.000     1.536    hdmi_clk_p
    R5                                                                r  hdmi_clk_p (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_clk_n
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.949ns  (logic 0.948ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.587     0.589    vga_to_hdmi/inst/serial_clk/pix_clkx5
    OLOGIC_X1Y8          OSERDESE2                                    r  vga_to_hdmi/inst/serial_clk/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y8          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.766 r  vga_to_hdmi/inst/serial_clk/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.767    vga_to_hdmi/inst/tmdsclk
    R5                   OBUFDS (Prop_obufds_I_OB)    0.771     1.537 r  vga_to_hdmi/inst/OBUFDS_CLK/OB
                         net (fo=0)                   0.000     1.537    hdmi_clk_n
    T4                                                                r  hdmi_clk_n (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_p[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.952ns  (logic 0.951ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.589     0.591    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X1Y2          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.768 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.769    vga_to_hdmi/inst/TMDSINT_0
    U7                   OBUFDS (Prop_obufds_I_O)     0.774     1.543 r  vga_to_hdmi/inst/OBUFDS_B/O
                         net (fo=0)                   0.000     1.543    hdmi_tx_p[0]
    U7                                                                r  hdmi_tx_p[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_b/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.953ns  (logic 0.952ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.589     0.591    vga_to_hdmi/inst/serial_b/pix_clkx5
    OLOGIC_X1Y2          OSERDESE2                                    r  vga_to_hdmi/inst/serial_b/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y2          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.768 r  vga_to_hdmi/inst/serial_b/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.769    vga_to_hdmi/inst/TMDSINT_0
    U7                   OBUFDS (Prop_obufds_I_OB)    0.775     1.544 r  vga_to_hdmi/inst/OBUFDS_B/OB
                         net (fo=0)                   0.000     1.544    hdmi_tx_n[0]
    U6                                                                r  hdmi_tx_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_p[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.956ns  (logic 0.955ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.588     0.590    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X1Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.767 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.768    vga_to_hdmi/inst/TMDSINT_1
    R7                   OBUFDS (Prop_obufds_I_O)     0.778     1.545 r  vga_to_hdmi/inst/OBUFDS_G/O
                         net (fo=0)                   0.000     1.545    hdmi_tx_p[1]
    R7                                                                r  hdmi_tx_p[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_to_hdmi/inst/serial_g/oserdes_m/CLK
                            (rising edge-triggered cell OSERDESE2 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_tx_n[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.957ns  (logic 0.956ns (99.895%)  route 0.001ns (0.105%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.166ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkout2_buf/O
                         net (fo=8, routed)           0.588     0.590    vga_to_hdmi/inst/serial_g/pix_clkx5
    OLOGIC_X1Y4          OSERDESE2                                    r  vga_to_hdmi/inst/serial_g/oserdes_m/CLK
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y4          OSERDESE2 (Prop_oserdese2_CLK_OQ)
                                                      0.177     0.767 r  vga_to_hdmi/inst/serial_g/oserdes_m/OQ
                         net (fo=1, routed)           0.001     0.768    vga_to_hdmi/inst/TMDSINT_1
    R7                   OBUFDS (Prop_obufds_I_OB)    0.779     1.546 r  vga_to_hdmi/inst/OBUFDS_G/OB
                         net (fo=0)                   0.000     1.546    hdmi_tx_n[1]
    R6                                                                r  hdmi_tx_n[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.577     6.577    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.245 f  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.906    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.002 f  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.577    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.551     0.551    clk_wiz/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.510 r  clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.024    clk_wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.551    clk_wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            89 Endpoints
Min Delay            89 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.350ns  (logic 2.400ns (19.433%)  route 9.950ns (80.567%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     0.882 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.400     2.282    vga/doutb[8]
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.154     2.436 r  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.538     5.974    vga/rom_addr[4]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.327     6.301 r  vga/g8_b2/O
                         net (fo=2, routed)           0.701     7.001    vga/g8_b2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.125 r  vga/vga_to_hdmi_i_300/O
                         net (fo=1, routed)           1.002     8.127    vga/vga_to_hdmi_i_300_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.251 r  vga/vga_to_hdmi_i_199/O
                         net (fo=1, routed)           0.000     8.251    vga/vga_to_hdmi_i_199_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     8.496 r  vga/vga_to_hdmi_i_167/O
                         net (fo=1, routed)           0.000     8.496    vga/vga_to_hdmi_i_167_n_0
    SLICE_X48Y18         MUXF8 (Prop_muxf8_I0_O)      0.104     8.600 r  vga/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.623     9.223    vga/rom_data[5]
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.316     9.539 r  vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.766    11.306    vga/vga_to_hdmi_i_18_n_0
    SLICE_X64Y18         LUT6 (Prop_lut6_I3_O)        0.124    11.430 r  vga/vga_to_hdmi_i_9/O
                         net (fo=1, routed)           0.921    12.350    vga_to_hdmi/inst/srldly_0/data_i[18]
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.516     1.519    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[28].srl16_i/CLK

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.299ns  (logic 2.400ns (19.513%)  route 9.899ns (80.487%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     0.882 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.400     2.282    vga/doutb[8]
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.154     2.436 r  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.538     5.974    vga/rom_addr[4]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.327     6.301 r  vga/g8_b2/O
                         net (fo=2, routed)           0.701     7.001    vga/g8_b2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.125 r  vga/vga_to_hdmi_i_300/O
                         net (fo=1, routed)           1.002     8.127    vga/vga_to_hdmi_i_300_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.251 r  vga/vga_to_hdmi_i_199/O
                         net (fo=1, routed)           0.000     8.251    vga/vga_to_hdmi_i_199_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     8.496 r  vga/vga_to_hdmi_i_167/O
                         net (fo=1, routed)           0.000     8.496    vga/vga_to_hdmi_i_167_n_0
    SLICE_X48Y18         MUXF8 (Prop_muxf8_I0_O)      0.104     8.600 r  vga/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.623     9.223    vga/rom_data[5]
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.316     9.539 r  vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.761    11.301    vga/vga_to_hdmi_i_18_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I3_O)        0.124    11.425 r  vga/vga_to_hdmi_i_13/O
                         net (fo=1, routed)           0.875    12.299    vga_to_hdmi/inst/srldly_0/data_i[22]
    SLICE_X60Y8          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.517     1.520    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y8          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[36].srl16_i/CLK

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.149ns  (logic 2.400ns (19.755%)  route 9.749ns (80.245%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     0.882 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.400     2.282    vga/doutb[8]
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.154     2.436 r  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.538     5.974    vga/rom_addr[4]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.327     6.301 r  vga/g8_b2/O
                         net (fo=2, routed)           0.701     7.001    vga/g8_b2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.125 r  vga/vga_to_hdmi_i_300/O
                         net (fo=1, routed)           1.002     8.127    vga/vga_to_hdmi_i_300_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.251 r  vga/vga_to_hdmi_i_199/O
                         net (fo=1, routed)           0.000     8.251    vga/vga_to_hdmi_i_199_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     8.496 r  vga/vga_to_hdmi_i_167/O
                         net (fo=1, routed)           0.000     8.496    vga/vga_to_hdmi_i_167_n_0
    SLICE_X48Y18         MUXF8 (Prop_muxf8_I0_O)      0.104     8.600 r  vga/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.623     9.223    vga/rom_data[5]
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.316     9.539 r  vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.763    11.302    vga/vga_to_hdmi_i_18_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I3_O)        0.124    11.426 r  vga/vga_to_hdmi_i_3/O
                         net (fo=1, routed)           0.723    12.149    vga_to_hdmi/inst/srldly_0/data_i[16]
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.513     1.516    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[22].srl16_i/CLK

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.129ns  (logic 2.399ns (19.779%)  route 9.730ns (80.221%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     0.882 f  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.400     2.282    vga/doutb[8]
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.154     2.436 f  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.379     5.815    vga/rom_addr[4]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.327     6.142 r  vga/g14_b2/O
                         net (fo=1, routed)           0.689     6.831    vga/g14_b2_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.955 r  vga/vga_to_hdmi_i_249/O
                         net (fo=1, routed)           0.791     7.746    vga/vga_to_hdmi_i_249_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.000     7.870    vga/vga_to_hdmi_i_187_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     8.117 r  vga/vga_to_hdmi_i_161/O
                         net (fo=1, routed)           0.000     8.117    vga/vga_to_hdmi_i_161_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     8.215 r  vga/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.851     9.066    vga/rom_data[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.319     9.385 r  vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          1.754    11.139    vga/vga_to_hdmi_i_16_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124    11.263 r  vga/vga_to_hdmi_i_7/O
                         net (fo=1, routed)           0.866    12.129    vga_to_hdmi/inst/srldly_0/data_i[20]
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.516     1.519    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[30].srl16_i/CLK

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.114ns  (logic 2.399ns (19.804%)  route 9.715ns (80.196%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     0.882 f  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.400     2.282    vga/doutb[8]
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.154     2.436 f  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.379     5.815    vga/rom_addr[4]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.327     6.142 r  vga/g14_b2/O
                         net (fo=1, routed)           0.689     6.831    vga/g14_b2_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.955 r  vga/vga_to_hdmi_i_249/O
                         net (fo=1, routed)           0.791     7.746    vga/vga_to_hdmi_i_249_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.000     7.870    vga/vga_to_hdmi_i_187_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     8.117 r  vga/vga_to_hdmi_i_161/O
                         net (fo=1, routed)           0.000     8.117    vga/vga_to_hdmi_i_161_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     8.215 r  vga/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.851     9.066    vga/rom_data[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.319     9.385 r  vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          1.871    11.256    vga/vga_to_hdmi_i_16_n_0
    SLICE_X63Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.380 r  vga/vga_to_hdmi_i_5/O
                         net (fo=1, routed)           0.733    12.114    vga_to_hdmi/inst/srldly_0/data_i[14]
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.513     1.516    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[20].srl16_i/CLK

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.014ns  (logic 2.400ns (19.977%)  route 9.614ns (80.023%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     0.882 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.400     2.282    vga/doutb[8]
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.154     2.436 r  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.538     5.974    vga/rom_addr[4]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.327     6.301 r  vga/g8_b2/O
                         net (fo=2, routed)           0.701     7.001    vga/g8_b2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.125 r  vga/vga_to_hdmi_i_300/O
                         net (fo=1, routed)           1.002     8.127    vga/vga_to_hdmi_i_300_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.251 r  vga/vga_to_hdmi_i_199/O
                         net (fo=1, routed)           0.000     8.251    vga/vga_to_hdmi_i_199_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     8.496 r  vga/vga_to_hdmi_i_167/O
                         net (fo=1, routed)           0.000     8.496    vga/vga_to_hdmi_i_167_n_0
    SLICE_X48Y18         MUXF8 (Prop_muxf8_I0_O)      0.104     8.600 r  vga/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.623     9.223    vga/rom_data[5]
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.316     9.539 r  vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.548    11.087    vga/vga_to_hdmi_i_18_n_0
    SLICE_X62Y16         LUT6 (Prop_lut6_I3_O)        0.124    11.211 r  vga/vga_to_hdmi_i_4/O
                         net (fo=1, routed)           0.803    12.014    vga_to_hdmi/inst/srldly_0/data_i[15]
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.513     1.516    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[21].srl16_i/CLK

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        12.002ns  (logic 2.399ns (19.988%)  route 9.603ns (80.012%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     0.882 f  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.400     2.282    vga/doutb[8]
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.154     2.436 f  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.379     5.815    vga/rom_addr[4]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.327     6.142 r  vga/g14_b2/O
                         net (fo=1, routed)           0.689     6.831    vga/g14_b2_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.955 r  vga/vga_to_hdmi_i_249/O
                         net (fo=1, routed)           0.791     7.746    vga/vga_to_hdmi_i_249_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.000     7.870    vga/vga_to_hdmi_i_187_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     8.117 r  vga/vga_to_hdmi_i_161/O
                         net (fo=1, routed)           0.000     8.117    vga/vga_to_hdmi_i_161_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     8.215 r  vga/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.851     9.066    vga/rom_data[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.319     9.385 r  vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          1.861    11.246    vga/vga_to_hdmi_i_16_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I1_O)        0.124    11.370 r  vga/vga_to_hdmi_i_8/O
                         net (fo=1, routed)           0.632    12.002    vga_to_hdmi/inst/srldly_0/data_i[19]
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.516     1.519    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[29].srl16_i/CLK

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.924ns  (logic 2.399ns (20.119%)  route 9.525ns (79.881%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     0.882 f  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.400     2.282    vga/doutb[8]
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.154     2.436 f  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.379     5.815    vga/rom_addr[4]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.327     6.142 r  vga/g14_b2/O
                         net (fo=1, routed)           0.689     6.831    vga/g14_b2_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.955 r  vga/vga_to_hdmi_i_249/O
                         net (fo=1, routed)           0.791     7.746    vga/vga_to_hdmi_i_249_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.000     7.870    vga/vga_to_hdmi_i_187_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     8.117 r  vga/vga_to_hdmi_i_161/O
                         net (fo=1, routed)           0.000     8.117    vga/vga_to_hdmi_i_161_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     8.215 r  vga/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.851     9.066    vga/rom_data[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.319     9.385 r  vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          1.878    11.263    vga/vga_to_hdmi_i_16_n_0
    SLICE_X60Y14         LUT6 (Prop_lut6_I1_O)        0.124    11.387 r  vga/vga_to_hdmi_i_12/O
                         net (fo=1, routed)           0.537    11.924    vga_to_hdmi/inst/srldly_0/data_i[23]
    SLICE_X60Y8          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.517     1.520    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y8          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[37].srl16_i/CLK

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.868ns  (logic 2.399ns (20.214%)  route 9.469ns (79.786%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     0.882 f  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.400     2.282    vga/doutb[8]
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.154     2.436 f  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.379     5.815    vga/rom_addr[4]
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.327     6.142 r  vga/g14_b2/O
                         net (fo=1, routed)           0.689     6.831    vga/g14_b2_n_0
    SLICE_X50Y22         LUT5 (Prop_lut5_I4_O)        0.124     6.955 r  vga/vga_to_hdmi_i_249/O
                         net (fo=1, routed)           0.791     7.746    vga/vga_to_hdmi_i_249_n_0
    SLICE_X52Y20         LUT6 (Prop_lut6_I0_O)        0.124     7.870 r  vga/vga_to_hdmi_i_187/O
                         net (fo=1, routed)           0.000     7.870    vga/vga_to_hdmi_i_187_n_0
    SLICE_X52Y20         MUXF7 (Prop_muxf7_I1_O)      0.247     8.117 r  vga/vga_to_hdmi_i_161/O
                         net (fo=1, routed)           0.000     8.117    vga/vga_to_hdmi_i_161_n_0
    SLICE_X52Y20         MUXF8 (Prop_muxf8_I0_O)      0.098     8.215 r  vga/vga_to_hdmi_i_53/O
                         net (fo=1, routed)           0.851     9.066    vga/rom_data[2]
    SLICE_X53Y15         LUT6 (Prop_lut6_I5_O)        0.319     9.385 r  vga/vga_to_hdmi_i_16/O
                         net (fo=12, routed)          1.745    11.130    vga/vga_to_hdmi_i_16_n_0
    SLICE_X60Y19         LUT6 (Prop_lut6_I1_O)        0.124    11.254 r  vga/vga_to_hdmi_i_2/O
                         net (fo=1, routed)           0.613    11.868    vga_to_hdmi/inst/srldly_0/data_i[17]
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.513     1.516    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y13         SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[23].srl16_i/CLK

Slack:                    inf
  Source:                 mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1)
  Destination:            vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.663ns  (logic 2.400ns (20.578%)  route 9.263ns (79.422%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1 RAMB36E1=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1                     0.000     0.000 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.882     0.882 r  mem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           1.400     2.282    vga/doutb[8]
    SLICE_X58Y14         LUT3 (Prop_lut3_I2_O)        0.154     2.436 r  vga/g0_b0_i_1/O
                         net (fo=230, routed)         3.538     5.974    vga/rom_addr[4]
    SLICE_X50Y21         LUT6 (Prop_lut6_I4_O)        0.327     6.301 r  vga/g8_b2/O
                         net (fo=2, routed)           0.701     7.001    vga/g8_b2_n_0
    SLICE_X50Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.125 r  vga/vga_to_hdmi_i_300/O
                         net (fo=1, routed)           1.002     8.127    vga/vga_to_hdmi_i_300_n_0
    SLICE_X48Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.251 r  vga/vga_to_hdmi_i_199/O
                         net (fo=1, routed)           0.000     8.251    vga/vga_to_hdmi_i_199_n_0
    SLICE_X48Y18         MUXF7 (Prop_muxf7_I1_O)      0.245     8.496 r  vga/vga_to_hdmi_i_167/O
                         net (fo=1, routed)           0.000     8.496    vga/vga_to_hdmi_i_167_n_0
    SLICE_X48Y18         MUXF8 (Prop_muxf8_I0_O)      0.104     8.600 r  vga/vga_to_hdmi_i_56/O
                         net (fo=1, routed)           0.623     9.223    vga/rom_data[5]
    SLICE_X52Y13         LUT6 (Prop_lut6_I2_O)        0.316     9.539 r  vga/vga_to_hdmi_i_18/O
                         net (fo=12, routed)          1.473    11.012    vga/vga_to_hdmi_i_18_n_0
    SLICE_X64Y15         LUT6 (Prop_lut6_I3_O)        0.124    11.136 r  vga/vga_to_hdmi_i_6/O
                         net (fo=1, routed)           0.527    11.663    vga_to_hdmi/inst/srldly_0/data_i[21]
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         1.460     1.460    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.669 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.088    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         1.516     1.519    vga_to_hdmi/inst/srldly_0/pix_clk
    SLICE_X60Y9          SRL16E                                       r  vga_to_hdmi/inst/srldly_0/srl[31].srl16_i/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.045ns (7.324%)  route 0.569ns (92.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.416     0.416    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.461 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.153     0.614    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X62Y1          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.867     0.869    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X62Y1          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.616ns  (logic 0.045ns (7.303%)  route 0.571ns (92.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.416     0.416    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.461 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.155     0.616    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X65Y1          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.867     0.869    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X65Y1          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[8]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.406%)  route 0.657ns (93.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.416     0.416    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.461 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.241     0.702    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X65Y2          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.867     0.869    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X65Y2          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[0]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.406%)  route 0.657ns (93.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.416     0.416    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.461 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.241     0.702    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X65Y2          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.867     0.869    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X65Y2          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[1]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.406%)  route 0.657ns (93.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.416     0.416    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.461 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.241     0.702    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X65Y2          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.867     0.869    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X65Y2          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[2]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.406%)  route 0.657ns (93.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.416     0.416    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.461 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.241     0.702    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X64Y2          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.867     0.869    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X64Y2          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.406%)  route 0.657ns (93.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.416     0.416    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.461 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.241     0.702    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X64Y2          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.867     0.869    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X64Y2          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[7]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/dout_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.045ns (6.406%)  route 0.657ns (93.594%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.416     0.416    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.461 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.241     0.702    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X65Y2          FDCE                                         f  vga_to_hdmi/inst/encb/dout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.867     0.869    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X65Y2          FDCE                                         r  vga_to_hdmi/inst/encb/dout_reg[9]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.045ns (6.075%)  route 0.696ns (93.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.416     0.416    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.461 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.280     0.741    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X61Y2          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.865     0.867    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X61Y2          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[3]/C

Slack:                    inf
  Source:                 clk_wiz/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.045ns (6.075%)  route 0.696ns (93.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  clk_wiz/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.416     0.416    vga_to_hdmi/inst/encr/pix_clk_locked
    SLICE_X65Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.461 f  vga_to_hdmi/inst/encr/oserdes_m_i_1/O
                         net (fo=50, routed)          0.280     0.741    vga_to_hdmi/inst/encb/AR[0]
    SLICE_X60Y2          FDCE                                         f  vga_to_hdmi/inst/encb/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  axi_aclk_IBUF_BUFG_inst/O
                         net (fo=374, routed)         0.819     0.819    clk_wiz/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.557 r  clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.027    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=151, routed)         0.865     0.867    vga_to_hdmi/inst/encb/pix_clk
    SLICE_X60Y2          FDCE                                         r  vga_to_hdmi/inst/encb/cnt_reg[4]/C





