<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: expect test
rc: 0 (means success: 1)
tags: 16.17 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-16
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-16/16.17--expect.sv.html" target="file-frame">tests/chapter-16/16.17--expect.sv</a>
defines: 
time_elapsed: 1.051s
ram usage: 44752 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpbo4oib7s/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-16 <a href="../../../tests/chapter-16/16.17--expect.sv.html" target="file-frame">tests/chapter-16/16.17--expect.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-16/16.17--expect.sv.html#l-7" target="file-frame">tests/chapter-16/16.17--expect.sv:7</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-16/16.17--expect.sv.html#l-7" target="file-frame">tests/chapter-16/16.17--expect.sv:7</a>: Compile module &#34;work@top&#34;.

[ERR:UH0701] <a href="../../../tests/chapter-16/16.17--expect.sv.html#l-14" target="file-frame">tests/chapter-16/16.17--expect.sv:14</a>: Unsupported statement &#34;&lt;n&lt;&gt; u&lt;73&gt; t&lt;Expect_property_statement&gt; p&lt;74&gt; c&lt;70&gt; l&lt;14&gt;&gt;     expect (@(posedge clk) a ##1 b);
&#34;.

[ERR:UH0701] <a href="../../../tests/chapter-16/16.17--expect.sv.html#l-14" target="file-frame">tests/chapter-16/16.17--expect.sv:14</a>: Unsupported statement &#34;&lt;n&lt;&gt; u&lt;74&gt; t&lt;Statement_item&gt; p&lt;75&gt; c&lt;73&gt; l&lt;14&gt;&gt;     expect (@(posedge clk) a ##1 b);
&#34;.

[ERR:UH0701] <a href="../../../tests/chapter-16/16.17--expect.sv.html#l-14" target="file-frame">tests/chapter-16/16.17--expect.sv:14</a>: Unsupported statement &#34;&lt;n&lt;&gt; u&lt;75&gt; t&lt;Statement&gt; p&lt;76&gt; c&lt;74&gt; l&lt;14&gt;&gt;     expect (@(posedge clk) a ##1 b);
&#34;.

[ERR:UH0701] <a href="../../../tests/chapter-16/16.17--expect.sv.html#l-14" target="file-frame">tests/chapter-16/16.17--expect.sv:14</a>: Unsupported statement &#34;&lt;n&lt;&gt; u&lt;76&gt; t&lt;Statement_or_null&gt; p&lt;78&gt; c&lt;75&gt; s&lt;77&gt; l&lt;14&gt;&gt;     expect (@(posedge clk) a ##1 b);
&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-16/16.17--expect.sv.html#l-7" target="file-frame">tests/chapter-16/16.17--expect.sv:7</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 4
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
Object: builtin of type 600 (package) @ 0 : ?
Object: work_top of type 32 (module) @ 7 : <a href="../../../tests/chapter-16/16.17--expect.sv.html" target="file-frame">tests/chapter-16/16.17--expect.sv</a>
Object:  of type 24 (initial) @ 0 : ?
Object: work_top of type 4 (begin) @ 13 : <a href="../../../tests/chapter-16/16.17--expect.sv.html" target="file-frame">tests/chapter-16/16.17--expect.sv</a>
VPI ERROR: Bad usage of vpi_iterate
Object: clk of type 36 (logic_net) @ 9 : <a href="../../../tests/chapter-16/16.17--expect.sv.html" target="file-frame">tests/chapter-16/16.17--expect.sv</a>
Object: a of type 36 (logic_net) @ 10 : <a href="../../../tests/chapter-16/16.17--expect.sv.html" target="file-frame">tests/chapter-16/16.17--expect.sv</a>
Object: b of type 36 (logic_net) @ 11 : <a href="../../../tests/chapter-16/16.17--expect.sv.html" target="file-frame">tests/chapter-16/16.17--expect.sv</a>
Object: work_top of type 32 (module) @ 7 : <a href="../../../tests/chapter-16/16.17--expect.sv.html" target="file-frame">tests/chapter-16/16.17--expect.sv</a>
Object: clk of type 36 (logic_net) @ 9 : <a href="../../../tests/chapter-16/16.17--expect.sv.html" target="file-frame">tests/chapter-16/16.17--expect.sv</a>
Object: a of type 36 (logic_net) @ 10 : <a href="../../../tests/chapter-16/16.17--expect.sv.html" target="file-frame">tests/chapter-16/16.17--expect.sv</a>
Object: b of type 36 (logic_net) @ 11 : <a href="../../../tests/chapter-16/16.17--expect.sv.html" target="file-frame">tests/chapter-16/16.17--expect.sv</a>

</pre>
</body>