Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 17:27:04 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/spree_submodules/pcadder/post_route_timing.rpt
| Design       : pcadder
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
offset[0]                      result[30]                     inf           
offset[0]                      result[31]                     inf           
offset[0]                      result[29]                     inf           
offset[0]                      result[28]                     inf           
offset[0]                      result[26]                     inf           
offset[0]                      result[27]                     inf           
offset[0]                      result[25]                     inf           
offset[0]                      result[24]                     inf           
offset[0]                      result[22]                     inf           
offset[0]                      result[23]                     inf           
offset[0]                      result[21]                     inf           
offset[0]                      result[20]                     inf           
offset[0]                      result[18]                     inf           
offset[0]                      result[19]                     inf           
offset[0]                      result[17]                     inf           
offset[0]                      result[16]                     inf           
offset[0]                      result[14]                     inf           
offset[0]                      result[15]                     inf           
offset[0]                      result[13]                     inf           
offset[0]                      result[12]                     inf           
offset[0]                      result[10]                     inf           
offset[0]                      result[11]                     inf           
offset[0]                      result[9]                      inf           
offset[0]                      result[8]                      inf           
offset[0]                      result[6]                      inf           
offset[0]                      result[7]                      inf           
offset[0]                      result[5]                      inf           
offset[0]                      result[4]                      inf           
offset[0]                      result[3]                      inf           
pc[1]                          result[2]                      inf           
pc[1]                          result[1]                      inf           
pc[0]                          result[0]                      inf           



