\BOOKMARK [1][-]{chapter*.3}{Abstract}{}% 1
\BOOKMARK [1][-]{chapter*.4}{Acknowledgements}{}% 2
\BOOKMARK [1][-]{chapter*.5}{Table of Contents}{}% 3
\BOOKMARK [0][-]{chapter.1}{Introduction}{}% 4
\BOOKMARK [1][-]{section.1.1}{Field Programmable Gate Array}{chapter.1}% 5
\BOOKMARK [2][-]{subsection.1.1.1}{Cyclone V GT}{section.1.1}% 6
\BOOKMARK [1][-]{section.1.2}{Hardware Description Language}{chapter.1}% 7
\BOOKMARK [1][-]{section.1.3}{Transceiver Technology}{chapter.1}% 8
\BOOKMARK [2][-]{subsection.1.3.1}{Differential Signals}{section.1.3}% 9
\BOOKMARK [2][-]{subsection.1.3.2}{Low-Voltage Differential Signaling}{section.1.3}% 10
\BOOKMARK [2][-]{subsection.1.3.3}{Current-Mode Logic}{section.1.3}% 11
\BOOKMARK [2][-]{subsection.1.3.4}{CPRI/XCVR}{section.1.3}% 12
\BOOKMARK [2][-]{subsection.1.3.5}{Phase-Locked Loops}{section.1.3}% 13
\BOOKMARK [0][-]{chapter.2}{The Gigabit Transceiver}{}% 14
\BOOKMARK [1][-]{section.2.1}{Encoding modes}{chapter.2}% 15
\BOOKMARK [1][-]{section.2.2}{GBT-FPGA Core}{chapter.2}% 16
\BOOKMARK [2][-]{subsection.2.2.1}{GBT Bank}{section.2.2}% 17
\BOOKMARK [2][-]{subsection.2.2.2}{GBT Link}{section.2.2}% 18
\BOOKMARK [0][-]{chapter.3}{HSMC-to-VLDB PCB design}{}% 19
\BOOKMARK [1][-]{section.3.1}{Specification}{chapter.3}% 20
\BOOKMARK [1][-]{section.3.2}{Design discussion}{chapter.3}% 21
\BOOKMARK [1][-]{section.3.3}{High Speed PCB Design}{chapter.3}% 22
\BOOKMARK [2][-]{subsection.3.3.1}{Transmission lines}{section.3.3}% 23
\BOOKMARK [2][-]{subsection.3.3.2}{Reflections and characteristic impedance}{section.3.3}% 24
\BOOKMARK [2][-]{subsection.3.3.3}{Routing}{section.3.3}% 25
\BOOKMARK [1][-]{section.3.4}{PCB design parameters}{chapter.3}% 26
\BOOKMARK [1][-]{section.3.5}{Soldering process}{chapter.3}% 27
\BOOKMARK [2][-]{subsection.3.5.1}{Martin Rework Station}{section.3.5}% 28
\BOOKMARK [2][-]{subsection.3.5.2}{Solder Oven}{section.3.5}% 29
\BOOKMARK [1][-]{section.3.6}{PCB faults and compensations}{chapter.3}% 30
\BOOKMARK [0][-]{chapter.4}{PC to CRU serial interface}{}% 31
\BOOKMARK [1][-]{section.4.1}{GBT control signals}{chapter.4}% 32
\BOOKMARK [1][-]{section.4.2}{Readily available standards}{chapter.4}% 33
\BOOKMARK [1][-]{section.4.3}{User defined communication}{chapter.4}% 34
\BOOKMARK [1][-]{section.4.4}{Duplex systems}{chapter.4}% 35
\BOOKMARK [1][-]{section.4.5}{Choosing communication protocol}{chapter.4}% 36
\BOOKMARK [0][-]{chapter.5}{Hardware design on the FPGA side}{}% 37
\BOOKMARK [1][-]{section.5.1}{Specification}{chapter.5}% 38
\BOOKMARK [1][-]{section.5.2}{Transmission protocol: RS-232}{chapter.5}% 39
\BOOKMARK [1][-]{section.5.3}{Hardware Components}{chapter.5}% 40
\BOOKMARK [2][-]{subsection.5.3.1}{UART}{section.5.3}% 41
\BOOKMARK [2][-]{subsection.5.3.2}{UART oversampling and the Baud Rate Generator}{section.5.3}% 42
\BOOKMARK [2][-]{subsection.5.3.3}{UART Receiver}{section.5.3}% 43
\BOOKMARK [2][-]{subsection.5.3.4}{UART Transmitter}{section.5.3}% 44
\BOOKMARK [2][-]{subsection.5.3.5}{FIFO buffers}{section.5.3}% 45
\BOOKMARK [2][-]{subsection.5.3.6}{UART decoder}{section.5.3}% 46
\BOOKMARK [0][-]{chapter.6}{Software on the PC side}{}% 47
\BOOKMARK [1][-]{section.6.1}{Specification}{chapter.6}% 48
\BOOKMARK [1][-]{section.6.2}{Non-standard libraries}{chapter.6}% 49
\BOOKMARK [2][-]{subsection.6.2.1}{RS232}{section.6.2}% 50
\BOOKMARK [2][-]{subsection.6.2.2}{Timer}{section.6.2}% 51
\BOOKMARK [2][-]{subsection.6.2.3}{Signals}{section.6.2}% 52
\BOOKMARK [1][-]{section.6.3}{Software structure and flowchart}{chapter.6}% 53
\BOOKMARK [0][-]{chapter.7}{External and Internal Loopback test of the GBT bank Quartus Example}{}% 54
\BOOKMARK [1][-]{section.7.1}{120 MHz reference clock}{chapter.7}% 55
\BOOKMARK [1][-]{section.7.2}{Configuring the on-board oscillator on the Cyclone V board}{chapter.7}% 56
\BOOKMARK [2][-]{subsection.7.2.1}{Clock Control software setup}{section.7.2}% 57
\BOOKMARK [2][-]{subsection.7.2.2}{Steps for configuring Windows to run the Clock Control software}{section.7.2}% 58
\BOOKMARK [1][-]{section.7.3}{Configuring the Si338 external oscillator}{chapter.7}% 59
\BOOKMARK [0][-]{chapter.8}{Testing and verification of the HDMI daughter card}{}% 60
\BOOKMARK [1][-]{section.8.1}{Connectivity test}{chapter.8}% 61
\BOOKMARK [2][-]{subsection.8.1.1}{Purpose of test}{section.8.1}% 62
\BOOKMARK [2][-]{subsection.8.1.2}{Experimental setup}{section.8.1}% 63
\BOOKMARK [2][-]{subsection.8.1.3}{Results}{section.8.1}% 64
\BOOKMARK [1][-]{section.8.2}{External loop-back test for the fiber-optic connector}{chapter.8}% 65
\BOOKMARK [2][-]{subsection.8.2.1}{Purpose of test}{section.8.2}% 66
\BOOKMARK [2][-]{subsection.8.2.2}{Experimental setup}{section.8.2}% 67
\BOOKMARK [2][-]{subsection.8.2.3}{Results}{section.8.2}% 68
\BOOKMARK [1][-]{section.8.3}{External loop-back test for the HDMI connectors}{chapter.8}% 69
\BOOKMARK [2][-]{subsection.8.3.1}{Purpose of tests}{section.8.3}% 70
\BOOKMARK [2][-]{subsection.8.3.2}{Experimental setup}{section.8.3}% 71
\BOOKMARK [2][-]{subsection.8.3.3}{Results}{section.8.3}% 72
\BOOKMARK [1][-]{section.8.4}{Conclusion and discussions}{chapter.8}% 73
\BOOKMARK [0][-]{chapter.9}{Testing and verification of the Serial interface}{}% 74
\BOOKMARK [1][-]{section.9.1}{Hardware simulation using testbench in Modelsim}{chapter.9}% 75
\BOOKMARK [2][-]{subsection.9.1.1}{Purpose of tests}{section.9.1}% 76
\BOOKMARK [2][-]{subsection.9.1.2}{Bitvis Utility Library}{section.9.1}% 77
\BOOKMARK [2][-]{subsection.9.1.3}{Experimental setup}{section.9.1}% 78
\BOOKMARK [2][-]{subsection.9.1.4}{Results}{section.9.1}% 79
\BOOKMARK [1][-]{section.9.2}{Connection between COM port and UART using SignalTap II}{chapter.9}% 80
\BOOKMARK [2][-]{subsection.9.2.1}{Purpose of tests}{section.9.2}% 81
\BOOKMARK [2][-]{subsection.9.2.2}{Experimental setup}{section.9.2}% 82
\BOOKMARK [2][-]{subsection.9.2.3}{Results}{section.9.2}% 83
\BOOKMARK [1][-]{section.9.3}{Conclusion and discussions}{chapter.9}% 84
\BOOKMARK [0][-]{chapter.10}{Conclusion and discussion}{}% 85
\BOOKMARK [1][-]{chapter*.49}{Appendix}{chapter.10}% 86
