INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/sources_1/imports/new/15_bit_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_counter_15
INFO: [VRFC 10-311] analyzing module bit_counter_5
INFO: [VRFC 10-311] analyzing module bit_register_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/imports/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2_way_5_bit
INFO: [VRFC 10-311] analyzing module mux_2_way_12_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/cceerla/Downloads/lab_6.xpr/lab_6/lab_6.srcs/sim_1/new/brain_fsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module brain_fsm_test
