
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013368                       # Number of seconds simulated
sim_ticks                                 13368292000                       # Number of ticks simulated
final_tick                                13368292000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  34810                       # Simulator instruction rate (inst/s)
host_op_rate                                    60778                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               10955640                       # Simulator tick rate (ticks/s)
host_mem_usage                                1758692                       # Number of bytes of host memory used
host_seconds                                  1220.22                       # Real time elapsed on the host
sim_insts                                    42475549                       # Number of instructions simulated
sim_ops                                      74162453                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0      8701632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           8701632                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1355392                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1355392                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       135963                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             135963                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        21178                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             21178                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    650915764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            650915764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0    101388569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           101388569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    752304333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           752304333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     135963                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     21178                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   135963                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   21178                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM               8700800                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    832                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1353984                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                8701632                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1355392                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                    13                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             8518                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             8327                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             8184                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             8310                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             8141                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             8061                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             8350                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             8121                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             8220                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             8379                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            8787                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            8663                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            9301                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            9369                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            8666                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            8553                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1182                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1             1219                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2             1277                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1359                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1473                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5             1391                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6             1398                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1359                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1242                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1233                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1175                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1392                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1403                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1367                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1359                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1327                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  13367346000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               135963                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               21178                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  66727                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  34486                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  17680                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   9050                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4538                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   2057                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    903                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    357                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    115                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                     30                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   493                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   558                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   934                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                  1214                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1268                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1293                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1292                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1280                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1275                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1289                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1282                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1291                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1296                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1296                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1308                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1273                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1252                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1252                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    14                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        80812                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   124.416374                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    92.844750                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   139.929087                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        55200     68.31%     68.31% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        16202     20.05%     88.36% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3575      4.42%     92.78% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         2191      2.71%     95.49% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1416      1.75%     97.24% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1659      2.05%     99.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          106      0.13%     99.43% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023           86      0.11%     99.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          377      0.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        80812                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1249                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    108.839872                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    31.608958                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2018.922376                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1248     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::69632-73727            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1249                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1249                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.938351                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.904090                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.089082                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             678     54.28%     54.28% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              63      5.04%     59.33% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             425     34.03%     93.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              73      5.84%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              10      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1249                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  3607841500                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             6156904000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 679750000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    26538.00                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               45288.00                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      650.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      101.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   650.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   101.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.88                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.08                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     10.31                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   69786                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   6503                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                51.33                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               30.71                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     85065.93                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   48.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               274561560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               145917750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              471325680                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              55634760                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1060868640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1311447450                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            25283520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     4355766150                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      314675520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy        23112120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            8038597470                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           601.318192                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         10425391500                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     14467000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    448868000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF     54874500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    819223500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2478101000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   9552758000                       # Time in different power states
system.mem_ctrls0_1.actEnergy               302471820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               160763790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              499357320                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              54799560                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1059639360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1391119770                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            25428000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     4309171500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      273799200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        32323110                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            8109007320                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           606.585121                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         10250646000                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     14998750                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    448360000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF     88113000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    712824250                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2653427000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   9450569000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1      8775104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           8775104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1377536                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1377536                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       137111                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             137111                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        21524                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             21524                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    656411754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            656411754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1    103045026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           103045026                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    759456780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           759456780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     137111                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     21524                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   137111                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   21524                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM               8774080                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                   1024                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1376000                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                8775104                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1377536                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                    16                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             8499                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             8375                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             8252                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             8366                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             8192                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             8167                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             8462                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             8196                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             8298                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             8446                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            8852                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            8750                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            9347                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            9467                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            8795                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            8631                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1205                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1             1227                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1301                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1399                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1479                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5             1439                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6             1445                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7             1396                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1256                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1229                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1212                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1391                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1445                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1392                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1369                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1315                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  13367846500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               137111                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               21524                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  66716                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  34928                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  17795                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                   9262                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4704                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   2309                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    886                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    343                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    123                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   504                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   560                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   948                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                  1230                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1298                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1305                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1313                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1296                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1312                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1306                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1303                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1316                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1312                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1323                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1312                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1300                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1280                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1273                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    16                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        82687                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   122.747614                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    92.235571                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   136.793210                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        56815     68.71%     68.71% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        16397     19.83%     88.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3749      4.53%     93.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         2227      2.69%     95.77% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1384      1.67%     97.44% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1545      1.87%     99.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          121      0.15%     99.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           83      0.10%     99.56% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          366      0.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        82687                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1268                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    108.111987                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    31.383463                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2011.990259                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1267     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::69632-73727            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1268                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1268                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.955836                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.920074                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.113711                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             692     54.57%     54.57% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              50      3.94%     58.52% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             429     33.83%     92.35% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              84      6.62%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              13      1.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1268                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  3664926500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             6235457750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 685475000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    26732.75                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               45482.75                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      656.34                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      102.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   656.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   103.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.93                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.13                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.80                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.57                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     10.37                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   69378                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   6525                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.61                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               30.31                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     84267.95                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   47.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               280609140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               149132115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              474874260                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              56851020                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1059639360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1308578640                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            25382400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     4354597650                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      308883360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        29405970                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            8048038575                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           602.024423                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         10432495000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     15112500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    448366000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF     78373250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    804184500                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2472201000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   9550054750                       # Time in different power states
system.mem_ctrls1_1.actEnergy               309811740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               164665050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              503984040                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              55378980                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1060254000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1420313460                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            26090880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     4284148500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      272326560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        30634110                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            8127800280                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           607.990907                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         10185098500                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     17543000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    448632000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF     80952750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    708957500                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2716641250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   9395565500                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2      8693184                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           8693184                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1360320                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1360320                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       135831                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             135831                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        21255                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             21255                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    650283821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            650283821                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2    101757203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total           101757203                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    752041024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           752041024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     135831                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     21255                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   135831                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   21255                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM               8692480                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    704                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1358592                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                8693184                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1360320                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                    11                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             8446                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             8238                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             8158                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             8287                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             8099                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             8048                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             8371                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             8151                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             8194                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             8364                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            8818                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            8664                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            9279                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            9434                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            8729                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            8540                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1229                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1             1181                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2             1279                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1366                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1472                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5             1411                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6             1412                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7             1358                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1225                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1226                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1206                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1405                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1414                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1393                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1360                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1291                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  13367399000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               135831                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               21255                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  65875                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  34532                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  17589                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                   9253                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4768                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   2241                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    996                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    396                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                    126                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     40                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     4                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   481                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   536                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   934                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                  1210                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1284                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1297                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1288                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1287                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1296                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1294                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1301                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1293                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1293                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1302                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1309                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1283                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1263                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1258                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    25                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     6                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        80614                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   124.673531                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    92.998807                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   139.999713                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        54988     68.21%     68.21% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        16195     20.09%     88.30% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3554      4.41%     92.71% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         2204      2.73%     95.44% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1464      1.82%     97.26% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1638      2.03%     99.29% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          116      0.14%     99.44% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023           83      0.10%     99.54% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          372      0.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        80614                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1254                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    108.297448                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    31.761312                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  1945.016103                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095         1253     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1254                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1254                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.928230                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.891451                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     1.131971                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             709     56.54%     56.54% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              46      3.67%     60.21% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             398     31.74%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19              84      6.70%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20              16      1.28%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::22               1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1254                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  3658770000                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             6205395000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 679100000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    26938.37                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               45688.37                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      650.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                      101.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   650.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                   101.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.87                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.08                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     10.38                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   69821                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   6607                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                51.41                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               31.08                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     85096.06                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   48.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               273183540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               145189110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              469797720                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              55895760                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1064556480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1295192760                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            26085120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     4375974360                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      305017920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy    31042650.000000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            8042045730                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           601.576135                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         10459920500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     16855750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    450488000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF     69028500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    794264000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2440997250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN   9596658500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               302443260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               160741020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              499957080                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              54914400                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1061483280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1418404530                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            25644480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     4272393390                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      286117920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        30560385                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            8112715185                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           606.862483                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         10191059500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     15862500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    449164000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF     76469250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    744882000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2711906750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN   9370007500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3      8800640                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           8800640                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1384192                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1384192                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       137510                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             137510                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        21628                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             21628                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    658321946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            658321946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3    103542921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total           103542921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    761864867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           761864867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     137510                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     21628                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   137510                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   21628                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM               8798976                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                   1664                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1383232                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                8800640                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1384192                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                    26                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             8589                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             8377                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             8246                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             8366                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             8188                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             8137                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             8443                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             8216                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             8318                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             8472                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            8917                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            8772                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            9414                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            9490                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            8873                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            8666                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1210                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1             1213                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2             1325                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1369                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1469                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5             1437                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6             1428                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1374                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1280                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1255                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1208                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1427                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1449                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1396                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1428                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1345                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  13368059500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               137510                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               21628                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  66865                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  35105                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  17915                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                   9343                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4656                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   2158                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    923                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    357                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                    122                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     35                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   506                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   569                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   951                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                  1230                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1306                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1307                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1299                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1322                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1305                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1324                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1320                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1319                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1317                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1326                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1320                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1299                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1295                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1276                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    17                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        83325                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   122.192571                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    91.872330                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   136.491225                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        57524     69.04%     69.04% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        16362     19.64%     88.67% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3737      4.48%     93.16% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         2151      2.58%     95.74% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1408      1.69%     97.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1574      1.89%     99.32% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          129      0.15%     99.47% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023           83      0.10%     99.57% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          357      0.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        83325                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1274                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    107.915228                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    31.433476                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  1964.291840                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1273     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::69632-73727            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1274                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1274                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.964678                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.928589                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     1.119495                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             690     54.16%     54.16% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              54      4.24%     58.40% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             428     33.59%     91.99% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19              92      7.22%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::20               7      0.55%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::21               3      0.24%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1274                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  3713018750                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             6290843750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 687420000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    27006.92                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               45756.92                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      658.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                      103.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   658.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                   103.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.95                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.14                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.81                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.58                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     10.47                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   69169                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   6595                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                50.31                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               30.49                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     84002.94                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   47.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               281158920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               149431920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              475252680                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              56506500                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1059639360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1325273370                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            25069440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     4361059170                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      292042560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy        27387330                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            8052936690                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           602.390821                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         10396962000                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     14168500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    448354000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF     72198250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    760327500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2508807500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN   9564436250                       # Time in different power states
system.mem_ctrls3_1.actEnergy               313838700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               166786455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              506383080                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              56313360                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1060254000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1434171870                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            25261440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     4290057690                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      263956800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        24816720                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            8141840115                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           609.041141                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         10157732750                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     14193500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    448620000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF     61981250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    687217750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   2747745750                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN   9408533750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                139                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       20859287                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   2966463                       # Number of instructions committed
system.cpu00.committedOps                     5193090                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             5121228                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu00.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       422012                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    5121228                       # number of integer instructions
system.cpu00.num_fp_insts                       72400                       # number of float instructions
system.cpu00.num_int_register_reads          10252176                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          4393604                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            2958862                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2290328                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1104582                       # number of memory refs
system.cpu00.num_load_insts                    787661                       # Number of load instructions
system.cpu00.num_store_insts                   316921                       # Number of store instructions
system.cpu00.num_idle_cycles             4585336.142410                       # Number of idle cycles
system.cpu00.num_busy_cycles             16273950.857590                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.780178                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.219822                       # Percentage of idle cycles
system.cpu00.Branches                          489690                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22438      0.43%      0.43% # Class of executed instruction
system.cpu00.op_class::IntAlu                 3967723     76.40%     76.84% # Class of executed instruction
system.cpu00.op_class::IntMult                   9623      0.19%     77.02% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36964      0.71%     77.73% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51760      1.00%     78.73% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     78.73% # Class of executed instruction
system.cpu00.op_class::MemRead                 772640     14.88%     93.61% # Class of executed instruction
system.cpu00.op_class::MemWrite                315092      6.07%     99.68% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15021      0.29%     99.96% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  5193090                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                157                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       24837656                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3286015                       # Number of instructions committed
system.cpu01.committedOps                     5685847                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5613856                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu01.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       456578                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5613856                       # number of integer instructions
system.cpu01.num_fp_insts                       72538                       # number of float instructions
system.cpu01.num_int_register_reads          11229349                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          4817016                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3149712                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2462449                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1294146                       # number of memory refs
system.cpu01.num_load_insts                    942664                       # Number of load instructions
system.cpu01.num_store_insts                   351482                       # Number of store instructions
system.cpu01.num_idle_cycles             1764059.330800                       # Number of idle cycles
system.cpu01.num_busy_cycles             23073596.669200                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.928976                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.071024                       # Percentage of idle cycles
system.cpu01.Branches                          524384                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22459      0.39%      0.39% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4270742     75.11%     75.51% # Class of executed instruction
system.cpu01.op_class::IntMult                   9647      0.17%     75.68% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36985      0.65%     76.33% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51868      0.91%     77.24% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     77.24% # Class of executed instruction
system.cpu01.op_class::MemRead                 927631     16.31%     93.55% # Class of executed instruction
system.cpu01.op_class::MemWrite                349653      6.15%     99.70% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15033      0.26%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  5685847                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                145                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       22758155                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3106203                       # Number of instructions committed
system.cpu02.committedOps                     5415489                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5343584                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu02.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       438520                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5343584                       # number of integer instructions
system.cpu02.num_fp_insts                       72446                       # number of float instructions
system.cpu02.num_int_register_reads          10688695                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4582928                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3049902                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2372655                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1186590                       # number of memory refs
system.cpu02.num_load_insts                    853155                       # Number of load instructions
system.cpu02.num_store_insts                   333435                       # Number of store instructions
system.cpu02.num_idle_cycles             3386435.001466                       # Number of idle cycles
system.cpu02.num_busy_cycles             19371719.998534                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.851199                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.148801                       # Percentage of idle cycles
system.cpu02.Branches                          506225                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22445      0.41%      0.41% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4108052     75.86%     76.27% # Class of executed instruction
system.cpu02.op_class::IntMult                   9635      0.18%     76.45% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36971      0.68%     77.13% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51796      0.96%     78.09% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     78.09% # Class of executed instruction
system.cpu02.op_class::MemRead                 838130     15.48%     93.57% # Class of executed instruction
system.cpu02.op_class::MemWrite                331606      6.12%     99.69% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5415489                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                139                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       20855225                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   2962897                       # Number of instructions committed
system.cpu03.committedOps                     5187219                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5115357                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu03.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       421551                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5115357                       # number of integer instructions
system.cpu03.num_fp_insts                       72400                       # number of float instructions
system.cpu03.num_int_register_reads          10240934                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4388655                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            2956298                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2288080                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1102588                       # number of memory refs
system.cpu03.num_load_insts                    786071                       # Number of load instructions
system.cpu03.num_store_insts                   316517                       # Number of store instructions
system.cpu03.num_idle_cycles             4587611.689037                       # Number of idle cycles
system.cpu03.num_busy_cycles             16267613.310963                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.780026                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.219974                       # Percentage of idle cycles
system.cpu03.Branches                          489172                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22438      0.43%      0.43% # Class of executed instruction
system.cpu03.op_class::IntAlu                 3963846     76.42%     76.85% # Class of executed instruction
system.cpu03.op_class::IntMult                   9623      0.19%     77.03% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36964      0.71%     77.75% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51760      1.00%     78.74% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     78.74% # Class of executed instruction
system.cpu03.op_class::MemRead                 771050     14.86%     93.61% # Class of executed instruction
system.cpu03.op_class::MemWrite                314688      6.07%     99.68% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15021      0.29%     99.96% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5187219                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                139                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       18946947                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2832567                       # Number of instructions committed
system.cpu04.committedOps                     4980609                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             4908747                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu04.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       406295                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    4908747                       # number of integer instructions
system.cpu04.num_fp_insts                       72400                       # number of float instructions
system.cpu04.num_int_register_reads           9835060                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4212557                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2872402                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2211776                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1025840                       # number of memory refs
system.cpu04.num_load_insts                    724603                       # Number of load instructions
system.cpu04.num_store_insts                   301237                       # Number of store instructions
system.cpu04.num_idle_cycles             5520145.708034                       # Number of idle cycles
system.cpu04.num_busy_cycles             13426801.291966                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.708652                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.291348                       # Percentage of idle cycles
system.cpu04.Branches                          473940                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu04.op_class::IntAlu                 3833984     76.98%     77.43% # Class of executed instruction
system.cpu04.op_class::IntMult                   9623      0.19%     77.62% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.74%     78.36% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51760      1.04%     79.40% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     79.40% # Class of executed instruction
system.cpu04.op_class::MemRead                 709582     14.25%     93.65% # Class of executed instruction
system.cpu04.op_class::MemWrite                299408      6.01%     99.66% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  4980609                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                151                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       24665247                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3259126                       # Number of instructions committed
system.cpu05.committedOps                     5659217                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5587269                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu05.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       456656                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5587269                       # number of integer instructions
system.cpu05.num_fp_insts                       72492                       # number of float instructions
system.cpu05.num_int_register_reads          11166682                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4790309                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3149912                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2463052                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1276264                       # number of memory refs
system.cpu05.num_load_insts                    924733                       # Number of load instructions
system.cpu05.num_store_insts                   351531                       # Number of store instructions
system.cpu05.num_idle_cycles             1910866.353411                       # Number of idle cycles
system.cpu05.num_busy_cycles             22754380.646589                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.922528                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.077472                       # Percentage of idle cycles
system.cpu05.Branches                          524444                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4262050     75.31%     75.71% # Class of executed instruction
system.cpu05.op_class::IntMult                   9641      0.17%     75.88% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36978      0.65%     76.53% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51832      0.92%     77.45% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     77.45% # Class of executed instruction
system.cpu05.op_class::MemRead                 909704     16.07%     93.52% # Class of executed instruction
system.cpu05.op_class::MemWrite                349702      6.18%     99.70% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5659217                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                163                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       26736584                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3480139                       # Number of instructions committed
system.cpu06.committedOps                     5994651                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             5922617                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72584                       # Number of float alu accesses
system.cpu06.num_func_calls                     34614                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       479489                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    5922617                       # number of integer instructions
system.cpu06.num_fp_insts                       72584                       # number of float instructions
system.cpu06.num_int_register_reads          11835201                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5079923                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122799                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62495                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3276004                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2576682                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1408052                       # number of memory refs
system.cpu06.num_load_insts                   1033738                       # Number of load instructions
system.cpu06.num_store_insts                   374314                       # Number of store instructions
system.cpu06.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu06.num_busy_cycles             26736583.998000                       # Number of busy cycles
system.cpu06.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu06.Branches                          547417                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22466      0.37%      0.37% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4465584     74.49%     74.87% # Class of executed instruction
system.cpu06.op_class::IntMult                   9653      0.16%     75.03% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36992      0.62%     75.65% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51904      0.87%     76.51% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     76.51% # Class of executed instruction
system.cpu06.op_class::MemRead                1018701     16.99%     93.51% # Class of executed instruction
system.cpu06.op_class::MemWrite                372485      6.21%     99.72% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15037      0.25%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  5994651                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                133                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       10642738                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2569048                       # Number of instructions committed
system.cpu07.committedOps                     4545518                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4473699                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu07.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       372005                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4473699                       # number of integer instructions
system.cpu07.num_fp_insts                       72354                       # number of float instructions
system.cpu07.num_int_register_reads           8991313                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3846119                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2683548                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2040607                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      873197                       # number of memory refs
system.cpu07.num_load_insts                    606214                       # Number of load instructions
system.cpu07.num_store_insts                   266983                       # Number of store instructions
system.cpu07.num_idle_cycles             6406300.311170                       # Number of idle cycles
system.cpu07.num_busy_cycles             4236437.688830                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.398059                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.601941                       # Percentage of idle cycles
system.cpu07.Branches                          439573                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22431      0.49%      0.49% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3551592     78.13%     78.63% # Class of executed instruction
system.cpu07.op_class::IntMult                   9617      0.21%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36957      0.81%     79.65% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51724      1.14%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.79% # Class of executed instruction
system.cpu07.op_class::MemRead                 591197     13.01%     93.80% # Class of executed instruction
system.cpu07.op_class::MemWrite                265154      5.83%     99.63% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15017      0.33%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4545518                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                133                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       17039650                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   2689881                       # Number of instructions committed
system.cpu08.committedOps                     4752678                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             4680859                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu08.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       389271                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    4680859                       # number of integer instructions
system.cpu08.num_fp_insts                       72354                       # number of float instructions
system.cpu08.num_int_register_reads           9388298                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          4018749                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            2778522                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2126911                       # number of times the CC registers were written
system.cpu08.num_mem_refs                      942212                       # number of memory refs
system.cpu08.num_load_insts                    657987                       # Number of load instructions
system.cpu08.num_store_insts                   284225                       # Number of store instructions
system.cpu08.num_idle_cycles             6180010.185849                       # Number of idle cycles
system.cpu08.num_busy_cycles             10859639.814151                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.637316                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.362684                       # Percentage of idle cycles
system.cpu08.Branches                          456861                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu08.op_class::IntAlu                 3689737     77.63%     78.11% # Class of executed instruction
system.cpu08.op_class::IntMult                   9617      0.20%     78.31% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36957      0.78%     79.09% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51724      1.09%     80.18% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     80.18% # Class of executed instruction
system.cpu08.op_class::MemRead                 642970     13.53%     93.70% # Class of executed instruction
system.cpu08.op_class::MemWrite                282396      5.94%     99.65% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  4752678                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                133                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       17042256                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   2690065                       # Number of instructions committed
system.cpu09.committedOps                     4753017                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             4681198                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72354                       # Number of float alu accesses
system.cpu09.num_func_calls                     34424                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       389302                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    4681198                       # number of integer instructions
system.cpu09.num_fp_insts                       72354                       # number of float instructions
system.cpu09.num_int_register_reads           9388846                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4019026                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122389                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62285                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2778709                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2127033                       # number of times the CC registers were written
system.cpu09.num_mem_refs                      942270                       # number of memory refs
system.cpu09.num_load_insts                    658047                       # Number of load instructions
system.cpu09.num_store_insts                   284223                       # Number of store instructions
system.cpu09.num_idle_cycles             6179294.241392                       # Number of idle cycles
system.cpu09.num_busy_cycles             10862961.758608                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.637413                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.362587                       # Percentage of idle cycles
system.cpu09.Branches                          456925                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22431      0.47%      0.47% # Class of executed instruction
system.cpu09.op_class::IntAlu                 3690018     77.64%     78.11% # Class of executed instruction
system.cpu09.op_class::IntMult                   9617      0.20%     78.31% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36957      0.78%     79.09% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51724      1.09%     80.18% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     80.18% # Class of executed instruction
system.cpu09.op_class::MemRead                 643030     13.53%     93.70% # Class of executed instruction
system.cpu09.op_class::MemWrite                282394      5.94%     99.65% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15017      0.32%     99.96% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  4753017                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                157                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       26564826                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3435192                       # Number of instructions committed
system.cpu10.committedOps                     5939621                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5867630                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72538                       # Number of float alu accesses
system.cpu10.num_func_calls                     34576                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       477498                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5867630                       # number of integer instructions
system.cpu10.num_fp_insts                       72538                       # number of float instructions
system.cpu10.num_int_register_reads          11716734                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          5028952                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122717                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62453                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3264801                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2566987                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1379573                       # number of memory refs
system.cpu10.num_load_insts                   1007231                       # Number of load instructions
system.cpu10.num_store_insts                   372342                       # Number of store instructions
system.cpu10.num_idle_cycles             170654.614550                       # Number of idle cycles
system.cpu10.num_busy_cycles             26394171.385450                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.993576                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.006424                       # Percentage of idle cycles
system.cpu10.Branches                          545362                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22459      0.38%      0.38% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4439089     74.74%     75.12% # Class of executed instruction
system.cpu10.op_class::IntMult                   9647      0.16%     75.28% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36985      0.62%     75.90% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51868      0.87%     76.77% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     76.77% # Class of executed instruction
system.cpu10.op_class::MemRead                 992198     16.70%     93.48% # Class of executed instruction
system.cpu10.op_class::MemWrite                370513      6.24%     99.72% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15033      0.25%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5939621                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                139                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       18955578                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   2833662                       # Number of instructions committed
system.cpu11.committedOps                     4982374                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             4910512                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72400                       # Number of float alu accesses
system.cpu11.num_func_calls                     34462                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       406429                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    4910512                       # number of integer instructions
system.cpu11.num_fp_insts                       72400                       # number of float instructions
system.cpu11.num_int_register_reads           9838455                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          4214054                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122471                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62327                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            2873149                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2212426                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1026454                       # number of memory refs
system.cpu11.num_load_insts                    725103                       # Number of load instructions
system.cpu11.num_store_insts                   301351                       # Number of store instructions
system.cpu11.num_idle_cycles             5516541.162414                       # Number of idle cycles
system.cpu11.num_busy_cycles             13439036.837586                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.708975                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.291025                       # Percentage of idle cycles
system.cpu11.Branches                          474094                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22438      0.45%      0.45% # Class of executed instruction
system.cpu11.op_class::IntAlu                 3835135     76.97%     77.42% # Class of executed instruction
system.cpu11.op_class::IntMult                   9623      0.19%     77.62% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36964      0.74%     78.36% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51760      1.04%     79.40% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     79.40% # Class of executed instruction
system.cpu11.op_class::MemRead                 710082     14.25%     93.65% # Class of executed instruction
system.cpu11.op_class::MemWrite                299522      6.01%     99.66% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15021      0.30%     99.96% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  4982374                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                151                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       24659004                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   3257895                       # Number of instructions committed
system.cpu12.committedOps                     5657256                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5585308                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72492                       # Number of float alu accesses
system.cpu12.num_func_calls                     34538                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       456510                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5585308                       # number of integer instructions
system.cpu12.num_fp_insts                       72492                       # number of float instructions
system.cpu12.num_int_register_reads          11162735                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4788640                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122635                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62411                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            3149128                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2462284                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1275490                       # number of memory refs
system.cpu12.num_load_insts                    924143                       # Number of load instructions
system.cpu12.num_store_insts                   351347                       # Number of store instructions
system.cpu12.num_idle_cycles             1916140.580106                       # Number of idle cycles
system.cpu12.num_busy_cycles             22742863.419894                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.922294                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.077706                       # Percentage of idle cycles
system.cpu12.Branches                          524336                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22452      0.40%      0.40% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4260863     75.32%     75.71% # Class of executed instruction
system.cpu12.op_class::IntMult                   9641      0.17%     75.88% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36978      0.65%     76.54% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51832      0.92%     77.45% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     77.45% # Class of executed instruction
system.cpu12.op_class::MemRead                 909114     16.07%     93.52% # Class of executed instruction
system.cpu12.op_class::MemWrite                349518      6.18%     99.70% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15029      0.27%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5657256                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                145                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       22759942                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   3106396                       # Number of instructions committed
system.cpu13.committedOps                     5415867                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             5343962                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72446                       # Number of float alu accesses
system.cpu13.num_func_calls                     34500                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       438557                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    5343962                       # number of integer instructions
system.cpu13.num_fp_insts                       72446                       # number of float instructions
system.cpu13.num_int_register_reads          10689304                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4583232                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122553                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62369                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            3050122                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2372807                       # number of times the CC registers were written
system.cpu13.num_mem_refs                     1186650                       # number of memory refs
system.cpu13.num_load_insts                    853211                       # Number of load instructions
system.cpu13.num_store_insts                   333439                       # Number of store instructions
system.cpu13.num_idle_cycles             3385179.696610                       # Number of idle cycles
system.cpu13.num_busy_cycles             19374762.303390                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.851266                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.148734                       # Percentage of idle cycles
system.cpu13.Branches                          506295                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22445      0.41%      0.41% # Class of executed instruction
system.cpu13.op_class::IntAlu                 4108370     75.86%     76.27% # Class of executed instruction
system.cpu13.op_class::IntMult                   9635      0.18%     76.45% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36971      0.68%     77.13% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51796      0.96%     78.09% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     78.09% # Class of executed instruction
system.cpu13.op_class::MemRead                 838186     15.48%     93.57% # Class of executed instruction
system.cpu13.op_class::MemWrite                331610      6.12%     99.69% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15025      0.28%     99.97% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  5415867                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        3889736                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   13368292000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        3605496                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              430633                       # Transaction distribution
system.piobus.trans_dist::ReadResp             430633                       # Transaction distribution
system.piobus.trans_dist::WriteReq                447                       # Transaction distribution
system.piobus.trans_dist::WriteResp               447                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port        54438                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        54438                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port        88446                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        88446                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        70730                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        70730                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        53920                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        53920                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        38688                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        38688                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        88728                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        88728                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       111258                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       111258                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         4542                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         4542                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        21830                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        21830                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        21894                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        21894                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       109424                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       109424                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port        38842                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total        38842                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        88620                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        88620                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        70800                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        70800                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                 862160                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       217752                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       217752                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       353784                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       353784                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       282920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       282920                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       215680                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       215680                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       154752                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       154752                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       354912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       354912                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       445032                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       445032                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        18168                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        18168                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port        87320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total        87320                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        87576                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        87576                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       437696                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       437696                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       155368                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       155368                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       354480                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       354480                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       283200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       283200                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 3448640                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           308895000                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           227499000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.7                       # Layer utilization (%)
system.piobus.respLayer2.occupancy           59762000                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.piobus.respLayer4.occupancy           98951000                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           78558500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           59405500                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.4                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          42139500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          99507500                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         123464500                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           4520000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy          23472000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          23600500                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.2                       # Layer utilization (%)
system.piobus.respLayer22.occupancy         123032000                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.9                       # Layer utilization (%)
system.piobus.respLayer24.occupancy          42361500                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          99161500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.7                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          78525000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.6                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     71318230                      
system.ruby.outstanding_req_hist_seqr::mean     1.000023                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000016                      
system.ruby.outstanding_req_hist_seqr::stdev     0.004813                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    71316578    100.00%    100.00% |        1652      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     71318230                      
system.ruby.latency_hist_seqr::bucket_size          128                      
system.ruby.latency_hist_seqr::max_bucket         1279                      
system.ruby.latency_hist_seqr::samples       71318230                      
system.ruby.latency_hist_seqr::mean          3.119959                      
system.ruby.latency_hist_seqr::gmean         1.530559                      
system.ruby.latency_hist_seqr::stdev        15.753196                      
system.ruby.latency_hist_seqr            |    70910223     99.43%     99.43% |      389450      0.55%     99.97% |        8514      0.01%     99.99% |        2002      0.00%     99.99% |        4112      0.01%     99.99% |        3500      0.00%    100.00% |         370      0.00%    100.00% |          34      0.00%    100.00% |           6      0.00%    100.00% |          19      0.00%    100.00%
system.ruby.latency_hist_seqr::total         71318230                      
system.ruby.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.hit_latency_hist_seqr::samples     70768945                      
system.ruby.hit_latency_hist_seqr::mean      1.850278                      
system.ruby.hit_latency_hist_seqr::gmean     1.476411                      
system.ruby.hit_latency_hist_seqr::stdev     1.392031                      
system.ruby.hit_latency_hist_seqr        |    50952497     72.00%     72.00% |           0      0.00%     72.00% |    19720710     27.87%     99.86% |           0      0.00%     99.86% |           0      0.00%     99.86% |       77818      0.11%     99.97% |           1      0.00%     99.97% |       17919      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     70768945                      
system.ruby.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.miss_latency_hist_seqr::samples       549285                      
system.ruby.miss_latency_hist_seqr::mean   166.703504                      
system.ruby.miss_latency_hist_seqr::gmean   158.569088                      
system.ruby.miss_latency_hist_seqr::stdev    70.740110                      
system.ruby.miss_latency_hist_seqr       |      141278     25.72%     25.72% |      389450     70.90%     96.62% |        8514      1.55%     98.17% |        2002      0.36%     98.54% |        4112      0.75%     99.28% |        3500      0.64%     99.92% |         370      0.07%     99.99% |          34      0.01%    100.00% |           6      0.00%    100.00% |          19      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       549285                      
system.ruby.Directory.incomplete_times_seqr            2                      
system.ruby.dir_cntrl0.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl0.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl0.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl1.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl1.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.fully_busy_cycles            3                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl2.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl2.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl2.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.probeFilter.demand_hits            0                       # Number of cache demand hits
system.ruby.dir_cntrl3.probeFilter.demand_misses            0                       # Number of cache demand misses
system.ruby.dir_cntrl3.probeFilter.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl3.fully_busy_cycles            4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1037053                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        40428                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1077481                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      3904323                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1656                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      3905979                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L2cache.demand_hits         6470                       # Number of cache demand hits
system.ruby.l1_cntrl0.L2cache.demand_misses        35614                       # Number of cache demand misses
system.ruby.l1_cntrl0.L2cache.demand_accesses        42084                       # Number of cache demand accesses
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.fully_busy_cycles            61                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1192324                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        57717                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1250041                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4249103                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         2483                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4251586                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L2cache.demand_hits         7239                       # Number of cache demand hits
system.ruby.l1_cntrl1.L2cache.demand_misses        52961                       # Number of cache demand misses
system.ruby.l1_cntrl1.L2cache.demand_accesses        60200                       # Number of cache demand accesses
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.fully_busy_cycles           721                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1257349                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        67630                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1324979                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4429579                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1658                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4431237                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L2cache.demand_hits         7451                       # Number of cache demand hits
system.ruby.l1_cntrl10.L2cache.demand_misses        61837                       # Number of cache demand misses
system.ruby.l1_cntrl10.L2cache.demand_accesses        69288                       # Number of cache demand accesses
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles          276                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits       974971                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        32180                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1007151                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      3756032                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1676                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      3757708                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L2cache.demand_hits         5998                       # Number of cache demand hits
system.ruby.l1_cntrl11.L2cache.demand_misses        27858                       # Number of cache demand misses
system.ruby.l1_cntrl11.L2cache.demand_accesses        33856                       # Number of cache demand accesses
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.fully_busy_cycles           20                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1173897                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        57401                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1231298                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      4230901                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1658                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4232559                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L2cache.demand_hits         6180                       # Number of cache demand hits
system.ruby.l1_cntrl12.L2cache.demand_misses        52879                       # Number of cache demand misses
system.ruby.l1_cntrl12.L2cache.demand_accesses        59059                       # Number of cache demand accesses
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.fully_busy_cycles          380                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl13.L1Dcache.demand_hits      1103005                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        48363                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses      1151368                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      4061005                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1702                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      4062707                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L2cache.demand_hits         6263                       # Number of cache demand hits
system.ruby.l1_cntrl13.L2cache.demand_misses        43802                       # Number of cache demand misses
system.ruby.l1_cntrl13.L2cache.demand_accesses        50065                       # Number of cache demand accesses
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.fully_busy_cycles          285                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L2cache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L2cache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L2cache.demand_accesses          889                       # Number of cache demand accesses
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1101560                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        49783                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1151343                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4060780                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1651                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4062431                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L2cache.demand_hits         7618                       # Number of cache demand hits
system.ruby.l1_cntrl2.L2cache.demand_misses        43816                       # Number of cache demand misses
system.ruby.l1_cntrl2.L2cache.demand_accesses        51434                       # Number of cache demand accesses
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.fully_busy_cycles           236                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1035952                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        39794                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1075746                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      3899351                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         2474                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      3901825                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L2cache.demand_hits         6855                       # Number of cache demand hits
system.ruby.l1_cntrl3.L2cache.demand_misses        35413                       # Number of cache demand misses
system.ruby.l1_cntrl3.L2cache.demand_accesses        42268                       # Number of cache demand accesses
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.fully_busy_cycles            62                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl4.L1Dcache.demand_hits       974439                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        32175                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1006614                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      3754812                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         1649                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      3756461                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L2cache.demand_hits         6026                       # Number of cache demand hits
system.ruby.l1_cntrl4.L2cache.demand_misses        27798                       # Number of cache demand misses
system.ruby.l1_cntrl4.L2cache.demand_accesses        33824                       # Number of cache demand accesses
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles             9                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1174867                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        57151                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1232018                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4231455                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         2478                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4233933                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L2cache.demand_hits         6675                       # Number of cache demand hits
system.ruby.l1_cntrl5.L2cache.demand_misses        52954                       # Number of cache demand misses
system.ruby.l1_cntrl5.L2cache.demand_accesses        59629                       # Number of cache demand accesses
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles           516                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1283070                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        69471                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1352541                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      4466382                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         2484                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      4468866                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L2cache.demand_hits        11333                       # Number of cache demand hits
system.ruby.l1_cntrl6.L2cache.demand_misses        60622                       # Number of cache demand misses
system.ruby.l1_cntrl6.L2cache.demand_accesses        71955                       # Number of cache demand accesses
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.fully_busy_cycles           706                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl7.L1Dcache.demand_hits       855477                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        15567                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       871044                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3447650                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1659                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3449309                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L2cache.demand_hits         5160                       # Number of cache demand hits
system.ruby.l1_cntrl7.L2cache.demand_misses        12066                       # Number of cache demand misses
system.ruby.l1_cntrl7.L2cache.demand_accesses        17226                       # Number of cache demand accesses
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.L1Dcache.demand_hits       907694                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        23721                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses       931415                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      3593582                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         2469                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      3596051                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L2cache.demand_hits         6246                       # Number of cache demand hits
system.ruby.l1_cntrl8.L2cache.demand_misses        19944                       # Number of cache demand misses
system.ruby.l1_cntrl8.L2cache.demand_accesses        26190                       # Number of cache demand accesses
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl9.L1Dcache.demand_hits       907747                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        23694                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses       931441                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      3593825                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         2473                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      3596298                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L2cache.demand_hits         6224                       # Number of cache demand hits
system.ruby.l1_cntrl9.L2cache.demand_misses        19943                       # Number of cache demand misses
system.ruby.l1_cntrl9.L2cache.demand_accesses        26167                       # Number of cache demand accesses
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2325762                      
system.ruby.network.routers00.buffer_writes      2325762                      
system.ruby.network.routers00.sw_input_arbiter_activity      2362779                      
system.ruby.network.routers00.sw_output_arbiter_activity      2325762                      
system.ruby.network.routers00.crossbar_activity      2325762                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      3169673                      
system.ruby.network.routers01.buffer_writes      3169673                      
system.ruby.network.routers01.sw_input_arbiter_activity      3253166                      
system.ruby.network.routers01.sw_output_arbiter_activity      3169673                      
system.ruby.network.routers01.crossbar_activity      3169673                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      3075297                      
system.ruby.network.routers02.buffer_writes      3075297                      
system.ruby.network.routers02.sw_input_arbiter_activity      3151143                      
system.ruby.network.routers02.sw_output_arbiter_activity      3075297                      
system.ruby.network.routers02.crossbar_activity      3075297                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      2322567                      
system.ruby.network.routers03.buffer_writes      2322567                      
system.ruby.network.routers03.sw_input_arbiter_activity      2361123                      
system.ruby.network.routers03.sw_output_arbiter_activity      2322567                      
system.ruby.network.routers03.crossbar_activity      2322567                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      6568572                      
system.ruby.network.routers04.buffer_writes      6568572                      
system.ruby.network.routers04.sw_input_arbiter_activity      7009173                      
system.ruby.network.routers04.sw_output_arbiter_activity      6568572                      
system.ruby.network.routers04.crossbar_activity      6568572                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      6307247                      
system.ruby.network.routers05.buffer_writes      6307247                      
system.ruby.network.routers05.sw_input_arbiter_activity      6644347                      
system.ruby.network.routers05.sw_output_arbiter_activity      6307247                      
system.ruby.network.routers05.crossbar_activity      6307247                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      6547780                      
system.ruby.network.routers06.buffer_writes      6547780                      
system.ruby.network.routers06.sw_input_arbiter_activity      7053576                      
system.ruby.network.routers06.sw_output_arbiter_activity      6547780                      
system.ruby.network.routers06.crossbar_activity      6547780                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      6409048                      
system.ruby.network.routers07.buffer_writes      6409048                      
system.ruby.network.routers07.sw_input_arbiter_activity      6891352                      
system.ruby.network.routers07.sw_output_arbiter_activity      6409048                      
system.ruby.network.routers07.crossbar_activity      6409048                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      6773798                      
system.ruby.network.routers08.buffer_writes      6773798                      
system.ruby.network.routers08.sw_input_arbiter_activity      7336154                      
system.ruby.network.routers08.sw_output_arbiter_activity      6773798                      
system.ruby.network.routers08.crossbar_activity      6773798                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      6618344                      
system.ruby.network.routers09.buffer_writes      6618344                      
system.ruby.network.routers09.sw_input_arbiter_activity      7088984                      
system.ruby.network.routers09.sw_output_arbiter_activity      6618344                      
system.ruby.network.routers09.crossbar_activity      6618344                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      7479475                      
system.ruby.network.routers10.buffer_writes      7479475                      
system.ruby.network.routers10.sw_input_arbiter_activity      8332226                      
system.ruby.network.routers10.sw_output_arbiter_activity      7479475                      
system.ruby.network.routers10.crossbar_activity      7479475                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      6911804                      
system.ruby.network.routers11.buffer_writes      6911804                      
system.ruby.network.routers11.sw_input_arbiter_activity      7623703                      
system.ruby.network.routers11.sw_output_arbiter_activity      6911804                      
system.ruby.network.routers11.crossbar_activity      6911804                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      2791107                      
system.ruby.network.routers12.buffer_writes      2791107                      
system.ruby.network.routers12.sw_input_arbiter_activity      3010655                      
system.ruby.network.routers12.sw_output_arbiter_activity      2791107                      
system.ruby.network.routers12.crossbar_activity      2791107                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      3127489                      
system.ruby.network.routers13.buffer_writes      3127489                      
system.ruby.network.routers13.sw_input_arbiter_activity      3331947                      
system.ruby.network.routers13.sw_output_arbiter_activity      3127489                      
system.ruby.network.routers13.crossbar_activity      3127489                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      3388825                      
system.ruby.network.routers14.buffer_writes      3388825                      
system.ruby.network.routers14.sw_input_arbiter_activity      3594991                      
system.ruby.network.routers14.sw_output_arbiter_activity      3388825                      
system.ruby.network.routers14.crossbar_activity      3388825                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2944305                      
system.ruby.network.routers15.buffer_writes      2944305                      
system.ruby.network.routers15.sw_input_arbiter_activity      3142735                      
system.ruby.network.routers15.sw_output_arbiter_activity      2944305                      
system.ruby.network.routers15.crossbar_activity      2944305                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |           0      0.00%      0.00% |           0      0.00%      0.00% |      685403      3.70%      3.70% |     8375393     45.19%     48.89% |     8785690     47.41%     96.30% |      685402      3.70%    100.00%
system.ruby.network.packets_received::total     18531888                      
system.ruby.network.packets_injected     |           0      0.00%      0.00% |           0      0.00%      0.00% |      685403      3.70%      3.70% |     8375393     45.19%     48.89% |     8785690     47.41%     96.30% |      685402      3.70%    100.00%
system.ruby.network.packets_injected::total     18531888                      
system.ruby.network.packet_network_latency |           0                       |           0                       |     6524017                       |    79191782                       |    95473689                       |     8270239                      
system.ruby.network.packet_queueing_latency |           0                       |           0                       |     1496613                       |   123973624                       |    84025678                       |     6854020                      
system.ruby.network.memory_received      |           0      0.00%      0.00% |           0      0.00%      0.00% |      685403     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |      685402     50.00%    100.00%
system.ruby.network.memory_received::total      1370805                      
system.ruby.network.memory_network_latency |           0                       |           0                       |     6524017                       |           0                       |           0                       |     8270239                      
system.ruby.network.memory_queueing_latency |           0                       |           0                       |     1496613                       |           0                       |           0                       |     6854020                      
system.ruby.network.average_packet_vnet_latency |         nan                       |         nan                       |    9.518512                       |    9.455291                       |   10.866954                       |   12.066260                      
system.ruby.network.average_packet_vqueue_latency |         nan                       |         nan                       |    2.183552                       |   14.802126                       |    9.563925                       |          10                      
system.ruby.network.average_packet_network_latency    10.223444                      
system.ruby.network.average_packet_queueing_latency    11.674468                      
system.ruby.network.average_packet_latency    21.897913                      
system.ruby.network.average_memory_network_latency    10.792385                      
system.ruby.network.average_memory_queueing_latency     6.091773                      
system.ruby.network.average_memory_latency    16.884159                      
system.ruby.network.flits_received       |           0      0.00%      0.00% |           0      0.00%      0.00% |      685403      3.25%      3.25% |     8375393     39.75%     43.00% |    10982830     52.12%     95.12% |     1027742      4.88%    100.00%
system.ruby.network.flits_received::total     21071368                      
system.ruby.network.flits_injected       |           0      0.00%      0.00% |           0      0.00%      0.00% |      685403      3.25%      3.25% |     8375393     39.75%     43.00% |    10982830     52.12%     95.12% |     1027742      4.88%    100.00%
system.ruby.network.flits_injected::total     21071368                      
system.ruby.network.flit_network_latency |           0                       |           0                       |     6524017                       |    79191782                       |   121389058                       |    14149785                      
system.ruby.network.flit_queueing_latency |           0                       |           0                       |     1496613                       |   123973624                       |    90672190                       |    10277420                      
system.ruby.network.average_flit_vnet_latency |         nan                       |         nan                       |    9.518512                       |    9.455291                       |   11.052621                       |   13.767838                      
system.ruby.network.average_flit_vqueue_latency |         nan                       |         nan                       |    2.183552                       |   14.802126                       |    8.255813                       |          10                      
system.ruby.network.average_flit_network_latency    10.500250                      
system.ruby.network.average_flit_queueing_latency    10.745380                      
system.ruby.network.average_flit_latency    21.245630                      
system.ruby.network.ext_in_link_utilization     21071368                      
system.ruby.network.ext_out_link_utilization     21071368                      
system.ruby.network.int_link_utilization     55689725                      
system.ruby.network.avg_link_utilization     3.659123                      
system.ruby.network.avg_vc_load          |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |    0.082113      2.24%      2.24% |    0.025247      0.69%      2.93% |    0.006788      0.19%      3.12% |    0.006559      0.18%      3.30% |    0.886068     24.22%     27.51% |    0.277180      7.58%     35.09% |    0.159858      4.37%     39.46% |    0.084163      2.30%     41.76% |    1.047823     28.64%     70.39% |    0.444804     12.16%     82.55% |    0.268204      7.33%     89.88% |    0.188531      5.15%     95.03% |    0.147811      4.04%     99.07% |    0.014765      0.40%     99.47% |    0.009912      0.27%     99.75% |    0.009299      0.25%    100.00%
system.ruby.network.avg_vc_load::total       3.659123                      
system.ruby.network.average_hops             2.642910                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  13368292000                       # Cumulative time (in ticks) in various power states
system.ruby.LD.latency_hist_seqr::bucket_size          128                      
system.ruby.LD.latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.latency_hist_seqr::samples     10509854                      
system.ruby.LD.latency_hist_seqr::mean       8.359360                      
system.ruby.LD.latency_hist_seqr::gmean      1.770799                      
system.ruby.LD.latency_hist_seqr::stdev     35.188393                      
system.ruby.LD.latency_hist_seqr         |    10190060     96.96%     96.96% |      306266      2.91%     99.87% |        6300      0.06%     99.93% |        1314      0.01%     99.94% |        2915      0.03%     99.97% |        2675      0.03%    100.00% |         303      0.00%    100.00% |          15      0.00%    100.00% |           1      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      10509854                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.hit_latency_hist_seqr::samples     10105517                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.881998                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.477916                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.560148                      
system.ruby.LD.hit_latency_hist_seqr     |     7311357     72.35%     72.35% |           0      0.00%     72.35% |     2724279     26.96%     99.31% |           0      0.00%     99.31% |           0      0.00%     99.31% |       56082      0.55%     99.86% |           0      0.00%     99.86% |       13799      0.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10105517                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.miss_latency_hist_seqr::samples       404337                      
system.ruby.LD.miss_latency_hist_seqr::mean   170.246819                      
system.ruby.LD.miss_latency_hist_seqr::gmean   162.403676                      
system.ruby.LD.miss_latency_hist_seqr::stdev    69.770436                      
system.ruby.LD.miss_latency_hist_seqr    |       84543     20.91%     20.91% |      306266     75.75%     96.65% |        6300      1.56%     98.21% |        1314      0.32%     98.54% |        2915      0.72%     99.26% |        2675      0.66%     99.92% |         303      0.07%     99.99% |          15      0.00%    100.00% |           1      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       404337                      
system.ruby.ST.latency_hist_seqr::bucket_size          128                      
system.ruby.ST.latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.latency_hist_seqr::samples      4548532                      
system.ruby.ST.latency_hist_seqr::mean       5.868989                      
system.ruby.ST.latency_hist_seqr::gmean      1.605228                      
system.ruby.ST.latency_hist_seqr::stdev     27.431628                      
system.ruby.ST.latency_hist_seqr         |     4479880     98.49%     98.49% |       64293      1.41%     99.90% |        1913      0.04%     99.95% |         612      0.01%     99.96% |        1041      0.02%     99.98% |         694      0.02%    100.00% |          61      0.00%    100.00% |          19      0.00%    100.00% |           5      0.00%    100.00% |          14      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4548532                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.hit_latency_hist_seqr::samples      4425917                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.776085                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.416951                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.437397                      
system.ruby.ST.hit_latency_hist_seqr     |     3327164     75.17%     75.17% |           0      0.00%     75.17% |     1080652     24.42%     99.59% |           0      0.00%     99.59% |           0      0.00%     99.59% |       14126      0.32%     99.91% |           1      0.00%     99.91% |        3974      0.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4425917                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.miss_latency_hist_seqr::samples       122615                      
system.ruby.ST.miss_latency_hist_seqr::mean   153.606655                      
system.ruby.ST.miss_latency_hist_seqr::gmean   144.974328                      
system.ruby.ST.miss_latency_hist_seqr::stdev    73.545407                      
system.ruby.ST.miss_latency_hist_seqr    |       53963     44.01%     44.01% |       64293     52.43%     96.44% |        1913      1.56%     98.01% |         612      0.50%     98.50% |        1041      0.85%     99.35% |         694      0.57%     99.92% |          61      0.05%     99.97% |          19      0.02%     99.98% |           5      0.00%     99.99% |          14      0.01%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       122615                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     55706950                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.921599                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.488333                      
system.ruby.IFETCH.latency_hist_seqr::stdev     3.795259                      
system.ruby.IFETCH.latency_hist_seqr     |    55688785     99.97%     99.97% |       17542      0.03%    100.00% |         284      0.00%    100.00% |          71      0.00%    100.00% |         140      0.00%    100.00% |         124      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     55706950                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     55686219                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.857385                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.485716                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.358863                      
system.ruby.IFETCH.hit_latency_hist_seqr |    39788846     71.45%     71.45% |           0      0.00%     71.45% |    15889934     28.53%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |        7335      0.01%    100.00% |           0      0.00%    100.00% |         104      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     55686219                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        20731                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   174.411172                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   168.294806                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    63.102562                      
system.ruby.IFETCH.miss_latency_hist_seqr |        2566     12.38%     12.38% |       17542     84.62%     96.99% |         284      1.37%     98.36% |          71      0.34%     98.71% |         140      0.68%     99.38% |         124      0.60%     99.98% |           4      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        20731                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       552894                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.650535                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.084421                      
system.ruby.RMW_Read.latency_hist_seqr::stdev    10.045722                      
system.ruby.RMW_Read.latency_hist_seqr   |      551498     99.75%     99.75% |        1349      0.24%     99.99% |          17      0.00%     99.99% |           5      0.00%    100.00% |          16      0.00%    100.00% |           7      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       552894                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       551292                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.146621                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.068641                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.680579                      
system.ruby.RMW_Read.hit_latency_hist_seqr |      525130     95.25%     95.25% |           0      0.00%     95.25% |       25845      4.69%     99.94% |           0      0.00%     99.94% |           0      0.00%     99.94% |         275      0.05%     99.99% |           0      0.00%     99.99% |          42      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       551292                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         1602                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   175.061174                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean   168.244308                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    67.184653                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         206     12.86%     12.86% |        1349     84.21%     97.07% |          17      1.06%     98.13% |           5      0.31%     98.44% |          16      1.00%     99.44% |           7      0.44%     99.88% |           2      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         1602                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::samples     70673207                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::mean     1.837122                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::gmean     1.472310                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr::stdev     1.345583                      
system.ruby.L1Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |    50952497     72.10%     72.10% |           0      0.00%     72.10% |           0      0.00%     72.10% |    19720710     27.90%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.hit_mach_latency_hist_seqr::total     70673207                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::samples         2870                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::mean    61.715679                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::gmean    61.060118                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr::stdev     9.521965                      
system.ruby.L1Cache.miss_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          90      3.14%      3.14% |        1746     60.84%     63.97% |         908     31.64%     95.61% |          98      3.41%     99.02% |          20      0.70%     99.72% |           5      0.17%     99.90% |           2      0.07%     99.97% |           1      0.03%    100.00%
system.ruby.L1Cache.miss_mach_latency_hist_seqr::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::max_bucket            9                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::mean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::gmean            1                      
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request |           0      0.00%      0.00% |        2870    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.issue_to_initial_request::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::mean    11.762718                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::gmean    11.522021                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::stdev     2.385723                      
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward |           0      0.00%      0.00% |         103      3.59%      3.59% |        1503     52.37%     55.96% |        1082     37.70%     93.66% |         181      6.31%     99.97% |           1      0.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.initial_to_forward::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::bucket_size           16                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::max_bucket          159                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::mean    33.589199                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::gmean    33.005302                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::stdev     7.500962                      
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response |           0      0.00%      0.00% |        1346     46.90%     46.90% |        1368     47.67%     94.56% |         123      4.29%     98.85% |          24      0.84%     99.69% |           7      0.24%     99.93% |           0      0.00%     99.93% |           2      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.forward_to_first_response::total         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::bucket_size            4                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::max_bucket           39                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::samples         2870                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::mean    15.363763                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::stdev     5.427819                      
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion |          13      0.45%      0.45% |          94      3.28%      3.73% |         601     20.94%     24.67% |         959     33.41%     58.08% |         604     21.05%     79.13% |         332     11.57%     90.70% |         183      6.38%     97.07% |          79      2.75%     99.83% |           5      0.17%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache.miss_latency_hist_seqr.first_response_to_completion::total         2870                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::samples        95738                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::mean    11.561512                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::gmean    11.507900                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr::stdev     1.170142                      
system.ruby.L2Cache.hit_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       77818     81.28%     81.28% |           1      0.00%     81.28% |       17919     18.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache.hit_mach_latency_hist_seqr::total        95738                      
system.ruby.Directory.miss_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.Directory.miss_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.Directory.miss_mach_latency_hist_seqr::samples       546415                      
system.ruby.Directory.miss_mach_latency_hist_seqr::mean   167.254944                      
system.ruby.Directory.miss_mach_latency_hist_seqr::gmean   159.365918                      
system.ruby.Directory.miss_mach_latency_hist_seqr::stdev    70.510797                      
system.ruby.Directory.miss_mach_latency_hist_seqr |      138411     25.33%     25.33% |      389447     71.27%     96.60% |        8514      1.56%     98.16% |        2002      0.37%     98.53% |        4112      0.75%     99.28% |        3500      0.64%     99.92% |         370      0.07%     99.99% |          34      0.01%    100.00% |           6      0.00%    100.00% |          19      0.00%    100.00%
system.ruby.Directory.miss_mach_latency_hist_seqr::total       546415                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::bucket_size            8                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::max_bucket           79                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::samples       546413                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::mean     1.277149                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::gmean     1.135348                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::stdev     0.915259                      
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request |      546344     99.99%     99.99% |           1      0.00%     99.99% |          22      0.00%     99.99% |          36      0.01%    100.00% |           8      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.issue_to_initial_request::total       546413                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::bucket_size           16                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::max_bucket          159                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::samples       546413                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::mean    12.723815                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::gmean    12.411529                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::stdev     2.784502                      
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward |      466514     85.38%     85.38% |       79835     14.61%     99.99% |           2      0.00%     99.99% |          37      0.01%    100.00% |          23      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.initial_to_forward::total       546413                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::bucket_size           32                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::max_bucket          319                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::samples       546413                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::mean    36.971070                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::gmean    35.838975                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::stdev    10.837232                      
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response |      152435     27.90%     27.90% |      374304     68.50%     96.40% |       17681      3.24%     99.64% |        1858      0.34%     99.98% |         111      0.02%    100.00% |          18      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.forward_to_first_response::total       546413                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::bucket_size          128                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::max_bucket         1279                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::samples       546413                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::mean   116.283031                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::gmean   106.452944                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::stdev    69.804020                      
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion |      365569     66.90%     66.90% |      168419     30.82%     97.73% |        3174      0.58%     98.31% |        2630      0.48%     98.79% |        4747      0.87%     99.66% |        1698      0.31%     99.97% |         135      0.02%     99.99% |          18      0.00%    100.00% |          12      0.00%    100.00% |          11      0.00%    100.00%
system.ruby.Directory.miss_latency_hist_seqr.first_response_to_completion::total       546413                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::samples     10035636                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.814382                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.456919                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.334139                      
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     7311357     72.85%     72.85% |           0      0.00%     72.85% |           0      0.00%     72.85% |     2724279     27.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.hit_type_mach_latency_hist_seqr::total     10035636                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::samples         1792                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::mean    61.454241                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::gmean    60.824892                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::stdev     9.318133                      
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          54      3.01%      3.01% |        1121     62.56%     65.57% |         548     30.58%     96.15% |          52      2.90%     99.05% |          11      0.61%     99.67% |           4      0.22%     99.89% |           2      0.11%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L1Cache.miss_type_mach_latency_hist_seqr::total         1792                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::samples        69881                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.592393                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.536503                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.194265                      
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       56082     80.25%     80.25% |           0      0.00%     80.25% |       13799     19.75%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.L2Cache.hit_type_mach_latency_hist_seqr::total        69881                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::samples       402545                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::mean   170.731128                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::gmean   163.115248                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::stdev    69.543324                      
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr |       82753     20.56%     20.56% |      306264     76.08%     96.64% |        6300      1.57%     98.20% |        1314      0.33%     98.53% |        2915      0.72%     99.25% |        2675      0.66%     99.92% |         303      0.08%     99.99% |          15      0.00%    100.00% |           1      0.00%    100.00% |           5      0.00%    100.00%
system.ruby.LD.Directory.miss_type_mach_latency_hist_seqr::total       402545                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::samples      4407816                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.735502                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.404770                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.290559                      
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |     3327164     75.48%     75.48% |           0      0.00%     75.48% |           0      0.00%     75.48% |     1080652     24.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L1Cache.hit_type_mach_latency_hist_seqr::total      4407816                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::bucket_size           16                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::max_bucket          159                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::samples         1078                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::mean    62.150278                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::gmean    61.453156                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::stdev     9.840495                      
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |          36      3.34%      3.34% |         625     57.98%     61.32% |         360     33.40%     94.71% |          46      4.27%     98.98% |           9      0.83%     99.81% |           1      0.09%     99.91% |           0      0.00%     99.91% |           1      0.09%    100.00%
system.ruby.ST.L1Cache.miss_type_mach_latency_hist_seqr::total         1078                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::samples        18101                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.658693                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.598157                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.241844                      
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |       14126     78.04%     78.04% |           1      0.01%     78.05% |        3974     21.95%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.L2Cache.hit_type_mach_latency_hist_seqr::total        18101                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::samples       121537                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::mean   154.417848                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::gmean   146.082189                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::stdev    73.356645                      
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr |       52886     43.51%     43.51% |       64292     52.90%     96.41% |        1913      1.57%     97.99% |         612      0.50%     98.49% |        1041      0.86%     99.35% |         694      0.57%     99.92% |          61      0.05%     99.97% |          19      0.02%     99.98% |           5      0.00%     99.99% |          14      0.01%    100.00%
system.ruby.ST.Directory.miss_type_mach_latency_hist_seqr::total       121537                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::samples     55678780                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.856157                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.485318                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::stdev     1.354794                      
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |    39788846     71.46%     71.46% |           0      0.00%     71.46% |           0      0.00%     71.46% |    15889934     28.54%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L1Cache.hit_type_mach_latency_hist_seqr::total     55678780                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::samples         7439                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.041941                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.037149                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::stdev     0.352251                      
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |        7335     98.60%     98.60% |           0      0.00%     98.60% |         104      1.40%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.L2Cache.hit_type_mach_latency_hist_seqr::total         7439                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::samples        20731                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::mean   174.411172                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::gmean   168.294806                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::stdev    63.102562                      
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr |        2566     12.38%     12.38% |       17542     84.62%     96.99% |         284      1.37%     98.36% |          71      0.34%     98.71% |         140      0.68%     99.38% |         124      0.60%     99.98% |           4      0.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.Directory.miss_type_mach_latency_hist_seqr::total        20731                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::samples       550975                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::mean     1.140723                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::gmean     1.067189                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::stdev     0.634324                      
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |      525130     95.31%     95.31% |           0      0.00%     95.31% |           0      0.00%     95.31% |       25845      4.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L1Cache.hit_type_mach_latency_hist_seqr::total       550975                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::bucket_size            2                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::max_bucket           19                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::samples          317                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::mean    11.397476                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::gmean    11.357148                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::stdev     1.018683                      
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         275     86.75%     86.75% |           0      0.00%     86.75% |          42     13.25%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.L2Cache.hit_type_mach_latency_hist_seqr::total          317                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::samples         1602                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::mean   175.061174                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::gmean   168.244308                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::stdev    67.184653                      
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr |         206     12.86%     12.86% |        1349     84.21%     97.07% |          17      1.06%     98.13% |           5      0.31%     98.44% |          16      1.00%     99.44% |           7      0.44%     99.88% |           2      0.12%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.Directory.miss_type_mach_latency_hist_seqr::total         1602                      
system.ruby.Directory_Controller.GETX    |       30961     24.92%     24.92% |       31055     25.00%     49.92% |       31145     25.07%     74.99% |       31073     25.01%    100.00%
system.ruby.Directory_Controller.GETX::total       124234                      
system.ruby.Directory_Controller.GETS    |      105690     24.86%     24.86% |      106816     25.13%     49.99% |      105439     24.80%     74.79% |      107177     25.21%    100.00%
system.ruby.Directory_Controller.GETS::total       425122                      
system.ruby.Directory_Controller.PUT     |       33796     24.83%     24.83% |       34212     25.13%     49.96% |       33686     24.75%     74.71% |       34424     25.29%    100.00%
system.ruby.Directory_Controller.PUT::total       136118                      
system.ruby.Directory_Controller.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.UnblockS::total           14                      
system.ruby.Directory_Controller.UnblockM |      136635     24.88%     24.88% |      137853     25.10%     49.97% |      136558     24.86%     74.83% |      138224     25.17%    100.00%
system.ruby.Directory_Controller.UnblockM::total       549270                      
system.ruby.Directory_Controller.Writeback_Exclusive_Clean |       12618     24.97%     24.97% |       12688     25.11%     50.08% |       12431     24.60%     74.68% |       12796     25.32%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Clean::total        50533                      
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty |       21178     24.74%     24.74% |       21524     25.15%     49.89% |       21255     24.83%     74.73% |       21628     25.27%    100.00%
system.ruby.Directory_Controller.Writeback_Exclusive_Dirty::total        85585                      
system.ruby.Directory_Controller.Memory_Data |      135963     24.88%     24.88% |      137111     25.09%     49.98% |      135831     24.86%     74.83% |      137510     25.17%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       546415                      
system.ruby.Directory_Controller.Memory_Ack |       21178     24.74%     24.74% |       21524     25.15%     49.89% |       21255     24.83%     74.73% |       21628     25.27%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        85585                      
system.ruby.Directory_Controller.NX.GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NX.GETX::total           14                      
system.ruby.Directory_Controller.NO.GETX |         252     23.68%     23.68% |         280     26.32%     50.00% |         266     25.00%     75.00% |         266     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETX::total         1064                      
system.ruby.Directory_Controller.NO.GETS |         420     23.44%     23.44% |         462     25.78%     49.22% |         462     25.78%     75.00% |         448     25.00%    100.00%
system.ruby.Directory_Controller.NO.GETS::total         1792                      
system.ruby.Directory_Controller.NO.PUT  |       33796     24.83%     24.83% |       34212     25.13%     49.96% |       33686     24.75%     74.71% |       34424     25.29%    100.00%
system.ruby.Directory_Controller.NO.PUT::total       136118                      
system.ruby.Directory_Controller.E.GETX  |       30703     24.93%     24.93% |       30773     24.99%     49.92% |       30863     25.06%     74.99% |       30800     25.01%    100.00%
system.ruby.Directory_Controller.E.GETX::total       123139                      
system.ruby.Directory_Controller.E.GETS  |      105260     24.87%     24.87% |      106338     25.12%     49.99% |      104968     24.80%     74.79% |      106710     25.21%    100.00%
system.ruby.Directory_Controller.E.GETS::total       423276                      
system.ruby.Directory_Controller.NO_B.UnblockS |           0      0.00%      0.00% |           0      0.00%      0.00% |          14    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockS::total           14                      
system.ruby.Directory_Controller.NO_B.UnblockM |      136635     24.88%     24.88% |      137853     25.10%     49.97% |      136558     24.86%     74.83% |      138224     25.17%    100.00%
system.ruby.Directory_Controller.NO_B.UnblockM::total       549270                      
system.ruby.Directory_Controller.NO_B_W.Memory_Data |      135963     24.88%     24.88% |      137111     25.09%     49.98% |      135831     24.86%     74.83% |      137510     25.17%    100.00%
system.ruby.Directory_Controller.NO_B_W.Memory_Data::total       546415                      
system.ruby.Directory_Controller.WB.GETX |           6     35.29%     35.29% |           2     11.76%     47.06% |           2     11.76%     58.82% |           7     41.18%    100.00%
system.ruby.Directory_Controller.WB.GETX::total           17                      
system.ruby.Directory_Controller.WB.GETS |          10     18.52%     18.52% |          16     29.63%     48.15% |           9     16.67%     64.81% |          19     35.19%    100.00%
system.ruby.Directory_Controller.WB.GETS::total           54                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean |       12618     24.97%     24.97% |       12688     25.11%     50.08% |       12431     24.60%     74.68% |       12796     25.32%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Clean::total        50533                      
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty |       21178     24.74%     24.74% |       21524     25.15%     49.89% |       21255     24.83%     74.73% |       21628     25.27%    100.00%
system.ruby.Directory_Controller.WB.Writeback_Exclusive_Dirty::total        85585                      
system.ruby.Directory_Controller.WB_E_W.Memory_Ack |       21178     24.74%     24.74% |       21524     25.15%     49.89% |       21255     24.83%     74.73% |       21628     25.27%    100.00%
system.ruby.Directory_Controller.WB_E_W.Memory_Ack::total        85585                      
system.ruby.L1Cache_Controller.Load      |      724608      6.89%      6.89% |      845549      8.05%     14.94% |      773771      7.36%     22.30% |      723473      6.88%     29.19% |      677262      6.44%     35.63% |        4200      0.04%     35.67% |        4200      0.04%     35.71% |      827381      7.87%     43.58% |      913867      8.70%     52.28% |      593001      5.64%     57.92% |      627509      5.97%     63.89% |      627538      5.97%     69.86% |      889195      8.46%     78.32% |      677627      6.45%     84.77% |      826937      7.87%     92.64% |      773789      7.36%    100.00%
system.ruby.L1Cache_Controller.Load::total     10509907                      
system.ruby.L1Cache_Controller.Ifetch    |     3905980      7.01%      7.01% |     4251586      7.63%     14.64% |     4062431      7.29%     21.94% |     3901825      7.00%     28.94% |     3756461      6.74%     35.68% |           0      0.00%     35.68% |           0      0.00%     35.68% |     4233933      7.60%     43.28% |     4468866      8.02%     51.31% |     3449309      6.19%     57.50% |     3596051      6.46%     63.95% |     3596298      6.46%     70.41% |     4431237      7.95%     78.36% |     3757708      6.75%     85.11% |     4232559      7.60%     92.71% |     4062707      7.29%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     55706951                      
system.ruby.L1Cache_Controller.Store     |      352879      6.92%      6.92% |      404505      7.93%     14.85% |      377577      7.40%     22.25% |      352273      6.91%     29.15% |      329353      6.46%     35.61% |        4200      0.08%     35.69% |        4200      0.08%     35.77% |      404656      7.93%     43.71% |      438679      8.60%     52.31% |      278043      5.45%     57.76% |      303906      5.96%     63.71% |      303903      5.96%     69.67% |      435793      8.54%     78.21% |      329524      6.46%     84.67% |      404372      7.93%     92.60% |      377581      7.40%    100.00%
system.ruby.L1Cache_Controller.Store::total      5101444                      
system.ruby.L1Cache_Controller.L2_Replacement |        2946      2.16%      2.16% |       18801     13.81%     15.98% |        9700      7.13%     23.10% |        2978      2.19%     25.29% |         248      0.18%     25.47% |           0      0.00%     25.47% |           0      0.00%     25.47% |       18674     13.72%     39.19% |       26412     19.40%     58.60% |           1      0.00%     58.60% |          13      0.01%     58.61% |           9      0.01%     58.61% |       27534     20.23%     78.84% |         584      0.43%     79.27% |       18580     13.65%     92.92% |        9638      7.08%    100.00%
system.ruby.L1Cache_Controller.L2_Replacement::total       136118                      
system.ruby.L1Cache_Controller.L1_to_L2  |       40456      6.52%      6.52% |       58567      9.44%     15.96% |       49808      8.03%     23.99% |       40630      6.55%     30.54% |       32193      5.19%     35.73% |           0      0.00%     35.73% |           0      0.00%     35.73% |       57991      9.35%     45.08% |       70317     11.33%     56.41% |       15589      2.51%     58.93% |       24558      3.96%     62.88% |       24529      3.95%     66.84% |       67649     10.90%     77.74% |       32223      5.19%     82.94% |       57420      9.26%     92.19% |       48429      7.81%    100.00%
system.ruby.L1Cache_Controller.L1_to_L2::total       620359                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D |        6285      7.12%      7.12% |        6257      7.09%     14.20% |        7446      8.43%     22.64% |        5854      6.63%     29.27% |        5846      6.62%     35.89% |           0      0.00%     35.89% |           0      0.00%     35.89% |        5685      6.44%     42.33% |       10354     11.73%     54.05% |        4970      5.63%     59.68% |        5246      5.94%     65.62% |        5220      5.91%     71.53% |        7293      8.26%     79.79% |        5791      6.56%     86.35% |        6015      6.81%     93.16% |        6037      6.84%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1D::total        88299                      
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I |         185      2.49%      2.49% |         982     13.20%     15.69% |         172      2.31%     18.00% |        1001     13.46%     31.46% |         180      2.42%     33.88% |           0      0.00%     33.88% |           0      0.00%     33.88% |         990     13.31%     47.18% |         979     13.16%     60.34% |         190      2.55%     62.90% |        1000     13.44%     76.34% |        1004     13.50%     89.84% |         158      2.12%     91.96% |         207      2.78%     94.74% |         165      2.22%     96.96% |         226      3.04%    100.00%
system.ruby.L1Cache_Controller.Trigger_L2_to_L1I::total         7439                      
system.ruby.L1Cache_Controller.Complete_L2_to_L1 |        6470      6.76%      6.76% |        7239      7.56%     14.32% |        7618      7.96%     22.28% |        6855      7.16%     29.44% |        6026      6.29%     35.73% |           0      0.00%     35.73% |           0      0.00%     35.73% |        6675      6.97%     42.70% |       11333     11.84%     54.54% |        5160      5.39%     59.93% |        6246      6.52%     66.45% |        6224      6.50%     72.96% |        7451      7.78%     80.74% |        5998      6.27%     87.00% |        6180      6.46%     93.46% |        6263      6.54%    100.00%
system.ruby.L1Cache_Controller.Complete_L2_to_L1::total        95738                      
system.ruby.L1Cache_Controller.Other_GETX |      113873      6.11%      6.11% |      121752      6.53%     12.65% |      113776      6.11%     18.75% |      113943      6.12%     24.87% |      113770      6.11%     30.97% |      123692      6.64%     37.61% |      123692      6.64%     44.25% |      113403      6.09%     50.34% |      121724      6.53%     56.87% |      121671      6.53%     63.40% |      113793      6.11%     69.51% |      113794      6.11%     75.61% |      113402      6.09%     81.70% |      113772      6.11%     87.81% |      113431      6.09%     93.89% |      113767      6.11%    100.00%
system.ruby.L1Cache_Controller.Other_GETX::total      1863255                      
system.ruby.L1Cache_Controller.Other_GETS |      399798      6.27%      6.27% |      374572      5.87%     12.15% |      391693      6.14%     18.29% |      399929      6.27%     24.56% |      407717      6.39%     30.96% |      424704      6.66%     37.62% |      424704      6.66%     44.28% |      382928      6.01%     50.28% |      366939      5.75%     56.04% |      415548      6.52%     62.56% |      415548      6.52%     69.07% |      415548      6.52%     75.59% |      374046      5.87%     81.46% |      407655      6.39%     87.85% |      382975      6.01%     93.86% |      391716      6.14%    100.00%
system.ruby.L1Cache_Controller.Other_GETS::total      6376020                      
system.ruby.L1Cache_Controller.Ack       |      534107      6.48%      6.48% |      794312      9.64%     16.13% |      657137      7.98%     24.11% |      531092      6.45%     30.56% |      416867      5.06%     35.62% |       12621      0.15%     35.77% |       12621      0.15%     35.92% |      794207      9.64%     45.57% |      909227     11.04%     56.60% |      180887      2.20%     58.80% |      299057      3.63%     62.43% |      299042      3.63%     66.06% |      927452     11.26%     77.32% |      417767      5.07%     82.40% |      793082      9.63%     92.02% |      656927      7.98%    100.00%
system.ruby.L1Cache_Controller.Ack::total      8236405                      
system.ruby.L1Cache_Controller.Data      |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Data::total           14                      
system.ruby.L1Cache_Controller.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.Exclusive_Data |       35612      6.48%      6.48% |       52959      9.64%     16.13% |       43814      7.98%     24.10% |       35411      6.45%     30.55% |       27796      5.06%     35.61% |         889      0.16%     35.77% |         889      0.16%     35.93% |       52952      9.64%     45.57% |       60620     11.04%     56.61% |       12064      2.20%     58.81% |       19942      3.63%     62.44% |       19941      3.63%     66.07% |       61835     11.26%     77.33% |       27856      5.07%     82.40% |       52877      9.63%     92.03% |       43800      7.97%    100.00%
system.ruby.L1Cache_Controller.Exclusive_Data::total       549257                      
system.ruby.L1Cache_Controller.Writeback_Ack |        2946      2.16%      2.16% |       18801     13.81%     15.98% |        9700      7.13%     23.10% |        2978      2.19%     25.29% |         248      0.18%     25.47% |           0      0.00%     25.47% |           0      0.00%     25.47% |       18674     13.72%     39.19% |       26412     19.40%     58.60% |           1      0.00%     58.60% |          13      0.01%     58.61% |           9      0.01%     58.61% |       27534     20.23%     78.84% |         584      0.43%     79.27% |       18580     13.65%     92.92% |        9638      7.08%    100.00%
system.ruby.L1Cache_Controller.Writeback_Ack::total       136118                      
system.ruby.L1Cache_Controller.All_acks  |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.All_acks::total           14                      
system.ruby.L1Cache_Controller.All_acks_no_sharers |       35613      6.48%      6.48% |       52960      9.64%     16.13% |       43815      7.98%     24.10% |       35412      6.45%     30.55% |       27797      5.06%     35.61% |         889      0.16%     35.77% |         889      0.16%     35.93% |       52953      9.64%     45.57% |       60621     11.04%     56.61% |       12065      2.20%     58.81% |       19943      3.63%     62.44% |       19942      3.63%     66.07% |       61836     11.26%     77.33% |       27857      5.07%     82.40% |       52878      9.63%     92.03% |       43801      7.97%    100.00%
system.ruby.L1Cache_Controller.All_acks_no_sharers::total       549271                      
system.ruby.L1Cache_Controller.I.Load    |       23799      5.89%      5.89% |       48995     12.12%     18.00% |       31896      7.89%     25.89% |       23666      5.85%     31.74% |       15882      3.93%     35.67% |         364      0.09%     35.76% |         364      0.09%     35.85% |       40652     10.05%     45.91% |       56624     14.00%     59.91% |        8051      1.99%     61.90% |        8051      1.99%     63.89% |        8051      1.99%     65.88% |       49522     12.25%     78.13% |       15944      3.94%     82.08% |       40600     10.04%     92.12% |       31876      7.88%    100.00%
system.ruby.L1Cache_Controller.I.Load::total       404337                      
system.ruby.L1Cache_Controller.I.Ifetch  |        1471      7.10%      7.10% |        1501      7.24%     14.34% |        1479      7.13%     21.47% |        1473      7.11%     28.58% |        1469      7.09%     35.66% |           0      0.00%     35.66% |           0      0.00%     35.66% |        1488      7.18%     42.84% |        1505      7.26%     50.10% |        1469      7.09%     57.18% |        1469      7.09%     64.27% |        1469      7.09%     71.36% |        1500      7.24%     78.59% |        1469      7.09%     85.68% |        1493      7.20%     92.88% |        1476      7.12%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total        20731                      
system.ruby.L1Cache_Controller.I.Store   |       10343      8.33%      8.33% |        2464      1.98%     10.31% |       10440      8.41%     18.72% |       10273      8.27%     26.99% |       10446      8.41%     35.40% |         525      0.42%     35.82% |         525      0.42%     36.24% |       10813      8.71%     44.95% |        2492      2.01%     46.96% |        2545      2.05%     49.01% |       10423      8.39%     57.40% |       10422      8.39%     65.79% |       10814      8.71%     74.49% |       10444      8.41%     82.90% |       10785      8.68%     91.59% |       10449      8.41%    100.00%
system.ruby.L1Cache_Controller.I.Store::total       124203                      
system.ruby.L1Cache_Controller.I.Other_GETX |      113823      6.11%      6.11% |      121702      6.54%     12.65% |      113726      6.11%     18.75% |      113893      6.12%     24.87% |      113720      6.11%     30.98% |      123503      6.63%     37.61% |      123503      6.63%     44.24% |      113353      6.09%     50.33% |      121674      6.53%     56.86% |      121621      6.53%     63.39% |      113743      6.11%     69.50% |      113744      6.11%     75.61% |      113352      6.09%     81.70% |      113722      6.11%     87.80% |      113381      6.09%     93.89% |      113717      6.11%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETX::total      1862177                      
system.ruby.L1Cache_Controller.I.Other_GETS |      399746      6.27%      6.27% |      374520      5.88%     12.15% |      391641      6.14%     18.29% |      399877      6.27%     24.56% |      407665      6.40%     30.96% |      424172      6.65%     37.61% |      424172      6.65%     44.27% |      382876      6.01%     50.28% |      366887      5.76%     56.03% |      415496      6.52%     62.55% |      415496      6.52%     69.07% |      415496      6.52%     75.59% |      373994      5.87%     81.45% |      407603      6.39%     87.85% |      382923      6.01%     93.86% |      391664      6.14%    100.00%
system.ruby.L1Cache_Controller.I.Other_GETS::total      6374228                      
system.ruby.L1Cache_Controller.S.Store   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total           14                      
system.ruby.L1Cache_Controller.O.Other_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.O.Other_GETX::total           14                      
system.ruby.L1Cache_Controller.M.Load    |      192539      7.11%      7.11% |      192965      7.13%     14.24% |      192161      7.10%     21.34% |      192828      7.12%     28.47% |      192676      7.12%     35.59% |        3836      0.14%     35.73% |        3836      0.14%     35.87% |      192991      7.13%     43.00% |      193169      7.14%     50.14% |      192720      7.12%     57.26% |      192602      7.12%     64.38% |      192647      7.12%     71.50% |      193066      7.13%     78.63% |      192691      7.12%     85.75% |      192920      7.13%     92.88% |      192778      7.12%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      2706425                      
system.ruby.L1Cache_Controller.M.Ifetch  |     3904323      7.01%      7.01% |     4249103      7.63%     14.64% |     4060780      7.29%     21.94% |     3899351      7.00%     28.94% |     3754812      6.74%     35.68% |           0      0.00%     35.68% |           0      0.00%     35.68% |     4231455      7.60%     43.28% |     4466382      8.02%     51.31% |     3447650      6.19%     57.50% |     3593580      6.45%     63.95% |     3593825      6.45%     70.41% |     4429579      7.96%     78.36% |     3756032      6.75%     85.11% |     4230901      7.60%     92.71% |     4061005      7.29%    100.00%
system.ruby.L1Cache_Controller.M.Ifetch::total     55678778                      
system.ruby.L1Cache_Controller.M.Store   |       16296      5.47%      5.47% |       41397     13.89%     19.36% |       24355      8.17%     27.53% |       16168      5.42%     32.95% |        8404      2.82%     35.77% |           0      0.00%     35.77% |           0      0.00%     35.77% |       33052     11.09%     46.86% |       48965     16.43%     63.29% |         577      0.19%     63.48% |         576      0.19%     63.68% |         576      0.19%     63.87% |       41884     14.05%     77.92% |        8463      2.84%     80.76% |       32995     11.07%     91.83% |       24342      8.17%    100.00%
system.ruby.L1Cache_Controller.M.Store::total       298050                      
system.ruby.L1Cache_Controller.M.L2_Replacement |        1884      3.73%      3.73% |        6881     13.62%     17.35% |        4602      9.11%     26.45% |        1829      3.62%     30.07% |         211      0.42%     30.49% |           0      0.00%     30.49% |           0      0.00%     30.49% |        7197     14.24%     44.73% |        7677     15.19%     59.92% |           0      0.00%     59.92% |           8      0.02%     59.94% |           6      0.01%     59.95% |        8094     16.02%     75.97% |         483      0.96%     76.92% |        6922     13.70%     90.62% |        4739      9.38%    100.00%
system.ruby.L1Cache_Controller.M.L2_Replacement::total        50533                      
system.ruby.L1Cache_Controller.M.L1_to_L2 |       12148      7.01%      7.01% |       12834      7.41%     14.42% |       12621      7.28%     21.70% |       12684      7.32%     29.02% |       11956      6.90%     35.92% |           0      0.00%     35.92% |           0      0.00%     35.92% |       12681      7.32%     43.24% |       12989      7.50%     50.73% |       11862      6.85%     57.58% |       12818      7.40%     64.98% |       12769      7.37%     72.34% |       11971      6.91%     79.25% |       11963      6.90%     86.16% |       11967      6.91%     93.06% |       12021      6.94%    100.00%
system.ruby.L1Cache_Controller.M.L1_to_L2::total       173284                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D |        3642      7.43%      7.43% |        3472      7.08%     14.51% |        4098      8.36%     22.86% |        3361      6.85%     29.71% |        3463      7.06%     36.77% |           0      0.00%     36.77% |           0      0.00%     36.77% |        3316      6.76%     43.54% |        3602      7.34%     50.88% |        3387      6.91%     57.79% |        3506      7.15%     64.93% |        3461      7.06%     71.99% |        3412      6.96%     78.95% |        3447      7.03%     85.98% |        3422      6.98%     92.95% |        3456      7.05%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1D::total        49045                      
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I |         185      2.49%      2.49% |         982     13.20%     15.69% |         172      2.31%     18.00% |        1001     13.46%     31.46% |         180      2.42%     33.88% |           0      0.00%     33.88% |           0      0.00%     33.88% |         990     13.31%     47.18% |         979     13.16%     60.34% |         190      2.55%     62.90% |        1000     13.44%     76.34% |        1004     13.50%     89.84% |         158      2.12%     91.96% |         207      2.78%     94.74% |         165      2.22%     96.96% |         226      3.04%    100.00%
system.ruby.L1Cache_Controller.M.Trigger_L2_to_L1I::total         7439                      
system.ruby.L1Cache_Controller.M.Other_GETX |          50      4.70%      4.70% |          50      4.70%      9.40% |          50      4.70%     14.10% |          50      4.70%     18.80% |          50      4.70%     23.50% |         182     17.11%     40.60% |         182     17.11%     57.71% |          50      4.70%     62.41% |          50      4.70%     67.11% |          50      4.70%     71.80% |          50      4.70%     76.50% |          50      4.70%     81.20% |          50      4.70%     85.90% |          50      4.70%     90.60% |          50      4.70%     95.30% |          50      4.70%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETX::total         1064                      
system.ruby.L1Cache_Controller.M.Other_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           7     50.00%     50.00% |           7     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M.Other_GETS::total           14                      
system.ruby.L1Cache_Controller.MM.Load   |      503507      6.87%      6.87% |      598214      8.16%     15.03% |      544390      7.43%     22.46% |      502652      6.86%     29.32% |      464382      6.34%     35.65% |           0      0.00%     35.65% |           0      0.00%     35.65% |      589367      8.04%     43.70% |      654603      8.93%     52.63% |      387956      5.29%     57.92% |      422560      5.77%     63.69% |      422629      5.77%     69.45% |      640833      8.74%     78.20% |      464711      6.34%     84.54% |      588848      8.03%     92.57% |      544556      7.43%    100.00%
system.ruby.L1Cache_Controller.MM.Load::total      7329208                      
system.ruby.L1Cache_Controller.MM.Store  |      324710      6.97%      6.97% |      359746      7.72%     14.69% |      340652      7.31%     21.99% |      324303      6.96%     28.95% |      308976      6.63%     35.58% |        3675      0.08%     35.66% |        3675      0.08%     35.74% |      359454      7.71%     43.45% |      386331      8.29%     51.74% |      274224      5.88%     57.63% |      291956      6.26%     63.89% |      291895      6.26%     70.15% |      381564      8.19%     78.34% |      309106      6.63%     84.97% |      359132      7.71%     92.68% |      341329      7.32%    100.00%
system.ruby.L1Cache_Controller.MM.Store::total      4660728                      
system.ruby.L1Cache_Controller.MM.L2_Replacement |        1062      1.24%      1.24% |       11920     13.93%     15.17% |        5098      5.96%     21.13% |        1149      1.34%     22.47% |          37      0.04%     22.51% |           0      0.00%     22.51% |           0      0.00%     22.51% |       11477     13.41%     35.92% |       18735     21.89%     57.81% |           1      0.00%     57.81% |           5      0.01%     57.82% |           3      0.00%     57.82% |       19440     22.71%     80.54% |         101      0.12%     80.65% |       11658     13.62%     94.28% |        4899      5.72%    100.00%
system.ruby.L1Cache_Controller.MM.L2_Replacement::total        85585                      
system.ruby.L1Cache_Controller.MM.L1_to_L2 |       28308      6.33%      6.33% |       45733     10.23%     16.56% |       37187      8.32%     24.88% |       27946      6.25%     31.13% |       20237      4.53%     35.66% |           0      0.00%     35.66% |           0      0.00%     35.66% |       45310     10.13%     45.79% |       57328     12.82%     58.61% |        3727      0.83%     59.45% |       11740      2.63%     62.07% |       11760      2.63%     64.70% |       55678     12.45%     77.16% |       20260      4.53%     81.69% |       45453     10.17%     91.86% |       36408      8.14%    100.00%
system.ruby.L1Cache_Controller.MM.L1_to_L2::total       447075                      
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D |        2643      6.73%      6.73% |        2785      7.09%     13.83% |        3348      8.53%     22.36% |        2493      6.35%     28.71% |        2383      6.07%     34.78% |           0      0.00%     34.78% |           0      0.00%     34.78% |        2369      6.04%     40.81% |        6752     17.20%     58.01% |        1583      4.03%     62.05% |        1740      4.43%     66.48% |        1759      4.48%     70.96% |        3881      9.89%     80.85% |        2344      5.97%     86.82% |        2593      6.61%     93.42% |        2581      6.58%    100.00%
system.ruby.L1Cache_Controller.MM.Trigger_L2_to_L1D::total        39254                      
system.ruby.L1Cache_Controller.MM.Other_GETS |          52      2.92%      2.92% |          52      2.92%      5.85% |          52      2.92%      8.77% |          52      2.92%     11.70% |          52      2.92%     14.62% |         525     29.53%     44.15% |         525     29.53%     73.68% |          52      2.92%     76.60% |          52      2.92%     79.53% |          52      2.92%     82.45% |          52      2.92%     85.38% |          52      2.92%     88.30% |          52      2.92%     91.23% |          52      2.92%     94.15% |          52      2.92%     97.08% |          52      2.92%    100.00%
system.ruby.L1Cache_Controller.MM.Other_GETS::total         1778                      
system.ruby.L1Cache_Controller.MR.Load   |        3633      7.43%      7.43% |        3463      7.08%     14.50% |        4089      8.36%     22.86% |        3354      6.86%     29.72% |        3454      7.06%     36.78% |           0      0.00%     36.78% |           0      0.00%     36.78% |        3307      6.76%     43.54% |        3593      7.34%     50.88% |        3379      6.91%     57.79% |        3497      7.15%     64.94% |        3452      7.06%     71.99% |        3403      6.96%     78.95% |        3438      7.03%     85.98% |        3412      6.97%     92.95% |        3448      7.05%    100.00%
system.ruby.L1Cache_Controller.MR.Load::total        48922                      
system.ruby.L1Cache_Controller.MR.Ifetch |         185      2.49%      2.49% |         982     13.20%     15.69% |         172      2.31%     18.00% |        1001     13.46%     31.46% |         180      2.42%     33.88% |           0      0.00%     33.88% |           0      0.00%     33.88% |         990     13.31%     47.18% |         979     13.16%     60.34% |         190      2.55%     62.90% |        1000     13.44%     76.34% |        1004     13.50%     89.84% |         158      2.12%     91.96% |         207      2.78%     94.74% |         165      2.22%     96.96% |         226      3.04%    100.00%
system.ruby.L1Cache_Controller.MR.Ifetch::total         7439                      
system.ruby.L1Cache_Controller.MR.Store  |           9      7.32%      7.32% |           9      7.32%     14.63% |           9      7.32%     21.95% |           7      5.69%     27.64% |           9      7.32%     34.96% |           0      0.00%     34.96% |           0      0.00%     34.96% |           9      7.32%     42.28% |           9      7.32%     49.59% |           8      6.50%     56.10% |           9      7.32%     63.41% |           9      7.32%     70.73% |           9      7.32%     78.05% |           9      7.32%     85.37% |          10      8.13%     93.50% |           8      6.50%    100.00%
system.ruby.L1Cache_Controller.MR.Store::total          123                      
system.ruby.L1Cache_Controller.MMR.Load  |        1123      5.36%      5.36% |        1902      9.07%     14.43% |        1233      5.88%     20.32% |         973      4.64%     24.96% |         866      4.13%     29.09% |           0      0.00%     29.09% |           0      0.00%     29.09% |        1054      5.03%     34.12% |        5873     28.02%     62.14% |         895      4.27%     66.41% |         799      3.81%     70.22% |         759      3.62%     73.84% |        2362     11.27%     85.11% |         843      4.02%     89.14% |        1147      5.47%     94.61% |        1130      5.39%    100.00%
system.ruby.L1Cache_Controller.MMR.Load::total        20959                      
system.ruby.L1Cache_Controller.MMR.Store |        1520      8.31%      8.31% |         883      4.83%     13.13% |        2115     11.56%     24.70% |        1520      8.31%     33.00% |        1517      8.29%     41.30% |           0      0.00%     41.30% |           0      0.00%     41.30% |        1315      7.19%     48.48% |         879      4.80%     53.29% |         688      3.76%     57.05% |         941      5.14%     62.19% |        1000      5.47%     67.66% |        1519      8.30%     75.96% |        1501      8.20%     84.17% |        1446      7.90%     92.07% |        1451      7.93%    100.00%
system.ruby.L1Cache_Controller.MMR.Store::total        18295                      
system.ruby.L1Cache_Controller.IM.Ack    |      154891      8.34%      8.34% |       36694      1.98%     10.32% |      156339      8.42%     18.74% |      153841      8.29%     27.03% |      156413      8.43%     35.46% |        5904      0.32%     35.78% |        5963      0.32%     36.10% |      161947      8.72%     44.82% |       37227      2.01%     46.83% |       37916      2.04%     48.87% |      156147      8.41%     57.28% |      156200      8.41%     65.70% |      162050      8.73%     74.43% |      156529      8.43%     82.86% |      161594      8.71%     91.56% |      156618      8.44%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total      1856273                      
system.ruby.L1Cache_Controller.IM.Exclusive_Data |       10343      8.33%      8.33% |        2464      1.98%     10.31% |       10440      8.41%     18.72% |       10273      8.27%     26.99% |       10446      8.41%     35.40% |         525      0.42%     35.82% |         525      0.42%     36.24% |       10813      8.71%     44.95% |        2492      2.01%     46.96% |        2545      2.05%     49.01% |       10423      8.39%     57.40% |       10422      8.39%     65.79% |       10814      8.71%     74.49% |       10444      8.41%     82.90% |       10785      8.68%     91.59% |       10449      8.41%    100.00%
system.ruby.L1Cache_Controller.IM.Exclusive_Data::total       124203                      
system.ruby.L1Cache_Controller.SM.Ack    |           4      4.08%      4.08% |           6      6.12%     10.20% |           6      6.12%     16.33% |           5      5.10%     21.43% |           4      4.08%     25.51% |           0      0.00%     25.51% |           0      0.00%     25.51% |           8      8.16%     33.67% |           8      8.16%     41.84% |           3      3.06%     44.90% |          10     10.20%     55.10% |          10     10.20%     65.31% |           8      8.16%     73.47% |           6      6.12%     79.59% |           9      9.18%     88.78% |          11     11.22%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total           98                      
system.ruby.L1Cache_Controller.SM.Data   |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SM.Data::total           14                      
system.ruby.L1Cache_Controller.ISM.Ack   |          10     10.20%     10.20% |           8      8.16%     18.37% |           8      8.16%     26.53% |           9      9.18%     35.71% |          10     10.20%     45.92% |           0      0.00%     45.92% |           0      0.00%     45.92% |           6      6.12%     52.04% |           6      6.12%     58.16% |          11     11.22%     69.39% |           4      4.08%     73.47% |           4      4.08%     77.55% |           6      6.12%     83.67% |           8      8.16%     91.84% |           5      5.10%     96.94% |           3      3.06%    100.00%
system.ruby.L1Cache_Controller.ISM.Ack::total           98                      
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.ISM.All_acks_no_sharers::total           14                      
system.ruby.L1Cache_Controller.M_W.Load  |           1     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           1     33.33%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           1     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Load::total            3                      
system.ruby.L1Cache_Controller.M_W.Ifetch |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Ifetch::total            2                      
system.ruby.L1Cache_Controller.M_W.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     28.57%     28.57% |           1     14.29%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           0      0.00%     42.86% |           2     28.57%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           2     28.57%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.M_W.Store::total            7                      
system.ruby.L1Cache_Controller.M_W.Ack   |         739      6.95%      6.95% |         701      6.59%     13.54% |         623      5.86%     19.40% |         642      6.04%     25.44% |         746      7.02%     32.46% |        1627     15.30%     47.76% |        1670     15.71%     63.47% |         440      4.14%     67.61% |         385      3.62%     71.23% |         662      6.23%     77.45% |         543      5.11%     82.56% |         320      3.01%     85.57% |         404      3.80%     89.37% |         371      3.49%     92.86% |         536      5.04%     97.90% |         223      2.10%    100.00%
system.ruby.L1Cache_Controller.M_W.Ack::total        10632                      
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers |       25269      5.94%      5.94% |       50495     11.88%     17.82% |       33372      7.85%     25.68% |       25137      5.91%     31.59% |       17350      4.08%     35.67% |         364      0.09%     35.76% |         364      0.09%     35.84% |       42139      9.91%     45.76% |       58126     13.68%     59.43% |        9519      2.24%     61.67% |        9519      2.24%     63.91% |        9519      2.24%     66.15% |       51021     12.00%     78.15% |       17412      4.10%     82.25% |       42090      9.90%     92.15% |       33351      7.85%    100.00%
system.ruby.L1Cache_Controller.M_W.All_acks_no_sharers::total       425047                      
system.ruby.L1Cache_Controller.MM_W.Store |           0      0.00%      0.00% |           2     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           3     50.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MM_W.Store::total            6                      
system.ruby.L1Cache_Controller.MM_W.Ack  |         228      3.99%      3.99% |         240      4.20%      8.19% |         237      4.15%     12.34% |         229      4.01%     16.34% |         251      4.39%     20.73% |        1621     28.36%     49.10% |        1562     27.33%     76.43% |         222      3.88%     80.31% |         129      2.26%     82.57% |         233      4.08%     86.65% |         172      3.01%     89.66% |         104      1.82%     91.48% |         134      2.34%     93.82% |         105      1.84%     95.66% |         157      2.75%     98.41% |          91      1.59%    100.00%
system.ruby.L1Cache_Controller.MM_W.Ack::total         5715                      
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers |       10343      8.33%      8.33% |        2464      1.98%     10.31% |       10442      8.41%     18.72% |       10274      8.27%     26.99% |       10446      8.41%     35.40% |         525      0.42%     35.82% |         525      0.42%     36.24% |       10813      8.71%     44.95% |        2494      2.01%     46.96% |        2545      2.05%     49.01% |       10423      8.39%     57.40% |       10422      8.39%     65.79% |       10814      8.71%     74.49% |       10444      8.41%     82.90% |       10787      8.68%     91.59% |       10449      8.41%    100.00%
system.ruby.L1Cache_Controller.MM_W.All_acks_no_sharers::total       124210                      
system.ruby.L1Cache_Controller.IS.Ack    |      378227      5.94%      5.94% |      756654     11.89%     17.83% |      499915      7.86%     25.69% |      376358      5.91%     31.60% |      259433      4.08%     35.68% |        3469      0.05%     35.74% |        3426      0.05%     35.79% |      631574      9.92%     45.71% |      871466     13.69%     59.41% |      142051      2.23%     61.64% |      142178      2.23%     63.88% |      142398      2.24%     66.11% |      764844     12.02%     78.13% |      260742      4.10%     82.23% |      630777      9.91%     92.14% |      499973      7.86%    100.00%
system.ruby.L1Cache_Controller.IS.Ack::total      6363485                      
system.ruby.L1Cache_Controller.IS.Shared_Data |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.IS.Shared_Data::total           14                      
system.ruby.L1Cache_Controller.IS.Exclusive_Data |       25269      5.94%      5.94% |       50495     11.88%     17.82% |       33374      7.85%     25.68% |       25138      5.91%     31.59% |       17350      4.08%     35.67% |         364      0.09%     35.76% |         364      0.09%     35.84% |       42139      9.91%     45.76% |       58128     13.68%     59.43% |        9519      2.24%     61.67% |        9519      2.24%     63.91% |        9519      2.24%     66.15% |       51021     12.00%     78.15% |       17412      4.10%     82.25% |       42092      9.90%     92.15% |       33351      7.85%    100.00%
system.ruby.L1Cache_Controller.IS.Exclusive_Data::total       425054                      
system.ruby.L1Cache_Controller.SS.Ack    |           8      7.69%      7.69% |           9      8.65%     16.35% |           9      8.65%     25.00% |           8      7.69%     32.69% |          10      9.62%     42.31% |           0      0.00%     42.31% |           0      0.00%     42.31% |          10      9.62%     51.92% |           6      5.77%     57.69% |          11     10.58%     68.27% |           3      2.88%     71.15% |           6      5.77%     76.92% |           6      5.77%     82.69% |           6      5.77%     88.46% |           4      3.85%     92.31% |           8      7.69%    100.00%
system.ruby.L1Cache_Controller.SS.Ack::total          104                      
system.ruby.L1Cache_Controller.SS.All_acks |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.SS.All_acks::total           14                      
system.ruby.L1Cache_Controller.MI.Load   |           6     11.32%     11.32% |          10     18.87%     30.19% |           2      3.77%     33.96% |           0      0.00%     33.96% |           1      1.89%     35.85% |           0      0.00%     35.85% |           0      0.00%     35.85% |          10     18.87%     54.72% |           5      9.43%     64.15% |           0      0.00%     64.15% |           0      0.00%     64.15% |           0      0.00%     64.15% |           8     15.09%     79.25% |           0      0.00%     79.25% |          10     18.87%     98.11% |           1      1.89%    100.00%
system.ruby.L1Cache_Controller.MI.Load::total           53                      
system.ruby.L1Cache_Controller.MI.Ifetch |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MI.Ifetch::total            1                      
system.ruby.L1Cache_Controller.MI.Store  |           0      0.00%      0.00% |           3     17.65%     17.65% |           2     11.76%     29.41% |           0      0.00%     29.41% |           0      0.00%     29.41% |           0      0.00%     29.41% |           0      0.00%     29.41% |           9     52.94%     82.35% |           0      0.00%     82.35% |           0      0.00%     82.35% |           0      0.00%     82.35% |           0      0.00%     82.35% |           1      5.88%     88.24% |           0      0.00%     88.24% |           1      5.88%     94.12% |           1      5.88%    100.00%
system.ruby.L1Cache_Controller.MI.Store::total           17                      
system.ruby.L1Cache_Controller.MI.Writeback_Ack |        2946      2.16%      2.16% |       18801     13.81%     15.98% |        9700      7.13%     23.10% |        2978      2.19%     25.29% |         248      0.18%     25.47% |           0      0.00%     25.47% |           0      0.00%     25.47% |       18674     13.72%     39.19% |       26412     19.40%     58.60% |           1      0.00%     58.60% |          13      0.01%     58.61% |           9      0.01%     58.61% |       27534     20.23%     78.84% |         584      0.43%     79.27% |       18580     13.65%     92.92% |        9638      7.08%    100.00%
system.ruby.L1Cache_Controller.MI.Writeback_Ack::total       136118                      
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1 |        3827      6.78%      6.78% |        4454      7.89%     14.66% |        4270      7.56%     22.22% |        4362      7.72%     29.94% |        3643      6.45%     36.39% |           0      0.00%     36.39% |           0      0.00%     36.39% |        4306      7.62%     44.02% |        4581      8.11%     52.13% |        3577      6.33%     58.46% |        4506      7.98%     66.44% |        4465      7.90%     74.34% |        3570      6.32%     80.66% |        3654      6.47%     87.13% |        3587      6.35%     93.48% |        3682      6.52%    100.00%
system.ruby.L1Cache_Controller.MT.Complete_L2_to_L1::total        56484                      
system.ruby.L1Cache_Controller.MMT.Store |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.MMT.Store::total            1                      
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1 |        2643      6.73%      6.73% |        2785      7.09%     13.83% |        3348      8.53%     22.36% |        2493      6.35%     28.71% |        2383      6.07%     34.78% |           0      0.00%     34.78% |           0      0.00%     34.78% |        2369      6.04%     40.81% |        6752     17.20%     58.01% |        1583      4.03%     62.05% |        1740      4.43%     66.48% |        1759      4.48%     70.96% |        3881      9.89%     80.85% |        2344      5.97%     86.82% |        2593      6.61%     93.42% |        2581      6.58%    100.00%
system.ruby.L1Cache_Controller.MMT.Complete_L2_to_L1::total        39254                      

---------- End Simulation Statistics   ----------
