# Written by BOOKSHELF2DEF on Tue Jul 26 12:40:00 2022
# SPORT Lab, University of Southern California, Los Angeles, CA 90089
# Developers: Ting-Ru Lin <tingruli@usc.edu> and Massoud Pedram <pedram@usc.edu>

VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN KSA4_placed ;
UNITS DISTANCE MICRONS 1000 ;


PROPERTYDEFINITIONS
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 2480.0000 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1750.0000 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 2480000 1750000 ) ;

ROW CORE_ROW_0 CoreSite 0 0 N DO 2480 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_1 CoreSite 0 160000 FS DO 2480 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_2 CoreSite 0 320000 N DO 2480 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_3 CoreSite 0 480000 FS DO 2480 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_4 CoreSite 0 640000 N DO 2480 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_5 CoreSite 0 800000 FS DO 2480 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_6 CoreSite 0 960000 N DO 2480 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_7 CoreSite 0 1120000 FS DO 2480 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_8 CoreSite 0 1280000 N DO 2480 BY 1 STEP 1000 0 
 ;
ROW CORE_ROW_9 CoreSite 0 1440000 FS DO 2480 BY 1 STEP 1000 0 
 ;

TRACKS Y 0 DO 175 STEP 10000 LAYER M1 ;
TRACKS Y 0 DO 175 STEP 10000 LAYER M2 ;
TRACKS X 0 DO 248 STEP 10000 LAYER M1 ;
TRACKS X 0 DO 248 STEP 10000 LAYER M2 ;

GCELLGRID Y 1 DO 255 STEP 10 ;
GCELLGRID X 1 DO 364 STEP 10 ;

COMPONENTS 166 ;
- a0_Pad PAD + FIXED ( 240000 1630000 ) N 
 ;
- a1_Pad PAD + FIXED ( 560000 1630000 ) N 
 ;
- b0_Pad PAD + FIXED ( 870000 1630000 ) N 
 ;
- a2_Pad PAD + FIXED ( 1180000 1630000 ) N 
 ;
- b1_Pad PAD + FIXED ( 1490000 1630000 ) N 
 ;
- a3_Pad PAD + FIXED ( 1800000 1630000 ) N 
 ;
- b2_Pad PAD + FIXED ( 2380000 1100000 ) N 
 ;
- b3_Pad PAD + FIXED ( 2380000 610000 ) N 
 ;
- cin_Pad PAD + FIXED ( 150000 0 ) N 
 ;
- GCLK_Pad PAD + FIXED ( 470000 0 ) N 
 ;
- cout_Pad PAD + FIXED ( 780000 0 ) N 
 ;
- sum0_Pad PAD + FIXED ( 1090000 0 ) N 
 ;
- sum1_Pad PAD + FIXED ( 1400000 0 ) N 
 ;
- sum2_Pad PAD + FIXED ( 1710000 0 ) N 
 ;
- sum3_Pad PAD + FIXED ( 0 480000 ) N 
 ;
- XOR2T_21_n21 LSmitll_XORT + PLACED ( 775000 685000 ) N 
 ;
- XOR2T_30_n30 LSmitll_XORT + PLACED ( 1865000 1125000 ) N 
 ;
- XOR2T_22_n22 LSmitll_XORT + PLACED ( 1395000 1305000 ) N 
 ;
- XOR2T_15_n15 LSmitll_XORT + PLACED ( 475000 1305000 ) N 
 ;
- XOR2T_16_n16 LSmitll_XORT + PLACED ( 865000 365000 ) N 
 ;
- XOR2T_17_n17 LSmitll_XORT + PLACED ( 1015000 1305000 ) N 
 ;
- XOR2T_29_n29 LSmitll_XORT + PLACED ( 1965000 505000 ) N 
 ;
- XOR2T_37_sum3 LSmitll_XORT + PLACED ( 2025000 835000 ) N 
 ;
- AND2T_31_n31 LSmitll_AND2T + PLACED ( 1265000 835000 ) N 
 ;
- AND2T_23_n23 LSmitll_AND2T + PLACED ( 1025000 505000 ) N 
 ;
- AND2T_40_n40 LSmitll_AND2T + PLACED ( 1645000 505000 ) N 
 ;
- AND2T_32_n32 LSmitll_AND2T + PLACED ( 1565000 835000 ) N 
 ;
- AND2T_24_n24 LSmitll_AND2T + PLACED ( 1185000 505000 ) N 
 ;
- AND2T_41_n41 LSmitll_AND2T + PLACED ( 775000 1125000 ) N 
 ;
- AND2T_33_n33 LSmitll_AND2T + PLACED ( 615000 985000 ) N 
 ;
- AND2T_25_n25 LSmitll_AND2T + PLACED ( 475000 835000 ) N 
 ;
- AND2T_42_n42 LSmitll_AND2T + PLACED ( 1235000 1125000 ) N 
 ;
- AND2T_34_n34 LSmitll_AND2T + PLACED ( 1555000 1305000 ) N 
 ;
- AND2T_26_n26 LSmitll_AND2T + PLACED ( 855000 1305000 ) N 
 ;
- AND2T_18_n18 LSmitll_AND2T + PLACED ( 645000 505000 ) N 
 ;
- AND2T_19_n19 LSmitll_AND2T + PLACED ( 365000 1125000 ) N 
 ;
- AND2T_38_n38 LSmitll_AND2T + PLACED ( 1435000 985000 ) N 
 ;
- AND2T_39_n39 LSmitll_AND2T + PLACED ( 1345000 685000 ) N 
 ;
- OR2T_20_n20 LSmitll_OR2T + PLACED ( 505000 685000 ) N 
 ;
- OR2T_43_n43 LSmitll_OR2T + PLACED ( 935000 1125000 ) N 
 ;
- OR2T_35_n35 LSmitll_OR2T + PLACED ( 775000 985000 ) N 
 ;
- OR2T_27_n27 LSmitll_OR2T + PLACED ( 635000 835000 ) N 
 ;
- OR2T_44_n44 LSmitll_OR2T + PLACED ( 1075000 685000 ) N 
 ;
- OR2T_36_n36 LSmitll_OR2T + PLACED ( 1865000 835000 ) N 
 ;
- OR2T_28_n28 LSmitll_OR2T + PLACED ( 1805000 505000 ) N 
 ;
- DFFT_72_sum0 LSmitll_DFFT + PLACED ( 1305000 365000 ) N 
 ;
- DFFT_74_sum1 LSmitll_DFFT + PLACED ( 1585000 365000 ) N 
 ;
- DFFT_75_sum2 LSmitll_DFFT + PLACED ( 1865000 365000 ) N 
 ;
- DFFT_50__FPB_n140 LSmitll_DFFT + PLACED ( 935000 685000 ) N 
 ;
- DFFT_51__FPB_n141 LSmitll_DFFT + PLACED ( 475000 365000 ) N 
 ;
- DFFT_60__FPB_n150 LSmitll_DFFT + PLACED ( 1725000 1125000 ) N 
 ;
- DFFT_52__FPB_n142 LSmitll_DFFT + PLACED ( 365000 505000 ) N 
 ;
- OR2T_45_cout LSmitll_OR2T + PLACED ( 1345000 505000 ) N 
 ;
- DFFT_61__FPB_n151 LSmitll_DFFT + PLACED ( 1705000 985000 ) N 
 ;
- DFFT_53__FPB_n143 LSmitll_DFFT + PLACED ( 365000 985000 ) N 
 ;
- DFFT_70__FPB_n160 LSmitll_DFFT + PLACED ( 1165000 365000 ) N 
 ;
- DFFT_62__FPB_n152 LSmitll_DFFT + PLACED ( 1845000 985000 ) N 
 ;
- DFFT_54__FPB_n144 LSmitll_DFFT + PLACED ( 1725000 835000 ) N 
 ;
- DFFT_46__FPB_n136 LSmitll_DFFT + PLACED ( 725000 365000 ) N 
 ;
- DFFT_71__FPB_n161 LSmitll_DFFT + PLACED ( 1445000 365000 ) N 
 ;
- DFFT_63__FPB_n153 LSmitll_DFFT + PLACED ( 1985000 985000 ) N 
 ;
- DFFT_55__FPB_n145 LSmitll_DFFT + PLACED ( 1755000 685000 ) N 
 ;
- DFFT_47__FPB_n137 LSmitll_DFFT + PLACED ( 505000 505000 ) N 
 ;
- DFFT_64__FPB_n154 LSmitll_DFFT + PLACED ( 1505000 685000 ) N 
 ;
- DFFT_56__FPB_n146 LSmitll_DFFT + PLACED ( 1895000 685000 ) N 
 ;
- DFFT_48__FPB_n138 LSmitll_DFFT + PLACED ( 365000 685000 ) N 
 ;
- DFFT_73__FPB_n163 LSmitll_DFFT + PLACED ( 1725000 365000 ) N 
 ;
- DFFT_65__FPB_n155 LSmitll_DFFT + PLACED ( 2035000 685000 ) N 
 ;
- DFFT_57__FPB_n147 LSmitll_DFFT + PLACED ( 1425000 835000 ) N 
 ;
- DFFT_49__FPB_n139 LSmitll_DFFT + PLACED ( 1015000 835000 ) N 
 ;
- DFFT_66__FPB_n156 LSmitll_DFFT + PLACED ( 1095000 1125000 ) N 
 ;
- DFFT_58__FPB_n148 LSmitll_DFFT + PLACED ( 525000 1125000 ) N 
 ;
- Split_100_n190 LSmitll_SPLITT + PLACED ( 1505000 1125000 ) N 
 ;
- Split_101_n191 LSmitll_SPLITT + PLACED ( 665000 1125000 ) N 
 ;
- Split_102_n192 LSmitll_SPLITT + PLACED ( 1645000 685000 ) N 
 ;
- DFFT_67__FPB_n157 LSmitll_DFFT + PLACED ( 1185000 985000 ) N 
 ;
- DFFT_59__FPB_n149 LSmitll_DFFT + PLACED ( 935000 985000 ) N 
 ;
- DFFT_68__FPB_n158 LSmitll_DFFT + PLACED ( 1505000 505000 ) N 
 ;
- DFFT_69__FPB_n159 LSmitll_DFFT + PLACED ( 1025000 365000 ) N 
 ;
- Split_80_n170 LSmitll_SPLITT + PLACED ( 635000 1305000 ) N 
 ;
- Split_81_n171 LSmitll_SPLITT + PLACED ( 1175000 1305000 ) N 
 ;
- Split_82_n172 LSmitll_SPLITT + PLACED ( 1715000 1305000 ) N 
 ;
- Split_90_n180 LSmitll_SPLITT + PLACED ( 1155000 835000 ) N 
 ;
- Split_83_n173 LSmitll_SPLITT + PLACED ( 1615000 1125000 ) N 
 ;
- Split_91_n181 LSmitll_SPLITT + PLACED ( 365000 835000 ) N 
 ;
- Split_76_n166 LSmitll_SPLITT + PLACED ( 365000 1305000 ) N 
 ;
- Split_84_n174 LSmitll_SPLITT + PLACED ( 365000 365000 ) N 
 ;
- Split_92_n182 LSmitll_SPLITT + PLACED ( 665000 685000 ) N 
 ;
- Split_77_n167 LSmitll_SPLITT + PLACED ( 745000 1305000 ) N 
 ;
- Split_85_n175 LSmitll_SPLITT + PLACED ( 615000 365000 ) N 
 ;
- Split_93_n183 LSmitll_SPLITT + PLACED ( 1325000 985000 ) N 
 ;
- Split_78_n168 LSmitll_SPLITT + PLACED ( 1285000 1305000 ) N 
 ;
- Split_86_n176 LSmitll_SPLITT + PLACED ( 915000 505000 ) N 
 ;
- Split_94_n184 LSmitll_SPLITT + PLACED ( 1075000 985000 ) N 
 ;
- Split_79_n169 LSmitll_SPLITT + PLACED ( 1395000 1125000 ) N 
 ;
- Split_87_n177 LSmitll_SPLITT + PLACED ( 805000 505000 ) N 
 ;
- Split_95_n185 LSmitll_SPLITT + PLACED ( 1595000 985000 ) N 
 ;
- Split_88_n178 LSmitll_SPLITT + PLACED ( 905000 835000 ) N 
 ;
- Split_96_n186 LSmitll_SPLITT + PLACED ( 2125000 505000 ) N 
 ;
- Split_89_n179 LSmitll_SPLITT + PLACED ( 795000 835000 ) N 
 ;
- Split_97_n187 LSmitll_SPLITT + PLACED ( 505000 985000 ) N 
 ;
- Split_98_n188 LSmitll_SPLITT + PLACED ( 1235000 685000 ) N 
 ;
- Split_99_n189 LSmitll_SPLITT + PLACED ( 2025000 1125000 ) N 
 ;
- SplitCLK_4_62 LSmitll_SPLITT + PLACED ( 1885000 1055000 ) N 
 ;
- SplitCLK_4_63 LSmitll_SPLITT + PLACED ( 1765000 1055000 ) N 
 ;
- SplitCLK_6_64 LSmitll_SPLITT + PLACED ( 1825000 1055000 ) FS 
 ;
- SplitCLK_4_65 LSmitll_SPLITT + PLACED ( 1945000 915000 ) N 
 ;
- SplitCLK_4_66 LSmitll_SPLITT + PLACED ( 1715000 915000 ) N 
 ;
- SplitCLK_4_67 LSmitll_SPLITT + PLACED ( 1865000 915000 ) N 
 ;
- SplitCLK_0_68 LSmitll_SPLITT + PLACED ( 1805000 915000 ) S 
 ;
- SplitCLK_4_69 LSmitll_SPLITT + PLACED ( 1535000 1215000 ) N 
 ;
- SplitCLK_4_70 LSmitll_SPLITT + PLACED ( 1395000 1215000 ) N 
 ;
- SplitCLK_6_71 LSmitll_SPLITT + PLACED ( 1475000 1215000 ) FS 
 ;
- SplitCLK_4_72 LSmitll_SPLITT + PLACED ( 1495000 915000 ) N 
 ;
- SplitCLK_4_73 LSmitll_SPLITT + PLACED ( 1265000 1055000 ) N 
 ;
- SplitCLK_2_74 LSmitll_SPLITT + PLACED ( 1415000 1055000 ) FN 
 ;
- SplitCLK_6_75 LSmitll_SPLITT + PLACED ( 1475000 1055000 ) FS 
 ;
- SplitCLK_2_76 LSmitll_SPLITT + PLACED ( 1555000 1055000 ) FN 
 ;
- SplitCLK_4_77 LSmitll_SPLITT + PLACED ( 1975000 765000 ) N 
 ;
- SplitCLK_4_78 LSmitll_SPLITT + PLACED ( 1855000 765000 ) N 
 ;
- SplitCLK_4_79 LSmitll_SPLITT + PLACED ( 1915000 765000 ) N 
 ;
- SplitCLK_4_80 LSmitll_SPLITT + PLACED ( 1835000 435000 ) N 
 ;
- SplitCLK_4_81 LSmitll_SPLITT + PLACED ( 1725000 595000 ) N 
 ;
- SplitCLK_4_82 LSmitll_SPLITT + PLACED ( 1795000 595000 ) N 
 ;
- SplitCLK_0_83 LSmitll_SPLITT + PLACED ( 1795000 765000 ) S 
 ;
- SplitCLK_4_84 LSmitll_SPLITT + PLACED ( 1545000 595000 ) N 
 ;
- SplitCLK_4_85 LSmitll_SPLITT + PLACED ( 1345000 595000 ) N 
 ;
- SplitCLK_6_86 LSmitll_SPLITT + PLACED ( 1425000 595000 ) FS 
 ;
- SplitCLK_4_87 LSmitll_SPLITT + PLACED ( 1515000 435000 ) N 
 ;
- SplitCLK_4_88 LSmitll_SPLITT + PLACED ( 1445000 435000 ) N 
 ;
- SplitCLK_4_89 LSmitll_SPLITT + PLACED ( 1485000 595000 ) N 
 ;
- SplitCLK_4_90 LSmitll_SPLITT + PLACED ( 1585000 765000 ) N 
 ;
- SplitCLK_0_91 LSmitll_SPLITT + PLACED ( 1565000 915000 ) S 
 ;
- SplitCLK_4_92 LSmitll_SPLITT + PLACED ( 1075000 1215000 ) N 
 ;
- SplitCLK_4_93 LSmitll_SPLITT + PLACED ( 895000 1215000 ) N 
 ;
- SplitCLK_4_94 LSmitll_SPLITT + PLACED ( 955000 1215000 ) N 
 ;
- SplitCLK_4_95 LSmitll_SPLITT + PLACED ( 1015000 1055000 ) N 
 ;
- SplitCLK_4_96 LSmitll_SPLITT + PLACED ( 775000 1055000 ) N 
 ;
- SplitCLK_4_97 LSmitll_SPLITT + PLACED ( 955000 1055000 ) N 
 ;
- SplitCLK_4_98 LSmitll_SPLITT + PLACED ( 1015000 1215000 ) N 
 ;
- SplitCLK_4_99 LSmitll_SPLITT + PLACED ( 615000 1055000 ) N 
 ;
- SplitCLK_4_100 LSmitll_SPLITT + PLACED ( 475000 1215000 ) N 
 ;
- SplitCLK_2_101 LSmitll_SPLITT + PLACED ( 535000 1215000 ) FN 
 ;
- SplitCLK_4_102 LSmitll_SPLITT + PLACED ( 555000 915000 ) N 
 ;
- SplitCLK_4_103 LSmitll_SPLITT + PLACED ( 555000 1055000 ) N 
 ;
- SplitCLK_2_104 LSmitll_SPLITT + PLACED ( 595000 1215000 ) FN 
 ;
- SplitCLK_6_105 LSmitll_SPLITT + PLACED ( 745000 1215000 ) FS 
 ;
- SplitCLK_4_106 LSmitll_SPLITT + PLACED ( 1095000 595000 ) N 
 ;
- SplitCLK_0_107 LSmitll_SPLITT + PLACED ( 855000 765000 ) S 
 ;
- SplitCLK_6_108 LSmitll_SPLITT + PLACED ( 955000 595000 ) FS 
 ;
- SplitCLK_4_109 LSmitll_SPLITT + PLACED ( 1075000 435000 ) N 
 ;
- SplitCLK_4_110 LSmitll_SPLITT + PLACED ( 945000 435000 ) N 
 ;
- SplitCLK_4_111 LSmitll_SPLITT + PLACED ( 1015000 435000 ) N 
 ;
- SplitCLK_4_112 LSmitll_SPLITT + PLACED ( 1015000 595000 ) N 
 ;
- SplitCLK_4_113 LSmitll_SPLITT + PLACED ( 565000 595000 ) N 
 ;
- SplitCLK_4_114 LSmitll_SPLITT + PLACED ( 485000 765000 ) N 
 ;
- SplitCLK_2_115 LSmitll_SPLITT + PLACED ( 545000 765000 ) FN 
 ;
- SplitCLK_4_116 LSmitll_SPLITT + PLACED ( 605000 435000 ) N 
 ;
- SplitCLK_4_117 LSmitll_SPLITT + PLACED ( 685000 595000 ) N 
 ;
- SplitCLK_6_118 LSmitll_SPLITT + PLACED ( 625000 595000 ) FS 
 ;
- SplitCLK_4_119 LSmitll_SPLITT + PLACED ( 815000 595000 ) N 
 ;
- SplitCLK_2_120 LSmitll_SPLITT + PLACED ( 805000 915000 ) FN 
 ;
- SplitCLK_2_121 LSmitll_SPLITT + PLACED ( 1315000 435000 ) FN 
 ;
- SplitCLK_2_122 LSmitll_SPLITT + PLACED ( 375000 595000 ) FN 
 ;
- SplitCLK_2_123 LSmitll_SPLITT + PLACED ( 375000 1055000 ) FN 
 ;
- SplitCLK_0_124 LSmitll_SPLITT + PLACED ( 1125000 915000 ) S 
 ;
END COMPONENTS

PINS 0 ;
END PINS

NETS 248 ;
- net0
  ( a0_Pad a ) ( Split_76_n166 a )
+ ROUTED M1 ( 300000 1700000 ) ( 380000 * ) VIA12 
  NEW M2 ( 380000 1700000 ) ( * 1360000 ) ;
- net1
  ( a1_Pad a ) ( Split_77_n167 a )
+ ROUTED M1 ( 620000 1700000 ) ( 750000 * ) VIA12 
  NEW M2 ( 750000 1700000 ) ( * 1360000 ) ( 760000 * ) ;
- net2
  ( b0_Pad a ) ( Split_80_n170 a )
+ ROUTED M2 ( 650000 1360000 ) ( * 1540000 ) VIA12 
  NEW M1 ( 650000 1540000 ) ( 820000 * ) VIA12 
  NEW M2 ( 820000 1540000 ) ( * 1700000 ) VIA12 
  NEW M1 ( 820000 1700000 ) ( 910000 * ) ;
- net3
  ( a2_Pad a ) ( Split_78_n168 a )
+ ROUTED M1 ( 1240000 1700000 ) ( 1290000 * ) VIA12 
  NEW M2 ( 1290000 1700000 ) ( * 1360000 ) ( 1300000 * ) ;
- net4
  ( b1_Pad a ) ( Split_81_n171 a )
+ ROUTED M1 ( 1530000 1700000 ) ( 1420000 * ) VIA12 
  NEW M2 ( 1420000 1700000 ) ( * 1360000 ) VIA12 
  NEW M1 ( 1420000 1360000 ) ( 1190000 * ) VIA12 ;
- net5
  ( a3_Pad a ) ( Split_79_n169 a )
+ ROUTED M1 ( 1840000 1700000 ) ( 1740000 * ) VIA12 
  NEW M2 ( 1740000 1700000 ) ( * 1350000 ) VIA12 
  NEW M1 ( 1740000 1350000 ) ( 1700000 * ) VIA12 
  NEW M2 ( 1700000 1350000 ) ( * 1210000 ) VIA12 
  NEW M1 ( 1700000 1210000 ) ( 1420000 * ) VIA12 
  NEW M2 ( 1420000 1210000 ) ( * 1180000 ) ( 1410000 * ) ;
- net6
  ( b2_Pad a ) ( Split_82_n172 a )
+ ROUTED M1 ( 2420000 1180000 ) ( 1900000 * ) VIA12 
  NEW M2 ( 1900000 1180000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 1900000 1340000 ) ( 1730000 * ) VIA12 
  NEW M2 ( 1730000 1340000 ) ( * 1360000 ) ;
- net7
  ( b3_Pad a ) ( Split_83_n173 a )
+ ROUTED M1 ( 2420000 690000 ) ( 2190000 * ) VIA12 
  NEW M2 ( 2190000 690000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 2190000 1160000 ) ( 1630000 * ) VIA12 
  NEW M2 ( 1630000 1160000 ) ( * 1180000 ) ;
- net8
  ( OR2T_20_n20 q ) ( Split_92_n182 a )
+ ROUTED M2 ( 680000 740000 ) ( * 730000 ) VIA12 
  NEW M1 ( 680000 730000 ) ( 590000 * ) VIA12 
  NEW M2 ( 590000 730000 ) ( * 700000 ) ;
- net9
  ( XOR2T_21_n21 q ) ( DFFT_73__FPB_n163 a )
+ ROUTED M2 ( 860000 700000 ) ( * 730000 ) ( 850000 * ) ( * 750000 ) VIA12 
  NEW M1 ( 850000 750000 ) ( 920000 * ) VIA12 
  NEW M2 ( 920000 750000 ) ( * 500000 ) VIA12 
  NEW M1 ( 920000 500000 ) ( 1730000 * ) VIA12 
  NEW M2 ( 1730000 500000 ) ( * 380000 ) ( 1740000 * ) ;
- net10
  ( XOR2T_30_n30 q ) ( Split_99_n189 a )
+ ROUTED M2 ( 2040000 1180000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 2040000 1170000 ) ( 1950000 * ) VIA12 
  NEW M2 ( 1950000 1170000 ) ( * 1140000 ) ;
- net11
  ( XOR2T_22_n22 q ) ( Split_93_n183 a )
+ ROUTED M2 ( 1480000 1320000 ) ( * 1020000 ) VIA12 
  NEW M1 ( 1480000 1020000 ) ( 1350000 * ) VIA12 
  NEW M2 ( 1350000 1020000 ) ( * 1040000 ) ( 1340000 * ) ;
- net12
  ( AND2T_31_n31 q ) ( DFFT_57__FPB_n147 a )
+ ROUTED M2 ( 1440000 850000 ) VIA12 
  NEW M1 ( 1440000 850000 ) ( 1350000 * ) VIA12 ;
- net13
  ( AND2T_23_n23 q ) ( AND2T_24_n24 a )
+ ROUTED M2 ( 1200000 520000 ) VIA12 
  NEW M1 ( 1200000 520000 ) ( 1110000 * ) VIA12 ;
- net14
  ( XOR2T_15_n15 q ) ( Split_86_n176 a )
+ ROUTED M2 ( 560000 1320000 ) ( * 950000 ) VIA12 
  NEW M1 ( 560000 950000 ) ( 710000 * ) VIA12 
  NEW M2 ( 710000 950000 ) ( * 580000 ) VIA12 
  NEW M1 ( 710000 580000 ) ( 930000 * ) ( * 560000 ) VIA12 ;
- net15
  ( AND2T_40_n40 q ) ( OR2T_44_n44 a )
+ ROUTED M2 ( 1090000 700000 ) VIA12 
  NEW M1 ( 1090000 700000 ) ( 1150000 * ) VIA12 
  NEW M2 ( 1150000 700000 ) ( * 550000 ) VIA12 
  NEW M1 ( 1150000 550000 ) ( 1730000 * ) VIA12 
  NEW M2 ( 1730000 550000 ) ( * 520000 ) ;
- net16
  ( AND2T_32_n32 q ) ( OR2T_36_n36 a )
+ ROUTED M2 ( 1880000 850000 ) VIA12 
  NEW M1 ( 1880000 850000 ) ( 1650000 * ) VIA12 ;
- net17
  ( AND2T_24_n24 q ) ( Split_96_n186 a )
+ ROUTED M2 ( 1270000 520000 ) ( * 550000 ) ( 1260000 * ) ( * 580000 ) VIA12 
  NEW M1 ( 1260000 580000 ) ( 2140000 * ) VIA12 
  NEW M2 ( 2140000 580000 ) ( * 560000 ) ;
- net18
  ( XOR2T_16_n16 q ) ( DFFT_69__FPB_n159 a )
+ ROUTED M2 ( 1040000 380000 ) VIA12 
  NEW M1 ( 1040000 380000 ) ( 950000 * ) VIA12 ;
- net19
  ( AND2T_41_n41 q ) ( OR2T_43_n43 a )
+ ROUTED M2 ( 950000 1140000 ) VIA12 
  NEW M1 ( 950000 1140000 ) ( 860000 * ) VIA12 ;
- net20
  ( AND2T_33_n33 q ) ( OR2T_35_n35 a )
+ ROUTED M2 ( 790000 1000000 ) VIA12 
  NEW M1 ( 790000 1000000 ) ( 700000 * ) VIA12 ;
- net21
  ( AND2T_25_n25 q ) ( OR2T_27_n27 a )
+ ROUTED M2 ( 650000 850000 ) VIA12 
  NEW M1 ( 650000 850000 ) ( 560000 * ) VIA12 ;
- net22
  ( XOR2T_17_n17 q ) ( Split_88_n178 a )
+ ROUTED M2 ( 1100000 1320000 ) ( * 900000 ) VIA12 
  NEW M1 ( 1100000 900000 ) ( 920000 * ) VIA12 
  NEW M2 ( 920000 900000 ) ( * 890000 ) ;
- net23
  ( AND2T_42_n42 q ) ( DFFT_66__FPB_n156 a )
+ ROUTED M2 ( 1320000 1140000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 1320000 1160000 ) ( 1110000 * ) VIA12 
  NEW M2 ( 1110000 1160000 ) ( * 1140000 ) ;
- net24
  ( AND2T_34_n34 q ) ( Split_101_n191 a )
+ ROUTED M2 ( 680000 1180000 ) ( * 1600000 ) VIA12 
  NEW M1 ( 680000 1600000 ) ( 1650000 * ) VIA12 
  NEW M2 ( 1650000 1600000 ) ( * 1320000 ) ( 1640000 * ) ;
- net25
  ( AND2T_26_n26 q ) ( Split_97_n187 a )
+ ROUTED M2 ( 520000 1040000 ) ( * 1610000 ) VIA12 
  NEW M1 ( 520000 1610000 ) ( 950000 * ) VIA12 
  NEW M2 ( 950000 1610000 ) ( * 1320000 ) ( 940000 * ) ;
- net26
  ( AND2T_18_n18 q ) ( OR2T_20_n20 a )
+ ROUTED M2 ( 520000 700000 ) ( * 570000 ) VIA12 
  NEW M1 ( 520000 570000 ) ( 450000 * ) VIA12 
  NEW M2 ( 450000 570000 ) ( * 440000 ) VIA12 
  NEW M1 ( 450000 440000 ) ( 730000 * ) VIA12 
  NEW M2 ( 730000 440000 ) ( * 520000 ) ;
- net27
  ( OR2T_43_n43 q ) ( DFFT_67__FPB_n157 a )
+ ROUTED M2 ( 1020000 1140000 ) ( * 1000000 ) VIA12 
  NEW M1 ( 1020000 1000000 ) ( 1200000 * ) VIA12 ;
- net28
  ( OR2T_35_n35 q ) ( DFFT_59__FPB_n149 a )
+ ROUTED M2 ( 950000 1000000 ) VIA12 
  NEW M1 ( 950000 1000000 ) ( 860000 * ) VIA12 ;
- net29
  ( OR2T_27_n27 q ) ( Split_98_n188 a )
+ ROUTED M2 ( 1250000 740000 ) ( * 940000 ) VIA12 
  NEW M1 ( 1250000 940000 ) ( 670000 * ) VIA12 
  NEW M2 ( 670000 940000 ) ( * 850000 ) VIA12 
  NEW M1 ( 670000 850000 ) ( 720000 * ) VIA12 ;
- net30
  ( AND2T_19_n19 q ) ( Split_91_n181 a )
+ ROUTED M2 ( 380000 890000 ) ( * 900000 ) VIA12 
  NEW M1 ( 380000 900000 ) ( 450000 * ) VIA12 
  NEW M2 ( 450000 900000 ) ( * 1140000 ) ;
- net31
  ( OR2T_44_n44 q ) ( OR2T_45_cout a )
+ ROUTED M2 ( 1360000 520000 ) ( * 530000 ) VIA12 
  NEW M1 ( 1360000 530000 ) ( 1230000 * ) VIA12 
  NEW M2 ( 1230000 530000 ) ( * 700000 ) VIA12 
  NEW M1 ( 1230000 700000 ) ( 1160000 * ) VIA12 ;
- net32
  ( OR2T_36_n36 q ) ( XOR2T_37_sum3 a )
+ ROUTED M2 ( 2040000 890000 ) VIA12 
  NEW M1 ( 2040000 890000 ) ( 2070000 * ) VIA12 
  NEW M2 ( 2070000 890000 ) ( * 820000 ) VIA12 
  NEW M1 ( 2070000 820000 ) ( 2050000 * ) ( * 810000 ) ( 1940000 * ) VIA12 
  NEW M2 ( 1940000 810000 ) ( * 840000 ) ( 1950000 * ) ( * 850000 ) ;
- net33
  ( OR2T_28_n28 q ) ( XOR2T_29_n29 a )
+ ROUTED M2 ( 1980000 560000 ) ( * 550000 ) VIA12 
  NEW M1 ( 1980000 550000 ) ( 1890000 * ) VIA12 
  NEW M2 ( 1890000 550000 ) ( * 520000 ) ;
- net34
  ( XOR2T_29_n29 q ) ( DFFT_75_sum2 a )
+ ROUTED M2 ( 1880000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 1880000 390000 ) ( 2050000 * ) VIA12 
  NEW M2 ( 2050000 390000 ) ( * 520000 ) ;
- net35
  ( AND2T_38_n38 q ) ( Split_102_n192 a )
+ ROUTED M2 ( 1520000 1000000 ) ( * 1030000 ) ( 1530000 * ) ( * 1290000 ) VIA12 
  NEW M1 ( 1530000 1290000 ) ( 1660000 * ) VIA12 
  NEW M2 ( 1660000 1290000 ) ( * 740000 ) ;
- net36
  ( AND2T_39_n39 q ) ( DFFT_68__FPB_n158 a )
+ ROUTED M2 ( 1520000 520000 ) ( * 530000 ) ( 1500000 * ) ( * 600000 ) ( 1490000 * ) ( * 700000 ) VIA12 
  NEW M1 ( 1490000 700000 ) ( 1430000 * ) VIA12 ;
- net37
  ( cin_Pad a ) ( Split_84_n174 a )
+ ROUTED M1 ( 210000 80000 ) ( 360000 * ) VIA12 
  NEW M2 ( 360000 80000 ) ( * 420000 ) ( 380000 * ) ;
- net38
  ( AND2T_19_n19 a ) ( Split_80_n170 q0 )
+ ROUTED M2 ( 650000 1320000 ) ( * 1160000 ) VIA12 
  NEW M1 ( 650000 1160000 ) ( 380000 * ) ( * 1140000 ) VIA12 ;
- net39
  ( AND2T_26_n26 a ) ( Split_81_n171 q0 )
+ ROUTED M2 ( 870000 1320000 ) ( * 1020000 ) VIA12 
  NEW M1 ( 870000 1020000 ) ( 1190000 * ) VIA12 
  NEW M2 ( 1190000 1020000 ) ( * 1320000 ) ;
- net40
  ( DFFT_49__FPB_n139 a ) ( Split_90_n180 q0 )
+ ROUTED M2 ( 1170000 850000 ) VIA12 
  NEW M1 ( 1170000 850000 ) ( 1030000 * ) VIA12 ;
- net41
  ( AND2T_34_n34 a ) ( Split_82_n172 q0 )
+ ROUTED M2 ( 1730000 1320000 ) VIA12 
  NEW M1 ( 1730000 1320000 ) ( 1570000 * ) VIA12 ;
- net42
  ( AND2T_42_n42 a ) ( Split_83_n173 q0 )
+ ROUTED M2 ( 1250000 1140000 ) ( * 1050000 ) VIA12 
  NEW M1 ( 1250000 1050000 ) ( 1630000 * ) VIA12 
  NEW M2 ( 1630000 1050000 ) ( * 1140000 ) ;
- net43
  ( DFFT_48__FPB_n138 a ) ( Split_91_n181 q0 )
+ ROUTED M2 ( 380000 700000 ) ( * 730000 ) ( 370000 * ) ( * 850000 ) ( 380000 * ) ;
- net44
  ( Split_84_n174 q0 ) ( Split_85_n175 a )
+ ROUTED M2 ( 630000 420000 ) ( * 400000 ) VIA12 
  NEW M1 ( 630000 400000 ) ( 380000 * ) ( * 380000 ) VIA12 ;
- net45
  ( AND2T_41_n41 b ) ( Split_100_n190 q0 )
+ ROUTED M2 ( 860000 1180000 ) ( * 1150000 ) VIA12 
  NEW M1 ( 860000 1150000 ) ( 1200000 * ) ( * 1140000 ) ( 1220000 * ) ( * 1130000 ) ( 1520000 * ) ( * 1140000 ) VIA12 ;
- net46
  ( AND2T_32_n32 a ) ( Split_92_n182 q0 )
+ ROUTED M2 ( 1580000 850000 ) ( * 710000 ) VIA12 
  NEW M1 ( 1580000 710000 ) ( 680000 * ) VIA12 
  NEW M2 ( 680000 710000 ) ( * 700000 ) ;
- net47
  ( AND2T_19_n19 b ) ( Split_76_n166 q0 )
+ ROUTED M2 ( 450000 1180000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 450000 1340000 ) ( 380000 * ) ( * 1320000 ) VIA12 ;
- net48
  ( Split_93_n183 q0 ) ( Split_95_n185 a )
+ ROUTED M2 ( 1610000 1040000 ) ( * 1030000 ) VIA12 
  NEW M1 ( 1610000 1030000 ) ( 1340000 * ) VIA12 
  NEW M2 ( 1340000 1030000 ) ( * 1000000 ) ;
- net49
  ( DFFT_47__FPB_n137 a ) ( Split_85_n175 q0 )
+ ROUTED M2 ( 520000 520000 ) ( * 380000 ) VIA12 
  NEW M1 ( 520000 380000 ) ( 630000 * ) VIA12 ;
- net50
  ( DFFT_58__FPB_n148 a ) ( Split_101_n191 q0 )
+ ROUTED M2 ( 680000 1140000 ) VIA12 
  NEW M1 ( 680000 1140000 ) ( 540000 * ) VIA12 ;
- net51
  ( AND2T_26_n26 b ) ( Split_77_n167 q0 )
+ ROUTED M2 ( 940000 1360000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 940000 1340000 ) ( 760000 * ) ( * 1320000 ) VIA12 ;
- net52
  ( DFFT_65__FPB_n155 a ) ( Split_102_n192 q0 )
+ ROUTED M2 ( 1660000 700000 ) ( * 570000 ) VIA12 
  NEW M1 ( 1660000 570000 ) ( 2040000 * ) VIA12 
  NEW M2 ( 2040000 570000 ) ( * 700000 ) ( 2050000 * ) ;
- net53
  ( AND2T_33_n33 b ) ( Split_94_n184 q0 )
+ ROUTED M2 ( 700000 1040000 ) ( * 1050000 ) VIA12 
  NEW M1 ( 700000 1050000 ) ( 1080000 * ) VIA12 
  NEW M2 ( 1080000 1050000 ) ( * 1000000 ) ( 1090000 * ) ;
- net54
  ( Split_86_n176 q0 ) ( Split_87_n177 a )
+ ROUTED M2 ( 820000 560000 ) VIA12 
  NEW M1 ( 820000 560000 ) ( 920000 * ) ( * 550000 ) ( 930000 * ) VIA12 
  NEW M2 ( 930000 550000 ) ( * 520000 ) ;
- net55
  ( AND2T_34_n34 b ) ( Split_78_n168 q0 )
+ ROUTED M2 ( 1640000 1360000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 1640000 1340000 ) ( 1300000 * ) ( * 1320000 ) VIA12 ;
- net56
  ( DFFT_54__FPB_n144 a ) ( Split_95_n185 q0 )
+ ROUTED M2 ( 1610000 1000000 ) VIA12 
  NEW M1 ( 1610000 1000000 ) ( 1710000 * ) VIA12 
  NEW M2 ( 1710000 1000000 ) ( * 890000 ) ( 1720000 * ) ( * 870000 ) ( 1730000 * ) ( * 850000 ) ( 1740000 * ) ;
- net57
  ( AND2T_42_n42 b ) ( Split_79_n169 q0 )
+ ROUTED M2 ( 1320000 1180000 ) ( * 1170000 ) VIA12 
  NEW M1 ( 1320000 1170000 ) ( 1240000 * ) VIA12 
  NEW M2 ( 1240000 1170000 ) ( * 1140000 ) VIA12 
  NEW M1 ( 1240000 1140000 ) ( 1410000 * ) VIA12 ;
- net58
  ( AND2T_18_n18 a ) ( Split_87_n177 q0 )
+ ROUTED M2 ( 820000 520000 ) ( * 540000 ) VIA12 
  NEW M1 ( 820000 540000 ) ( 660000 * ) ( * 520000 ) VIA12 ;
- net59
  ( Split_88_n178 q0 ) ( Split_90_n180 a )
+ ROUTED M2 ( 1170000 890000 ) ( * 880000 ) VIA12 
  NEW M1 ( 1170000 880000 ) ( 920000 * ) VIA12 
  NEW M2 ( 920000 880000 ) ( * 850000 ) ;
- net60
  ( AND2T_40_n40 a ) ( Split_96_n186 q0 )
+ ROUTED M2 ( 2140000 520000 ) ( * 530000 ) VIA12 
  NEW M1 ( 2140000 530000 ) ( 1660000 * ) VIA12 
  NEW M2 ( 1660000 530000 ) ( * 520000 ) ;
- net61
  ( DFFT_53__FPB_n143 a ) ( Split_97_n187 q0 )
+ ROUTED M2 ( 520000 1000000 ) VIA12 
  NEW M1 ( 520000 1000000 ) ( 380000 * ) VIA12 ;
- net62
  ( AND2T_25_n25 b ) ( Split_89_n179 q0 )
+ ROUTED M2 ( 560000 890000 ) ( * 870000 ) VIA12 
  NEW M1 ( 560000 870000 ) ( 810000 * ) ( * 850000 ) VIA12 ;
- net63
  ( AND2T_39_n39 a ) ( Split_98_n188 q0 )
+ ROUTED M2 ( 1360000 700000 ) VIA12 
  NEW M1 ( 1360000 700000 ) ( 1250000 * ) VIA12 ;
- net64
  ( Split_99_n189 q0 ) ( Split_100_n190 a )
+ ROUTED M2 ( 1520000 1180000 ) ( * 1150000 ) VIA12 
  NEW M1 ( 1520000 1150000 ) ( 1640000 * ) ( * 1140000 ) ( 1730000 * ) ( * 1130000 ) ( 2040000 * ) VIA12 
  NEW M2 ( 2040000 1130000 ) ( * 1140000 ) ;
- net65
  ( cout_Pad a ) ( OR2T_45_cout q )
+ ROUTED M2 ( 1430000 520000 ) ( * 180000 ) VIA12 
  NEW M1 ( 1430000 180000 ) ( 1060000 * ) VIA12 
  NEW M2 ( 1060000 180000 ) ( * 80000 ) VIA12 
  NEW M1 ( 1060000 80000 ) ( 840000 * ) ;
- net66
  ( sum0_Pad a ) ( DFFT_72_sum0 q )
+ ROUTED M2 ( 1370000 380000 ) ( * 80000 ) VIA12 
  NEW M1 ( 1370000 80000 ) ( 1150000 * ) ;
- net67
  ( sum1_Pad a ) ( DFFT_74_sum1 q )
+ ROUTED M1 ( 1460000 80000 ) ( 1650000 * ) VIA12 
  NEW M2 ( 1650000 80000 ) ( * 380000 ) ;
- net68
  ( sum2_Pad a ) ( DFFT_75_sum2 q )
+ ROUTED M2 ( 1930000 380000 ) ( * 110000 ) ( 1920000 * ) ( * 80000 ) VIA12 
  NEW M1 ( 1920000 80000 ) ( 1770000 * ) ;
- net69
  ( sum3_Pad a ) ( XOR2T_37_sum3 q )
+ ROUTED M2 ( 50000 510000 ) ( * 150000 ) VIA12 
  NEW M1 ( 50000 150000 ) ( 2110000 * ) VIA12 
  NEW M2 ( 2110000 150000 ) ( * 850000 ) ;
- net70
  ( XOR2T_15_n15 a ) ( Split_80_n170 q1 )
+ ROUTED M2 ( 670000 1320000 ) ( * 1340000 ) VIA12 
  NEW M1 ( 670000 1340000 ) ( 490000 * ) ( * 1360000 ) VIA12 ;
- net71
  ( XOR2T_17_n17 a ) ( Split_81_n171 q1 )
+ ROUTED M2 ( 1210000 1320000 ) ( * 1440000 ) VIA12 
  NEW M1 ( 1210000 1440000 ) ( 1040000 * ) VIA12 
  NEW M2 ( 1040000 1440000 ) ( * 1360000 ) ( 1030000 * ) ;
- net72
  ( XOR2T_22_n22 a ) ( Split_82_n172 q1 )
+ ROUTED M2 ( 1750000 1320000 ) ( * 1330000 ) VIA12 
  NEW M1 ( 1750000 1330000 ) ( 1410000 * ) VIA12 
  NEW M2 ( 1410000 1330000 ) ( * 1360000 ) ;
- net73
  ( AND2T_31_n31 b ) ( Split_90_n180 q1 )
+ ROUTED M2 ( 1350000 890000 ) ( * 860000 ) VIA12 
  NEW M1 ( 1350000 860000 ) ( 1190000 * ) ( * 850000 ) VIA12 ;
- net74
  ( XOR2T_30_n30 a ) ( Split_83_n173 q1 )
+ ROUTED M2 ( 1650000 1140000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 1650000 1180000 ) ( 1880000 * ) VIA12 ;
- net75
  ( AND2T_25_n25 a ) ( Split_91_n181 q1 )
+ ROUTED M2 ( 490000 850000 ) VIA12 
  NEW M1 ( 490000 850000 ) ( 400000 * ) VIA12 ;
- net76
  ( AND2T_38_n38 a ) ( Split_100_n190 q1 )
+ ROUTED M2 ( 1450000 1000000 ) ( * 1010000 ) VIA12 
  NEW M1 ( 1450000 1010000 ) ( 1540000 * ) VIA12 
  NEW M2 ( 1540000 1010000 ) ( * 1140000 ) ;
- net77
  ( XOR2T_15_n15 b ) ( Split_76_n166 q1 )
+ ROUTED M2 ( 490000 1320000 ) VIA12 
  NEW M1 ( 490000 1320000 ) ( 400000 * ) VIA12 ;
- net78
  ( DFFT_51__FPB_n141 a ) ( Split_84_n174 q1 )
+ ROUTED M2 ( 490000 380000 ) VIA12 
  NEW M1 ( 490000 380000 ) ( 400000 * ) VIA12 ;
- net79
  ( XOR2T_21_n21 a ) ( Split_92_n182 q1 )
+ ROUTED M2 ( 700000 700000 ) ( * 740000 ) VIA12 
  NEW M1 ( 700000 740000 ) ( 790000 * ) VIA12 ;
- net80
  ( AND2T_41_n41 a ) ( Split_101_n191 q1 )
+ ROUTED M2 ( 790000 1140000 ) VIA12 
  NEW M1 ( 790000 1140000 ) ( 700000 * ) VIA12 ;
- net81
  ( XOR2T_17_n17 b ) ( Split_77_n167 q1 )
+ ROUTED M2 ( 1030000 1320000 ) VIA12 
  NEW M1 ( 1030000 1320000 ) ( 780000 * ) VIA12 ;
- net82
  ( DFFT_46__FPB_n136 a ) ( Split_85_n175 q1 )
+ ROUTED M2 ( 740000 380000 ) VIA12 
  NEW M1 ( 740000 380000 ) ( 650000 * ) VIA12 ;
- net83
  ( Split_94_n184 a ) ( Split_93_n183 q1 )
+ ROUTED M2 ( 1090000 1040000 ) VIA12 
  NEW M1 ( 1090000 1040000 ) ( 1360000 * ) VIA12 
  NEW M2 ( 1360000 1040000 ) ( * 1000000 ) ;
- net84
  ( DFFT_64__FPB_n154 a ) ( Split_102_n192 q1 )
+ ROUTED M2 ( 1680000 700000 ) VIA12 
  NEW M1 ( 1680000 700000 ) ( 1520000 * ) VIA12 ;
- net85
  ( XOR2T_22_n22 b ) ( Split_78_n168 q1 )
+ ROUTED M2 ( 1410000 1320000 ) VIA12 
  NEW M1 ( 1410000 1320000 ) ( 1320000 * ) VIA12 ;
- net86
  ( AND2T_23_n23 b ) ( Split_86_n176 q1 )
+ ROUTED M2 ( 950000 520000 ) ( * 540000 ) VIA12 
  NEW M1 ( 950000 540000 ) ( 1110000 * ) ( * 560000 ) VIA12 ;
- net87
  ( AND2T_31_n31 a ) ( Split_94_n184 q1 )
+ ROUTED M2 ( 1110000 1000000 ) ( * 870000 ) VIA12 
  NEW M1 ( 1110000 870000 ) ( 1280000 * ) VIA12 
  NEW M2 ( 1280000 870000 ) ( * 850000 ) ;
- net88
  ( XOR2T_30_n30 b ) ( Split_79_n169 q1 )
+ ROUTED M2 ( 1430000 1140000 ) ( * 1190000 ) VIA12 
  NEW M1 ( 1430000 1190000 ) ( 1890000 * ) VIA12 
  NEW M2 ( 1890000 1190000 ) ( * 1140000 ) ( 1880000 * ) ;
- net89
  ( XOR2T_16_n16 a ) ( Split_87_n177 q1 )
+ ROUTED M2 ( 840000 520000 ) ( * 420000 ) VIA12 
  NEW M1 ( 840000 420000 ) ( 880000 * ) VIA12 ;
- net90
  ( AND2T_38_n38 b ) ( Split_95_n185 q1 )
+ ROUTED M2 ( 1520000 1040000 ) VIA12 
  NEW M1 ( 1520000 1040000 ) ( 1630000 * ) VIA12 
  NEW M2 ( 1630000 1040000 ) ( * 1000000 ) ;
- net91
  ( Split_89_n179 a ) ( Split_88_n178 q1 )
+ ROUTED M2 ( 810000 890000 ) VIA12 
  NEW M1 ( 810000 890000 ) ( 940000 * ) VIA12 
  NEW M2 ( 940000 890000 ) ( * 850000 ) ;
- net92
  ( OR2T_28_n28 b ) ( Split_96_n186 q1 )
+ ROUTED M2 ( 2160000 520000 ) ( * 640000 ) VIA12 
  NEW M1 ( 2160000 640000 ) ( 1820000 * ) VIA12 
  NEW M2 ( 1820000 640000 ) ( * 560000 ) ;
- net93
  ( AND2T_23_n23 a ) ( Split_89_n179 q1 )
+ ROUTED M2 ( 1040000 520000 ) ( * 530000 ) ( 1030000 * ) ( * 600000 ) ( 1020000 * ) ( * 850000 ) VIA12 
  NEW M1 ( 1020000 850000 ) ( 830000 * ) VIA12 ;
- net94
  ( AND2T_33_n33 a ) ( Split_97_n187 q1 )
+ ROUTED M2 ( 630000 1000000 ) VIA12 
  NEW M1 ( 630000 1000000 ) ( 540000 * ) VIA12 ;
- net95
  ( OR2T_28_n28 a ) ( Split_98_n188 q1 )
+ ROUTED M2 ( 1270000 700000 ) ( 1280000 * ) ( * 140000 ) VIA12 
  NEW M1 ( 1280000 140000 ) ( 1810000 * ) VIA12 
  NEW M2 ( 1810000 140000 ) ( * 520000 ) ( 1820000 * ) ;
- net96
  ( DFFT_60__FPB_n150 a ) ( Split_99_n189 q1 )
+ ROUTED M2 ( 2060000 1140000 ) VIA12 
  NEW M1 ( 2060000 1140000 ) ( 1740000 * ) VIA12 ;
- net97
  ( XOR2T_21_n21 b ) ( DFFT_50__FPB_n140 q )
+ ROUTED M2 ( 1000000 700000 ) VIA12 
  NEW M1 ( 1000000 700000 ) ( 790000 * ) VIA12 ;
- net98
  ( DFFT_51__FPB_n141 q ) ( DFFT_52__FPB_n142 a )
+ ROUTED M2 ( 380000 520000 ) ( * 510000 ) VIA12 
  NEW M1 ( 380000 510000 ) ( 530000 * ) VIA12 
  NEW M2 ( 530000 510000 ) ( * 380000 ) ( 540000 * ) ;
- net99
  ( DFFT_60__FPB_n150 q ) ( DFFT_61__FPB_n151 a )
+ ROUTED M2 ( 1790000 1140000 ) ( * 910000 ) VIA12 
  NEW M1 ( 1790000 910000 ) ( 1720000 * ) VIA12 
  NEW M2 ( 1720000 910000 ) ( * 1000000 ) ;
- net100
  ( AND2T_24_n24 b ) ( DFFT_52__FPB_n142 q )
+ ROUTED M2 ( 430000 520000 ) ( * 680000 ) VIA12 
  NEW M1 ( 430000 680000 ) ( 1270000 * ) VIA12 
  NEW M2 ( 1270000 680000 ) ( * 560000 ) ;
- net101
  ( DFFT_61__FPB_n151 q ) ( DFFT_62__FPB_n152 a )
+ ROUTED M2 ( 1860000 1000000 ) VIA12 
  NEW M1 ( 1860000 1000000 ) ( 1770000 * ) VIA12 ;
- net102
  ( OR2T_27_n27 b ) ( DFFT_53__FPB_n143 q )
+ ROUTED M2 ( 650000 890000 ) ( * 1010000 ) VIA12 
  NEW M1 ( 650000 1010000 ) ( 430000 * ) VIA12 
  NEW M2 ( 430000 1010000 ) ( * 1000000 ) ;
- net103
  ( DFFT_70__FPB_n160 q ) ( DFFT_71__FPB_n161 a )
+ ROUTED M2 ( 1230000 380000 ) ( * 390000 ) VIA12 
  NEW M1 ( 1230000 390000 ) ( 1320000 * ) ( * 420000 ) ( 1450000 * ) VIA12 
  NEW M2 ( 1450000 420000 ) ( * 380000 ) ( 1460000 * ) ;
- net104
  ( DFFT_62__FPB_n152 q ) ( DFFT_63__FPB_n153 a )
+ ROUTED M2 ( 2000000 1000000 ) VIA12 
  NEW M1 ( 2000000 1000000 ) ( 1910000 * ) VIA12 ;
- net105
  ( DFFT_54__FPB_n144 q ) ( DFFT_55__FPB_n145 a )
+ ROUTED M2 ( 1770000 700000 ) ( * 710000 ) ( 1780000 * ) ( * 850000 ) ( 1790000 * ) ;
- net106
  ( XOR2T_16_n16 b ) ( DFFT_46__FPB_n136 q )
+ ROUTED M2 ( 880000 380000 ) VIA12 
  NEW M1 ( 880000 380000 ) ( 790000 * ) VIA12 ;
- net107
  ( DFFT_71__FPB_n161 q ) ( DFFT_72_sum0 a )
+ ROUTED M2 ( 1510000 380000 ) VIA12 
  NEW M1 ( 1510000 380000 ) ( 1320000 * ) VIA12 ;
- net108
  ( DFFT_55__FPB_n145 q ) ( DFFT_56__FPB_n146 a )
+ ROUTED M2 ( 1910000 700000 ) VIA12 
  NEW M1 ( 1910000 700000 ) ( 1820000 * ) VIA12 ;
- net109
  ( XOR2T_37_sum3 b ) ( DFFT_63__FPB_n153 q )
+ ROUTED M2 ( 2040000 850000 ) ( * 880000 ) ( 2050000 * ) ( * 1000000 ) ;
- net110
  ( AND2T_18_n18 b ) ( DFFT_47__FPB_n137 q )
+ ROUTED M2 ( 730000 560000 ) ( * 630000 ) VIA12 
  NEW M1 ( 730000 630000 ) ( 570000 * ) VIA12 
  NEW M2 ( 570000 630000 ) ( * 520000 ) ;
- net111
  ( AND2T_39_n39 b ) ( DFFT_64__FPB_n154 q )
+ ROUTED M2 ( 1570000 700000 ) ( * 690000 ) VIA12 
  NEW M1 ( 1570000 690000 ) ( 1440000 * ) VIA12 
  NEW M2 ( 1440000 690000 ) ( * 740000 ) ( 1430000 * ) ;
- net112
  ( XOR2T_29_n29 b ) ( DFFT_56__FPB_n146 q )
+ ROUTED M2 ( 1960000 700000 ) ( * 520000 ) ( 1980000 * ) ;
- net113
  ( OR2T_20_n20 b ) ( DFFT_48__FPB_n138 q )
+ ROUTED M2 ( 430000 700000 ) ( * 740000 ) VIA12 
  NEW M1 ( 430000 740000 ) ( 520000 * ) VIA12 ;
- net114
  ( DFFT_73__FPB_n163 q ) ( DFFT_74_sum1 a )
+ ROUTED M2 ( 1790000 380000 ) VIA12 
  NEW M1 ( 1790000 380000 ) ( 1600000 * ) VIA12 ;
- net115
  ( DFFT_49__FPB_n139 q ) ( DFFT_50__FPB_n140 a )
+ ROUTED M2 ( 1080000 850000 ) ( * 750000 ) VIA12 
  NEW M1 ( 1080000 750000 ) ( 940000 * ) VIA12 
  NEW M2 ( 940000 750000 ) ( * 700000 ) ( 950000 * ) ;
- net116
  ( AND2T_40_n40 b ) ( DFFT_65__FPB_n155 q )
+ ROUTED M2 ( 2100000 700000 ) ( * 860000 ) VIA12 
  NEW M1 ( 2100000 860000 ) ( 1720000 * ) VIA12 
  NEW M2 ( 1720000 860000 ) ( * 560000 ) ( 1730000 * ) ;
- net117
  ( AND2T_32_n32 b ) ( DFFT_57__FPB_n147 q )
+ ROUTED M2 ( 1650000 890000 ) ( * 980000 ) VIA12 
  NEW M1 ( 1650000 980000 ) ( 1490000 * ) VIA12 
  NEW M2 ( 1490000 980000 ) ( * 850000 ) ;
- net118
  ( OR2T_43_n43 b ) ( DFFT_66__FPB_n156 q )
+ ROUTED M2 ( 1160000 1140000 ) ( * 1130000 ) VIA12 
  NEW M1 ( 1160000 1130000 ) ( 940000 * ) VIA12 
  NEW M2 ( 940000 1130000 ) ( * 1180000 ) ( 950000 * ) ;
- net119
  ( OR2T_35_n35 b ) ( DFFT_58__FPB_n148 q )
+ ROUTED M2 ( 790000 1040000 ) ( * 1060000 ) VIA12 
  NEW M1 ( 790000 1060000 ) ( 600000 * ) VIA12 
  NEW M2 ( 600000 1060000 ) ( * 1140000 ) ( 590000 * ) ;
- net120
  ( OR2T_44_n44 b ) ( DFFT_67__FPB_n157 q )
+ ROUTED M2 ( 1250000 1000000 ) ( * 980000 ) VIA12 
  NEW M1 ( 1250000 980000 ) ( 1090000 * ) VIA12 
  NEW M2 ( 1090000 980000 ) ( * 740000 ) ;
- net121
  ( OR2T_36_n36 b ) ( DFFT_59__FPB_n149 q )
+ ROUTED M2 ( 1000000 1000000 ) ( * 920000 ) VIA12 
  NEW M1 ( 1000000 920000 ) ( 1870000 * ) VIA12 
  NEW M2 ( 1870000 920000 ) ( * 890000 ) ( 1880000 * ) ;
- net122
  ( OR2T_45_cout b ) ( DFFT_68__FPB_n158 q )
+ ROUTED M2 ( 1570000 520000 ) ( * 590000 ) VIA12 
  NEW M1 ( 1570000 590000 ) ( 1360000 * ) VIA12 
  NEW M2 ( 1360000 590000 ) ( * 560000 ) ;
- net123
  ( DFFT_69__FPB_n159 q ) ( DFFT_70__FPB_n160 a )
+ ROUTED M2 ( 1180000 380000 ) VIA12 
  NEW M1 ( 1180000 380000 ) ( 1090000 * ) VIA12 ;
- net124
  ( SplitCLK_0_124 q0 ) ( SplitCLK_0_91 a )
+ ROUTED M2 ( 1160000 970000 ) ( * 950000 ) VIA12 
  NEW M1 ( 1160000 950000 ) ( 1600000 * ) ( * 930000 ) VIA12 ;
- net125
  ( SplitCLK_0_124 q1 ) ( SplitCLK_2_120 a )
+ ROUTED M2 ( 1140000 970000 ) VIA12 
  NEW M1 ( 1140000 970000 ) ( 840000 * ) VIA12 ;
- net126
  ( SplitCLK_2_123 q0 ) ( DFFT_53__FPB_n143 clk )
+ ROUTED M2 ( 380000 1040000 ) ( * 1060000 ) ( 400000 * ) ( * 1070000 ) ( 410000 * ) ;
- net127
  ( SplitCLK_2_122 q0 ) ( DFFT_52__FPB_n142 clk )
+ ROUTED M2 ( 380000 560000 ) ( * 600000 ) ( 400000 * ) ( * 610000 ) ( 410000 * ) ;
- net128
  ( SplitCLK_2_121 q0 ) ( DFFT_72_sum0 clk )
+ ROUTED M2 ( 1320000 420000 ) ( * 440000 ) ( 1340000 * ) ( * 450000 ) ( 1350000 * ) ;
- net129
  ( SplitCLK_2_120 q1 ) ( SplitCLK_6_105 a )
+ ROUTED M2 ( 760000 1230000 ) ( * 930000 ) VIA12 
  NEW M1 ( 760000 930000 ) ( 820000 * ) VIA12 ;
- net130
  ( SplitCLK_2_120 q0 ) ( SplitCLK_4_119 a )
+ ROUTED M2 ( 830000 650000 ) ( * 840000 ) ( 840000 * ) ( * 930000 ) ;
- net131
  ( SplitCLK_4_119 q1 ) ( SplitCLK_4_112 a )
+ ROUTED M2 ( 850000 610000 ) ( * 600000 ) VIA12 
  NEW M1 ( 850000 600000 ) ( 1040000 * ) VIA12 
  NEW M2 ( 1040000 600000 ) ( * 650000 ) ( 1030000 * ) ;
- net132
  ( SplitCLK_4_119 q0 ) ( SplitCLK_6_118 a )
+ ROUTED M2 ( 830000 610000 ) VIA12 
  NEW M1 ( 830000 610000 ) ( 640000 * ) VIA12 ;
- net133
  ( SplitCLK_6_118 q1 ) ( SplitCLK_2_115 a )
+ ROUTED M2 ( 580000 820000 ) ( * 810000 ) VIA12 
  NEW M1 ( 580000 810000 ) ( 660000 * ) VIA12 
  NEW M2 ( 660000 810000 ) ( * 650000 ) ;
- net134
  ( SplitCLK_6_118 q0 ) ( SplitCLK_4_117 a )
+ ROUTED M2 ( 700000 650000 ) VIA12 
  NEW M1 ( 700000 650000 ) ( 640000 * ) VIA12 ;
- net135
  ( SplitCLK_4_117 q0 ) ( SplitCLK_2_122 a )
+ ROUTED M2 ( 700000 610000 ) ( * 620000 ) VIA12 
  NEW M1 ( 700000 620000 ) ( 420000 * ) VIA12 
  NEW M2 ( 420000 620000 ) ( * 650000 ) ( 410000 * ) ;
- net136
  ( SplitCLK_4_117 q1 ) ( SplitCLK_4_116 a )
+ ROUTED M2 ( 620000 490000 ) ( * 500000 ) VIA12 
  NEW M1 ( 620000 500000 ) ( 720000 * ) VIA12 
  NEW M2 ( 720000 500000 ) ( * 610000 ) ;
- net137
  ( SplitCLK_4_116 q0 ) ( DFFT_51__FPB_n141 clk )
+ ROUTED M2 ( 490000 420000 ) ( * 450000 ) VIA12 
  NEW M1 ( 490000 450000 ) ( 620000 * ) VIA12 ;
- net138
  ( SplitCLK_4_116 q1 ) ( DFFT_46__FPB_n136 clk )
+ ROUTED M2 ( 640000 450000 ) ( * 420000 ) VIA12 
  NEW M1 ( 640000 420000 ) ( 740000 * ) VIA12 ;
- net139
  ( SplitCLK_2_115 q0 ) ( SplitCLK_4_113 a )
+ ROUTED M2 ( 580000 780000 ) ( * 650000 ) ;
- net140
  ( SplitCLK_2_115 q1 ) ( SplitCLK_4_114 a )
+ ROUTED M2 ( 500000 820000 ) ( * 810000 ) VIA12 
  NEW M1 ( 500000 810000 ) ( 560000 * ) VIA12 
  NEW M2 ( 560000 810000 ) ( * 780000 ) ;
- net141
  ( SplitCLK_4_114 q1 ) ( DFFT_47__FPB_n137 clk )
+ ROUTED M2 ( 520000 560000 ) ( 530000 * ) ( * 570000 ) ( 550000 * ) ( * 760000 ) ( 530000 * ) ( * 780000 ) ( 520000 * ) ;
- net142
  ( SplitCLK_4_114 q0 ) ( DFFT_48__FPB_n138 clk )
+ ROUTED M2 ( 500000 780000 ) ( * 770000 ) VIA12 
  NEW M1 ( 500000 770000 ) ( 390000 * ) VIA12 
  NEW M2 ( 390000 770000 ) ( * 740000 ) ( 380000 * ) ;
- net143
  ( SplitCLK_4_113 q1 ) ( AND2T_18_n18 clk )
+ ROUTED M2 ( 600000 610000 ) ( * 560000 ) VIA12 
  NEW M1 ( 600000 560000 ) ( 660000 * ) VIA12 ;
- net144
  ( SplitCLK_4_113 q0 ) ( OR2T_20_n20 clk )
+ ROUTED M2 ( 590000 740000 ) ( 600000 * ) ( * 620000 ) ( 590000 * ) ( * 610000 ) ( 580000 * ) ;
- net145
  ( SplitCLK_4_112 q0 ) ( SplitCLK_6_108 a )
+ ROUTED M2 ( 1030000 610000 ) VIA12 
  NEW M1 ( 1030000 610000 ) ( 970000 * ) VIA12 ;
- net146
  ( SplitCLK_4_112 q1 ) ( SplitCLK_4_111 a )
+ ROUTED M2 ( 1030000 490000 ) ( 1020000 * ) ( * 410000 ) VIA12 
  NEW M1 ( 1020000 410000 ) ( 1140000 * ) VIA12 
  NEW M2 ( 1140000 410000 ) ( * 610000 ) VIA12 
  NEW M1 ( 1140000 610000 ) ( 1050000 * ) VIA12 ;
- net147
  ( SplitCLK_4_111 q1 ) ( SplitCLK_4_109 a )
+ ROUTED M2 ( 1050000 450000 ) ( * 490000 ) VIA12 
  NEW M1 ( 1050000 490000 ) ( 1090000 * ) VIA12 ;
- net148
  ( SplitCLK_4_111 q0 ) ( SplitCLK_4_110 a )
+ ROUTED M2 ( 960000 490000 ) ( * 470000 ) VIA12 
  NEW M1 ( 960000 470000 ) ( 1030000 * ) VIA12 
  NEW M2 ( 1030000 470000 ) ( * 450000 ) ;
- net149
  ( SplitCLK_4_110 q0 ) ( XOR2T_16_n16 clk )
+ ROUTED M2 ( 950000 420000 ) ( * 450000 ) ( 960000 * ) ;
- net150
  ( SplitCLK_4_110 q1 ) ( DFFT_69__FPB_n159 clk )
+ ROUTED M2 ( 980000 450000 ) ( * 420000 ) VIA12 
  NEW M1 ( 980000 420000 ) ( 1040000 * ) VIA12 ;
- net151
  ( SplitCLK_4_109 q0 ) ( AND2T_23_n23 clk )
+ ROUTED M2 ( 1040000 560000 ) ( * 550000 ) VIA12 
  NEW M1 ( 1040000 550000 ) ( 970000 * ) VIA12 
  NEW M2 ( 970000 550000 ) ( * 450000 ) VIA12 
  NEW M1 ( 970000 450000 ) ( 1090000 * ) VIA12 ;
- net152
  ( SplitCLK_4_109 q1 ) ( DFFT_70__FPB_n160 clk )
+ ROUTED M2 ( 1110000 450000 ) ( * 420000 ) VIA12 
  NEW M1 ( 1110000 420000 ) ( 1180000 * ) VIA12 ;
- net153
  ( SplitCLK_6_108 q0 ) ( SplitCLK_4_106 a )
+ ROUTED M2 ( 1110000 650000 ) VIA12 
  NEW M1 ( 1110000 650000 ) ( 970000 * ) VIA12 ;
- net154
  ( SplitCLK_6_108 q1 ) ( SplitCLK_0_107 a )
+ ROUTED M2 ( 890000 780000 ) ( * 770000 ) VIA12 
  NEW M1 ( 890000 770000 ) ( 990000 * ) VIA12 
  NEW M2 ( 990000 770000 ) ( * 650000 ) ;
- net155
  ( SplitCLK_0_107 q0 ) ( XOR2T_21_n21 clk )
+ ROUTED M2 ( 860000 740000 ) ( * 830000 ) ( 880000 * ) ( * 820000 ) ( 890000 * ) ;
- net156
  ( SplitCLK_0_107 q1 ) ( DFFT_50__FPB_n140 clk )
+ ROUTED M2 ( 870000 820000 ) ( * 740000 ) VIA12 
  NEW M1 ( 870000 740000 ) ( 950000 * ) VIA12 ;
- net157
  ( SplitCLK_4_106 q1 ) ( AND2T_24_n24 clk )
+ ROUTED M2 ( 1130000 610000 ) ( * 560000 ) VIA12 
  NEW M1 ( 1130000 560000 ) ( 1200000 * ) VIA12 ;
- net158
  ( SplitCLK_4_106 q0 ) ( OR2T_44_n44 clk )
+ ROUTED M2 ( 1160000 740000 ) ( * 730000 ) VIA12 
  NEW M1 ( 1160000 730000 ) ( 1100000 * ) VIA12 
  NEW M2 ( 1100000 730000 ) ( * 610000 ) ( 1110000 * ) ;
- net159
  ( SplitCLK_6_105 q0 ) ( SplitCLK_4_98 a )
+ ROUTED M2 ( 760000 1270000 ) ( * 1240000 ) ( 770000 * ) ( * 1220000 ) VIA12 
  NEW M1 ( 770000 1220000 ) ( 1040000 * ) VIA12 
  NEW M2 ( 1040000 1220000 ) ( * 1270000 ) ( 1030000 * ) ;
- net160
  ( SplitCLK_6_105 q1 ) ( SplitCLK_2_104 a )
+ ROUTED M2 ( 780000 1270000 ) VIA12 
  NEW M1 ( 780000 1270000 ) ( 630000 * ) VIA12 ;
- net161
  ( SplitCLK_2_104 q1 ) ( SplitCLK_2_101 a )
+ ROUTED M2 ( 570000 1270000 ) ( 580000 * ) ( * 1260000 ) ( 600000 * ) ( * 1230000 ) ( 610000 * ) ;
- net162
  ( SplitCLK_2_104 q0 ) ( SplitCLK_4_103 a )
+ ROUTED M2 ( 630000 1230000 ) ( * 1120000 ) VIA12 
  NEW M1 ( 630000 1120000 ) ( 580000 * ) VIA12 
  NEW M2 ( 580000 1120000 ) ( * 1110000 ) ( 570000 * ) ;
- net163
  ( SplitCLK_4_103 q0 ) ( SplitCLK_2_123 a )
+ ROUTED M2 ( 410000 1110000 ) ( * 1090000 ) VIA12 
  NEW M1 ( 410000 1090000 ) ( 570000 * ) ( * 1070000 ) VIA12 ;
- net164
  ( SplitCLK_4_103 q1 ) ( SplitCLK_4_102 a )
+ ROUTED M2 ( 570000 970000 ) ( * 980000 ) ( 580000 * ) ( * 1070000 ) ( 590000 * ) ;
- net165
  ( SplitCLK_4_102 q0 ) ( AND2T_25_n25 clk )
+ ROUTED M2 ( 490000 890000 ) ( * 930000 ) VIA12 
  NEW M1 ( 490000 930000 ) ( 570000 * ) VIA12 ;
- net166
  ( SplitCLK_4_102 q1 ) ( OR2T_27_n27 clk )
+ ROUTED M2 ( 590000 930000 ) ( * 890000 ) VIA12 
  NEW M1 ( 590000 890000 ) ( 720000 * ) VIA12 ;
- net167
  ( SplitCLK_2_101 q0 ) ( SplitCLK_4_99 a )
+ ROUTED M2 ( 570000 1230000 ) ( * 1250000 ) VIA12 
  NEW M1 ( 570000 1250000 ) ( 480000 * ) VIA12 
  NEW M2 ( 480000 1250000 ) ( * 1110000 ) VIA12 
  NEW M1 ( 480000 1110000 ) ( 630000 * ) VIA12 ;
- net168
  ( SplitCLK_2_101 q1 ) ( SplitCLK_4_100 a )
+ ROUTED M2 ( 490000 1270000 ) ( * 1260000 ) VIA12 
  NEW M1 ( 490000 1260000 ) ( 540000 * ) VIA12 
  NEW M2 ( 540000 1260000 ) ( * 1230000 ) ( 550000 * ) ;
- net169
  ( SplitCLK_4_100 q1 ) ( XOR2T_15_n15 clk )
+ ROUTED M2 ( 510000 1230000 ) ( * 1360000 ) VIA12 
  NEW M1 ( 510000 1360000 ) ( 560000 * ) VIA12 ;
- net170
  ( SplitCLK_4_100 q0 ) ( AND2T_19_n19 clk )
+ ROUTED M2 ( 380000 1180000 ) ( * 1230000 ) VIA12 
  NEW M1 ( 380000 1230000 ) ( 490000 * ) VIA12 ;
- net171
  ( SplitCLK_4_99 q1 ) ( AND2T_33_n33 clk )
+ ROUTED M2 ( 630000 1040000 ) ( * 1050000 ) ( 640000 * ) ( * 1070000 ) ( 650000 * ) ;
- net172
  ( SplitCLK_4_99 q0 ) ( DFFT_58__FPB_n148 clk )
+ ROUTED M2 ( 540000 1180000 ) ( * 1150000 ) VIA12 
  NEW M1 ( 540000 1150000 ) ( 710000 * ) VIA12 
  NEW M2 ( 710000 1150000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 710000 1070000 ) ( 630000 * ) VIA12 ;
- net173
  ( SplitCLK_4_98 q0 ) ( SplitCLK_4_94 a )
+ ROUTED M2 ( 970000 1270000 ) ( * 1250000 ) VIA12 
  NEW M1 ( 970000 1250000 ) ( 1030000 * ) ( * 1230000 ) VIA12 ;
- net174
  ( SplitCLK_4_98 q1 ) ( SplitCLK_4_97 a )
+ ROUTED M2 ( 970000 1110000 ) ( * 1090000 ) VIA12 
  NEW M1 ( 970000 1090000 ) ( 1050000 * ) VIA12 
  NEW M2 ( 1050000 1090000 ) ( * 1230000 ) ;
- net175
  ( SplitCLK_4_97 q1 ) ( SplitCLK_4_95 a )
+ ROUTED M2 ( 990000 1070000 ) ( * 1110000 ) VIA12 
  NEW M1 ( 990000 1110000 ) ( 1030000 * ) VIA12 ;
- net176
  ( SplitCLK_4_97 q0 ) ( SplitCLK_4_96 a )
+ ROUTED M2 ( 790000 1110000 ) VIA12 
  NEW M1 ( 790000 1110000 ) ( 980000 * ) VIA12 
  NEW M2 ( 980000 1110000 ) ( * 1070000 ) ( 970000 * ) ;
- net177
  ( SplitCLK_4_96 q0 ) ( AND2T_41_n41 clk )
+ ROUTED M2 ( 790000 1070000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 790000 1100000 ) ( 880000 * ) VIA12 
  NEW M2 ( 880000 1100000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 880000 1180000 ) ( 790000 * ) VIA12 ;
- net178
  ( SplitCLK_4_96 q1 ) ( OR2T_35_n35 clk )
+ ROUTED M2 ( 810000 1070000 ) ( * 1040000 ) VIA12 
  NEW M1 ( 810000 1040000 ) ( 860000 * ) VIA12 ;
- net179
  ( SplitCLK_4_95 q1 ) ( DFFT_49__FPB_n139 clk )
+ ROUTED M2 ( 1030000 890000 ) ( * 900000 ) ( 1040000 * ) ( * 1070000 ) ( 1050000 * ) ;
- net180
  ( SplitCLK_4_95 q0 ) ( DFFT_59__FPB_n149 clk )
+ ROUTED M2 ( 950000 1040000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 950000 1070000 ) ( 1030000 * ) VIA12 ;
- net181
  ( SplitCLK_4_94 q1 ) ( SplitCLK_4_92 a )
+ ROUTED M2 ( 990000 1230000 ) ( * 1270000 ) VIA12 
  NEW M1 ( 990000 1270000 ) ( 1090000 * ) VIA12 ;
- net182
  ( SplitCLK_4_94 q0 ) ( SplitCLK_4_93 a )
+ ROUTED M2 ( 910000 1270000 ) ( * 1260000 ) VIA12 
  NEW M1 ( 910000 1260000 ) ( 830000 * ) ( * 1240000 ) ( 970000 * ) ( * 1230000 ) VIA12 ;
- net183
  ( SplitCLK_4_93 q0 ) ( AND2T_26_n26 clk )
+ ROUTED M2 ( 870000 1360000 ) ( * 1350000 ) ( 890000 * ) ( * 1230000 ) ( 910000 * ) ;
- net184
  ( SplitCLK_4_93 q1 ) ( OR2T_43_n43 clk )
+ ROUTED M2 ( 930000 1230000 ) ( * 1180000 ) VIA12 
  NEW M1 ( 930000 1180000 ) ( 1020000 * ) VIA12 ;
- net185
  ( SplitCLK_4_92 q0 ) ( XOR2T_17_n17 clk )
+ ROUTED M2 ( 1100000 1360000 ) ( * 1330000 ) ( 1090000 * ) ( * 1280000 ) ( 1080000 * ) ( * 1230000 ) ( 1090000 * ) ;
- net186
  ( SplitCLK_4_92 q1 ) ( DFFT_66__FPB_n156 clk )
+ ROUTED M2 ( 1110000 1230000 ) ( * 1180000 ) ;
- net187
  ( SplitCLK_0_91 q0 ) ( SplitCLK_2_76 a )
+ ROUTED M2 ( 1590000 1110000 ) ( * 1080000 ) ( 1600000 * ) ( * 970000 ) ;
- net188
  ( SplitCLK_0_91 q1 ) ( SplitCLK_4_90 a )
+ ROUTED M2 ( 1580000 970000 ) ( * 960000 ) VIA12 
  NEW M1 ( 1580000 960000 ) ( 1500000 * ) VIA12 
  NEW M2 ( 1500000 960000 ) ( * 820000 ) VIA12 
  NEW M1 ( 1500000 820000 ) ( 1600000 * ) VIA12 ;
- net189
  ( SplitCLK_4_90 q1 ) ( SplitCLK_0_83 a )
+ ROUTED M2 ( 1620000 780000 ) ( * 790000 ) VIA12 
  NEW M1 ( 1620000 790000 ) ( 1720000 * ) ( * 820000 ) ( 1820000 * ) VIA12 
  NEW M2 ( 1820000 820000 ) ( * 780000 ) ( 1830000 * ) ;
- net190
  ( SplitCLK_4_90 q0 ) ( SplitCLK_4_89 a )
+ ROUTED M2 ( 1500000 650000 ) ( * 780000 ) VIA12 
  NEW M1 ( 1500000 780000 ) ( 1600000 * ) VIA12 ;
- net191
  ( SplitCLK_4_89 q0 ) ( SplitCLK_6_86 a )
+ ROUTED M2 ( 1500000 610000 ) VIA12 
  NEW M1 ( 1500000 610000 ) ( 1440000 * ) VIA12 ;
- net192
  ( SplitCLK_4_89 q1 ) ( SplitCLK_4_88 a )
+ ROUTED M2 ( 1520000 610000 ) ( * 620000 ) VIA12 
  NEW M1 ( 1520000 620000 ) ( 1470000 * ) VIA12 
  NEW M2 ( 1470000 620000 ) ( * 490000 ) ( 1460000 * ) ;
- net193
  ( SplitCLK_4_88 q0 ) ( SplitCLK_2_121 a )
+ ROUTED M2 ( 1350000 490000 ) ( * 470000 ) VIA12 
  NEW M1 ( 1350000 470000 ) ( 1460000 * ) VIA12 
  NEW M2 ( 1460000 470000 ) ( * 450000 ) ;
- net194
  ( SplitCLK_4_88 q1 ) ( SplitCLK_4_87 a )
+ ROUTED M2 ( 1480000 450000 ) ( * 490000 ) VIA12 
  NEW M1 ( 1480000 490000 ) ( 1530000 * ) VIA12 ;
- net195
  ( SplitCLK_4_87 q1 ) ( DFFT_74_sum1 clk )
+ ROUTED M2 ( 1550000 450000 ) ( * 420000 ) VIA12 
  NEW M1 ( 1550000 420000 ) ( 1600000 * ) VIA12 ;
- net196
  ( SplitCLK_4_87 q0 ) ( DFFT_71__FPB_n161 clk )
+ ROUTED M2 ( 1460000 420000 ) ( * 430000 ) VIA12 
  NEW M1 ( 1460000 430000 ) ( 1520000 * ) VIA12 
  NEW M2 ( 1520000 430000 ) ( * 450000 ) ( 1530000 * ) ;
- net197
  ( SplitCLK_6_86 q0 ) ( SplitCLK_4_84 a )
+ ROUTED M2 ( 1560000 650000 ) ( * 660000 ) VIA12 
  NEW M1 ( 1560000 660000 ) ( 1440000 * ) VIA12 
  NEW M2 ( 1440000 660000 ) ( * 650000 ) ;
- net198
  ( SplitCLK_6_86 q1 ) ( SplitCLK_4_85 a )
+ ROUTED M2 ( 1460000 650000 ) VIA12 
  NEW M1 ( 1460000 650000 ) ( 1360000 * ) VIA12 ;
- net199
  ( SplitCLK_4_85 q0 ) ( AND2T_39_n39 clk )
+ ROUTED M2 ( 1360000 610000 ) ( * 640000 ) VIA12 
  NEW M1 ( 1360000 640000 ) ( 1450000 * ) VIA12 
  NEW M2 ( 1450000 640000 ) ( * 740000 ) VIA12 
  NEW M1 ( 1450000 740000 ) ( 1360000 * ) VIA12 ;
- net200
  ( SplitCLK_4_85 q1 ) ( OR2T_45_cout clk )
+ ROUTED M2 ( 1380000 610000 ) ( * 560000 ) VIA12 
  NEW M1 ( 1380000 560000 ) ( 1430000 * ) VIA12 ;
- net201
  ( SplitCLK_4_84 q0 ) ( DFFT_64__FPB_n154 clk )
+ ROUTED M2 ( 1520000 740000 ) ( * 710000 ) ( 1510000 * ) ( * 610000 ) VIA12 
  NEW M1 ( 1510000 610000 ) ( 1560000 * ) VIA12 ;
- net202
  ( SplitCLK_4_84 q1 ) ( DFFT_68__FPB_n158 clk )
+ ROUTED M2 ( 1520000 560000 ) ( * 570000 ) VIA12 
  NEW M1 ( 1520000 570000 ) ( 1580000 * ) VIA12 
  NEW M2 ( 1580000 570000 ) ( * 610000 ) ;
- net203
  ( SplitCLK_0_83 q0 ) ( SplitCLK_4_79 a )
+ ROUTED M2 ( 1930000 820000 ) VIA12 
  NEW M1 ( 1930000 820000 ) ( 1830000 * ) VIA12 ;
- net204
  ( SplitCLK_0_83 q1 ) ( SplitCLK_4_82 a )
+ ROUTED M2 ( 1810000 820000 ) ( * 650000 ) ;
- net205
  ( SplitCLK_4_82 q1 ) ( SplitCLK_4_80 a )
+ ROUTED M2 ( 1830000 610000 ) ( * 490000 ) ( 1850000 * ) ;
- net206
  ( SplitCLK_4_82 q0 ) ( SplitCLK_4_81 a )
+ ROUTED M2 ( 1740000 650000 ) ( * 640000 ) VIA12 
  NEW M1 ( 1740000 640000 ) ( 1660000 * ) ( * 620000 ) ( 1810000 * ) ( * 610000 ) VIA12 ;
- net207
  ( SplitCLK_4_81 q0 ) ( AND2T_40_n40 clk )
+ ROUTED M2 ( 1660000 560000 ) VIA12 
  NEW M1 ( 1660000 560000 ) ( 1740000 * ) VIA12 
  NEW M2 ( 1740000 560000 ) ( * 610000 ) ;
- net208
  ( SplitCLK_4_81 q1 ) ( DFFT_73__FPB_n163 clk )
+ ROUTED M2 ( 1740000 420000 ) ( * 430000 ) ( 1750000 * ) ( * 610000 ) ( 1760000 * ) ;
- net209
  ( SplitCLK_4_80 q0 ) ( OR2T_28_n28 clk )
+ ROUTED M2 ( 1850000 450000 ) ( * 460000 ) VIA12 
  NEW M1 ( 1850000 460000 ) ( 1370000 * ) VIA12 
  NEW M2 ( 1370000 460000 ) ( * 720000 ) VIA12 
  NEW M1 ( 1370000 720000 ) ( 1880000 * ) VIA12 
  NEW M2 ( 1880000 720000 ) ( * 560000 ) ( 1890000 * ) ;
- net210
  ( SplitCLK_4_80 q1 ) ( DFFT_75_sum2 clk )
+ ROUTED M2 ( 1870000 450000 ) ( * 420000 ) ( 1880000 * ) ;
- net211
  ( SplitCLK_4_79 q1 ) ( SplitCLK_4_77 a )
+ ROUTED M2 ( 1950000 780000 ) ( * 820000 ) VIA12 
  NEW M1 ( 1950000 820000 ) ( 1990000 * ) VIA12 ;
- net212
  ( SplitCLK_4_79 q0 ) ( SplitCLK_4_78 a )
+ ROUTED M2 ( 1930000 780000 ) ( * 790000 ) ( 1890000 * ) ( * 820000 ) ( 1870000 * ) ;
- net213
  ( SplitCLK_4_78 q0 ) ( DFFT_55__FPB_n145 clk )
+ ROUTED M2 ( 1770000 740000 ) ( * 780000 ) VIA12 
  NEW M1 ( 1770000 780000 ) ( 1870000 * ) VIA12 ;
- net214
  ( SplitCLK_4_78 q1 ) ( DFFT_56__FPB_n146 clk )
+ ROUTED M2 ( 1890000 780000 ) ( * 740000 ) ( 1910000 * ) ;
- net215
  ( SplitCLK_4_77 q0 ) ( XOR2T_29_n29 clk )
+ ROUTED M2 ( 1990000 780000 ) ( * 560000 ) VIA12 
  NEW M1 ( 1990000 560000 ) ( 2050000 * ) VIA12 ;
- net216
  ( SplitCLK_4_77 q1 ) ( DFFT_65__FPB_n155 clk )
+ ROUTED M2 ( 2010000 780000 ) ( * 740000 ) VIA12 
  NEW M1 ( 2010000 740000 ) ( 2050000 * ) VIA12 ;
- net217
  ( SplitCLK_2_76 q0 ) ( SplitCLK_0_68 a )
+ ROUTED M2 ( 1840000 930000 ) ( * 940000 ) VIA12 
  NEW M1 ( 1840000 940000 ) ( 1750000 * ) VIA12 
  NEW M2 ( 1750000 940000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 1750000 1070000 ) ( 1590000 * ) VIA12 ;
- net218
  ( SplitCLK_2_76 q1 ) ( SplitCLK_6_75 a )
+ ROUTED M2 ( 1570000 1070000 ) VIA12 
  NEW M1 ( 1570000 1070000 ) ( 1490000 * ) VIA12 ;
- net219
  ( SplitCLK_6_75 q0 ) ( SplitCLK_6_71 a )
+ ROUTED M2 ( 1490000 1110000 ) ( * 1230000 ) ;
- net220
  ( SplitCLK_6_75 q1 ) ( SplitCLK_2_74 a )
+ ROUTED M2 ( 1510000 1110000 ) VIA12 
  NEW M1 ( 1510000 1110000 ) ( 1450000 * ) VIA12 ;
- net221
  ( SplitCLK_2_74 q0 ) ( SplitCLK_4_72 a )
+ ROUTED M2 ( 1510000 970000 ) ( * 1090000 ) VIA12 
  NEW M1 ( 1510000 1090000 ) ( 1450000 * ) ( * 1070000 ) VIA12 ;
- net222
  ( SplitCLK_2_74 q1 ) ( SplitCLK_4_73 a )
+ ROUTED M2 ( 1280000 1110000 ) ( * 1100000 ) VIA12 
  NEW M1 ( 1280000 1100000 ) ( 1430000 * ) VIA12 
  NEW M2 ( 1430000 1100000 ) ( * 1070000 ) ;
- net223
  ( SplitCLK_4_73 q1 ) ( AND2T_31_n31 clk )
+ ROUTED M2 ( 1280000 890000 ) ( * 900000 ) ( 1290000 * ) ( * 1070000 ) ( 1300000 * ) ;
- net224
  ( SplitCLK_4_73 q0 ) ( DFFT_67__FPB_n157 clk )
+ ROUTED M2 ( 1200000 1040000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 1200000 1070000 ) ( 1280000 * ) VIA12 ;
- net225
  ( SplitCLK_4_72 q1 ) ( AND2T_32_n32 clk )
+ ROUTED M2 ( 1530000 930000 ) ( * 890000 ) VIA12 
  NEW M1 ( 1530000 890000 ) ( 1580000 * ) VIA12 ;
- net226
  ( SplitCLK_4_72 q0 ) ( DFFT_57__FPB_n147 clk )
+ ROUTED M2 ( 1440000 890000 ) ( * 930000 ) VIA12 
  NEW M1 ( 1440000 930000 ) ( 1510000 * ) VIA12 ;
- net227
  ( SplitCLK_6_71 q0 ) ( SplitCLK_4_69 a )
+ ROUTED M2 ( 1550000 1270000 ) VIA12 
  NEW M1 ( 1550000 1270000 ) ( 1490000 * ) VIA12 ;
- net228
  ( SplitCLK_6_71 q1 ) ( SplitCLK_4_70 a )
+ ROUTED M2 ( 1510000 1270000 ) ( * 1300000 ) VIA12 
  NEW M1 ( 1510000 1300000 ) ( 1420000 * ) VIA12 
  NEW M2 ( 1420000 1300000 ) ( * 1270000 ) ( 1410000 * ) ;
- net229
  ( SplitCLK_4_70 q1 ) ( XOR2T_22_n22 clk )
+ ROUTED M2 ( 1430000 1230000 ) ( * 1360000 ) VIA12 
  NEW M1 ( 1430000 1360000 ) ( 1480000 * ) VIA12 ;
- net230
  ( SplitCLK_4_70 q0 ) ( AND2T_42_n42 clk )
+ ROUTED M2 ( 1250000 1180000 ) ( * 1230000 ) VIA12 
  NEW M1 ( 1250000 1230000 ) ( 1410000 * ) VIA12 ;
- net231
  ( SplitCLK_4_69 q1 ) ( AND2T_34_n34 clk )
+ ROUTED M2 ( 1570000 1230000 ) ( * 1310000 ) VIA12 
  NEW M1 ( 1570000 1310000 ) ( 1660000 * ) VIA12 
  NEW M2 ( 1660000 1310000 ) ( * 1360000 ) VIA12 
  NEW M1 ( 1660000 1360000 ) ( 1570000 * ) VIA12 ;
- net232
  ( SplitCLK_4_69 q0 ) ( AND2T_38_n38 clk )
+ ROUTED M2 ( 1550000 1230000 ) ( * 1060000 ) VIA12 
  NEW M1 ( 1550000 1060000 ) ( 1450000 * ) VIA12 
  NEW M2 ( 1450000 1060000 ) ( * 1040000 ) ;
- net233
  ( SplitCLK_0_68 q0 ) ( SplitCLK_6_64 a )
+ ROUTED M2 ( 1840000 970000 ) ( * 1070000 ) ;
- net234
  ( SplitCLK_0_68 q1 ) ( SplitCLK_4_67 a )
+ ROUTED M2 ( 1880000 970000 ) VIA12 
  NEW M1 ( 1880000 970000 ) ( 1820000 * ) VIA12 ;
- net235
  ( SplitCLK_4_67 q1 ) ( SplitCLK_4_65 a )
+ ROUTED M2 ( 1900000 930000 ) ( * 970000 ) VIA12 
  NEW M1 ( 1900000 970000 ) ( 1960000 * ) VIA12 ;
- net236
  ( SplitCLK_4_67 q0 ) ( SplitCLK_4_66 a )
+ ROUTED M2 ( 1730000 970000 ) ( * 950000 ) VIA12 
  NEW M1 ( 1730000 950000 ) ( 1880000 * ) ( * 930000 ) VIA12 ;
- net237
  ( SplitCLK_4_66 q0 ) ( DFFT_61__FPB_n151 clk )
+ ROUTED M2 ( 1720000 1040000 ) ( * 1010000 ) ( 1730000 * ) ( * 990000 ) VIA12 
  NEW M1 ( 1730000 990000 ) ( 1640000 * ) VIA12 
  NEW M2 ( 1640000 990000 ) ( * 930000 ) VIA12 
  NEW M1 ( 1640000 930000 ) ( 1730000 * ) VIA12 ;
- net238
  ( SplitCLK_4_66 q1 ) ( DFFT_54__FPB_n144 clk )
+ ROUTED M2 ( 1740000 890000 ) ( * 930000 ) ( 1750000 * ) ;
- net239
  ( SplitCLK_4_65 q1 ) ( XOR2T_37_sum3 clk )
+ ROUTED M2 ( 1980000 930000 ) VIA12 
  NEW M1 ( 1980000 930000 ) ( 2110000 * ) VIA12 
  NEW M2 ( 2110000 930000 ) ( * 890000 ) ;
- net240
  ( SplitCLK_4_65 q0 ) ( OR2T_36_n36 clk )
+ ROUTED M2 ( 1950000 890000 ) ( * 930000 ) ( 1960000 * ) ;
- net241
  ( SplitCLK_6_64 q0 ) ( SplitCLK_4_62 a )
+ ROUTED M2 ( 1900000 1110000 ) VIA12 
  NEW M1 ( 1900000 1110000 ) ( 1840000 * ) VIA12 ;
- net242
  ( SplitCLK_6_64 q1 ) ( SplitCLK_4_63 a )
+ ROUTED M2 ( 1860000 1110000 ) ( * 1200000 ) VIA12 
  NEW M1 ( 1860000 1200000 ) ( 1780000 * ) VIA12 
  NEW M2 ( 1780000 1200000 ) ( * 1110000 ) ;
- net243
  ( SplitCLK_4_63 q0 ) ( DFFT_60__FPB_n150 clk )
+ ROUTED M2 ( 1740000 1180000 ) ( * 1150000 ) VIA12 
  NEW M1 ( 1740000 1150000 ) ( 1870000 * ) VIA12 
  NEW M2 ( 1870000 1150000 ) ( * 1070000 ) VIA12 
  NEW M1 ( 1870000 1070000 ) ( 1780000 * ) VIA12 ;
- net244
  ( SplitCLK_4_63 q1 ) ( DFFT_62__FPB_n152 clk )
+ ROUTED M2 ( 1800000 1070000 ) ( * 1040000 ) VIA12 
  NEW M1 ( 1800000 1040000 ) ( 1860000 * ) VIA12 ;
- net245
  ( SplitCLK_4_62 q0 ) ( XOR2T_30_n30 clk )
+ ROUTED M2 ( 1950000 1180000 ) ( 1940000 * ) ( * 1080000 ) ( 1900000 * ) ( * 1070000 ) ;
- net246
  ( SplitCLK_4_62 q1 ) ( DFFT_63__FPB_n153 clk )
+ ROUTED M2 ( 1920000 1070000 ) ( * 1040000 ) VIA12 
  NEW M1 ( 1920000 1040000 ) ( 2000000 * ) VIA12 ;
- net247
  ( GCLK_Pad a ) ( SplitCLK_0_124 a )
+ ROUTED M2 ( 1160000 930000 ) ( * 760000 ) VIA12 
  NEW M1 ( 1160000 760000 ) ( 740000 * ) VIA12 
  NEW M2 ( 740000 760000 ) ( * 560000 ) VIA12 
  NEW M1 ( 740000 560000 ) ( 690000 * ) VIA12 
  NEW M2 ( 690000 560000 ) ( * 80000 ) VIA12 
  NEW M1 ( 690000 80000 ) ( 530000 * ) ;
END NETS

END DESIGN
