Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Thu Nov 20 21:53:23 2025
| Host         : Adi running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file traffic_light_controller_timing_summary_routed.rpt -pb traffic_light_controller_timing_summary_routed.pb -rpx traffic_light_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : traffic_light_controller
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (9)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (21)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (9)
------------------------
 There are 9 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (21)
-------------------------------------------------
 There are 21 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   33          inf        0.000                      0                   33           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_ps_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            light_S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.406ns  (logic 2.658ns (49.171%)  route 2.748ns (50.829%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[3]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  FSM_onehot_ps_reg[3]/Q
                         net (fo=9, routed)           1.285     1.593    light_MT_OBUF[1]
    SLICE_X47Y59         LUT4 (Prop_lut4_I2_O)        0.053     1.646 r  light_S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.463     3.109    light_S_OBUF[2]
    AM27                 OBUF (Prop_obuf_I_O)         2.297     5.406 r  light_S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.406    light_S[2]
    AM27                                                              r  light_S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            light_M1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.050ns  (logic 2.731ns (54.083%)  route 2.319ns (45.917%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=9, routed)           0.768     1.076    light_M2_OBUF[1]
    SLICE_X47Y58         LUT3 (Prop_lut3_I2_O)        0.066     1.142 r  light_M1_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.551     2.693    light_M1_OBUF[0]
    AF24                 OBUF (Prop_obuf_I_O)         2.357     5.050 r  light_M1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.050    light_M1[0]
    AF24                                                              r  light_M1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            light_MT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.873ns  (logic 2.728ns (55.989%)  route 2.144ns (44.011%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[4]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  FSM_onehot_ps_reg[4]/Q
                         net (fo=9, routed)           0.744     1.026    light_S_OBUF[0]
    SLICE_X47Y58         LUT4 (Prop_lut4_I0_O)        0.153     1.179 r  light_MT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.400     2.579    light_MT_OBUF[2]
    AM25                 OBUF (Prop_obuf_I_O)         2.293     4.873 r  light_MT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.873    light_MT[2]
    AM25                                                              r  light_MT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            light_M1[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.735ns  (logic 2.741ns (57.897%)  route 1.993ns (42.103%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[4]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  FSM_onehot_ps_reg[4]/Q
                         net (fo=9, routed)           0.464     0.746    light_S_OBUF[0]
    SLICE_X47Y58         LUT2 (Prop_lut2_I0_O)        0.153     0.899 r  light_M1_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.529     2.428    light_M1_OBUF[2]
    AN27                 OBUF (Prop_obuf_I_O)         2.306     4.735 r  light_M1_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.735    light_M1[2]
    AN27                                                              r  light_M1[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            light_M2[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.712ns  (logic 2.666ns (56.590%)  route 2.045ns (43.410%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[3]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  FSM_onehot_ps_reg[3]/Q
                         net (fo=9, routed)           0.573     0.881    light_MT_OBUF[1]
    SLICE_X46Y58         LUT4 (Prop_lut4_I3_O)        0.053     0.934 r  light_M2_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.473     2.406    light_M2_OBUF[2]
    AN28                 OBUF (Prop_obuf_I_O)         2.305     4.712 r  light_M2_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.712    light_M2[2]
    AN28                                                              r  light_M2[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            light_M1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.459ns  (logic 2.608ns (58.483%)  route 1.851ns (41.517%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[3]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  FSM_onehot_ps_reg[3]/Q
                         net (fo=9, routed)           1.851     2.159    light_MT_OBUF[1]
    AP27                 OBUF (Prop_obuf_I_O)         2.300     4.459 r  light_M1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.459    light_M1[1]
    AP27                                                              r  light_M1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            light_S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.216ns  (logic 2.703ns (64.100%)  route 1.514ns (35.900%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=9, routed)           1.514     1.796    light_S_OBUF[1]
    AN29                 OBUF (Prop_obuf_I_O)         2.421     4.216 r  light_S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.216    light_S[1]
    AN29                                                              r  light_S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            light_M2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.193ns  (logic 2.613ns (62.308%)  route 1.581ns (37.692%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[1]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  FSM_onehot_ps_reg[1]/Q
                         net (fo=9, routed)           1.581     1.889    light_M2_OBUF[1]
    AP25                 OBUF (Prop_obuf_I_O)         2.305     4.193 r  light_M2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.193    light_M2[1]
    AP25                                                              r  light_M2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            light_M2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.172ns  (logic 2.610ns (62.568%)  route 1.562ns (37.432%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDSE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X46Y58         FDSE (Prop_fdse_C_Q)         0.308     0.308 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           1.562     1.870    light_M2_OBUF[0]
    AP26                 OBUF (Prop_obuf_I_O)         2.302     4.172 r  light_M2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.172    light_M2[0]
    AP26                                                              r  light_M2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            light_MT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.115ns  (logic 2.598ns (63.136%)  route 1.517ns (36.864%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[3]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  FSM_onehot_ps_reg[3]/Q
                         net (fo=9, routed)           1.517     1.825    light_MT_OBUF[1]
    AN25                 OBUF (Prop_obuf_I_O)         2.290     4.115 r  light_MT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.115    light_MT[1]
    AN25                                                              r  light_MT[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_ps_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_ps_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.118ns (48.660%)  route 0.125ns (51.340%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[3]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  FSM_onehot_ps_reg[3]/Q
                         net (fo=9, routed)           0.125     0.243    light_MT_OBUF[1]
    SLICE_X46Y58         FDRE                                         r  FSM_onehot_ps_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_onehot_ps_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.118ns (41.991%)  route 0.163ns (58.009%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDSE                         0.000     0.000 r  FSM_onehot_ps_reg[0]/C
    SLICE_X46Y58         FDSE (Prop_fdse_C_Q)         0.118     0.118 r  FSM_onehot_ps_reg[0]/Q
                         net (fo=9, routed)           0.163     0.281    light_M2_OBUF[0]
    SLICE_X46Y58         FDRE                                         r  FSM_onehot_ps_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.128ns (45.526%)  route 0.153ns (54.474%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  count_reg[2]/Q
                         net (fo=8, routed)           0.153     0.253    count__0[2]
    SLICE_X47Y58         LUT4 (Prop_lut4_I0_O)        0.028     0.281 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.281    count[2]_i_1_n_0
    SLICE_X47Y58         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.128ns (44.314%)  route 0.161ns (55.686%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDRE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X47Y58         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  count_reg[1]/Q
                         net (fo=7, routed)           0.161     0.261    count__0[1]
    SLICE_X47Y58         LUT6 (Prop_lut6_I0_O)        0.028     0.289 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.289    count[1]_i_1_n_0
    SLICE_X47Y58         FDRE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_ps_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.107ns (36.210%)  route 0.188ns (63.790%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[4]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  FSM_onehot_ps_reg[4]/Q
                         net (fo=9, routed)           0.188     0.295    light_S_OBUF[0]
    SLICE_X46Y58         FDRE                                         r  FSM_onehot_ps_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.128ns (42.773%)  route 0.171ns (57.227%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  count_reg[0]/Q
                         net (fo=7, routed)           0.171     0.271    count__0[0]
    SLICE_X47Y59         LUT5 (Prop_lut5_I0_O)        0.028     0.299 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.299    count[0]_i_1_n_0
    SLICE_X47Y59         FDRE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_ps_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.118ns (35.351%)  route 0.216ns (64.649%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[2]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  FSM_onehot_ps_reg[2]/Q
                         net (fo=10, routed)          0.216     0.334    light_MT_OBUF[0]
    SLICE_X46Y58         FDRE                                         r  FSM_onehot_ps_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_ps_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_ps_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.107ns (32.044%)  route 0.227ns (67.956%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDRE                         0.000     0.000 r  FSM_onehot_ps_reg[5]/C
    SLICE_X46Y58         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  FSM_onehot_ps_reg[5]/Q
                         net (fo=9, routed)           0.227     0.334    light_S_OBUF[1]
    SLICE_X46Y58         FDSE                                         r  FSM_onehot_ps_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_ps_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.128ns (36.403%)  route 0.224ns (63.597%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  count_reg[0]/Q
                         net (fo=7, routed)           0.123     0.223    count__0[0]
    SLICE_X46Y59         LUT6 (Prop_lut6_I4_O)        0.028     0.251 r  FSM_onehot_ps[5]_i_1/O
                         net (fo=6, routed)           0.100     0.352    FSM_onehot_ps[5]_i_1_n_0
    SLICE_X46Y58         FDSE                                         r  FSM_onehot_ps_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_ps_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.128ns (36.403%)  route 0.224ns (63.597%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.100     0.100 r  count_reg[0]/Q
                         net (fo=7, routed)           0.123     0.223    count__0[0]
    SLICE_X46Y59         LUT6 (Prop_lut6_I4_O)        0.028     0.251 r  FSM_onehot_ps[5]_i_1/O
                         net (fo=6, routed)           0.100     0.352    FSM_onehot_ps[5]_i_1_n_0
    SLICE_X46Y58         FDRE                                         r  FSM_onehot_ps_reg[1]/CE
  -------------------------------------------------------------------    -------------------





