<h2 id="id-2016-05-26v2.0SpecificationPlanning-Attendees">Attendees</h2><ul><li><p><a class="confluence-userlink user-mention" data-account-id="624b3836ed4d6b0070161fb7" href="https://arterisip.atlassian.net/wiki/people/624b3836ed4d6b0070161fb7?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Kent Orthner (Deactivated)</a></p></li><li><p><a class="confluence-userlink user-mention" data-account-id="70121:d849cf5a-23e1-4283-afbe-6148ff4a9826" href="https://arterisip.atlassian.net/wiki/people/70121:d849cf5a-23e1-4283-afbe-6148ff4a9826?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">Rohit Bansal (Deactivated)</a></p></li><li><a class="confluence-userlink user-mention" data-account-id="624b36b8ed4d6b0070161ed9" href="https://arterisip.atlassian.net/wiki/people/624b36b8ed4d6b0070161ed9?ref=confluence" target="_blank" data-base-url="https://arterisip.atlassian.net/wiki">David Kruckemyer (Deactivated)</a></li></ul><h2 id="id-2016-05-26v2.0SpecificationPlanning-Discussionitems">Discussion items</h2><p> </p><div>Protocol changes - Expect specification ~6/8</div><div><ul><li>Coarse presence and sharer vectors in tag-based snoop filters  (GUI)</li></ul></div><div><div><ul><li>Decouple STRreq dependency from MRDrsp </li></ul></div></div><div><ul><li>Add coherent visibility capability to DMI <br/><br/></li></ul></div><div>Bridge Arch Spec - 6/22~6/29</div><div><ul><li><div>MEI agent cache model in proxy caches (GUI: Select protocol)</div></li></ul></div><div>Low latency proxy cache</div><div><ul><li>Khaleel is doing the spec in parallel, with DK's guidance.</li></ul><p>Victim caches in CMIs  - 6/22~6/29  (GUI: Bunch of new stuff - similar to Proxy cache, in the Memory Interfaces.)</p><ul><li>This necessitate's a change to the DMI spec.</li><li>May have to start the DMi over.</li><li>New DMI Arch spec - 6/22~6/29</li></ul><p> </p></div><div>Update AIU Arch Spec  ~</div><div><ul><li>Configurable depth non-coherent transaction queues  (GUI: Depth parameter)<br/><br/></li></ul></div><div>Parameter Spec - </div><div><ul><li>First pass, existing parameters - early next week.</li><li>Support for non-power-of-2 ports<ul><li>Likely want to do synthesis trial runs; DK has a couple of ideas he wants to try out.<br/><br/></li></ul></li></ul></div><div><span style="line-height: 1.42857;">CSAS</span></div><div><ul><li><span style="line-height: 1.42857;">Performance/Event counters</span><ul><li><span style="line-height: 1.42857;">Affects:  Proxy Cache &amp; Victim Cache</span></li></ul></li><li><span style="line-height: 20.0px;">Log ECC error syndrome for diagnostics and debug</span><br/><span style="line-height: 20.0px;"><br/></span></li></ul></div><div><div>Change SFI TransID encoding to optimize FlexNoc context table storage</div><div><div>DTW message limiter on CAIU/NCBU/AIU</div></div><div><ul><li>Affects all unit's Arch specs<br/><br/></li></ul></div><div><div>Optimized Tagged Snoop Filter Encodings for Small Configurations</div><div><ul><li>Only DCE Arch Spec<br/><br/></li></ul></div></div></div><div><div>Analytical performance model</div><div><ul><li>GUI impact is unknown.  Parameters to specify workloads will be required.</li></ul></div></div>