S. Chakravarty, On the capability of delay tests to detect bridges and opens, Proceedings of the 6th Asian Test Symposium, p.314, November 17-18, 1997
Chuang, W. and Hajj, I. N. 1993. Fast mixed-mode simulation for accurate MOS bridging fault detection. In Proceedings of the International Symposium on Circuits and Systems. 1503--1506.
Hong Hao , Edward J. McCluskey, "Resistive Shorts" Within CMOS Gates, Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner, p.292-301, October 26-30, 1991
Shahdad Irajpour , Shahin Nazarian , Lei Wang , Sandeep K. Gupta , Melvin A. Breuer, Analyzing Crosstalk in the Presence of Weak Bridge Defects, Proceedings of the 21st IEEE VLSI Test Symposium, p.385, April 27-May 01, 2003
Chandramouli V. Kashyap , Charles J. Alpert , Anirudh Devgan, An "effective" capacitance based delay metric for RC interconnect, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Angela Krstic , Yi-Min Jiang , Kwang-Ting (Tim) Cheng, Delay Testing Considering Power Supply Noise Effects, Proceedings of the 1999 IEEE International Test Conference, p.181, September 28-30, 1999
Will Moore , Guido Gronthoud , Keith Baker , Maurice Lousberg, DELAY-FAULT TESTING AND DEFECTS IN DEEP SUB-MICRON ICS - DOES CRITICAL RESISTANCE REALLY MEAN ANYTHING?, Proceedings of the 2000 IEEE International Test Conference, p.95, October 03-05, 2000
O'Brien, P. R. and Savarino, T. L. 1989. Modeling the driving-point characteristic of resistive interconnect for accurate delay estimation. In Proceedings of the International Conference on Computer-Aided Design. 512--515.
Pillage, L. and Rohrer, R. 1990. Asymptotic waveform evaluation for timing analysis. IEEE Trans. Computer-Aided Des. Integ. Circ. Syst. 9, 4(Apr.). 352--366.
Wangqi Qiu , Xiang Lu , Zhuo Li , D. M.  H. Walker , Weiping Shi, CodSim—A Combined Delay Fault Simulator, Proceedings of the 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.79, November 03-05, 2003
Renovell, M., Huc, P., and Bertrand, Y. 1994. CMOS bridging fault modeling. In Proceedings of the VLSI Test Symposium. 393--397.
M. Renovell , P. Huc , Y. Bertrand, The concept of resistance interval: a new parametric model for realistic resistive bridging fault, Proceedings of the 13th IEEE VLSI Test Symposium, p.184, April 30-May 03, 1995
R. Rodríguez-Montañés , Joan Figueras , Eric Bruls, Bridging Defects Resistance Measurements in a CMOS Process, Proceedings of the IEEE International Test Conference on Discover the New World of Test and Design, p.892-899, September 20-24, 1992
Vijay R. Sar-Dessai , D. M.  H. Walker, Resistive Bridge Fault Modeling, Simulation and Test Generation, Proceedings of the 1999 IEEE International Test Conference, p.596, September 28-30, 1999
Don Shaw , Dhamin Al-Khalili , Côme Rozon, Accurate CMOS bridge fault modeling with neural network-based VHDL saboteurs, Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design, November 04-08, 2001, San Jose, California
Spica, M., Tripp, M., and Roeder, R. 2001. A new understanding of bridge defect resistances and process interactions from correlating inductive fault analysis predictions to empirical test results. In Proceedings of the International Workshop on Defect Based Testing. 11--16.
Neil H. E. Weste , Kamran Eshraghian, Principles of CMOS VLSI design:  a systems perspective, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1985
