// Seed: 4209405229
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input id_5;
  output id_4;
  input id_3;
  inout id_2;
  input id_1;
  initial begin
    id_2 <= 1 - id_3;
  end
endmodule
