#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x5563c6b8a4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5563c6c54a30 .scope module, "and_tb" "and_tb" 3 1;
 .timescale 0 0;
v0x5563c6c82340_0 .net "active", 0 0, L_0x5563c6c9c3b0;  1 drivers
v0x5563c6c82400_0 .var "clk", 0 0;
v0x5563c6c824a0_0 .var "clk_enable", 0 0;
v0x5563c6c82590_0 .net "data_address", 31 0, L_0x5563c6c9aa60;  1 drivers
v0x5563c6c82630_0 .net "data_read", 0 0, L_0x5563c6c985e0;  1 drivers
v0x5563c6c82720_0 .var "data_readdata", 31 0;
v0x5563c6c827f0_0 .net "data_write", 0 0, L_0x5563c6c98400;  1 drivers
v0x5563c6c828c0_0 .net "data_writedata", 31 0, L_0x5563c6c9a750;  1 drivers
v0x5563c6c82990_0 .net "instr_address", 31 0, L_0x5563c6c9ba40;  1 drivers
v0x5563c6c82af0_0 .var "instr_readdata", 31 0;
v0x5563c6c82b90_0 .net "register_v0", 31 0, L_0x5563c6c9a6e0;  1 drivers
v0x5563c6c82c80_0 .var "reset", 0 0;
S_0x5563c6c43250 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x5563c6c54a30;
 .timescale 0 0;
v0x5563c6c522a0_0 .var "expected", 31 0;
v0x5563c6c557b0_0 .var "funct", 5 0;
v0x5563c6c5a970_0 .var "i", 4 0;
v0x5563c6c5aca0_0 .var "imm", 15 0;
v0x5563c6c5bbb0_0 .var "imm_instr", 31 0;
v0x5563c6c5dbd0_0 .var "opcode", 5 0;
v0x5563c6c74a70_0 .var "r_instr", 31 0;
v0x5563c6c74b50_0 .var "rd", 4 0;
v0x5563c6c74c30_0 .var "rs", 4 0;
v0x5563c6c74d10_0 .var "rt", 4 0;
v0x5563c6c74df0_0 .var "shamt", 4 0;
E_0x5563c6bd38a0 .event posedge, v0x5563c6c76c70_0;
S_0x5563c6c43680 .scope module, "dut" "mips_cpu_harvard" 3 119, 4 1 0, S_0x5563c6c54a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x5563c6c52180 .functor OR 1, L_0x5563c6c93de0, L_0x5563c6c94060, C4<0>, C4<0>;
L_0x5563c6bbf430 .functor BUFZ 1, L_0x5563c6c93840, C4<0>, C4<0>, C4<0>;
L_0x5563c6c5ab80 .functor BUFZ 1, L_0x5563c6c939e0, C4<0>, C4<0>, C4<0>;
L_0x5563c6c5ba10 .functor BUFZ 1, L_0x5563c6c939e0, C4<0>, C4<0>, C4<0>;
L_0x5563c6c945a0 .functor AND 1, L_0x5563c6c93840, L_0x5563c6c948a0, C4<1>, C4<1>;
L_0x5563c6c5dab0 .functor OR 1, L_0x5563c6c945a0, L_0x5563c6c94480, C4<0>, C4<0>;
L_0x5563c6c01c70 .functor OR 1, L_0x5563c6c5dab0, L_0x5563c6c946b0, C4<0>, C4<0>;
L_0x5563c6c94b40 .functor OR 1, L_0x5563c6c01c70, L_0x5563c6c961a0, C4<0>, C4<0>;
L_0x5563c6c94c50 .functor OR 1, L_0x5563c6c94b40, L_0x5563c6c95900, C4<0>, C4<0>;
L_0x5563c6c94d10 .functor BUFZ 1, L_0x5563c6c93b00, C4<0>, C4<0>, C4<0>;
L_0x5563c6c957f0 .functor AND 1, L_0x5563c6c95260, L_0x5563c6c955c0, C4<1>, C4<1>;
L_0x5563c6c95900 .functor OR 1, L_0x5563c6c94f60, L_0x5563c6c957f0, C4<0>, C4<0>;
L_0x5563c6c961a0 .functor AND 1, L_0x5563c6c95cd0, L_0x5563c6c95f80, C4<1>, C4<1>;
L_0x5563c6c96950 .functor OR 1, L_0x5563c6c963f0, L_0x5563c6c96710, C4<0>, C4<0>;
L_0x5563c6c95a60 .functor OR 1, L_0x5563c6c96ec0, L_0x5563c6c971c0, C4<0>, C4<0>;
L_0x5563c6c970a0 .functor AND 1, L_0x5563c6c96bd0, L_0x5563c6c95a60, C4<1>, C4<1>;
L_0x5563c6c979c0 .functor OR 1, L_0x5563c6c97650, L_0x5563c6c978d0, C4<0>, C4<0>;
L_0x5563c6c97cc0 .functor OR 1, L_0x5563c6c979c0, L_0x5563c6c97ad0, C4<0>, C4<0>;
L_0x5563c6c97e70 .functor AND 1, L_0x5563c6c93840, L_0x5563c6c97cc0, C4<1>, C4<1>;
L_0x5563c6c98020 .functor AND 1, L_0x5563c6c93840, L_0x5563c6c97f30, C4<1>, C4<1>;
L_0x5563c6c98340 .functor AND 1, L_0x5563c6c93840, L_0x5563c6c97dd0, C4<1>, C4<1>;
L_0x5563c6c985e0 .functor BUFZ 1, L_0x5563c6c5ab80, C4<0>, C4<0>, C4<0>;
L_0x5563c6c99270 .functor AND 1, L_0x5563c6c9c3b0, L_0x5563c6c94c50, C4<1>, C4<1>;
L_0x5563c6c99380 .functor OR 1, L_0x5563c6c95900, L_0x5563c6c961a0, C4<0>, C4<0>;
L_0x5563c6c9a750 .functor BUFZ 32, L_0x5563c6c9a5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5563c6c9a810 .functor BUFZ 32, L_0x5563c6c99560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5563c6c9a960 .functor BUFZ 32, L_0x5563c6c9a5d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5563c6c9aa60 .functor BUFZ 32, v0x5563c6c75e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5563c6c9b6e0 .functor AND 1, v0x5563c6c824a0_0, L_0x5563c6c97e70, C4<1>, C4<1>;
L_0x5563c6c9b750 .functor AND 1, L_0x5563c6c9b6e0, v0x5563c6c7f410_0, C4<1>, C4<1>;
L_0x5563c6c9ba40 .functor BUFZ 32, v0x5563c6c76d30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5563c6c9c3b0 .functor BUFZ 1, v0x5563c6c7f410_0, C4<0>, C4<0>, C4<0>;
L_0x5563c6c9c5c0 .functor AND 1, v0x5563c6c824a0_0, v0x5563c6c7f410_0, C4<1>, C4<1>;
v0x5563c6c79a20_0 .net *"_ivl_100", 31 0, L_0x5563c6c95ad0;  1 drivers
L_0x7f9331903498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c79b20_0 .net *"_ivl_103", 25 0, L_0x7f9331903498;  1 drivers
L_0x7f93319034e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c79c00_0 .net/2u *"_ivl_104", 31 0, L_0x7f93319034e0;  1 drivers
v0x5563c6c79cc0_0 .net *"_ivl_106", 0 0, L_0x5563c6c95cd0;  1 drivers
v0x5563c6c79d80_0 .net *"_ivl_109", 5 0, L_0x5563c6c95ee0;  1 drivers
L_0x7f9331903528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5563c6c79e60_0 .net/2u *"_ivl_110", 5 0, L_0x7f9331903528;  1 drivers
v0x5563c6c79f40_0 .net *"_ivl_112", 0 0, L_0x5563c6c95f80;  1 drivers
v0x5563c6c7a000_0 .net *"_ivl_116", 31 0, L_0x5563c6c96300;  1 drivers
L_0x7f9331903570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7a0e0_0 .net *"_ivl_119", 25 0, L_0x7f9331903570;  1 drivers
L_0x7f93319030a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7a1c0_0 .net/2u *"_ivl_12", 5 0, L_0x7f93319030a8;  1 drivers
L_0x7f93319035b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7a2a0_0 .net/2u *"_ivl_120", 31 0, L_0x7f93319035b8;  1 drivers
v0x5563c6c7a380_0 .net *"_ivl_122", 0 0, L_0x5563c6c963f0;  1 drivers
v0x5563c6c7a440_0 .net *"_ivl_124", 31 0, L_0x5563c6c96620;  1 drivers
L_0x7f9331903600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7a520_0 .net *"_ivl_127", 25 0, L_0x7f9331903600;  1 drivers
L_0x7f9331903648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7a600_0 .net/2u *"_ivl_128", 31 0, L_0x7f9331903648;  1 drivers
v0x5563c6c7a6e0_0 .net *"_ivl_130", 0 0, L_0x5563c6c96710;  1 drivers
v0x5563c6c7a7a0_0 .net *"_ivl_134", 31 0, L_0x5563c6c96ae0;  1 drivers
L_0x7f9331903690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7a990_0 .net *"_ivl_137", 25 0, L_0x7f9331903690;  1 drivers
L_0x7f93319036d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7aa70_0 .net/2u *"_ivl_138", 31 0, L_0x7f93319036d8;  1 drivers
v0x5563c6c7ab50_0 .net *"_ivl_140", 0 0, L_0x5563c6c96bd0;  1 drivers
v0x5563c6c7ac10_0 .net *"_ivl_143", 5 0, L_0x5563c6c96e20;  1 drivers
L_0x7f9331903720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7acf0_0 .net/2u *"_ivl_144", 5 0, L_0x7f9331903720;  1 drivers
v0x5563c6c7add0_0 .net *"_ivl_146", 0 0, L_0x5563c6c96ec0;  1 drivers
v0x5563c6c7ae90_0 .net *"_ivl_149", 5 0, L_0x5563c6c97120;  1 drivers
L_0x7f9331903768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7af70_0 .net/2u *"_ivl_150", 5 0, L_0x7f9331903768;  1 drivers
v0x5563c6c7b050_0 .net *"_ivl_152", 0 0, L_0x5563c6c971c0;  1 drivers
v0x5563c6c7b110_0 .net *"_ivl_155", 0 0, L_0x5563c6c95a60;  1 drivers
v0x5563c6c7b1d0_0 .net *"_ivl_159", 1 0, L_0x5563c6c97560;  1 drivers
L_0x7f93319030f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7b2b0_0 .net/2u *"_ivl_16", 5 0, L_0x7f93319030f0;  1 drivers
L_0x7f93319037b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7b390_0 .net/2u *"_ivl_160", 1 0, L_0x7f93319037b0;  1 drivers
v0x5563c6c7b470_0 .net *"_ivl_162", 0 0, L_0x5563c6c97650;  1 drivers
L_0x7f93319037f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7b530_0 .net/2u *"_ivl_164", 5 0, L_0x7f93319037f8;  1 drivers
v0x5563c6c7b610_0 .net *"_ivl_166", 0 0, L_0x5563c6c978d0;  1 drivers
v0x5563c6c7b8e0_0 .net *"_ivl_169", 0 0, L_0x5563c6c979c0;  1 drivers
L_0x7f9331903840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7b9a0_0 .net/2u *"_ivl_170", 5 0, L_0x7f9331903840;  1 drivers
v0x5563c6c7ba80_0 .net *"_ivl_172", 0 0, L_0x5563c6c97ad0;  1 drivers
v0x5563c6c7bb40_0 .net *"_ivl_175", 0 0, L_0x5563c6c97cc0;  1 drivers
L_0x7f9331903888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7bc00_0 .net/2u *"_ivl_178", 5 0, L_0x7f9331903888;  1 drivers
v0x5563c6c7bce0_0 .net *"_ivl_180", 0 0, L_0x5563c6c97f30;  1 drivers
L_0x7f93319038d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7bda0_0 .net/2u *"_ivl_184", 5 0, L_0x7f93319038d0;  1 drivers
v0x5563c6c7be80_0 .net *"_ivl_186", 0 0, L_0x5563c6c97dd0;  1 drivers
L_0x7f9331903918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7bf40_0 .net/2u *"_ivl_190", 0 0, L_0x7f9331903918;  1 drivers
v0x5563c6c7c020_0 .net *"_ivl_20", 31 0, L_0x5563c6c93ca0;  1 drivers
L_0x7f9331903960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7c100_0 .net/2u *"_ivl_200", 4 0, L_0x7f9331903960;  1 drivers
v0x5563c6c7c1e0_0 .net *"_ivl_203", 4 0, L_0x5563c6c98b00;  1 drivers
v0x5563c6c7c2c0_0 .net *"_ivl_205", 4 0, L_0x5563c6c98d20;  1 drivers
v0x5563c6c7c3a0_0 .net *"_ivl_206", 4 0, L_0x5563c6c98dc0;  1 drivers
v0x5563c6c7c480_0 .net *"_ivl_213", 0 0, L_0x5563c6c99380;  1 drivers
L_0x7f93319039a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7c540_0 .net/2u *"_ivl_214", 31 0, L_0x7f93319039a8;  1 drivers
v0x5563c6c7c620_0 .net *"_ivl_216", 31 0, L_0x5563c6c994c0;  1 drivers
v0x5563c6c7c700_0 .net *"_ivl_218", 31 0, L_0x5563c6c99770;  1 drivers
v0x5563c6c7c7e0_0 .net *"_ivl_220", 31 0, L_0x5563c6c99900;  1 drivers
v0x5563c6c7c8c0_0 .net *"_ivl_222", 31 0, L_0x5563c6c99c40;  1 drivers
L_0x7f9331903138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7c9a0_0 .net *"_ivl_23", 25 0, L_0x7f9331903138;  1 drivers
v0x5563c6c7ca80_0 .net *"_ivl_235", 0 0, L_0x5563c6c9b6e0;  1 drivers
L_0x7f9331903b58 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7cb40_0 .net/2u *"_ivl_238", 31 0, L_0x7f9331903b58;  1 drivers
L_0x7f9331903180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7cc20_0 .net/2u *"_ivl_24", 31 0, L_0x7f9331903180;  1 drivers
v0x5563c6c7cd00_0 .net *"_ivl_243", 0 0, L_0x5563c6c9bba0;  1 drivers
L_0x7f9331903ba0 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7cde0_0 .net/2u *"_ivl_244", 15 0, L_0x7f9331903ba0;  1 drivers
L_0x7f9331903be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7cec0_0 .net/2u *"_ivl_246", 15 0, L_0x7f9331903be8;  1 drivers
v0x5563c6c7cfa0_0 .net *"_ivl_248", 15 0, L_0x5563c6c9be10;  1 drivers
v0x5563c6c7d080_0 .net *"_ivl_251", 15 0, L_0x5563c6c9bfa0;  1 drivers
v0x5563c6c7d160_0 .net *"_ivl_26", 0 0, L_0x5563c6c93de0;  1 drivers
v0x5563c6c7d220_0 .net *"_ivl_28", 31 0, L_0x5563c6c93f70;  1 drivers
L_0x7f93319031c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7d300_0 .net *"_ivl_31", 25 0, L_0x7f93319031c8;  1 drivers
L_0x7f9331903210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7d7f0_0 .net/2u *"_ivl_32", 31 0, L_0x7f9331903210;  1 drivers
v0x5563c6c7d8d0_0 .net *"_ivl_34", 0 0, L_0x5563c6c94060;  1 drivers
v0x5563c6c7d990_0 .net *"_ivl_4", 31 0, L_0x5563c6c836e0;  1 drivers
v0x5563c6c7da70_0 .net *"_ivl_45", 2 0, L_0x5563c6c94350;  1 drivers
L_0x7f9331903258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7db50_0 .net/2u *"_ivl_46", 2 0, L_0x7f9331903258;  1 drivers
v0x5563c6c7dc30_0 .net *"_ivl_51", 2 0, L_0x5563c6c94610;  1 drivers
L_0x7f93319032a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7dd10_0 .net/2u *"_ivl_52", 2 0, L_0x7f93319032a0;  1 drivers
v0x5563c6c7ddf0_0 .net *"_ivl_57", 0 0, L_0x5563c6c948a0;  1 drivers
v0x5563c6c7deb0_0 .net *"_ivl_59", 0 0, L_0x5563c6c945a0;  1 drivers
v0x5563c6c7df70_0 .net *"_ivl_61", 0 0, L_0x5563c6c5dab0;  1 drivers
v0x5563c6c7e030_0 .net *"_ivl_63", 0 0, L_0x5563c6c01c70;  1 drivers
v0x5563c6c7e0f0_0 .net *"_ivl_65", 0 0, L_0x5563c6c94b40;  1 drivers
L_0x7f9331903018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7e1b0_0 .net *"_ivl_7", 25 0, L_0x7f9331903018;  1 drivers
v0x5563c6c7e290_0 .net *"_ivl_70", 31 0, L_0x5563c6c94e30;  1 drivers
L_0x7f93319032e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7e370_0 .net *"_ivl_73", 25 0, L_0x7f93319032e8;  1 drivers
L_0x7f9331903330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7e450_0 .net/2u *"_ivl_74", 31 0, L_0x7f9331903330;  1 drivers
v0x5563c6c7e530_0 .net *"_ivl_76", 0 0, L_0x5563c6c94f60;  1 drivers
v0x5563c6c7e5f0_0 .net *"_ivl_78", 31 0, L_0x5563c6c950d0;  1 drivers
L_0x7f9331903060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7e6d0_0 .net/2u *"_ivl_8", 31 0, L_0x7f9331903060;  1 drivers
L_0x7f9331903378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7e7b0_0 .net *"_ivl_81", 25 0, L_0x7f9331903378;  1 drivers
L_0x7f93319033c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7e890_0 .net/2u *"_ivl_82", 31 0, L_0x7f93319033c0;  1 drivers
v0x5563c6c7e970_0 .net *"_ivl_84", 0 0, L_0x5563c6c95260;  1 drivers
v0x5563c6c7ea30_0 .net *"_ivl_87", 0 0, L_0x5563c6c953d0;  1 drivers
v0x5563c6c7eb10_0 .net *"_ivl_88", 31 0, L_0x5563c6c95170;  1 drivers
L_0x7f9331903408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7ebf0_0 .net *"_ivl_91", 30 0, L_0x7f9331903408;  1 drivers
L_0x7f9331903450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x5563c6c7ecd0_0 .net/2u *"_ivl_92", 31 0, L_0x7f9331903450;  1 drivers
v0x5563c6c7edb0_0 .net *"_ivl_94", 0 0, L_0x5563c6c955c0;  1 drivers
v0x5563c6c7ee70_0 .net *"_ivl_97", 0 0, L_0x5563c6c957f0;  1 drivers
v0x5563c6c7ef30_0 .net "active", 0 0, L_0x5563c6c9c3b0;  alias, 1 drivers
v0x5563c6c7eff0_0 .net "alu_op1", 31 0, L_0x5563c6c9a810;  1 drivers
v0x5563c6c7f0b0_0 .net "alu_op2", 31 0, L_0x5563c6c9a960;  1 drivers
v0x5563c6c7f170_0 .net "alui_instr", 0 0, L_0x5563c6c94480;  1 drivers
v0x5563c6c7f230_0 .net "b_flag", 0 0, v0x5563c6c759b0_0;  1 drivers
v0x5563c6c7f2d0_0 .net "clk", 0 0, v0x5563c6c82400_0;  1 drivers
v0x5563c6c7f370_0 .net "clk_enable", 0 0, v0x5563c6c824a0_0;  1 drivers
v0x5563c6c7f410_0 .var "cpu_active", 0 0;
v0x5563c6c7f4b0_0 .net "curr_addr", 31 0, v0x5563c6c76d30_0;  1 drivers
v0x5563c6c7f580_0 .net "curr_addr_p4", 31 0, L_0x5563c6c9b9a0;  1 drivers
v0x5563c6c7f640_0 .net "data_address", 31 0, L_0x5563c6c9aa60;  alias, 1 drivers
v0x5563c6c7f720_0 .net "data_read", 0 0, L_0x5563c6c985e0;  alias, 1 drivers
v0x5563c6c7f7e0_0 .net "data_readdata", 31 0, v0x5563c6c82720_0;  1 drivers
v0x5563c6c7f8c0_0 .net "data_write", 0 0, L_0x5563c6c98400;  alias, 1 drivers
v0x5563c6c7f980_0 .net "data_writedata", 31 0, L_0x5563c6c9a750;  alias, 1 drivers
v0x5563c6c7fa60_0 .net "funct_code", 5 0, L_0x5563c6c835b0;  1 drivers
v0x5563c6c7fb40_0 .net "hi_out", 31 0, v0x5563c6c773c0_0;  1 drivers
v0x5563c6c7fc30_0 .net "hl_reg_enable", 0 0, L_0x5563c6c9b750;  1 drivers
v0x5563c6c7fcd0_0 .net "instr_address", 31 0, L_0x5563c6c9ba40;  alias, 1 drivers
v0x5563c6c7fd90_0 .net "instr_opcode", 5 0, L_0x5563c6c83510;  1 drivers
v0x5563c6c7fe70_0 .net "instr_readdata", 31 0, v0x5563c6c82af0_0;  1 drivers
v0x5563c6c7ff30_0 .net "j_imm", 0 0, L_0x5563c6c96950;  1 drivers
v0x5563c6c7ffd0_0 .net "j_reg", 0 0, L_0x5563c6c970a0;  1 drivers
v0x5563c6c80090_0 .net "l_type", 0 0, L_0x5563c6c946b0;  1 drivers
v0x5563c6c80150_0 .net "link_const", 0 0, L_0x5563c6c95900;  1 drivers
v0x5563c6c80210_0 .net "link_reg", 0 0, L_0x5563c6c961a0;  1 drivers
v0x5563c6c802d0_0 .net "lo_out", 31 0, v0x5563c6c77c10_0;  1 drivers
v0x5563c6c803c0_0 .net "lw", 0 0, L_0x5563c6c939e0;  1 drivers
v0x5563c6c80460_0 .net "mem_read", 0 0, L_0x5563c6c5ab80;  1 drivers
v0x5563c6c80520_0 .net "mem_to_reg", 0 0, L_0x5563c6c5ba10;  1 drivers
v0x5563c6c805e0_0 .net "mem_write", 0 0, L_0x5563c6c94d10;  1 drivers
v0x5563c6c806a0_0 .net "memaddroffset", 31 0, v0x5563c6c75e80_0;  1 drivers
v0x5563c6c80790_0 .net "mfhi", 0 0, L_0x5563c6c98020;  1 drivers
v0x5563c6c80830_0 .net "mflo", 0 0, L_0x5563c6c98340;  1 drivers
v0x5563c6c808f0_0 .net "movefrom", 0 0, L_0x5563c6c52180;  1 drivers
v0x5563c6c809b0_0 .net "muldiv", 0 0, L_0x5563c6c97e70;  1 drivers
v0x5563c6c81280_0 .var "next_instr_addr", 31 0;
v0x5563c6c81370_0 .net "offset", 31 0, L_0x5563c6c9c220;  1 drivers
v0x5563c6c81430_0 .net "pc_enable", 0 0, L_0x5563c6c9c5c0;  1 drivers
v0x5563c6c81500_0 .net "r_format", 0 0, L_0x5563c6c93840;  1 drivers
v0x5563c6c815a0_0 .net "reg_a_read_data", 31 0, L_0x5563c6c99560;  1 drivers
v0x5563c6c81690_0 .net "reg_a_read_index", 4 0, L_0x5563c6c987b0;  1 drivers
v0x5563c6c81760_0 .net "reg_b_read_data", 31 0, L_0x5563c6c9a5d0;  1 drivers
v0x5563c6c81830_0 .net "reg_b_read_index", 4 0, L_0x5563c6c98a10;  1 drivers
v0x5563c6c81900_0 .net "reg_dst", 0 0, L_0x5563c6bbf430;  1 drivers
v0x5563c6c819a0_0 .net "reg_write", 0 0, L_0x5563c6c94c50;  1 drivers
v0x5563c6c81a60_0 .net "reg_write_data", 31 0, L_0x5563c6c99dd0;  1 drivers
v0x5563c6c81b50_0 .net "reg_write_enable", 0 0, L_0x5563c6c99270;  1 drivers
v0x5563c6c81c20_0 .net "reg_write_index", 4 0, L_0x5563c6c990e0;  1 drivers
v0x5563c6c81cf0_0 .net "register_v0", 31 0, L_0x5563c6c9a6e0;  alias, 1 drivers
v0x5563c6c81dc0_0 .net "reset", 0 0, v0x5563c6c82c80_0;  1 drivers
v0x5563c6c81ef0_0 .net "result", 31 0, v0x5563c6c762e0_0;  1 drivers
v0x5563c6c81fc0_0 .net "result_hi", 31 0, v0x5563c6c75be0_0;  1 drivers
v0x5563c6c82060_0 .net "result_lo", 31 0, v0x5563c6c75da0_0;  1 drivers
v0x5563c6c82100_0 .net "sw", 0 0, L_0x5563c6c93b00;  1 drivers
E_0x5563c6bd3f50/0 .event anyedge, v0x5563c6c759b0_0, v0x5563c6c7f580_0, v0x5563c6c81370_0, v0x5563c6c7ff30_0;
E_0x5563c6bd3f50/1 .event anyedge, v0x5563c6c75cc0_0, v0x5563c6c7ffd0_0, v0x5563c6c78a00_0;
E_0x5563c6bd3f50 .event/or E_0x5563c6bd3f50/0, E_0x5563c6bd3f50/1;
L_0x5563c6c83510 .part v0x5563c6c82af0_0, 26, 6;
L_0x5563c6c835b0 .part v0x5563c6c82af0_0, 0, 6;
L_0x5563c6c836e0 .concat [ 6 26 0 0], L_0x5563c6c83510, L_0x7f9331903018;
L_0x5563c6c93840 .cmp/eq 32, L_0x5563c6c836e0, L_0x7f9331903060;
L_0x5563c6c939e0 .cmp/eq 6, L_0x5563c6c83510, L_0x7f93319030a8;
L_0x5563c6c93b00 .cmp/eq 6, L_0x5563c6c83510, L_0x7f93319030f0;
L_0x5563c6c93ca0 .concat [ 6 26 0 0], L_0x5563c6c83510, L_0x7f9331903138;
L_0x5563c6c93de0 .cmp/eq 32, L_0x5563c6c93ca0, L_0x7f9331903180;
L_0x5563c6c93f70 .concat [ 6 26 0 0], L_0x5563c6c83510, L_0x7f93319031c8;
L_0x5563c6c94060 .cmp/eq 32, L_0x5563c6c93f70, L_0x7f9331903210;
L_0x5563c6c94350 .part L_0x5563c6c83510, 3, 3;
L_0x5563c6c94480 .cmp/eq 3, L_0x5563c6c94350, L_0x7f9331903258;
L_0x5563c6c94610 .part L_0x5563c6c83510, 3, 3;
L_0x5563c6c946b0 .cmp/eq 3, L_0x5563c6c94610, L_0x7f93319032a0;
L_0x5563c6c948a0 .reduce/nor L_0x5563c6c97e70;
L_0x5563c6c94e30 .concat [ 6 26 0 0], L_0x5563c6c83510, L_0x7f93319032e8;
L_0x5563c6c94f60 .cmp/eq 32, L_0x5563c6c94e30, L_0x7f9331903330;
L_0x5563c6c950d0 .concat [ 6 26 0 0], L_0x5563c6c83510, L_0x7f9331903378;
L_0x5563c6c95260 .cmp/eq 32, L_0x5563c6c950d0, L_0x7f93319033c0;
L_0x5563c6c953d0 .part v0x5563c6c82af0_0, 20, 1;
L_0x5563c6c95170 .concat [ 1 31 0 0], L_0x5563c6c953d0, L_0x7f9331903408;
L_0x5563c6c955c0 .cmp/eq 32, L_0x5563c6c95170, L_0x7f9331903450;
L_0x5563c6c95ad0 .concat [ 6 26 0 0], L_0x5563c6c83510, L_0x7f9331903498;
L_0x5563c6c95cd0 .cmp/eq 32, L_0x5563c6c95ad0, L_0x7f93319034e0;
L_0x5563c6c95ee0 .part v0x5563c6c82af0_0, 0, 6;
L_0x5563c6c95f80 .cmp/eq 6, L_0x5563c6c95ee0, L_0x7f9331903528;
L_0x5563c6c96300 .concat [ 6 26 0 0], L_0x5563c6c83510, L_0x7f9331903570;
L_0x5563c6c963f0 .cmp/eq 32, L_0x5563c6c96300, L_0x7f93319035b8;
L_0x5563c6c96620 .concat [ 6 26 0 0], L_0x5563c6c83510, L_0x7f9331903600;
L_0x5563c6c96710 .cmp/eq 32, L_0x5563c6c96620, L_0x7f9331903648;
L_0x5563c6c96ae0 .concat [ 6 26 0 0], L_0x5563c6c83510, L_0x7f9331903690;
L_0x5563c6c96bd0 .cmp/eq 32, L_0x5563c6c96ae0, L_0x7f93319036d8;
L_0x5563c6c96e20 .part v0x5563c6c82af0_0, 0, 6;
L_0x5563c6c96ec0 .cmp/eq 6, L_0x5563c6c96e20, L_0x7f9331903720;
L_0x5563c6c97120 .part v0x5563c6c82af0_0, 0, 6;
L_0x5563c6c971c0 .cmp/eq 6, L_0x5563c6c97120, L_0x7f9331903768;
L_0x5563c6c97560 .part L_0x5563c6c835b0, 3, 2;
L_0x5563c6c97650 .cmp/eq 2, L_0x5563c6c97560, L_0x7f93319037b0;
L_0x5563c6c978d0 .cmp/eq 6, L_0x5563c6c835b0, L_0x7f93319037f8;
L_0x5563c6c97ad0 .cmp/eq 6, L_0x5563c6c835b0, L_0x7f9331903840;
L_0x5563c6c97f30 .cmp/eq 6, L_0x5563c6c835b0, L_0x7f9331903888;
L_0x5563c6c97dd0 .cmp/eq 6, L_0x5563c6c835b0, L_0x7f93319038d0;
L_0x5563c6c98400 .functor MUXZ 1, L_0x7f9331903918, L_0x5563c6c94d10, L_0x5563c6c9c3b0, C4<>;
L_0x5563c6c987b0 .part v0x5563c6c82af0_0, 21, 5;
L_0x5563c6c98a10 .part v0x5563c6c82af0_0, 16, 5;
L_0x5563c6c98b00 .part v0x5563c6c82af0_0, 11, 5;
L_0x5563c6c98d20 .part v0x5563c6c82af0_0, 16, 5;
L_0x5563c6c98dc0 .functor MUXZ 5, L_0x5563c6c98d20, L_0x5563c6c98b00, L_0x5563c6bbf430, C4<>;
L_0x5563c6c990e0 .functor MUXZ 5, L_0x5563c6c98dc0, L_0x7f9331903960, L_0x5563c6c95900, C4<>;
L_0x5563c6c994c0 .arith/sum 32, L_0x5563c6c9b9a0, L_0x7f93319039a8;
L_0x5563c6c99770 .functor MUXZ 32, v0x5563c6c762e0_0, v0x5563c6c82720_0, L_0x5563c6c5ba10, C4<>;
L_0x5563c6c99900 .functor MUXZ 32, L_0x5563c6c99770, v0x5563c6c77c10_0, L_0x5563c6c98340, C4<>;
L_0x5563c6c99c40 .functor MUXZ 32, L_0x5563c6c99900, v0x5563c6c773c0_0, L_0x5563c6c98020, C4<>;
L_0x5563c6c99dd0 .functor MUXZ 32, L_0x5563c6c99c40, L_0x5563c6c994c0, L_0x5563c6c99380, C4<>;
L_0x5563c6c9b9a0 .arith/sum 32, v0x5563c6c76d30_0, L_0x7f9331903b58;
L_0x5563c6c9bba0 .part v0x5563c6c82af0_0, 15, 1;
L_0x5563c6c9be10 .functor MUXZ 16, L_0x7f9331903be8, L_0x7f9331903ba0, L_0x5563c6c9bba0, C4<>;
L_0x5563c6c9bfa0 .part v0x5563c6c82af0_0, 0, 16;
L_0x5563c6c9c220 .concat [ 16 16 0 0], L_0x5563c6c9bfa0, L_0x5563c6c9be10;
S_0x5563c6c54660 .scope module, "cpu_alu" "alu" 4 157, 5 1 0, S_0x5563c6c43680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x5563c6c75260_0 .net *"_ivl_10", 15 0, L_0x5563c6c9ada0;  1 drivers
v0x5563c6c75360_0 .net *"_ivl_13", 15 0, L_0x5563c6c9aee0;  1 drivers
L_0x7f9331903b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c75440_0 .net/2u *"_ivl_16", 15 0, L_0x7f9331903b10;  1 drivers
v0x5563c6c75500_0 .net *"_ivl_19", 15 0, L_0x5563c6c9b310;  1 drivers
v0x5563c6c755e0_0 .net *"_ivl_5", 0 0, L_0x5563c6c9ad00;  1 drivers
L_0x7f9331903a80 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x5563c6c75710_0 .net/2u *"_ivl_6", 15 0, L_0x7f9331903a80;  1 drivers
L_0x7f9331903ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563c6c757f0_0 .net/2u *"_ivl_8", 15 0, L_0x7f9331903ac8;  1 drivers
v0x5563c6c758d0_0 .net "addr_rt", 4 0, L_0x5563c6c9b5e0;  1 drivers
v0x5563c6c759b0_0 .var "b_flag", 0 0;
v0x5563c6c75b00_0 .net "funct", 5 0, L_0x5563c6c9ac60;  1 drivers
v0x5563c6c75be0_0 .var "hi", 31 0;
v0x5563c6c75cc0_0 .net "instructionword", 31 0, v0x5563c6c82af0_0;  alias, 1 drivers
v0x5563c6c75da0_0 .var "lo", 31 0;
v0x5563c6c75e80_0 .var "memaddroffset", 31 0;
v0x5563c6c75f60_0 .var "multresult", 63 0;
v0x5563c6c76040_0 .net "op1", 31 0, L_0x5563c6c9a810;  alias, 1 drivers
v0x5563c6c76120_0 .net "op2", 31 0, L_0x5563c6c9a960;  alias, 1 drivers
v0x5563c6c76200_0 .net "opcode", 5 0, L_0x5563c6c9abc0;  1 drivers
v0x5563c6c762e0_0 .var "result", 31 0;
v0x5563c6c763c0_0 .net "shamt", 4 0, L_0x5563c6c9b540;  1 drivers
v0x5563c6c764a0_0 .net/s "sign_op1", 31 0, L_0x5563c6c9a810;  alias, 1 drivers
v0x5563c6c76560_0 .net/s "sign_op2", 31 0, L_0x5563c6c9a960;  alias, 1 drivers
v0x5563c6c76600_0 .net "simmediatedata", 31 0, L_0x5563c6c9b190;  1 drivers
v0x5563c6c766c0_0 .net "uimmediatedata", 31 0, L_0x5563c6c9b3b0;  1 drivers
v0x5563c6c767a0_0 .net "unsign_op1", 31 0, L_0x5563c6c9a810;  alias, 1 drivers
v0x5563c6c76860_0 .net "unsign_op2", 31 0, L_0x5563c6c9a960;  alias, 1 drivers
E_0x5563c6bac790/0 .event anyedge, v0x5563c6c76200_0, v0x5563c6c75b00_0, v0x5563c6c76120_0, v0x5563c6c763c0_0;
E_0x5563c6bac790/1 .event anyedge, v0x5563c6c76040_0, v0x5563c6c75f60_0, v0x5563c6c758d0_0, v0x5563c6c76600_0;
E_0x5563c6bac790/2 .event anyedge, v0x5563c6c766c0_0;
E_0x5563c6bac790 .event/or E_0x5563c6bac790/0, E_0x5563c6bac790/1, E_0x5563c6bac790/2;
L_0x5563c6c9abc0 .part v0x5563c6c82af0_0, 26, 6;
L_0x5563c6c9ac60 .part v0x5563c6c82af0_0, 0, 6;
L_0x5563c6c9ad00 .part v0x5563c6c82af0_0, 15, 1;
L_0x5563c6c9ada0 .functor MUXZ 16, L_0x7f9331903ac8, L_0x7f9331903a80, L_0x5563c6c9ad00, C4<>;
L_0x5563c6c9aee0 .part v0x5563c6c82af0_0, 0, 16;
L_0x5563c6c9b190 .concat [ 16 16 0 0], L_0x5563c6c9aee0, L_0x5563c6c9ada0;
L_0x5563c6c9b310 .part v0x5563c6c82af0_0, 0, 16;
L_0x5563c6c9b3b0 .concat [ 16 16 0 0], L_0x5563c6c9b310, L_0x7f9331903b10;
L_0x5563c6c9b540 .part v0x5563c6c82af0_0, 6, 5;
L_0x5563c6c9b5e0 .part v0x5563c6c82af0_0, 16, 5;
S_0x5563c6c76ac0 .scope module, "cpu_pc" "pc" 4 231, 6 1 0, S_0x5563c6c43680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x5563c6c76c70_0 .net "clk", 0 0, v0x5563c6c82400_0;  alias, 1 drivers
v0x5563c6c76d30_0 .var "curr_addr", 31 0;
v0x5563c6c76e10_0 .net "enable", 0 0, L_0x5563c6c9c5c0;  alias, 1 drivers
v0x5563c6c76eb0_0 .net "next_addr", 31 0, v0x5563c6c81280_0;  1 drivers
v0x5563c6c76f90_0 .net "reset", 0 0, v0x5563c6c82c80_0;  alias, 1 drivers
S_0x5563c6c77140 .scope module, "hi" "hl_reg" 4 184, 7 1 0, S_0x5563c6c43680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5563c6c77320_0 .net "clk", 0 0, v0x5563c6c82400_0;  alias, 1 drivers
v0x5563c6c773c0_0 .var "data", 31 0;
v0x5563c6c77480_0 .net "data_in", 31 0, v0x5563c6c75be0_0;  alias, 1 drivers
v0x5563c6c77580_0 .net "data_out", 31 0, v0x5563c6c773c0_0;  alias, 1 drivers
v0x5563c6c77640_0 .net "enable", 0 0, L_0x5563c6c9b750;  alias, 1 drivers
v0x5563c6c77750_0 .net "reset", 0 0, v0x5563c6c82c80_0;  alias, 1 drivers
S_0x5563c6c778a0 .scope module, "lo" "hl_reg" 4 176, 7 1 0, S_0x5563c6c43680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x5563c6c77b00_0 .net "clk", 0 0, v0x5563c6c82400_0;  alias, 1 drivers
v0x5563c6c77c10_0 .var "data", 31 0;
v0x5563c6c77cf0_0 .net "data_in", 31 0, v0x5563c6c75da0_0;  alias, 1 drivers
v0x5563c6c77dc0_0 .net "data_out", 31 0, v0x5563c6c77c10_0;  alias, 1 drivers
v0x5563c6c77e80_0 .net "enable", 0 0, L_0x5563c6c9b750;  alias, 1 drivers
v0x5563c6c77f70_0 .net "reset", 0 0, v0x5563c6c82c80_0;  alias, 1 drivers
S_0x5563c6c780e0 .scope module, "register" "regfile" 4 123, 8 1 0, S_0x5563c6c43680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x5563c6c99560 .functor BUFZ 32, L_0x5563c6c9a170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5563c6c9a5d0 .functor BUFZ 32, L_0x5563c6c9a3f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5563c6c78e60_2 .array/port v0x5563c6c78e60, 2;
L_0x5563c6c9a6e0 .functor BUFZ 32, v0x5563c6c78e60_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5563c6c78310_0 .net *"_ivl_0", 31 0, L_0x5563c6c9a170;  1 drivers
v0x5563c6c78410_0 .net *"_ivl_10", 6 0, L_0x5563c6c9a490;  1 drivers
L_0x7f9331903a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5563c6c784f0_0 .net *"_ivl_13", 1 0, L_0x7f9331903a38;  1 drivers
v0x5563c6c785b0_0 .net *"_ivl_2", 6 0, L_0x5563c6c9a210;  1 drivers
L_0x7f93319039f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5563c6c78690_0 .net *"_ivl_5", 1 0, L_0x7f93319039f0;  1 drivers
v0x5563c6c787c0_0 .net *"_ivl_8", 31 0, L_0x5563c6c9a3f0;  1 drivers
v0x5563c6c788a0_0 .net "r_clk", 0 0, v0x5563c6c82400_0;  alias, 1 drivers
v0x5563c6c78940_0 .net "r_clk_enable", 0 0, v0x5563c6c824a0_0;  alias, 1 drivers
v0x5563c6c78a00_0 .net "read_data1", 31 0, L_0x5563c6c99560;  alias, 1 drivers
v0x5563c6c78ae0_0 .net "read_data2", 31 0, L_0x5563c6c9a5d0;  alias, 1 drivers
v0x5563c6c78bc0_0 .net "read_reg1", 4 0, L_0x5563c6c987b0;  alias, 1 drivers
v0x5563c6c78ca0_0 .net "read_reg2", 4 0, L_0x5563c6c98a10;  alias, 1 drivers
v0x5563c6c78d80_0 .net "register_v0", 31 0, L_0x5563c6c9a6e0;  alias, 1 drivers
v0x5563c6c78e60 .array "registers", 0 31, 31 0;
v0x5563c6c79430_0 .net "reset", 0 0, v0x5563c6c82c80_0;  alias, 1 drivers
v0x5563c6c794d0_0 .net "write_control", 0 0, L_0x5563c6c99270;  alias, 1 drivers
v0x5563c6c79590_0 .net "write_data", 31 0, L_0x5563c6c99dd0;  alias, 1 drivers
v0x5563c6c79780_0 .net "write_reg", 4 0, L_0x5563c6c990e0;  alias, 1 drivers
L_0x5563c6c9a170 .array/port v0x5563c6c78e60, L_0x5563c6c9a210;
L_0x5563c6c9a210 .concat [ 5 2 0 0], L_0x5563c6c987b0, L_0x7f93319039f0;
L_0x5563c6c9a3f0 .array/port v0x5563c6c78e60, L_0x5563c6c9a490;
L_0x5563c6c9a490 .concat [ 5 2 0 0], L_0x5563c6c98a10, L_0x7f9331903a38;
S_0x5563c6c30590 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7f933194f0a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5563c6c82d20_0 .net "clk", 0 0, o0x7f933194f0a8;  0 drivers
o0x7f933194f0d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5563c6c82dc0_0 .net "data_address", 31 0, o0x7f933194f0d8;  0 drivers
o0x7f933194f108 .functor BUFZ 1, C4<z>; HiZ drive
v0x5563c6c82ea0_0 .net "data_read", 0 0, o0x7f933194f108;  0 drivers
v0x5563c6c82f40_0 .var "data_readdata", 31 0;
o0x7f933194f168 .functor BUFZ 1, C4<z>; HiZ drive
v0x5563c6c83020_0 .net "data_write", 0 0, o0x7f933194f168;  0 drivers
o0x7f933194f198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5563c6c83130_0 .net "data_writedata", 31 0, o0x7f933194f198;  0 drivers
S_0x5563c6c42e80 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7f933194f2e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x5563c6c832d0_0 .net "instr_address", 31 0, o0x7f933194f2e8;  0 drivers
v0x5563c6c833d0_0 .var "instr_readdata", 31 0;
    .scope S_0x5563c6c780e0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5563c6c78e60, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x5563c6c780e0;
T_1 ;
    %wait E_0x5563c6bd38a0;
    %load/vec4 v0x5563c6c79430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5563c6c78940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5563c6c794d0_0;
    %load/vec4 v0x5563c6c79780_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5563c6c79590_0;
    %load/vec4 v0x5563c6c79780_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563c6c78e60, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5563c6c54660;
T_2 ;
    %wait E_0x5563c6bac790;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
    %load/vec4 v0x5563c6c76200_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x5563c6c75b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.44, 6;
    %jmp T_2.45;
T_2.23 ;
    %load/vec4 v0x5563c6c76860_0;
    %ix/getv 4, v0x5563c6c763c0_0;
    %shiftl 4;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.24 ;
    %load/vec4 v0x5563c6c76860_0;
    %ix/getv 4, v0x5563c6c763c0_0;
    %shiftr 4;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.25 ;
    %load/vec4 v0x5563c6c76860_0;
    %ix/getv 4, v0x5563c6c763c0_0;
    %shiftr 4;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.26 ;
    %load/vec4 v0x5563c6c76860_0;
    %ix/getv 4, v0x5563c6c767a0_0;
    %shiftl 4;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.27 ;
    %load/vec4 v0x5563c6c76860_0;
    %ix/getv 4, v0x5563c6c767a0_0;
    %shiftr 4;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.28 ;
    %load/vec4 v0x5563c6c76860_0;
    %ix/getv 4, v0x5563c6c767a0_0;
    %shiftr 4;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.29 ;
    %load/vec4 v0x5563c6c764a0_0;
    %pad/s 64;
    %load/vec4 v0x5563c6c76560_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x5563c6c75f60_0, 0, 64;
    %load/vec4 v0x5563c6c75f60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5563c6c75be0_0, 0, 32;
    %load/vec4 v0x5563c6c75f60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5563c6c75da0_0, 0, 32;
    %jmp T_2.45;
T_2.30 ;
    %load/vec4 v0x5563c6c767a0_0;
    %pad/u 64;
    %load/vec4 v0x5563c6c76860_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x5563c6c75f60_0, 0, 64;
    %load/vec4 v0x5563c6c75f60_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x5563c6c75be0_0, 0, 32;
    %load/vec4 v0x5563c6c75f60_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5563c6c75da0_0, 0, 32;
    %jmp T_2.45;
T_2.31 ;
    %load/vec4 v0x5563c6c764a0_0;
    %load/vec4 v0x5563c6c76560_0;
    %mod/s;
    %store/vec4 v0x5563c6c75be0_0, 0, 32;
    %load/vec4 v0x5563c6c764a0_0;
    %load/vec4 v0x5563c6c76560_0;
    %div/s;
    %store/vec4 v0x5563c6c75da0_0, 0, 32;
    %jmp T_2.45;
T_2.32 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76860_0;
    %mod;
    %store/vec4 v0x5563c6c75be0_0, 0, 32;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76860_0;
    %div;
    %store/vec4 v0x5563c6c75da0_0, 0, 32;
    %jmp T_2.45;
T_2.33 ;
    %load/vec4 v0x5563c6c76040_0;
    %store/vec4 v0x5563c6c75be0_0, 0, 32;
    %jmp T_2.45;
T_2.34 ;
    %load/vec4 v0x5563c6c76040_0;
    %store/vec4 v0x5563c6c75da0_0, 0, 32;
    %jmp T_2.45;
T_2.35 ;
    %load/vec4 v0x5563c6c764a0_0;
    %load/vec4 v0x5563c6c76560_0;
    %add;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.36 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76860_0;
    %add;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.37 ;
    %load/vec4 v0x5563c6c764a0_0;
    %load/vec4 v0x5563c6c76560_0;
    %sub;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.38 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76860_0;
    %sub;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.39 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76860_0;
    %and;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.40 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76860_0;
    %or;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.41 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76860_0;
    %xor;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.42 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76860_0;
    %or;
    %inv;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.43 ;
    %load/vec4 v0x5563c6c764a0_0;
    %load/vec4 v0x5563c6c76560_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.46, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.47, 8;
T_2.46 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.47, 8;
 ; End of false expr.
    %blend;
T_2.47;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.44 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76860_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.48, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.49, 8;
T_2.48 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.49, 8;
 ; End of false expr.
    %blend;
T_2.49;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.45;
T_2.45 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x5563c6c758d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.53, 6;
    %jmp T_2.54;
T_2.50 ;
    %load/vec4 v0x5563c6c76040_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.55, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
    %jmp T_2.56;
T_2.55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
T_2.56 ;
    %jmp T_2.54;
T_2.51 ;
    %load/vec4 v0x5563c6c76040_0;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.57, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
    %jmp T_2.58;
T_2.57 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
T_2.58 ;
    %jmp T_2.54;
T_2.52 ;
    %load/vec4 v0x5563c6c76040_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.59, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
    %jmp T_2.60;
T_2.59 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
T_2.60 ;
    %jmp T_2.54;
T_2.53 ;
    %load/vec4 v0x5563c6c76040_0;
    %cmpi/u 0, 0, 32;
    %jmp/0xz  T_2.61, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
    %jmp T_2.62;
T_2.61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
T_2.62 ;
    %jmp T_2.54;
T_2.54 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x5563c6c76040_0;
    %load/vec4 v0x5563c6c76120_0;
    %cmp/e;
    %jmp/0xz  T_2.63, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
    %jmp T_2.64;
T_2.63 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
T_2.64 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x5563c6c76040_0;
    %load/vec4 v0x5563c6c76120_0;
    %cmp/ne;
    %jmp/0xz  T_2.65, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
    %jmp T_2.66;
T_2.65 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
T_2.66 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x5563c6c76040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.67, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
    %jmp T_2.68;
T_2.67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
T_2.68 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x5563c6c76040_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.69, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
    %jmp T_2.70;
T_2.69 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c6c759b0_0, 0, 1;
T_2.70 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x5563c6c764a0_0;
    %load/vec4 v0x5563c6c76600_0;
    %add;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76600_0;
    %add;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x5563c6c764a0_0;
    %load/vec4 v0x5563c6c76600_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.71, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.72, 8;
T_2.71 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.72, 8;
 ; End of false expr.
    %blend;
T_2.72;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c766c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.73, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.74, 8;
T_2.73 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.74, 8;
 ; End of false expr.
    %blend;
T_2.74;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c766c0_0;
    %and;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c766c0_0;
    %or;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c766c0_0;
    %xor;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x5563c6c766c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5563c6c762e0_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76600_0;
    %add;
    %store/vec4 v0x5563c6c75e80_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76600_0;
    %add;
    %store/vec4 v0x5563c6c75e80_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76600_0;
    %add;
    %store/vec4 v0x5563c6c75e80_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76600_0;
    %add;
    %store/vec4 v0x5563c6c75e80_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76600_0;
    %add;
    %store/vec4 v0x5563c6c75e80_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76600_0;
    %add;
    %store/vec4 v0x5563c6c75e80_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76600_0;
    %add;
    %store/vec4 v0x5563c6c75e80_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x5563c6c767a0_0;
    %load/vec4 v0x5563c6c76600_0;
    %add;
    %store/vec4 v0x5563c6c75e80_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5563c6c778a0;
T_3 ;
    %wait E_0x5563c6bd38a0;
    %load/vec4 v0x5563c6c77f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5563c6c77c10_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5563c6c77e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5563c6c77cf0_0;
    %assign/vec4 v0x5563c6c77c10_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5563c6c77140;
T_4 ;
    %wait E_0x5563c6bd38a0;
    %load/vec4 v0x5563c6c77750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5563c6c773c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5563c6c77640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5563c6c77480_0;
    %assign/vec4 v0x5563c6c773c0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5563c6c76ac0;
T_5 ;
    %wait E_0x5563c6bd38a0;
    %load/vec4 v0x5563c6c76f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x5563c6c76d30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5563c6c76e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5563c6c76eb0_0;
    %assign/vec4 v0x5563c6c76d30_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5563c6c43680;
T_6 ;
    %wait E_0x5563c6bd38a0;
    %vpi_call/w 4 115 "$display", "i_word=%b, active=%h, reg_write=%h", v0x5563c6c7fe70_0, v0x5563c6c7ef30_0, v0x5563c6c819a0_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x5563c6c81690_0, v0x5563c6c81830_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x5563c6c815a0_0, v0x5563c6c81760_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x5563c6c81a60_0, v0x5563c6c81ef0_0, v0x5563c6c81c20_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x5563c6c809b0_0, v0x5563c6c82060_0, v0x5563c6c81fc0_0, v0x5563c6c802d0_0, v0x5563c6c7fb40_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "pc=%h", v0x5563c6c7f4b0_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x5563c6c43680;
T_7 ;
    %wait E_0x5563c6bd3f50;
    %load/vec4 v0x5563c6c7f230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x5563c6c7f580_0;
    %load/vec4 v0x5563c6c81370_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5563c6c81280_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5563c6c7ff30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5563c6c7f580_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x5563c6c7fe70_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5563c6c81280_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x5563c6c7ffd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5563c6c815a0_0;
    %store/vec4 v0x5563c6c81280_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x5563c6c7f580_0;
    %store/vec4 v0x5563c6c81280_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5563c6c43680;
T_8 ;
    %wait E_0x5563c6bd38a0;
    %load/vec4 v0x5563c6c81dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c6c7f410_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5563c6c7f4b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x5563c6c7f410_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5563c6c54a30;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c6c82400_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5563c6c82400_0;
    %inv;
    %store/vec4 v0x5563c6c82400_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x5563c6c54a30;
T_10 ;
    %fork t_1, S_0x5563c6c43250;
    %jmp t_0;
    .scope S_0x5563c6c43250;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c6c82c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563c6c824a0_0, 0, 1;
    %wait E_0x5563c6bd38a0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563c6c82c80_0, 0, 1;
    %wait E_0x5563c6bd38a0;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5563c6c5a970_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x5563c6c5dbd0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5563c6c74c30_0, 0, 5;
    %load/vec4 v0x5563c6c5a970_0;
    %store/vec4 v0x5563c6c74d10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5563c6c5aca0_0, 0, 16;
    %load/vec4 v0x5563c6c5dbd0_0;
    %load/vec4 v0x5563c6c74c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5563c6c74d10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5563c6c5aca0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5563c6c5bbb0_0, 0, 32;
    %load/vec4 v0x5563c6c5bbb0_0;
    %store/vec4 v0x5563c6c82af0_0, 0, 32;
    %load/vec4 v0x5563c6c5a970_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %store/vec4 v0x5563c6c82720_0, 0, 32;
    %wait E_0x5563c6bd38a0;
    %delay 2, 0;
    %load/vec4 v0x5563c6c827f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 76 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x5563c6c82630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 77 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x5563c6c5a970_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5563c6c5a970_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5563c6c5a970_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5563c6c5dbd0_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x5563c6c557b0_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x5563c6c74df0_0, 0, 5;
    %load/vec4 v0x5563c6c5a970_0;
    %subi 1, 0, 5;
    %store/vec4 v0x5563c6c74c30_0, 0, 5;
    %load/vec4 v0x5563c6c5a970_0;
    %store/vec4 v0x5563c6c74d10_0, 0, 5;
    %load/vec4 v0x5563c6c5a970_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5563c6c74b50_0, 0, 5;
    %load/vec4 v0x5563c6c5dbd0_0;
    %load/vec4 v0x5563c6c74c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5563c6c74d10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5563c6c74b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5563c6c74df0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5563c6c557b0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5563c6c74a70_0, 0, 32;
    %load/vec4 v0x5563c6c74a70_0;
    %store/vec4 v0x5563c6c82af0_0, 0, 32;
    %wait E_0x5563c6bd38a0;
    %delay 2, 0;
    %load/vec4 v0x5563c6c5a970_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5563c6c5a970_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5563c6c5a970_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x5563c6c5dbd0_0, 0, 6;
    %load/vec4 v0x5563c6c5a970_0;
    %addi 15, 0, 5;
    %store/vec4 v0x5563c6c74c30_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x5563c6c74d10_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5563c6c5aca0_0, 0, 16;
    %load/vec4 v0x5563c6c5dbd0_0;
    %load/vec4 v0x5563c6c74c30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5563c6c74d10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5563c6c5aca0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5563c6c5bbb0_0, 0, 32;
    %load/vec4 v0x5563c6c5bbb0_0;
    %store/vec4 v0x5563c6c82af0_0, 0, 32;
    %wait E_0x5563c6bd38a0;
    %delay 2, 0;
    %load/vec4 v0x5563c6c5a970_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 286331153, 0, 32;
    %load/vec4 v0x5563c6c5a970_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %muli 286331153, 0, 32;
    %and;
    %store/vec4 v0x5563c6c522a0_0, 0, 32;
    %load/vec4 v0x5563c6c82b90_0;
    %load/vec4 v0x5563c6c522a0_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 114 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x5563c6c522a0_0, v0x5563c6c82b90_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x5563c6c5a970_0;
    %addi 1, 0, 5;
    %store/vec4 v0x5563c6c5a970_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5563c6c54a30;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/and_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
