Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Wed Sep 19 19:26:16 2018
| Host             : Mei-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z020clg400-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.836        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.690        |
| Device Static (W)        | 0.146        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.8         |
| Junction Temperature (C) | 46.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.033 |        8 |       --- |             --- |
| Slice Logic              |     0.006 |    11681 |       --- |             --- |
|   LUT as Logic           |     0.005 |     3384 |     53200 |            6.36 |
|   Register               |    <0.001 |     6509 |    106400 |            6.12 |
|   CARRY4                 |    <0.001 |      125 |     13300 |            0.94 |
|   LUT as Distributed RAM |    <0.001 |       92 |     17400 |            0.53 |
|   F7/F8 Muxes            |    <0.001 |      160 |     53200 |            0.30 |
|   LUT as Shift Register  |    <0.001 |      150 |     17400 |            0.86 |
|   Others                 |     0.000 |      503 |       --- |             --- |
| Signals                  |     0.009 |     8615 |       --- |             --- |
| Block RAM                |     0.001 |        8 |       140 |            5.71 |
| MMCM                     |     0.107 |        1 |         4 |           25.00 |
| I/O                      |     0.009 |       11 |       125 |            8.80 |
| PS7                      |     1.524 |        1 |       --- |             --- |
| Static Power             |     0.146 |          |           |                 |
| Total                    |     1.836 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.068 |       0.052 |      0.016 |
| Vccaux    |       1.800 |     0.075 |       0.059 |      0.016 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.002 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.755 |       0.723 |      0.032 |
| Vccpaux   |       1.800 |     0.061 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+-------------------------------------------------------------+-----------------+
| Clock                  | Domain                                                      | Constraint (ns) |
+------------------------+-------------------------------------------------------------+-----------------+
| I                      | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/I                |             2.0 |
| I                      | design_1_i/axi_dynclk_0/U0/PXL_CLK_5X_O                     |             2.0 |
| axi_dynclk_0_PXL_CLK_O | design_1_i/axi_dynclk_0/U0/PXL_CLK_O                        |            10.0 |
| clk_fpga_0             | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_fpga_1             | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1] |             7.0 |
| mmcm_fbclk_out         | design_1_i/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out   |            10.0 |
+------------------------+-------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------+-----------+
| Name                                                                                     | Power (W) |
+------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                         |     1.690 |
|   design_1_i                                                                             |     1.682 |
|     axi_dynclk_0                                                                         |     0.110 |
|       U0                                                                                 |     0.110 |
|         Inst_mmcme2_drp                                                                  |     0.108 |
|         axi_dynclk_S00_AXI_inst                                                          |     0.002 |
|     axi_smc                                                                              |     0.008 |
|       inst                                                                               |     0.008 |
|         clk_map                                                                          |    <0.001 |
|           psr_aclk                                                                       |    <0.001 |
|             U0                                                                           |    <0.001 |
|               EXT_LPF                                                                    |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                |    <0.001 |
|               SEQ                                                                        |    <0.001 |
|                 SEQ_COUNTER                                                              |    <0.001 |
|         m00_exit_pipeline                                                                |     0.003 |
|           m00_exit                                                                       |     0.003 |
|             inst                                                                         |     0.003 |
|               ar_reg                                                                     |    <0.001 |
|               exit_inst                                                                  |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                |    <0.001 |
|                   gen_srls[12].srl_nx1                                                   |    <0.001 |
|                   gen_srls[13].srl_nx1                                                   |    <0.001 |
|                   gen_srls[14].srl_nx1                                                   |    <0.001 |
|                   gen_srls[15].srl_nx1                                                   |    <0.001 |
|               r_reg                                                                      |     0.001 |
|               splitter_inst                                                              |    <0.001 |
|                 gen_axi3.axi3_conv_inst                                                  |    <0.001 |
|                   USE_READ.USE_SPLIT_R.read_addr_inst                                    |    <0.001 |
|                     USE_R_CHANNEL.cmd_queue                                              |    <0.001 |
|                       gen_srls[0].srl_nx1                                                |    <0.001 |
|                   USE_WRITE.write_addr_inst                                              |    <0.001 |
|         s00_entry_pipeline                                                               |     0.003 |
|           s00_mmu                                                                        |     0.003 |
|             inst                                                                         |     0.003 |
|               ar_reg_stall                                                               |    <0.001 |
|               ar_sreg                                                                    |    <0.001 |
|               gen_endpoint.decerr_slave_inst                                             |    <0.001 |
|               r_sreg                                                                     |     0.001 |
|           s00_si_converter                                                               |    <0.001 |
|             inst                                                                         |    <0.001 |
|         s00_nodes                                                                        |     0.002 |
|           s00_ar_node                                                                    |    <0.001 |
|             inst                                                                         |    <0.001 |
|               inst_mi_handler                                                            |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                     |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                          |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                       |    <0.001 |
|                       xpm_memory_base_inst                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                        |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_120_125                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_126_131                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_132_137                    |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                       |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_84_89                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_90_95                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                     |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                              |    <0.001 |
|               inst_si_handler                                                            |    <0.001 |
|                 inst_arb_stall_late                                                      |    <0.001 |
|           s00_r_node                                                                     |     0.001 |
|             inst                                                                         |     0.001 |
|               inst_mi_handler                                                            |     0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                     |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                          |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                         |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                         |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                       |    <0.001 |
|                       xpm_memory_base_inst                                               |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_60_65                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_66_71                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_72_77                      |    <0.001 |
|                         gen_wr_a.gen_word_narrow.mem_reg_0_31_78_83                      |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                              |    <0.001 |
|               inst_si_handler                                                            |    <0.001 |
|                 inst_arb_stall_late                                                      |    <0.001 |
|     axi_vdma_0                                                                           |     0.012 |
|       U0                                                                                 |     0.012 |
|         AXI_LITE_REG_INTERFACE_I                                                         |     0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                  |     0.001 |
|             GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I     |    <0.001 |
|           GEN_MM2S_LITE_CROSSINGS.GEN_MM2S_CROSSINGS_ASYNC.MM2S_INTRPT_CROSSING_I        |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                         |     0.002 |
|           I_CMDSTS                                                                       |    <0.001 |
|           I_SM                                                                           |    <0.001 |
|           I_STS_MNGR                                                                     |    <0.001 |
|           VIDEO_GENLOCK_I                                                                |     0.000 |
|           VIDEO_REG_I                                                                    |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                         |    <0.001 |
|         GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I         |     0.002 |
|           GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I                                 |     0.002 |
|             gen_downsizer_conversion.axisc_downsizer_0                                   |    <0.001 |
|             gen_upsizer_conversion.axisc_upsizer_0                                       |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                   |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                              |     0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                     |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                    |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                            |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO |    <0.001 |
|             fg_builtin_fifo_inst                                                         |    <0.001 |
|               inst_fifo_gen                                                              |    <0.001 |
|                 gconvfifo.rf                                                             |    <0.001 |
|                   gbi.bi                                                                 |    <0.001 |
|                     g7ser_birst.rstbt                                                    |    <0.001 |
|                     v7_bi_fifo.fblk                                                      |    <0.001 |
|                       gextw[1].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|                       gextw[2].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|                       gextw[3].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|                       gextw[4].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|                       gextw[5].gnll_fifo.inst_extd                                       |    <0.001 |
|                         gonep.inst_prim                                                  |    <0.001 |
|           GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                  |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                         |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                                |    <0.001 |
|           I_DMA_REGISTER                                                                 |    <0.001 |
|           LITE_READ_MUX_I                                                                |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                 |    <0.001 |
|           GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                              |    <0.001 |
|           GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                    |    <0.001 |
|         I_AXI_DMA_INTRPT                                                                 |    <0.001 |
|         I_PRMRY_DATAMOVER                                                                |     0.004 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                              |     0.004 |
|             GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64                                          |    <0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                                  |    <0.001 |
|               INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO                                           |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|               I_DATA_FIFO                                                                |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                              |    <0.001 |
|                   xpm_fifo_instance.xpm_fifo_sync_inst                                   |    <0.001 |
|                     xpm_fifo_base_inst                                                   |    <0.001 |
|                       gen_fwft.rdpp1_inst                                                |    <0.001 |
|                       gen_sdpram.xpm_memory_base_inst                                    |    <0.001 |
|                       rdp_inst                                                           |    <0.001 |
|                       rdpp1_inst                                                         |    <0.001 |
|                       wrp_inst                                                           |    <0.001 |
|                       wrpp1_inst                                                         |    <0.001 |
|                       xpm_fifo_rst_inst                                                  |    <0.001 |
|             I_ADDR_CNTL                                                                  |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                             |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|             I_CMD_STATUS                                                                 |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                         |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|               I_CMD_FIFO                                                                 |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|             I_MSTR_PCC                                                                   |     0.001 |
|             I_RD_DATA_CNTL                                                               |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                        |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                     DYNSHREG_F_I                                                         |    <0.001 |
|             I_RD_STATUS_CNTLR                                                            |    <0.001 |
|             I_RESET                                                                      |    <0.001 |
|         I_RST_MODULE                                                                     |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                                     |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                           |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                            |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                             |    <0.001 |
|             GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                           |    <0.001 |
|             GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                         |    <0.001 |
|             GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                         |    <0.001 |
|     processing_system7_0                                                                 |     1.526 |
|       inst                                                                               |     1.526 |
|     ps7_0_axi_periph                                                                     |     0.006 |
|       s00_couplers                                                                       |     0.005 |
|         auto_pc                                                                          |     0.005 |
|           inst                                                                           |     0.005 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                         |     0.005 |
|               RD.ar_channel_0                                                            |    <0.001 |
|                 ar_cmd_fsm_0                                                             |    <0.001 |
|                 cmd_translator_0                                                         |    <0.001 |
|                   incr_cmd_0                                                             |    <0.001 |
|                   wrap_cmd_0                                                             |    <0.001 |
|               RD.r_channel_0                                                             |     0.001 |
|                 rd_data_fifo_0                                                           |    <0.001 |
|                 transaction_fifo_0                                                       |    <0.001 |
|               SI_REG                                                                     |     0.002 |
|                 ar.ar_pipe                                                               |    <0.001 |
|                 aw.aw_pipe                                                               |    <0.001 |
|                 b.b_pipe                                                                 |    <0.001 |
|                 r.r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                            |    <0.001 |
|                 aw_cmd_fsm_0                                                             |    <0.001 |
|                 cmd_translator_0                                                         |    <0.001 |
|                   incr_cmd_0                                                             |    <0.001 |
|                   wrap_cmd_0                                                             |    <0.001 |
|               WR.b_channel_0                                                             |    <0.001 |
|                 bid_fifo_0                                                               |    <0.001 |
|                 bresp_fifo_0                                                             |    <0.001 |
|       xbar                                                                               |     0.001 |
|         inst                                                                             |     0.001 |
|           gen_sasd.crossbar_sasd_0                                                       |     0.001 |
|             addr_arbiter_inst                                                            |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                 |    <0.001 |
|             reg_slice_r                                                                  |    <0.001 |
|             splitter_ar                                                                  |    <0.001 |
|             splitter_aw                                                                  |    <0.001 |
|     rgb2dvi_0                                                                            |     0.004 |
|       U0                                                                                 |     0.004 |
|         ClockSerializer                                                                  |    <0.001 |
|         DataEncoders[0].DataEncoder                                                      |    <0.001 |
|         DataEncoders[0].DataSerializer                                                   |    <0.001 |
|         DataEncoders[1].DataEncoder                                                      |    <0.001 |
|         DataEncoders[1].DataSerializer                                                   |    <0.001 |
|         DataEncoders[2].DataEncoder                                                      |    <0.001 |
|         DataEncoders[2].DataSerializer                                                   |    <0.001 |
|         LockLostReset                                                                    |    <0.001 |
|           SyncAsyncx                                                                     |    <0.001 |
|     rst_ps7_0_100M                                                                       |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         EXT_LPF                                                                          |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                      |    <0.001 |
|         SEQ                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                    |    <0.001 |
|     rst_ps7_0_142M                                                                       |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         EXT_LPF                                                                          |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                      |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                      |    <0.001 |
|         SEQ                                                                              |    <0.001 |
|           SEQ_COUNTER                                                                    |    <0.001 |
|     v_axi4s_vid_out_0                                                                    |     0.004 |
|       inst                                                                               |     0.004 |
|         COUPLER_INST                                                                     |     0.003 |
|           generate_async_fifo.FIFO_INST                                                  |     0.003 |
|             XPM_FIFO_ASYNC_INST                                                          |     0.003 |
|               gnuram_async_fifo.xpm_fifo_base_inst                                       |     0.003 |
|                 gen_cdc_pntr.rd_pntr_cdc_inst                                            |    <0.001 |
|                 gen_cdc_pntr.rpw_gray_reg                                                |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg                                                |    <0.001 |
|                 gen_cdc_pntr.wpr_gray_reg_dc                                             |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_dc_inst                                         |    <0.001 |
|                 gen_cdc_pntr.wr_pntr_cdc_inst                                            |    <0.001 |
|                 gen_fwft.rdpp1_inst                                                      |    <0.001 |
|                 gen_sdpram.xpm_memory_base_inst                                          |     0.001 |
|                 rdp_inst                                                                 |    <0.001 |
|                 rdpp1_inst                                                               |    <0.001 |
|                 rst_d1_inst                                                              |    <0.001 |
|                 wrp_inst                                                                 |    <0.001 |
|                 wrpp1_inst                                                               |    <0.001 |
|                 wrpp2_inst                                                               |    <0.001 |
|                 xpm_fifo_rst_inst                                                        |    <0.001 |
|                   gen_rst_ic.rrst_rd_inst                                                |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                        |    <0.001 |
|                     gen_pipe_bit[2].pipe_bit_inst                                        |    <0.001 |
|                   gen_rst_ic.rrst_wr_inst                                                |    <0.001 |
|                   gen_rst_ic.wrst_rd_inst                                                |    <0.001 |
|                   gen_rst_ic.wrst_wr_inst                                                |    <0.001 |
|                     gen_pipe_bit[0].pipe_bit_inst                                        |    <0.001 |
|                     gen_pipe_bit[1].pipe_bit_inst                                        |    <0.001 |
|         FORMATTER_INST                                                                   |    <0.001 |
|         SYNC_INST                                                                        |    <0.001 |
|     v_tc_0                                                                               |     0.012 |
|       U0                                                                                 |     0.012 |
|         U_TC_TOP                                                                         |     0.001 |
|           GEN_GENERATOR.U_TC_GEN                                                         |     0.001 |
|         U_VIDEO_CTRL                                                                     |     0.011 |
|           AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                            |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|               I_DECODER                                                                  |    <0.001 |
|           AXI4_LITE_INTERFACE.CORE_MUX0                                                  |    <0.001 |
|           AXI4_LITE_INTERFACE.GENR_MUX0                                                  |     0.003 |
|           AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                             |    <0.001 |
|           AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                              |     0.001 |
|     xlconcat_0                                                                           |     0.000 |
|   hdmi_ddc_scl_iobuf                                                                     |     0.004 |
|   hdmi_ddc_sda_iobuf                                                                     |     0.004 |
+------------------------------------------------------------------------------------------+-----------+


