// Seed: 36318140
module module_0 ();
  reg id_1, id_2;
  reg id_3;
  always begin
    begin
      if (id_3) begin
        begin
          if (id_3) id_2 = id_3;
        end
        id_1 <= 1;
      end else;
    end
  end
endmodule
module module_1 (
    output wor id_0,
    input tri id_1,
    output uwire id_2,
    input wor id_3,
    input uwire id_4,
    output wire id_5,
    input tri id_6,
    input tri id_7,
    input tri0 id_8,
    input wor id_9,
    output tri1 id_10,
    input supply1 id_11,
    input uwire id_12
);
  assign id_0 = 1'b0;
  module_0();
endmodule
