#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Sun Jun 03 22:53:58 2018
# Process ID: 8792
# Current directory: E:/demo/others/verilog/cpu54_single
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent50228 E:\demo\others\verilog\cpu54_single\cpu54_single.xpr
# Log file: E:/demo/others/verilog/cpu54_single/vivado.log
# Journal file: E:/demo/others/verilog/cpu54_single\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/demo/others/verilog/cpu54_single/cpu54_single.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 778.258 ; gain = 123.945
update_compile_order -fileset sources_1
remove_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cp0/CP0_top.v
file delete -force E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cp0/CP0_top.v
remove_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cp0/CP0.v
file delete -force E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cp0/CP0.v
remove_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cp0/CP0_control.v
file delete -force E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cp0/CP0_control.v
remove_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/MULT_tb.v
remove_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/MULTU_tb.v
remove_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV_tb.v
remove_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU_tb.v
remove_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/MULTU.v
remove_files E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/MULT.v
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 50.027 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 03 22:59:40 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 864.625 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 864.625 ; gain = 0.000
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 864.625 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 864.625 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 864.625 ; gain = 0.000
step
Stopped at time : 1050 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 1050 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" Line 14
step
Stopped at time : 0 fs : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 260
run 10 us
step
Stopped at time : 10050 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 10050 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 10050 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 38
step
Stopped at time : 10050 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 39
step
Stopped at time : 10050 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 40
step
Stopped at time : 10050 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 42
step
Stopped at time : 10050 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 43
step
Stopped at time : 10050 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 44
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 864.625 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 864.625 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 us
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
step
Stopped at time : 100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" Line 60
step
Stopped at time : 100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" Line 61
step
Stopped at time : 100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" Line 52
step
Stopped at time : 100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" Line 54
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 38
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 39
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 40
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 42
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 43
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 44
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 45
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 46
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 47
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 48
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 49
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 50
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 51
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 52
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 53
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 54
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 55
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 56
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 57
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 58
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 59
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 60
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 61
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 62
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 63
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 64
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 65
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 66
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 67
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} 73
run all
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 73
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} -line 73
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 13
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 15
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 16
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 12
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 23
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 27
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 22
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 28
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 33
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 34
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 40
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 27
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 28
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 33
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 34
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 40
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 27
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 16
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 20
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 15
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 15
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 100
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 283
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" Line 14
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 276
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 304
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" Line 12
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 41
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 43
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 40
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 16
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 19
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 15
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 104
run 50 ns
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
restart
INFO: [Simtcl 6-17] Simulation restarted
run 50 ns
step
Stopped at time : 100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" Line 60
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} 73
run all
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 73
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} -line 73
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 13
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 15
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 16
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 12
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 23
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 27
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 22
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 28
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 33
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 34
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 40
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 27
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 28
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 33
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 34
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 40
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 27
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 16
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 20
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 15
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 15
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 100
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 283
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" Line 14
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 276
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 304
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" Line 12
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 41
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 43
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 40
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 16
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 19
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 15
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 104
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 102
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 19
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 20
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 21
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 53
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 25
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 24
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 23
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" Line 8
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" Line 8
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" Line 8
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" Line 8
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" Line 8
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 19
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 41
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 43
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 40
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 61
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 79
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 139
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 118
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 120
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 117
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 295
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 299
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 294
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 273
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 260
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 101
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 104
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 100
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 16
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 19
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 15
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 104
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 225
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 227
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 224
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 233
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 234
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 232
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" Line 10
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" Line 16
run all
step
Stopped at time : 50050 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 871.492 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 49.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun Jun 03 23:43:12 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 871.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 871.492 ; gain = 0.000
run all
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 914.656 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
run 1050 ns
WARNING: File/Multi-channel descriptor (2) passed to $fclose in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 76 is not valid.
step
Stopped at time : 50100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 50100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 23
step
Stopped at time : 50100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 27
step
Stopped at time : 50100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 22
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 38
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 39
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 39 is not valid.
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 40
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 40 is not valid.
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 42
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 42 is not valid.
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 43
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 43 is not valid.
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 44
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 44 is not valid.
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 45
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} 73
run all
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 45 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 46 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 47 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 48 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 49 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 50 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 51 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 52 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 53 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 54 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 55 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 56 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 57 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 58 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 59 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 60 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 61 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 62 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 63 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 64 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 65 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 66 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 67 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 68 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 69 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 70 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 71 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 72 is not valid.
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 73
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} -line 73
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 73 is not valid.
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 76
step
WARNING: File/Multi-channel descriptor (2) passed to $fclose in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 76 is not valid.
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 77
step
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 13
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 15
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 12
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 28
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 33
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 34
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 40
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 27
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 28
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 33
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 34
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 40
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 27
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 16
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 20
step
Stopped at time : 50150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 15
step
Stopped at time : 50200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 50200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 50200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 50200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 76
step
WARNING: File/Multi-channel descriptor (2) passed to $fclose in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 76 is not valid.
Stopped at time : 50200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 77
step
step
Stopped at time : 50200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 50200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 23
step
Stopped at time : 50200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 27
step
Stopped at time : 50200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 22
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 38
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 39
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 39 is not valid.
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 40
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 40 is not valid.
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 42
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 42 is not valid.
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 43
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 43 is not valid.
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 44
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} 73
run all
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 44 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 45 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 46 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 47 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 48 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 49 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 50 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 51 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 52 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 53 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 54 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 55 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 56 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 57 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 58 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 59 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 60 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 61 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 62 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 63 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 64 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 65 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 66 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 67 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 68 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 69 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 70 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 71 is not valid.
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 72 is not valid.
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 73
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 73 is not valid.
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 76
step
WARNING: File/Multi-channel descriptor (2) passed to $fclose in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 76 is not valid.
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 77
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} -line 73
step
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 13
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 15
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 12
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 28
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 33
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 34
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 40
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 27
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 28
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 33
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 34
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 40
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 27
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 16
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 20
step
Stopped at time : 50250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 15
step
Stopped at time : 50300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 50300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 50300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 50300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 76
step
WARNING: File/Multi-channel descriptor (2) passed to $fclose in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 76 is not valid.
Stopped at time : 50300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 77
step
step
Stopped at time : 50300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 50300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 23
step
Stopped at time : 50300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 27
step
Stopped at time : 50300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 22
step
Stopped at time : 50350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 50350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 50350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 38
step
Stopped at time : 50350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 39
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 39 is not valid.
Stopped at time : 50350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 40
step
WARNING: Multi-channel descriptor (2) passed to $fdisplay in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 40 is not valid.
Stopped at time : 50350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 42
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1050 ns
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} 73
run all
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 73
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} -line 73
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 13
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 15
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 12
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 28
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 33
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 34
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 40
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 27
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 28
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 33
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 34
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 40
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 27
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 16
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 20
step
Stopped at time : 1150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 15
step
Stopped at time : 1200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 50.273 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 04 00:20:00 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 914.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 914.656 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 914.656 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
run all
WARNING: File/Multi-channel descriptor (2) passed to $fclose in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 76 is not valid.
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 914.656 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 919.125 ; gain = 0.000
run all
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 919.125 ; gain = 0.000
run all
run all
WARNING: File/Multi-channel descriptor (2) passed to $fclose in file E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v at line 76 is not valid.
restart
INFO: [Simtcl 6-17] Simulation restarted
run 250 ns
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 23
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 27
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 22
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 38
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 39
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} 73
run all
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 73
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 13
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 15
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 12
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 28
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} -line 73
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 33
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 34
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 40
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 27
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 28
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 33
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 34
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 40
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 27
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 16
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 20
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 15
step
Stopped at time : 400 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 400 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 400 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 400 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 400 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 23
step
Stopped at time : 400 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 27
step
Stopped at time : 400 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 22
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 38
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 39
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 40
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 42
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 43
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 44
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} 73
run all
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 73
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} -line 73
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 13
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 15
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 12
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 28
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 33
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 34
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 40
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 27
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 28
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 33
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 34
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 40
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 27
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 16
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 20
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 15
step
Stopped at time : 500 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 500 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 500 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 500 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 500 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 23
step
Stopped at time : 500 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 27
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 61
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
Stopped at time : 0 fs : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 61
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 958.375 ; gain = 0.000
step
Stopped at time : 0 fs : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 72
run all
Stopped at time : 0 fs : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 61
step
Stopped at time : 0 fs : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 72
run all
Stopped at time : 0 fs : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 61
step
Stopped at time : 0 fs : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 72
step
Stopped at time : 0 fs : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 1 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 31
run all
Stopped at time : 50 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 61
step
Stopped at time : 50 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 79
step
Stopped at time : 50 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 50 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
step
Stopped at time : 50 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
run all
Stopped at time : 50 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 61
step
Stopped at time : 50 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 79
step
Stopped at time : 50 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 100 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" Line 60
run all
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 61
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 79
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 139
step
Stopped at time : 150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 118
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 61
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 95
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 50.000 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 04 01:16:21 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 958.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 958.375 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 958.375 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 958.375 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 62
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 62
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 94
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 95
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 94
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 95
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 142
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 145
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 50.230 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 04 01:21:08 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 958.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 958.375 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 958.375 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 958.375 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 142
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 142
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 142
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 139
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 274
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 142
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 142
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 139
restart
INFO: [Simtcl 6-17] Simulation restarted
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 142
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 142
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 142
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 142
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 142
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 142
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 139
restart
INFO: [Simtcl 6-17] Simulation restarted
restart
INFO: [Simtcl 6-17] Simulation restarted
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 958.375 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 143
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 142
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 274
run 250 ns
step
Stopped at time : 550 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 550 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 550 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 38
step
Stopped at time : 550 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 39
step
Stopped at time : 550 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 40
step
Stopped at time : 550 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 42
step
Stopped at time : 550 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 43
step
Stopped at time : 550 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 44
step
Stopped at time : 550 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 45
run all
Stopped at time : 3950 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
step
Stopped at time : 3950 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 186
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 186
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 331
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 186
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 143
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 186
run all
Stopped at time : 3650 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 186
step
Stopped at time : 3650 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 16
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 0 fs : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 186
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 186
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 186
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 186
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 143
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 49.703 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 04 01:38:23 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 958.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 958.375 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
step
Stopped at time : 0 fs : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" Line 14
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 143
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 274
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 186
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 186
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 186
run 250 ns
step
Stopped at time : 550 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 550 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 143
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 143
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 143
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 143
run all
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 143
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 143
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 274
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 261
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 277
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 156
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 157
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 148
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 186
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 101
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 105
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 100
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 16
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 25
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 15
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 83
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 85
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 82
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 83
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 85
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 82
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 104
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 261
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" Line 10
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" Line 76
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" Line 9
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 118
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 122
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 117
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 152
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 155
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 151
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 331
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 56
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" Line 10
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" Line 76
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" Line 9
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 16
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 25
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 15
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 226
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 225
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 234
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 233
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 57
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 24
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 61
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 95
step
Stopped at time : 250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 23
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 27
step
Stopped at time : 300 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 22
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 38
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 39
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 40
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} 73
run all
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 73
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v} -line 73
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 13
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 15
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 12
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 28
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 33
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 34
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 40
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 27
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 28
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 33
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 34
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 35
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 36
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 37
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 38
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 39
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 27
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 16
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 20
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 15
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 25
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 24
step
Stopped at time : 350 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 21
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v} 15
run all
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 15
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v} -line 15
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" Line 12
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 28
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 33
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 34
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 40
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" Line 27
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 28
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 33
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 34
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 40
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 41
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 42
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 43
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 44
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" Line 27
step
Stopped at time : 450 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 16
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 984.832 ; gain = 0.000
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-25] Exported 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/infile.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccpu_control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dff32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dff32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIVU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/others/DIV.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIV
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux32_8_1
INFO: [VRFC 10-311] analyzing module mux32_6_1
INFO: [VRFC 10-311] analyzing module mux32_5_1
INFO: [VRFC 10-311] analyzing module mux32_4_1
INFO: [VRFC 10-311] analyzing module mux32_3_1
INFO: [VRFC 10-311] analyzing module mux5_3_1
INFO: [VRFC 10-311] analyzing module mux4_3_1
INFO: [VRFC 10-311] analyzing module mux1_3_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccomp_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sccomp_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/demo/others/verilog/cpu54_single/cpu54_single.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 73eafce5d0d3487aa5dfc5959f0e3d7e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.extend(A=5)
Compiling module xil_defaultlib.extend(A=18)
Compiling module xil_defaultlib.extend(A=4)
Compiling module xil_defaultlib.dff32
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.DIV
Compiling module xil_defaultlib.DIVU
Compiling module xil_defaultlib.mux32_6_1
Compiling module xil_defaultlib.mux1_3_1
Compiling module xil_defaultlib.mux5_3_1
Compiling module xil_defaultlib.mux32_8_1
Compiling module xil_defaultlib.mux32_5_1
Compiling module xil_defaultlib.extend(A=8)
Compiling module xil_defaultlib.mux32_3_1
Compiling module xil_defaultlib.mux4_3_1
Compiling module xil_defaultlib.mux32_4_1
Compiling module xil_defaultlib.sccpu_control
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.sccomp_dataflow
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2016.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 984.832 ; gain = 0.000
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 104
run all
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 104
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 104
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 141
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 144
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 118
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 122
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 117
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 274
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 156
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 157
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 282
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 283
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 284
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 148
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 101
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 105
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 100
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 16
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 17
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 15
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 336
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 339
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 335
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 344
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 346
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 343
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 101
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 105
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 100
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 104
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 304
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 305
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 24
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 83
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 88
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 82
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 83
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 88
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 82
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 63
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 65
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 62
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 118
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 120
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 117
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 331
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 85
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 41
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 43
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 40
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 336
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 338
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 335
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 344
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 345
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 343
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 63
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 65
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 62
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 226
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 225
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 234
step
Stopped at time : 6250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 233
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} 108
run all
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 108
remove_bps -file {E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v} -line 108
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 60
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 141
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 144
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 140
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 118
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 120
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 117
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 296
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 300
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 295
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 274
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 156
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 157
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 282
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 283
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 284
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 261
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 277
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/sccpu_control.v" Line 148
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 101
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 105
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 100
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 16
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 25
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 15
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 336
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 335
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 344
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 343
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 101
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 103
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 100
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 83
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 88
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 82
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 83
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 88
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 82
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 104
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 304
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 305
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 277
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 274
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 331
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/dmem.v" Line 24
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" Line 10
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" Line 76
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/alu.v" Line 9
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 118
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 122
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 117
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 104
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 331
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 41
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 43
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 40
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 336
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 337
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 335
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 344
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 345
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 343
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" Line 8
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/extend.v" Line 8
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 101
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 103
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/Desktop/mux.v" Line 100
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 226
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 225
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 234
step
Stopped at time : 3150 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/new/cpu.v" Line 233
step
Stopped at time : 3200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 3200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 3200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 75
step
Stopped at time : 3200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 35
step
Stopped at time : 3200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 23
step
Stopped at time : 3200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 27
step
Stopped at time : 3200 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sources_1/imports/Desktop/regfile.v" Line 22
step
Stopped at time : 3250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 36
step
Stopped at time : 3250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 37
step
Stopped at time : 3250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 38
step
Stopped at time : 3250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 39
step
Stopped at time : 3250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 40
step
Stopped at time : 3250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 42
step
Stopped at time : 3250 ns : File "E:/demo/others/verilog/cpu54_single/cpu54_single.srcs/sources_1/imports/cpu31_test.srcs/sim_1/new/test.v" Line 43
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 04 02:09:13 2018...
