--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml PLC.twx PLC.ncd -o PLC.twr PLC.pcf -ucf
BPC3011-Papilio_Pro-general.ucf

Design file:              PLC.ncd
Physical constraint file: PLC.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4190745 paths analyzed, 213 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  29.876ns.
--------------------------------------------------------------------------------

Paths for end point REG/Mram_REG15/DP (SLICE_X8Y59.DX), 237064 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          REG/Mram_REG15/DP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.885ns (Levels of Logic = 10)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to REG/Mram_REG15/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.DQ       Tcko                  0.430   PC<2>
                                                       PC_2
    SLICE_X7Y55.D4       net (fanout=17)       0.832   PC<2>
    SLICE_X7Y55.D        Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X7Y57.A3       net (fanout=8)        0.647   Mram_PROG1
    SLICE_X7Y57.A        Tilo                  0.259   A<9>
                                                       PROCESSEN_Mram__n2116181
    SLICE_X7Y56.D6       net (fanout=22)       0.573   PROCESSEN/_n2116<9>
    SLICE_X7Y56.D        Tilo                  0.259   addrA<0>LogicTrst1
                                                       addrA<0>LogicTrst1_1
    SLICE_X8Y58.D2       net (fanout=4)        1.080   addrA<0>LogicTrst1
    SLICE_X8Y58.DMUX     Tilo                  0.326   REG/_n0044<11>
                                                       REG/Mram_REG11/SP
    SLICE_X7Y58.D4       net (fanout=1)        0.602   REG/_n0044<10>
    SLICE_X7Y58.D        Tilo                  0.259   A<10>
                                                       A<10>LogicTrst2
    DSP48_X0Y14.B10      net (fanout=7)        1.021   A<10>
    DSP48_X0Y14.M4       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X7Y51.D5       net (fanout=2)        0.893   ALU/SignedProd<4>
    SLICE_X7Y51.D        Tilo                  0.259   ALU/Mmux_OUTPUT15_rs_A<4>
                                                       ALU/Mmux_OUTPUT15_A224
    SLICE_X8Y55.AX       net (fanout=1)        0.977   ALU/Mmux_OUTPUT15_rs_A<4>
    SLICE_X8Y55.COUT     Taxcy                 0.248   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y56.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y57.CMUX     Tcinc                 0.279   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X8Y59.DX       net (fanout=1)        1.214   C<14>
    SLICE_X8Y59.CLK      Tds                   0.396   REG/_n0044<14>
                                                       REG/Mram_REG15/DP
    -------------------------------------------------  ---------------------------
    Total                                     14.885ns (6.961ns logic, 7.924ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          REG/Mram_REG15/DP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.879ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to REG/Mram_REG15/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.DQ       Tcko                  0.430   PC<2>
                                                       PC_2
    SLICE_X7Y55.D4       net (fanout=17)       0.832   PC<2>
    SLICE_X7Y55.D        Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X7Y57.A3       net (fanout=8)        0.647   Mram_PROG1
    SLICE_X7Y57.A        Tilo                  0.259   A<9>
                                                       PROCESSEN_Mram__n2116181
    SLICE_X7Y56.D6       net (fanout=22)       0.573   PROCESSEN/_n2116<9>
    SLICE_X7Y56.D        Tilo                  0.259   addrA<0>LogicTrst1
                                                       addrA<0>LogicTrst1_1
    SLICE_X8Y58.D2       net (fanout=4)        1.080   addrA<0>LogicTrst1
    SLICE_X8Y58.DMUX     Tilo                  0.326   REG/_n0044<11>
                                                       REG/Mram_REG11/SP
    SLICE_X7Y58.D4       net (fanout=1)        0.602   REG/_n0044<10>
    SLICE_X7Y58.D        Tilo                  0.259   A<10>
                                                       A<10>LogicTrst2
    DSP48_X0Y14.B10      net (fanout=7)        1.021   A<10>
    DSP48_X0Y14.M3       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X4Y54.A5       net (fanout=2)        0.945   ALU/SignedProd<3>
    SLICE_X4Y54.A        Tilo                  0.254   ALU/Mmux_OUTPUT15_rs_A<3>
                                                       ALU/Mmux_OUTPUT15_A204
    SLICE_X8Y54.DX       net (fanout=1)        0.967   ALU/Mmux_OUTPUT15_rs_A<3>
    SLICE_X8Y54.COUT     Tdxcy                 0.109   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y56.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y57.CMUX     Tcinc                 0.279   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X8Y59.DX       net (fanout=1)        1.214   C<14>
    SLICE_X8Y59.CLK      Tds                   0.396   REG/_n0044<14>
                                                       REG/Mram_REG15/DP
    -------------------------------------------------  ---------------------------
    Total                                     14.879ns (6.910ns logic, 7.969ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          REG/Mram_REG15/DP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.874ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to REG/Mram_REG15/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.DQ       Tcko                  0.430   PC<2>
                                                       PC_2
    SLICE_X7Y55.D4       net (fanout=17)       0.832   PC<2>
    SLICE_X7Y55.D        Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X7Y57.A3       net (fanout=8)        0.647   Mram_PROG1
    SLICE_X7Y57.A        Tilo                  0.259   A<9>
                                                       PROCESSEN_Mram__n2116181
    SLICE_X7Y56.D6       net (fanout=22)       0.573   PROCESSEN/_n2116<9>
    SLICE_X7Y56.D        Tilo                  0.259   addrA<0>LogicTrst1
                                                       addrA<0>LogicTrst1_1
    SLICE_X8Y58.D2       net (fanout=4)        1.080   addrA<0>LogicTrst1
    SLICE_X8Y58.DMUX     Tilo                  0.326   REG/_n0044<11>
                                                       REG/Mram_REG11/SP
    SLICE_X7Y58.D4       net (fanout=1)        0.602   REG/_n0044<10>
    SLICE_X7Y58.D        Tilo                  0.259   A<10>
                                                       A<10>LogicTrst2
    DSP48_X0Y14.B10      net (fanout=7)        1.021   A<10>
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X9Y52.B5       net (fanout=2)        0.923   ALU/SignedProd<0>
    SLICE_X9Y52.B        Tilo                  0.259   B<5>
                                                       ALU/Mmux_OUTPUT15_rs_lut<0>
    SLICE_X8Y54.A5       net (fanout=1)        0.614   ALU/Mmux_OUTPUT15_rs_lut<0>
    SLICE_X8Y54.COUT     Topcya                0.474   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_lut<0>_rt
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y56.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y57.CMUX     Tcinc                 0.279   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X8Y59.DX       net (fanout=1)        1.214   C<14>
    SLICE_X8Y59.CLK      Tds                   0.396   REG/_n0044<14>
                                                       REG/Mram_REG15/DP
    -------------------------------------------------  ---------------------------
    Total                                     14.874ns (7.280ns logic, 7.594ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------

Paths for end point REG/Mram_REG7/DP (SLICE_X8Y52.DX), 106384 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.780ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          REG/Mram_REG7/DP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.792ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to REG/Mram_REG7/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.DQ       Tcko                  0.430   PC<2>
                                                       PC_2
    SLICE_X7Y55.D4       net (fanout=17)       0.832   PC<2>
    SLICE_X7Y55.D        Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X7Y57.A3       net (fanout=8)        0.647   Mram_PROG1
    SLICE_X7Y57.A        Tilo                  0.259   A<9>
                                                       PROCESSEN_Mram__n2116181
    SLICE_X7Y56.D6       net (fanout=22)       0.573   PROCESSEN/_n2116<9>
    SLICE_X7Y56.D        Tilo                  0.259   addrA<0>LogicTrst1
                                                       addrA<0>LogicTrst1_1
    SLICE_X8Y58.D2       net (fanout=4)        1.080   addrA<0>LogicTrst1
    SLICE_X8Y58.DMUX     Tilo                  0.326   REG/_n0044<11>
                                                       REG/Mram_REG11/SP
    SLICE_X7Y58.D4       net (fanout=1)        0.602   REG/_n0044<10>
    SLICE_X7Y58.D        Tilo                  0.259   A<10>
                                                       A<10>LogicTrst2
    DSP48_X0Y14.B10      net (fanout=7)        1.021   A<10>
    DSP48_X0Y14.M3       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X4Y54.A5       net (fanout=2)        0.945   ALU/SignedProd<3>
    SLICE_X4Y54.A        Tilo                  0.254   ALU/Mmux_OUTPUT15_rs_A<3>
                                                       ALU/Mmux_OUTPUT15_A204
    SLICE_X8Y54.DX       net (fanout=1)        0.967   ALU/Mmux_OUTPUT15_rs_A<3>
    SLICE_X8Y54.COUT     Tdxcy                 0.109   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.CMUX     Tcinc                 0.279   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y52.DX       net (fanout=2)        1.398   LED_6_OBUF
    SLICE_X8Y52.CLK      Tds                   0.396   REG/_n0044<6>
                                                       REG/Mram_REG7/DP
    -------------------------------------------------  ---------------------------
    Total                                     14.792ns (6.724ns logic, 8.068ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          REG/Mram_REG7/DP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.787ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to REG/Mram_REG7/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.DQ       Tcko                  0.430   PC<2>
                                                       PC_2
    SLICE_X7Y55.D4       net (fanout=17)       0.832   PC<2>
    SLICE_X7Y55.D        Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X7Y57.A3       net (fanout=8)        0.647   Mram_PROG1
    SLICE_X7Y57.A        Tilo                  0.259   A<9>
                                                       PROCESSEN_Mram__n2116181
    SLICE_X7Y56.D6       net (fanout=22)       0.573   PROCESSEN/_n2116<9>
    SLICE_X7Y56.D        Tilo                  0.259   addrA<0>LogicTrst1
                                                       addrA<0>LogicTrst1_1
    SLICE_X8Y58.D2       net (fanout=4)        1.080   addrA<0>LogicTrst1
    SLICE_X8Y58.DMUX     Tilo                  0.326   REG/_n0044<11>
                                                       REG/Mram_REG11/SP
    SLICE_X7Y58.D4       net (fanout=1)        0.602   REG/_n0044<10>
    SLICE_X7Y58.D        Tilo                  0.259   A<10>
                                                       A<10>LogicTrst2
    DSP48_X0Y14.B10      net (fanout=7)        1.021   A<10>
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X9Y52.B5       net (fanout=2)        0.923   ALU/SignedProd<0>
    SLICE_X9Y52.B        Tilo                  0.259   B<5>
                                                       ALU/Mmux_OUTPUT15_rs_lut<0>
    SLICE_X8Y54.A5       net (fanout=1)        0.614   ALU/Mmux_OUTPUT15_rs_lut<0>
    SLICE_X8Y54.COUT     Topcya                0.474   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_lut<0>_rt
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.CMUX     Tcinc                 0.279   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y52.DX       net (fanout=2)        1.398   LED_6_OBUF
    SLICE_X8Y52.CLK      Tds                   0.396   REG/_n0044<6>
                                                       REG/Mram_REG7/DP
    -------------------------------------------------  ---------------------------
    Total                                     14.787ns (7.094ns logic, 7.693ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          REG/Mram_REG7/DP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.764ns (Levels of Logic = 9)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to REG/Mram_REG7/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.DQ       Tcko                  0.430   PC<2>
                                                       PC_2
    SLICE_X7Y55.D4       net (fanout=17)       0.832   PC<2>
    SLICE_X7Y55.D        Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X7Y57.A3       net (fanout=8)        0.647   Mram_PROG1
    SLICE_X7Y57.A        Tilo                  0.259   A<9>
                                                       PROCESSEN_Mram__n2116181
    SLICE_X5Y52.A6       net (fanout=22)       1.251   PROCESSEN/_n2116<9>
    SLICE_X5Y52.A        Tilo                  0.259   B<4>
                                                       addrA<2>1_2_INV_0
    SLICE_X4Y52.C5       net (fanout=2)        0.674   addrA<2>11
    SLICE_X4Y52.CMUX     Tilo                  0.326   REG/_n0044<4>
                                                       REG/Mram_REG2/SP
    SLICE_X7Y55.A6       net (fanout=1)        0.824   REG/_n0044<1>
    SLICE_X7Y55.A        Tilo                  0.259   Mram_PROG1
                                                       A<1>LogicTrst1
    DSP48_X0Y13.B1       net (fanout=7)        0.628   A<1>
    DSP48_X0Y13.M3       Tdspdo_B_M            3.894   ALU/Mmult_UnsignedProd
                                                       ALU/Mmult_UnsignedProd
    SLICE_X4Y54.A6       net (fanout=2)        0.816   ALU/UnsignedProd<3>
    SLICE_X4Y54.A        Tilo                  0.254   ALU/Mmux_OUTPUT15_rs_A<3>
                                                       ALU/Mmux_OUTPUT15_A204
    SLICE_X8Y54.DX       net (fanout=1)        0.967   ALU/Mmux_OUTPUT15_rs_A<3>
    SLICE_X8Y54.COUT     Tdxcy                 0.109   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.CMUX     Tcinc                 0.279   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y52.DX       net (fanout=2)        1.398   LED_6_OBUF
    SLICE_X8Y52.CLK      Tds                   0.396   REG/_n0044<6>
                                                       REG/Mram_REG7/DP
    -------------------------------------------------  ---------------------------
    Total                                     14.764ns (6.724ns logic, 8.040ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point REG/Mram_REG15/SP (SLICE_X8Y59.DX), 237064 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          REG/Mram_REG15/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.587ns (Levels of Logic = 10)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to REG/Mram_REG15/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.DQ       Tcko                  0.430   PC<2>
                                                       PC_2
    SLICE_X7Y55.D4       net (fanout=17)       0.832   PC<2>
    SLICE_X7Y55.D        Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X7Y57.A3       net (fanout=8)        0.647   Mram_PROG1
    SLICE_X7Y57.A        Tilo                  0.259   A<9>
                                                       PROCESSEN_Mram__n2116181
    SLICE_X7Y56.D6       net (fanout=22)       0.573   PROCESSEN/_n2116<9>
    SLICE_X7Y56.D        Tilo                  0.259   addrA<0>LogicTrst1
                                                       addrA<0>LogicTrst1_1
    SLICE_X8Y58.D2       net (fanout=4)        1.080   addrA<0>LogicTrst1
    SLICE_X8Y58.DMUX     Tilo                  0.326   REG/_n0044<11>
                                                       REG/Mram_REG11/SP
    SLICE_X7Y58.D4       net (fanout=1)        0.602   REG/_n0044<10>
    SLICE_X7Y58.D        Tilo                  0.259   A<10>
                                                       A<10>LogicTrst2
    DSP48_X0Y14.B10      net (fanout=7)        1.021   A<10>
    DSP48_X0Y14.M4       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X7Y51.D5       net (fanout=2)        0.893   ALU/SignedProd<4>
    SLICE_X7Y51.D        Tilo                  0.259   ALU/Mmux_OUTPUT15_rs_A<4>
                                                       ALU/Mmux_OUTPUT15_A224
    SLICE_X8Y55.AX       net (fanout=1)        0.977   ALU/Mmux_OUTPUT15_rs_A<4>
    SLICE_X8Y55.COUT     Taxcy                 0.248   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y56.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y57.CMUX     Tcinc                 0.279   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X8Y59.DX       net (fanout=1)        1.214   C<14>
    SLICE_X8Y59.CLK      Tds                   0.098   REG/_n0044<14>
                                                       REG/Mram_REG15/SP
    -------------------------------------------------  ---------------------------
    Total                                     14.587ns (6.663ns logic, 7.924ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          REG/Mram_REG15/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.581ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to REG/Mram_REG15/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.DQ       Tcko                  0.430   PC<2>
                                                       PC_2
    SLICE_X7Y55.D4       net (fanout=17)       0.832   PC<2>
    SLICE_X7Y55.D        Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X7Y57.A3       net (fanout=8)        0.647   Mram_PROG1
    SLICE_X7Y57.A        Tilo                  0.259   A<9>
                                                       PROCESSEN_Mram__n2116181
    SLICE_X7Y56.D6       net (fanout=22)       0.573   PROCESSEN/_n2116<9>
    SLICE_X7Y56.D        Tilo                  0.259   addrA<0>LogicTrst1
                                                       addrA<0>LogicTrst1_1
    SLICE_X8Y58.D2       net (fanout=4)        1.080   addrA<0>LogicTrst1
    SLICE_X8Y58.DMUX     Tilo                  0.326   REG/_n0044<11>
                                                       REG/Mram_REG11/SP
    SLICE_X7Y58.D4       net (fanout=1)        0.602   REG/_n0044<10>
    SLICE_X7Y58.D        Tilo                  0.259   A<10>
                                                       A<10>LogicTrst2
    DSP48_X0Y14.B10      net (fanout=7)        1.021   A<10>
    DSP48_X0Y14.M3       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X4Y54.A5       net (fanout=2)        0.945   ALU/SignedProd<3>
    SLICE_X4Y54.A        Tilo                  0.254   ALU/Mmux_OUTPUT15_rs_A<3>
                                                       ALU/Mmux_OUTPUT15_A204
    SLICE_X8Y54.DX       net (fanout=1)        0.967   ALU/Mmux_OUTPUT15_rs_A<3>
    SLICE_X8Y54.COUT     Tdxcy                 0.109   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y56.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y57.CMUX     Tcinc                 0.279   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X8Y59.DX       net (fanout=1)        1.214   C<14>
    SLICE_X8Y59.CLK      Tds                   0.098   REG/_n0044<14>
                                                       REG/Mram_REG15/SP
    -------------------------------------------------  ---------------------------
    Total                                     14.581ns (6.612ns logic, 7.969ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PC_2 (FF)
  Destination:          REG/Mram_REG15/SP (RAM)
  Requirement:          15.625ns
  Data Path Delay:      14.576ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.320 - 0.338)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP falling at 15.625ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PC_2 to REG/Mram_REG15/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.DQ       Tcko                  0.430   PC<2>
                                                       PC_2
    SLICE_X7Y55.D4       net (fanout=17)       0.832   PC<2>
    SLICE_X7Y55.D        Tilo                  0.259   Mram_PROG1
                                                       Mram_PROG101
    SLICE_X7Y57.A3       net (fanout=8)        0.647   Mram_PROG1
    SLICE_X7Y57.A        Tilo                  0.259   A<9>
                                                       PROCESSEN_Mram__n2116181
    SLICE_X7Y56.D6       net (fanout=22)       0.573   PROCESSEN/_n2116<9>
    SLICE_X7Y56.D        Tilo                  0.259   addrA<0>LogicTrst1
                                                       addrA<0>LogicTrst1_1
    SLICE_X8Y58.D2       net (fanout=4)        1.080   addrA<0>LogicTrst1
    SLICE_X8Y58.DMUX     Tilo                  0.326   REG/_n0044<11>
                                                       REG/Mram_REG11/SP
    SLICE_X7Y58.D4       net (fanout=1)        0.602   REG/_n0044<10>
    SLICE_X7Y58.D        Tilo                  0.259   A<10>
                                                       A<10>LogicTrst2
    DSP48_X0Y14.B10      net (fanout=7)        1.021   A<10>
    DSP48_X0Y14.M0       Tdspdo_B_M            3.894   ALU/Mmult_SignedProd
                                                       ALU/Mmult_SignedProd
    SLICE_X9Y52.B5       net (fanout=2)        0.923   ALU/SignedProd<0>
    SLICE_X9Y52.B        Tilo                  0.259   B<5>
                                                       ALU/Mmux_OUTPUT15_rs_lut<0>
    SLICE_X8Y54.A5       net (fanout=1)        0.614   ALU/Mmux_OUTPUT15_rs_lut<0>
    SLICE_X8Y54.COUT     Topcya                0.474   ALU/Mmux_OUTPUT15_rs_cy<3>
                                                       ALU/Mmux_OUTPUT15_rs_lut<0>_rt
                                                       ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<3>
    SLICE_X8Y55.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<7>
                                                       ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y56.CIN      net (fanout=1)        0.082   ALU/Mmux_OUTPUT15_rs_cy<7>
    SLICE_X8Y56.COUT     Tbyp                  0.093   ALU/Mmux_OUTPUT15_rs_cy<11>
                                                       ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y57.CIN      net (fanout=1)        0.003   ALU/Mmux_OUTPUT15_rs_cy<11>
    SLICE_X8Y57.CMUX     Tcinc                 0.279   C<15>
                                                       ALU/Mmux_OUTPUT15_rs_xor<15>
    SLICE_X8Y59.DX       net (fanout=1)        1.214   C<14>
    SLICE_X8Y59.CLK      Tds                   0.098   REG/_n0044<14>
                                                       REG/Mram_REG15/SP
    -------------------------------------------------  ---------------------------
    Total                                     14.576ns (6.982ns logic, 7.594ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PC_2 (SLICE_X5Y56.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_2 (FF)
  Destination:          PC_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_2 to PC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.DQ       Tcko                  0.198   PC<2>
                                                       PC_2
    SLICE_X5Y56.D6       net (fanout=17)       0.079   PC<2>
    SLICE_X5Y56.CLK      Tah         (-Th)    -0.215   PC<2>
                                                       Mmux_PC[3]_PC[3]_mux_4_OUT_rs_xor<2>11
                                                       PC_2
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.413ns logic, 0.079ns route)
                                                       (83.9% logic, 16.1% route)

--------------------------------------------------------------------------------

Paths for end point PC_3 (SLICE_X7Y55.B4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_1 (FF)
  Destination:          PC_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.101 - 0.098)
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_1 to PC_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y56.CQ       Tcko                  0.198   PC<2>
                                                       PC_1
    SLICE_X7Y55.B4       net (fanout=12)       0.323   PC<1>
    SLICE_X7Y55.CLK      Tah         (-Th)    -0.155   Mram_PROG1
                                                       Mmux_PC[3]_PC[3]_mux_4_OUT_rs_xor<3>1
                                                       PC_3
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.353ns logic, 0.323ns route)
                                                       (52.2% logic, 47.8% route)

--------------------------------------------------------------------------------

Paths for end point PC_3 (SLICE_X7Y55.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.698ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PC_3 (FF)
  Destination:          PC_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 31.250ns
  Destination Clock:    clk_BUFGP rising at 31.250ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PC_3 to PC_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.BMUX     Tshcko                0.244   Mram_PROG1
                                                       PC_3
    SLICE_X7Y55.B2       net (fanout=16)       0.299   PC<3>
    SLICE_X7Y55.CLK      Tah         (-Th)    -0.155   Mram_PROG1
                                                       Mmux_PC[3]_PC[3]_mux_4_OUT_rs_xor<3>1
                                                       PC_3
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.399ns logic, 0.299ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 31.25 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 28.584ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: REG/_n0044<4>/CLK
  Logical resource: REG/Mram_REG2/DP/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 29.993ns (period - min period limit)
  Period: 31.250ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: REG/_n0044<4>/CLK
  Logical resource: REG/Mram_REG3/DP/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.703|         |   14.938|   11.371|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4190745 paths, 0 nets, and 1148 connections

Design statistics:
   Minimum period:  29.876ns{1}   (Maximum frequency:  33.472MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Apr 17 14:42:40 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



