{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742578008270 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742578008278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 17:26:48 2025 " "Processing started: Fri Mar 21 17:26:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742578008278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578008278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sword_Game -c Sword_Game_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sword_Game -c Sword_Game_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578008278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742578009628 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742578009628 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "CustomNIOS.qsys " "Elaborating Platform Designer system entity \"CustomNIOS.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578018241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:01 Progress: Loading ProjectSword/CustomNIOS.qsys " "2025.03.21.17:27:01 Progress: Loading ProjectSword/CustomNIOS.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578021986 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:02 Progress: Reading input file " "2025.03.21.17:27:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578022623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:02 Progress: Adding Accelerometer_filter \[Accelerometer_filter 1.0\] " "2025.03.21.17:27:02 Progress: Adding Accelerometer_filter \[Accelerometer_filter 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578022696 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Parameterizing module Accelerometer_filter " "2025.03.21.17:27:03 Progress: Parameterizing module Accelerometer_filter" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023562 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Adding buttons \[altera_avalon_pio 18.1\] " "2025.03.21.17:27:03 Progress: Adding buttons \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Parameterizing module buttons " "2025.03.21.17:27:03 Progress: Parameterizing module buttons" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Adding clk \[clock_source 18.1\] " "2025.03.21.17:27:03 Progress: Adding clk \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Parameterizing module clk " "2025.03.21.17:27:03 Progress: Parameterizing module clk" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023700 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Adding cpu \[altera_nios2_gen2 18.1\] " "2025.03.21.17:27:03 Progress: Adding cpu \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023701 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Parameterizing module cpu " "2025.03.21.17:27:03 Progress: Parameterizing module cpu" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023816 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2025.03.21.17:27:03 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Parameterizing module jtag_uart " "2025.03.21.17:27:03 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023844 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Adding led \[altera_avalon_pio 18.1\] " "2025.03.21.17:27:03 Progress: Adding led \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Parameterizing module led " "2025.03.21.17:27:03 Progress: Parameterizing module led" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\] " "2025.03.21.17:27:03 Progress: Adding onchip_memory \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023845 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Parameterizing module onchip_memory " "2025.03.21.17:27:03 Progress: Parameterizing module onchip_memory" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023875 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Adding timer \[altera_avalon_timer 18.1\] " "2025.03.21.17:27:03 Progress: Adding timer \[altera_avalon_timer 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023876 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Parameterizing module timer " "2025.03.21.17:27:03 Progress: Parameterizing module timer" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023924 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Building connections " "2025.03.21.17:27:03 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Parameterizing connections " "2025.03.21.17:27:03 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023953 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:03 Progress: Validating " "2025.03.21.17:27:03 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578023954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.21.17:27:04 Progress: Done reading input file " "2025.03.21.17:27:04 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578024780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CustomNIOS.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "CustomNIOS.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578025865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CustomNIOS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "CustomNIOS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578025865 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CustomNIOS: Generating CustomNIOS \"CustomNIOS\" for QUARTUS_SYNTH " "CustomNIOS: Generating CustomNIOS \"CustomNIOS\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578026605 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accelerometer_filter: \"CustomNIOS\" instantiated Accelerometer_filter \"Accelerometer_filter\" " "Accelerometer_filter: \"CustomNIOS\" instantiated Accelerometer_filter \"Accelerometer_filter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578034249 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Starting RTL generation for module 'CustomNIOS_buttons' " "Buttons: Starting RTL generation for module 'CustomNIOS_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578034271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CustomNIOS_buttons --dir=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0003_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0003_buttons_gen//CustomNIOS_buttons_component_configuration.pl  --do_build_sim=0  \] " "Buttons:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CustomNIOS_buttons --dir=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0003_buttons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0003_buttons_gen//CustomNIOS_buttons_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578034272 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: Done RTL generation for module 'CustomNIOS_buttons' " "Buttons: Done RTL generation for module 'CustomNIOS_buttons'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578035086 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Buttons: \"CustomNIOS\" instantiated altera_avalon_pio \"buttons\" " "Buttons: \"CustomNIOS\" instantiated altera_avalon_pio \"buttons\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578035092 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"CustomNIOS\" instantiated altera_nios2_gen2 \"cpu\" " "Cpu: \"CustomNIOS\" instantiated altera_nios2_gen2 \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578036532 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'CustomNIOS_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'CustomNIOS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578036556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CustomNIOS_jtag_uart --dir=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0004_jtag_uart_gen//CustomNIOS_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=CustomNIOS_jtag_uart --dir=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0004_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0004_jtag_uart_gen//CustomNIOS_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578036556 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'CustomNIOS_jtag_uart' " "Jtag_uart: Done RTL generation for module 'CustomNIOS_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578036888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"CustomNIOS\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"CustomNIOS\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578036894 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Starting RTL generation for module 'CustomNIOS_led' " "Led: Starting RTL generation for module 'CustomNIOS_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578036918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CustomNIOS_led --dir=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0005_led_gen//CustomNIOS_led_component_configuration.pl  --do_build_sim=0  \] " "Led:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=CustomNIOS_led --dir=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0005_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0005_led_gen//CustomNIOS_led_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578036919 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: Done RTL generation for module 'CustomNIOS_led' " "Led: Done RTL generation for module 'CustomNIOS_led'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578037172 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led: \"CustomNIOS\" instantiated altera_avalon_pio \"led\" " "Led: \"CustomNIOS\" instantiated altera_avalon_pio \"led\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578037178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Starting RTL generation for module 'CustomNIOS_onchip_memory' " "Onchip_memory: Starting RTL generation for module 'CustomNIOS_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578037202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CustomNIOS_onchip_memory --dir=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0006_onchip_memory_gen//CustomNIOS_onchip_memory_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=CustomNIOS_onchip_memory --dir=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0006_onchip_memory_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0006_onchip_memory_gen//CustomNIOS_onchip_memory_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578037202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: Done RTL generation for module 'CustomNIOS_onchip_memory' " "Onchip_memory: Done RTL generation for module 'CustomNIOS_onchip_memory'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578037483 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory: \"CustomNIOS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\" " "Onchip_memory: \"CustomNIOS\" instantiated altera_avalon_onchip_memory2 \"onchip_memory\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578037487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Starting RTL generation for module 'CustomNIOS_timer' " "Timer: Starting RTL generation for module 'CustomNIOS_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578037504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CustomNIOS_timer --dir=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0007_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0007_timer_gen//CustomNIOS_timer_component_configuration.pl  --do_build_sim=0  \] " "Timer:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=CustomNIOS_timer --dir=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0007_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0007_timer_gen//CustomNIOS_timer_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578037505 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: Done RTL generation for module 'CustomNIOS_timer' " "Timer: Done RTL generation for module 'CustomNIOS_timer'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578037766 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timer: \"CustomNIOS\" instantiated altera_avalon_timer \"timer\" " "Timer: \"CustomNIOS\" instantiated altera_avalon_timer \"timer\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578037771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578049659 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578050328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578051165 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578052059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578052785 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578053539 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578054301 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"CustomNIOS\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"CustomNIOS\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578061620 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"CustomNIOS\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"CustomNIOS\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578061641 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"CustomNIOS\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"CustomNIOS\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578061670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'CustomNIOS_cpu_cpu' " "Cpu: Starting RTL generation for module 'CustomNIOS_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578061735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CustomNIOS_cpu_cpu --dir=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0010_cpu_gen//CustomNIOS_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=CustomNIOS_cpu_cpu --dir=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0010_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Leeung/AppData/Local/Temp/alt0168_471998659086667494.dir/0010_cpu_gen//CustomNIOS_cpu_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578061735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.21 17:27:42 (*) Starting Nios II generation " "Cpu: # 2025.03.21 17:27:42 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065022 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.21 17:27:42 (*)   Checking for plaintext license. " "Cpu: # 2025.03.21 17:27:42 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.21 17:27:44 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2025.03.21 17:27:44 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.21 17:27:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2025.03.21 17:27:44 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.21 17:27:44 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2025.03.21 17:27:44 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.21 17:27:44 (*)   Plaintext license not found. " "Cpu: # 2025.03.21 17:27:44 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.21 17:27:44 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2025.03.21 17:27:44 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.21 17:27:44 (*)   Elaborating CPU configuration settings " "Cpu: # 2025.03.21 17:27:44 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.21 17:27:44 (*)   Creating all objects for CPU " "Cpu: # 2025.03.21 17:27:44 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.21 17:27:44 (*)   Generating RTL from CPU objects " "Cpu: # 2025.03.21 17:27:44 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.21 17:27:44 (*)   Creating plain-text RTL " "Cpu: # 2025.03.21 17:27:44 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065024 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2025.03.21 17:27:45 (*) Done Nios II generation " "Cpu: # 2025.03.21 17:27:45 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'CustomNIOS_cpu_cpu' " "Cpu: Done RTL generation for module 'CustomNIOS_cpu_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065025 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"cpu\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065044 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\" " "Cpu_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"cpu_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\" " "Jtag_uart_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\" " "Cpu_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"cpu_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065151 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\" " "Jtag_uart_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065173 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065199 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065259 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065285 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065312 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065334 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065346 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065442 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/CustomNIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/CustomNIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065450 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065458 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065479 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/CustomNIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/CustomNIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065486 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065502 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/CustomNIOS/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/CustomNIOS/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578065508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578067056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578067080 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "CustomNIOS: Done \"CustomNIOS\" with 30 modules, 42 files " "CustomNIOS: Done \"CustomNIOS\" with 30 modules, 42 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578067088 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "CustomNIOS.qsys " "Finished elaborating Platform Designer system entity \"CustomNIOS.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578068307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fir.sv 1 1 " "Found 1 design units, including 1 entities, in source file fir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_7seg.sv 1 1 " "Found 1 design units, including 1 entities, in source file hex_to_7seg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "hex_to_7seg.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/hex_to_7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_sword_game_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_sword_game_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_Sword_Game_top " "Found entity 1: tb_Sword_Game_top" {  } { { "tb_Sword_Game_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/tb_Sword_Game_top.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_inst.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_inst " "Found entity 1: pll_inst" {  } { { "pll_inst.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/pll_inst.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_peripheral " "Found entity 1: accel_peripheral" {  } { { "accelerometer_avalon.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_avalon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerometer_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file accelerometer_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 accelerometer_top " "Found entity 1: accelerometer_top" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK spi_main.sv(12) " "Verilog HDL Declaration information at spi_main.sv(12): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "spi_main.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/spi_main.sv" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742578068689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_main.sv 1 1 " "Found 1 design units, including 1 entities, in source file spi_main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 spi_main " "Found entity 1: spi_main" {  } { { "spi_main.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/spi_main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068693 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "spi_clk SPI_CLK serdes_control.sv(4) " "Verilog HDL Declaration information at serdes_control.sv(4): object \"spi_clk\" differs only in case from object \"SPI_CLK\" in the same scope" {  } { { "serdes_control.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/serdes_control.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742578068699 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "READ read serdes_control.sv(24) " "Verilog HDL Declaration information at serdes_control.sv(24): object \"READ\" differs only in case from object \"read\" in the same scope" {  } { { "serdes_control.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/serdes_control.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742578068700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serdes_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file serdes_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 serdes_control " "Found entity 1: serdes_control" {  } { { "serdes_control.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/serdes_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/customnios.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/customnios.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS " "Found entity 1: CustomNIOS" {  } { { "db/ip/customnios/customnios.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/customnios.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_buttons.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_buttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_buttons " "Found entity 1: CustomNIOS_buttons" {  } { { "db/ip/customnios/submodules/customnios_buttons.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_buttons.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_cpu " "Found entity 1: CustomNIOS_cpu" {  } { { "db/ip/customnios/submodules/customnios_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_cpu_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file db/ip/customnios/submodules/customnios_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_cpu_cpu_register_bank_a_module " "Found entity 1: CustomNIOS_cpu_cpu_register_bank_a_module" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "2 CustomNIOS_cpu_cpu_register_bank_b_module " "Found entity 2: CustomNIOS_cpu_cpu_register_bank_b_module" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "3 CustomNIOS_cpu_cpu_nios2_oci_debug " "Found entity 3: CustomNIOS_cpu_cpu_nios2_oci_debug" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "4 CustomNIOS_cpu_cpu_nios2_oci_break " "Found entity 4: CustomNIOS_cpu_cpu_nios2_oci_break" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "5 CustomNIOS_cpu_cpu_nios2_oci_xbrk " "Found entity 5: CustomNIOS_cpu_cpu_nios2_oci_xbrk" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "6 CustomNIOS_cpu_cpu_nios2_oci_dbrk " "Found entity 6: CustomNIOS_cpu_cpu_nios2_oci_dbrk" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "7 CustomNIOS_cpu_cpu_nios2_oci_itrace " "Found entity 7: CustomNIOS_cpu_cpu_nios2_oci_itrace" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "8 CustomNIOS_cpu_cpu_nios2_oci_td_mode " "Found entity 8: CustomNIOS_cpu_cpu_nios2_oci_td_mode" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "9 CustomNIOS_cpu_cpu_nios2_oci_dtrace " "Found entity 9: CustomNIOS_cpu_cpu_nios2_oci_dtrace" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "10 CustomNIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: CustomNIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "11 CustomNIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: CustomNIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "12 CustomNIOS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: CustomNIOS_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "13 CustomNIOS_cpu_cpu_nios2_oci_fifo " "Found entity 13: CustomNIOS_cpu_cpu_nios2_oci_fifo" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "14 CustomNIOS_cpu_cpu_nios2_oci_pib " "Found entity 14: CustomNIOS_cpu_cpu_nios2_oci_pib" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "15 CustomNIOS_cpu_cpu_nios2_oci_im " "Found entity 15: CustomNIOS_cpu_cpu_nios2_oci_im" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "16 CustomNIOS_cpu_cpu_nios2_performance_monitors " "Found entity 16: CustomNIOS_cpu_cpu_nios2_performance_monitors" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "17 CustomNIOS_cpu_cpu_nios2_avalon_reg " "Found entity 17: CustomNIOS_cpu_cpu_nios2_avalon_reg" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "18 CustomNIOS_cpu_cpu_ociram_sp_ram_module " "Found entity 18: CustomNIOS_cpu_cpu_ociram_sp_ram_module" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "19 CustomNIOS_cpu_cpu_nios2_ocimem " "Found entity 19: CustomNIOS_cpu_cpu_nios2_ocimem" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "20 CustomNIOS_cpu_cpu_nios2_oci " "Found entity 20: CustomNIOS_cpu_cpu_nios2_oci" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""} { "Info" "ISGN_ENTITY_NAME" "21 CustomNIOS_cpu_cpu " "Found entity 21: CustomNIOS_cpu_cpu" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_cpu_cpu_debug_slave_sysclk " "Found entity 1: CustomNIOS_cpu_cpu_debug_slave_sysclk" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_cpu_cpu_debug_slave_tck " "Found entity 1: CustomNIOS_cpu_cpu_debug_slave_tck" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_cpu_cpu_debug_slave_wrapper " "Found entity 1: CustomNIOS_cpu_cpu_debug_slave_wrapper" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_cpu_cpu_test_bench " "Found entity 1: CustomNIOS_cpu_cpu_test_bench" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu_test_bench.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_irq_mapper " "Found entity 1: CustomNIOS_irq_mapper" {  } { { "db/ip/customnios/submodules/customnios_irq_mapper.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/customnios/submodules/customnios_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_jtag_uart_sim_scfifo_w " "Found entity 1: CustomNIOS_jtag_uart_sim_scfifo_w" {  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068853 ""} { "Info" "ISGN_ENTITY_NAME" "2 CustomNIOS_jtag_uart_scfifo_w " "Found entity 2: CustomNIOS_jtag_uart_scfifo_w" {  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068853 ""} { "Info" "ISGN_ENTITY_NAME" "3 CustomNIOS_jtag_uart_sim_scfifo_r " "Found entity 3: CustomNIOS_jtag_uart_sim_scfifo_r" {  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068853 ""} { "Info" "ISGN_ENTITY_NAME" "4 CustomNIOS_jtag_uart_scfifo_r " "Found entity 4: CustomNIOS_jtag_uart_scfifo_r" {  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068853 ""} { "Info" "ISGN_ENTITY_NAME" "5 CustomNIOS_jtag_uart " "Found entity 5: CustomNIOS_jtag_uart" {  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_led.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_led " "Found entity 1: CustomNIOS_led" {  } { { "db/ip/customnios/submodules/customnios_led.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0 " "Found entity 1: CustomNIOS_mm_interconnect_0" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: CustomNIOS_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: CustomNIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_cmd_demux " "Found entity 1: CustomNIOS_mm_interconnect_0_cmd_demux" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: CustomNIOS_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_cmd_mux " "Found entity 1: CustomNIOS_mm_interconnect_0_cmd_mux" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_cmd_mux_002 " "Found entity 1: CustomNIOS_mm_interconnect_0_cmd_mux_002" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel customnios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at customnios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742578068938 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel customnios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at customnios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742578068939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_router_default_decode " "Found entity 1: CustomNIOS_mm_interconnect_0_router_default_decode" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068950 ""} { "Info" "ISGN_ENTITY_NAME" "2 CustomNIOS_mm_interconnect_0_router " "Found entity 2: CustomNIOS_mm_interconnect_0_router" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068950 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel customnios_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at customnios_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742578068954 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel customnios_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at customnios_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742578068956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_router_001_default_decode " "Found entity 1: CustomNIOS_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068964 ""} { "Info" "ISGN_ENTITY_NAME" "2 CustomNIOS_mm_interconnect_0_router_001 " "Found entity 2: CustomNIOS_mm_interconnect_0_router_001" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel customnios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at customnios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742578068969 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel customnios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at customnios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742578068971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_router_002_default_decode " "Found entity 1: CustomNIOS_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068977 ""} { "Info" "ISGN_ENTITY_NAME" "2 CustomNIOS_mm_interconnect_0_router_002 " "Found entity 2: CustomNIOS_mm_interconnect_0_router_002" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel customnios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at customnios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742578068980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel customnios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at customnios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742578068981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_router_004_default_decode " "Found entity 1: CustomNIOS_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068986 ""} { "Info" "ISGN_ENTITY_NAME" "2 CustomNIOS_mm_interconnect_0_router_004 " "Found entity 2: CustomNIOS_mm_interconnect_0_router_004" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_rsp_demux " "Found entity 1: CustomNIOS_mm_interconnect_0_rsp_demux" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_rsp_mux " "Found entity 1: CustomNIOS_mm_interconnect_0_rsp_mux" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578068998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578068998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: CustomNIOS_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_onchip_memory " "Found entity 1: CustomNIOS_onchip_memory" {  } { { "db/ip/customnios/submodules/customnios_onchip_memory.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/customnios_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/customnios_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 CustomNIOS_timer " "Found entity 1: CustomNIOS_timer" {  } { { "db/ip/customnios/submodules/customnios_timer.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/accelerometer_avalon.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/accelerometer_avalon.v" { { "Info" "ISGN_ENTITY_NAME" "1 accel_peripheral " "Found entity 1: accel_peripheral" {  } { { "db/ip/customnios/submodules/accelerometer_avalon.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/accelerometer_avalon.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/customnios/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/customnios/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/customnios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069061 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/customnios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/customnios/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/customnios/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/customnios/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/customnios/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/customnios/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/customnios/submodules/altera_reset_controller.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/customnios/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/customnios/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/customnios/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578069118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578069118 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "accelerometer_top " "Elaborating entity \"accelerometer_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1742578069612 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 accelerometer_top.sv(13) " "Output port \"HEX5\" at accelerometer_top.sv(13) has no driver" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1742578069619 "|accelerometer_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_inst pll_inst:pll_ip " "Elaborating entity \"pll_inst\" for hierarchy \"pll_inst:pll_ip\"" {  } { { "accelerometer_top.sv" "pll_ip" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578069669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_inst:pll_ip\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_inst:pll_ip\|altpll:altpll_component\"" {  } { { "pll_inst.v" "altpll_component" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/pll_inst.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578070391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_inst:pll_ip\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_inst:pll_ip\|altpll:altpll_component\"" {  } { { "pll_inst.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/pll_inst.v" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578070419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_inst:pll_ip\|altpll:altpll_component " "Instantiated megafunction \"pll_inst:pll_ip\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 25 " "Parameter \"clk2_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 375000 " "Parameter \"clk2_phase_shift\" = \"375000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_inst " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_inst\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578070421 ""}  } { { "pll_inst.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/pll_inst.v" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578070421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_inst_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_inst_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_inst_altpll " "Found entity 1: pll_inst_altpll" {  } { { "db/pll_inst_altpll.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/pll_inst_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578070559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578070559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_inst_altpll pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated " "Elaborating entity \"pll_inst_altpll\" for hierarchy \"pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578070568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_main spi_main:spi_controller " "Elaborating entity \"spi_main\" for hierarchy \"spi_main:spi_controller\"" {  } { { "accelerometer_top.sv" "spi_controller" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578070637 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "spi_main.sv(197) " "Verilog HDL Case Statement information at spi_main.sv(197): all case item expressions in this case statement are onehot" {  } { { "spi_main.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/spi_main.sv" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1742578070640 "|accelerometer_top|spi_main:spi_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "serdes_control spi_main:spi_controller\|serdes_control:serdes " "Elaborating entity \"serdes_control\" for hierarchy \"spi_main:spi_controller\|serdes_control:serdes\"" {  } { { "spi_main.sv" "serdes" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/spi_main.sv" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578070679 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serdes_control.sv(51) " "Verilog HDL assignment warning at serdes_control.sv(51): truncated value with size 32 to match size of target (4)" {  } { { "serdes_control.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/serdes_control.sv" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742578070681 "|accelerometer_top|spi_main:spi_controller|serdes_control:serdes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 serdes_control.sv(54) " "Verilog HDL assignment warning at serdes_control.sv(54): truncated value with size 32 to match size of target (4)" {  } { { "serdes_control.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/serdes_control.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742578070681 "|accelerometer_top|spi_main:spi_controller|serdes_control:serdes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR FIR:x_data " "Elaborating entity \"FIR\" for hierarchy \"FIR:x_data\"" {  } { { "accelerometer_top.sv" "x_data" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578070712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FIR.sv(126) " "Verilog HDL assignment warning at FIR.sv(126): truncated value with size 32 to match size of target (16)" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1742578070727 "|accelerometer_top|FIR:x_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS CustomNIOS:u0 " "Elaborating entity \"CustomNIOS\" for hierarchy \"CustomNIOS:u0\"" {  } { { "accelerometer_top.sv" "u0" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578070933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "accel_peripheral CustomNIOS:u0\|accel_peripheral:accelerometer_filter " "Elaborating entity \"accel_peripheral\" for hierarchy \"CustomNIOS:u0\|accel_peripheral:accelerometer_filter\"" {  } { { "db/ip/customnios/customnios.v" "accelerometer_filter" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/customnios.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578070986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_buttons CustomNIOS:u0\|CustomNIOS_buttons:buttons " "Elaborating entity \"CustomNIOS_buttons\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_buttons:buttons\"" {  } { { "db/ip/customnios/customnios.v" "buttons" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/customnios.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578071025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu CustomNIOS:u0\|CustomNIOS_cpu:cpu " "Elaborating entity \"CustomNIOS_cpu\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\"" {  } { { "db/ip/customnios/customnios.v" "cpu" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/customnios.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578071048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu " "Elaborating entity \"CustomNIOS_cpu_cpu\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\"" {  } { { "db/ip/customnios/submodules/customnios_cpu.v" "cpu" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578071075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_test_bench CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_test_bench:the_CustomNIOS_cpu_cpu_test_bench " "Elaborating entity \"CustomNIOS_cpu_cpu_test_bench\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_test_bench:the_CustomNIOS_cpu_cpu_test_bench\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_test_bench" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578071194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_register_bank_a_module CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_register_bank_a_module:CustomNIOS_cpu_cpu_register_bank_a " "Elaborating entity \"CustomNIOS_cpu_cpu_register_bank_a_module\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_register_bank_a_module:CustomNIOS_cpu_cpu_register_bank_a\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "CustomNIOS_cpu_cpu_register_bank_a" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578071245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_register_bank_a_module:CustomNIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_register_bank_a_module:CustomNIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578071546 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_register_bank_a_module:CustomNIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_register_bank_a_module:CustomNIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578071711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_register_bank_a_module:CustomNIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_register_bank_a_module:CustomNIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578071711 ""}  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578071711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578071812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578071812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_register_bank_a_module:CustomNIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_register_bank_a_module:CustomNIOS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578071819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_register_bank_b_module CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_register_bank_b_module:CustomNIOS_cpu_cpu_register_bank_b " "Elaborating entity \"CustomNIOS_cpu_cpu_register_bank_b_module\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_register_bank_b_module:CustomNIOS_cpu_cpu_register_bank_b\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "CustomNIOS_cpu_cpu_register_bank_b" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578071911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_debug CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_debug:the_CustomNIOS_cpu_cpu_nios2_oci_debug " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_debug\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_debug:the_CustomNIOS_cpu_cpu_nios2_oci_debug\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci_debug" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_debug:the_CustomNIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_debug:the_CustomNIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072178 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_debug:the_CustomNIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_debug:the_CustomNIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_debug:the_CustomNIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_debug:the_CustomNIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578072200 ""}  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578072200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_break CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_break:the_CustomNIOS_cpu_cpu_nios2_oci_break " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_break\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_break:the_CustomNIOS_cpu_cpu_nios2_oci_break\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci_break" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_xbrk CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_xbrk:the_CustomNIOS_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_xbrk:the_CustomNIOS_cpu_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_dbrk CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_dbrk:the_CustomNIOS_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_dbrk:the_CustomNIOS_cpu_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_itrace CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_itrace:the_CustomNIOS_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_itrace\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_itrace:the_CustomNIOS_cpu_cpu_nios2_oci_itrace\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_dtrace CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_dtrace:the_CustomNIOS_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_dtrace:the_CustomNIOS_cpu_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_td_mode CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_dtrace:the_CustomNIOS_cpu_cpu_nios2_oci_dtrace\|CustomNIOS_cpu_cpu_nios2_oci_td_mode:CustomNIOS_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_dtrace:the_CustomNIOS_cpu_cpu_nios2_oci_dtrace\|CustomNIOS_cpu_cpu_nios2_oci_td_mode:CustomNIOS_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "CustomNIOS_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_fifo CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_fifo:the_CustomNIOS_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_fifo\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_fifo:the_CustomNIOS_cpu_cpu_nios2_oci_fifo\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_fifo:the_CustomNIOS_cpu_cpu_nios2_oci_fifo\|CustomNIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_CustomNIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_fifo:the_CustomNIOS_cpu_cpu_nios2_oci_fifo\|CustomNIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_CustomNIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_fifo:the_CustomNIOS_cpu_cpu_nios2_oci_fifo\|CustomNIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_CustomNIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_fifo:the_CustomNIOS_cpu_cpu_nios2_oci_fifo\|CustomNIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_CustomNIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_fifo_cnt_inc CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_fifo:the_CustomNIOS_cpu_cpu_nios2_oci_fifo\|CustomNIOS_cpu_cpu_nios2_oci_fifo_cnt_inc:the_CustomNIOS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_fifo:the_CustomNIOS_cpu_cpu_nios2_oci_fifo\|CustomNIOS_cpu_cpu_nios2_oci_fifo_cnt_inc:the_CustomNIOS_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_pib CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_pib:the_CustomNIOS_cpu_cpu_nios2_oci_pib " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_pib\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_pib:the_CustomNIOS_cpu_cpu_nios2_oci_pib\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci_pib" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_oci_im CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_im:the_CustomNIOS_cpu_cpu_nios2_oci_im " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_oci_im\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_im:the_CustomNIOS_cpu_cpu_nios2_oci_im\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_oci_im" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_avalon_reg CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_avalon_reg:the_CustomNIOS_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_avalon_reg\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_avalon_reg:the_CustomNIOS_cpu_cpu_nios2_avalon_reg\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_nios2_ocimem CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_ocimem:the_CustomNIOS_cpu_cpu_nios2_ocimem " "Elaborating entity \"CustomNIOS_cpu_cpu_nios2_ocimem\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_ocimem:the_CustomNIOS_cpu_cpu_nios2_ocimem\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_nios2_ocimem" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_ociram_sp_ram_module CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_ocimem:the_CustomNIOS_cpu_cpu_nios2_ocimem\|CustomNIOS_cpu_cpu_ociram_sp_ram_module:CustomNIOS_cpu_cpu_ociram_sp_ram " "Elaborating entity \"CustomNIOS_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_ocimem:the_CustomNIOS_cpu_cpu_nios2_ocimem\|CustomNIOS_cpu_cpu_ociram_sp_ram_module:CustomNIOS_cpu_cpu_ociram_sp_ram\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "CustomNIOS_cpu_cpu_ociram_sp_ram" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578072979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_ocimem:the_CustomNIOS_cpu_cpu_nios2_ocimem\|CustomNIOS_cpu_cpu_ociram_sp_ram_module:CustomNIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_ocimem:the_CustomNIOS_cpu_cpu_nios2_ocimem\|CustomNIOS_cpu_cpu_ociram_sp_ram_module:CustomNIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578073022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_ocimem:the_CustomNIOS_cpu_cpu_nios2_ocimem\|CustomNIOS_cpu_cpu_ociram_sp_ram_module:CustomNIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_ocimem:the_CustomNIOS_cpu_cpu_nios2_ocimem\|CustomNIOS_cpu_cpu_ociram_sp_ram_module:CustomNIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578073049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_ocimem:the_CustomNIOS_cpu_cpu_nios2_ocimem\|CustomNIOS_cpu_cpu_ociram_sp_ram_module:CustomNIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_ocimem:the_CustomNIOS_cpu_cpu_nios2_ocimem\|CustomNIOS_cpu_cpu_ociram_sp_ram_module:CustomNIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073049 ""}  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578073049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578073152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578073152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_ocimem:the_CustomNIOS_cpu_cpu_nios2_ocimem\|CustomNIOS_cpu_cpu_ociram_sp_ram_module:CustomNIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_ocimem:the_CustomNIOS_cpu_cpu_nios2_ocimem\|CustomNIOS_cpu_cpu_ociram_sp_ram_module:CustomNIOS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578073156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_debug_slave_wrapper CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"CustomNIOS_cpu_cpu_debug_slave_wrapper\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "the_CustomNIOS_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578073236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_debug_slave_tck CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|CustomNIOS_cpu_cpu_debug_slave_tck:the_CustomNIOS_cpu_cpu_debug_slave_tck " "Elaborating entity \"CustomNIOS_cpu_cpu_debug_slave_tck\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|CustomNIOS_cpu_cpu_debug_slave_tck:the_CustomNIOS_cpu_cpu_debug_slave_tck\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" "the_CustomNIOS_cpu_cpu_debug_slave_tck" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578073271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_cpu_cpu_debug_slave_sysclk CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|CustomNIOS_cpu_cpu_debug_slave_sysclk:the_CustomNIOS_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"CustomNIOS_cpu_cpu_debug_slave_sysclk\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|CustomNIOS_cpu_cpu_debug_slave_sysclk:the_CustomNIOS_cpu_cpu_debug_slave_sysclk\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" "the_CustomNIOS_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578073374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" "CustomNIOS_cpu_cpu_debug_slave_phy" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578073555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy\"" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578073582 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073582 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578073582 ""}  } { { "db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578073582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578073591 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578073620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578074861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_debug_slave_wrapper:the_CustomNIOS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:CustomNIOS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578075100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_jtag_uart CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart " "Elaborating entity \"CustomNIOS_jtag_uart\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\"" {  } { { "db/ip/customnios/customnios.v" "jtag_uart" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/customnios.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578075175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_jtag_uart_scfifo_w CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w " "Elaborating entity \"CustomNIOS_jtag_uart_scfifo_w\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\"" {  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "the_CustomNIOS_jtag_uart_scfifo_w" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578075207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "wfifo" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578075666 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578075686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578075686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578075686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578075686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578075686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578075686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578075686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578075686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578075686 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578075686 ""}  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578075686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578075775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578075775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578075782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578075852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578075852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578075861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578075948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578075948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578075965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578076073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578076073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578076088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578076208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578076208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578076232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578076325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578076325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_w:the_CustomNIOS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578076339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_jtag_uart_scfifo_r CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_r:the_CustomNIOS_jtag_uart_scfifo_r " "Elaborating entity \"CustomNIOS_jtag_uart_scfifo_r\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|CustomNIOS_jtag_uart_scfifo_r:the_CustomNIOS_jtag_uart_scfifo_r\"" {  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "the_CustomNIOS_jtag_uart_scfifo_r" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578076397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:CustomNIOS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:CustomNIOS_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "CustomNIOS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578076898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:CustomNIOS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:CustomNIOS_jtag_uart_alt_jtag_atlantic\"" {  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578076940 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:CustomNIOS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:CustomNIOS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578076940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578076940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578076940 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578076940 ""}  } { { "db/ip/customnios/submodules/customnios_jtag_uart.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578076940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:CustomNIOS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:CustomNIOS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578076987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:CustomNIOS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_jtag_uart:jtag_uart\|alt_jtag_atlantic:CustomNIOS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578077051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_led CustomNIOS:u0\|CustomNIOS_led:led " "Elaborating entity \"CustomNIOS_led\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_led:led\"" {  } { { "db/ip/customnios/customnios.v" "led" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/customnios.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578077088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_onchip_memory CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory " "Elaborating entity \"CustomNIOS_onchip_memory\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\"" {  } { { "db/ip/customnios/customnios.v" "onchip_memory" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/customnios.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578077121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/customnios/submodules/customnios_onchip_memory.v" "the_altsyncram" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578077172 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "db/ip/customnios/submodules/customnios_onchip_memory.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578077350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 16384 " "Parameter \"maximum_depth\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578077350 ""}  } { { "db/ip/customnios/submodules/customnios_onchip_memory.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578077350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoc1 " "Found entity 1: altsyncram_uoc1" {  } { { "db/altsyncram_uoc1.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/altsyncram_uoc1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578077434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578077434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uoc1 CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated " "Elaborating entity \"altsyncram_uoc1\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578077444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/decode_97a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578077562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578077562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_97a CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3 " "Elaborating entity \"decode_97a\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|decode_97a:decode3\"" {  } { { "db/altsyncram_uoc1.tdf" "decode3" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/altsyncram_uoc1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578077580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_63b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_63b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_63b " "Found entity 1: mux_63b" {  } { { "db/mux_63b.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/mux_63b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578077762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578077762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_63b CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2 " "Elaborating entity \"mux_63b\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_uoc1:auto_generated\|mux_63b:mux2\"" {  } { { "db/altsyncram_uoc1.tdf" "mux2" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/altsyncram_uoc1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578077770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_timer CustomNIOS:u0\|CustomNIOS_timer:timer " "Elaborating entity \"CustomNIOS_timer\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_timer:timer\"" {  } { { "db/ip/customnios/customnios.v" "timer" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/customnios.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578077810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0 CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"CustomNIOS_mm_interconnect_0\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/customnios/customnios.v" "mm_interconnect_0" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/customnios.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578077853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578078237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578078288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578078334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_filter_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:accelerometer_filter_avalon_slave_0_translator\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "accelerometer_filter_avalon_slave_0_translator" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578078368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578078414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "onchip_memory_s1_translator" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578078447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578078592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_s1_translator\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "led_s1_translator" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 1048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578078785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578078845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 1274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578078889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 1358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578078929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/customnios/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578078974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 1399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_router CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router:router " "Elaborating entity \"CustomNIOS_mm_interconnect_0_router\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router:router\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "router" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 2165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_router_default_decode CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router:router\|CustomNIOS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"CustomNIOS_mm_interconnect_0_router_default_decode\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router:router\|CustomNIOS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_router_001 CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"CustomNIOS_mm_interconnect_0_router_001\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "router_001" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_router_001_default_decode CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router_001:router_001\|CustomNIOS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"CustomNIOS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router_001:router_001\|CustomNIOS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_router_002 CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"CustomNIOS_mm_interconnect_0_router_002\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "router_002" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 2197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_router_002_default_decode CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router_002:router_002\|CustomNIOS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"CustomNIOS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router_002:router_002\|CustomNIOS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_router_004 CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"CustomNIOS_mm_interconnect_0_router_004\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "router_004" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 2229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_router_004_default_decode CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router_004:router_004\|CustomNIOS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"CustomNIOS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_router_004:router_004\|CustomNIOS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_cmd_demux CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"CustomNIOS_mm_interconnect_0_cmd_demux\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_cmd_demux_001 CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"CustomNIOS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 2369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_cmd_mux CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"CustomNIOS_mm_interconnect_0_cmd_mux\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_cmd_mux_002 CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"CustomNIOS_mm_interconnect_0_cmd_mux_002\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 2426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/customnios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_rsp_demux CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"CustomNIOS_mm_interconnect_0_rsp_demux\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 2517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578079922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_rsp_mux CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"CustomNIOS_mm_interconnect_0_rsp_mux\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 2684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578080007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_mux.sv" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578080070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/customnios/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578080104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_rsp_mux_001 CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"CustomNIOS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578080138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578080173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_avalon_st_adapter CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"CustomNIOS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0.v" 2736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578080223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CustomNIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"CustomNIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_mm_interconnect_0:mm_interconnect_0\|CustomNIOS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|CustomNIOS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/customnios/submodules/customnios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578080251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CustomNIOS_irq_mapper CustomNIOS:u0\|CustomNIOS_irq_mapper:irq_mapper " "Elaborating entity \"CustomNIOS_irq_mapper\" for hierarchy \"CustomNIOS:u0\|CustomNIOS_irq_mapper:irq_mapper\"" {  } { { "db/ip/customnios/customnios.v" "irq_mapper" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/customnios.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578080350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller CustomNIOS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"CustomNIOS:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/customnios/customnios.v" "rst_controller" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/customnios.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578080545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CustomNIOS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CustomNIOS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/customnios/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578080579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer CustomNIOS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"CustomNIOS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/customnios/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578080605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:s0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:s0\"" {  } { { "accelerometer_top.sv" "s0" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578080668 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1742578081843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.03.21.17:28:05 Progress: Loading sld00cb2ada/alt_sld_fab_wrapper_hw.tcl " "2025.03.21.17:28:05 Progress: Loading sld00cb2ada/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578085521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578087881 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578088042 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578092136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578092248 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578092348 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578092474 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578092495 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578092500 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1742578093202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00cb2ada/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00cb2ada/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld00cb2ada/alt_sld_fab.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/sld00cb2ada/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578093498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578093498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578093592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578093592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578093611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578093611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578093692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578093692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578093785 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578093785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578093785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/sld00cb2ada/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578093869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578093869 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "177 " "Inferred 177 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult56\"" {  } { { "FIR.sv" "Mult56" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult58 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult58\"" {  } { { "FIR.sv" "Mult58" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult57 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult57\"" {  } { { "FIR.sv" "Mult57" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult50\"" {  } { { "FIR.sv" "Mult50" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult55\"" {  } { { "FIR.sv" "Mult55" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult52\"" {  } { { "FIR.sv" "Mult52" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult51\"" {  } { { "FIR.sv" "Mult51" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult53\"" {  } { { "FIR.sv" "Mult53" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult54\"" {  } { { "FIR.sv" "Mult54" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult39\"" {  } { { "FIR.sv" "Mult39" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult56\"" {  } { { "FIR.sv" "Mult56" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult56 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult56\"" {  } { { "FIR.sv" "Mult56" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult47\"" {  } { { "FIR.sv" "Mult47" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult46\"" {  } { { "FIR.sv" "Mult46" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult44\"" {  } { { "FIR.sv" "Mult44" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult45\"" {  } { { "FIR.sv" "Mult45" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult42\"" {  } { { "FIR.sv" "Mult42" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult43\"" {  } { { "FIR.sv" "Mult43" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult40\"" {  } { { "FIR.sv" "Mult40" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult41\"" {  } { { "FIR.sv" "Mult41" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult48\"" {  } { { "FIR.sv" "Mult48" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult49\"" {  } { { "FIR.sv" "Mult49" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult58 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult58\"" {  } { { "FIR.sv" "Mult58" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult57 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult57\"" {  } { { "FIR.sv" "Mult57" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult50\"" {  } { { "FIR.sv" "Mult50" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult58 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult58\"" {  } { { "FIR.sv" "Mult58" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult57 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult57\"" {  } { { "FIR.sv" "Mult57" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult50 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult50\"" {  } { { "FIR.sv" "Mult50" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult55\"" {  } { { "FIR.sv" "Mult55" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult52\"" {  } { { "FIR.sv" "Mult52" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult51\"" {  } { { "FIR.sv" "Mult51" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult55 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult55\"" {  } { { "FIR.sv" "Mult55" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult52 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult52\"" {  } { { "FIR.sv" "Mult52" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult51 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult51\"" {  } { { "FIR.sv" "Mult51" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult37\"" {  } { { "FIR.sv" "Mult37" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult38\"" {  } { { "FIR.sv" "Mult38" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult53\"" {  } { { "FIR.sv" "Mult53" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult54\"" {  } { { "FIR.sv" "Mult54" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult53 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult53\"" {  } { { "FIR.sv" "Mult53" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult54 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult54\"" {  } { { "FIR.sv" "Mult54" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult20\"" {  } { { "FIR.sv" "Mult20" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult39\"" {  } { { "FIR.sv" "Mult39" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult39 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult39\"" {  } { { "FIR.sv" "Mult39" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult36\"" {  } { { "FIR.sv" "Mult36" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult35\"" {  } { { "FIR.sv" "Mult35" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult33\"" {  } { { "FIR.sv" "Mult33" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult34\"" {  } { { "FIR.sv" "Mult34" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult32\"" {  } { { "FIR.sv" "Mult32" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult31\"" {  } { { "FIR.sv" "Mult31" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult29\"" {  } { { "FIR.sv" "Mult29" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult30\"" {  } { { "FIR.sv" "Mult30" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult47\"" {  } { { "FIR.sv" "Mult47" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult46\"" {  } { { "FIR.sv" "Mult46" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult44\"" {  } { { "FIR.sv" "Mult44" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult45\"" {  } { { "FIR.sv" "Mult45" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult42\"" {  } { { "FIR.sv" "Mult42" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult43\"" {  } { { "FIR.sv" "Mult43" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult40\"" {  } { { "FIR.sv" "Mult40" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult41\"" {  } { { "FIR.sv" "Mult41" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult48\"" {  } { { "FIR.sv" "Mult48" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult49\"" {  } { { "FIR.sv" "Mult49" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult47 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult47\"" {  } { { "FIR.sv" "Mult47" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult46 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult46\"" {  } { { "FIR.sv" "Mult46" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult44 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult44\"" {  } { { "FIR.sv" "Mult44" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult45 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult45\"" {  } { { "FIR.sv" "Mult45" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult42 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult42\"" {  } { { "FIR.sv" "Mult42" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult43 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult43\"" {  } { { "FIR.sv" "Mult43" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult40 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult40\"" {  } { { "FIR.sv" "Mult40" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult41 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult41\"" {  } { { "FIR.sv" "Mult41" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult48 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult48\"" {  } { { "FIR.sv" "Mult48" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult49 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult49\"" {  } { { "FIR.sv" "Mult49" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult23\"" {  } { { "FIR.sv" "Mult23" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult24\"" {  } { { "FIR.sv" "Mult24" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult22\"" {  } { { "FIR.sv" "Mult22" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult21\"" {  } { { "FIR.sv" "Mult21" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult25\"" {  } { { "FIR.sv" "Mult25" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult26\"" {  } { { "FIR.sv" "Mult26" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult28\"" {  } { { "FIR.sv" "Mult28" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult27\"" {  } { { "FIR.sv" "Mult27" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult37\"" {  } { { "FIR.sv" "Mult37" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult38\"" {  } { { "FIR.sv" "Mult38" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult37 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult37\"" {  } { { "FIR.sv" "Mult37" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult38 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult38\"" {  } { { "FIR.sv" "Mult38" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult19\"" {  } { { "FIR.sv" "Mult19" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult18\"" {  } { { "FIR.sv" "Mult18" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult17\"" {  } { { "FIR.sv" "Mult17" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult20\"" {  } { { "FIR.sv" "Mult20" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult20 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult20\"" {  } { { "FIR.sv" "Mult20" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult3\"" {  } { { "FIR.sv" "Mult3" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult8\"" {  } { { "FIR.sv" "Mult8" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult16\"" {  } { { "FIR.sv" "Mult16" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult15\"" {  } { { "FIR.sv" "Mult15" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult14\"" {  } { { "FIR.sv" "Mult14" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult13\"" {  } { { "FIR.sv" "Mult13" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult11\"" {  } { { "FIR.sv" "Mult11" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult12\"" {  } { { "FIR.sv" "Mult12" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult10\"" {  } { { "FIR.sv" "Mult10" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult9\"" {  } { { "FIR.sv" "Mult9" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult36\"" {  } { { "FIR.sv" "Mult36" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult35\"" {  } { { "FIR.sv" "Mult35" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult33\"" {  } { { "FIR.sv" "Mult33" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult34\"" {  } { { "FIR.sv" "Mult34" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult32\"" {  } { { "FIR.sv" "Mult32" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult31\"" {  } { { "FIR.sv" "Mult31" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult29\"" {  } { { "FIR.sv" "Mult29" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult30\"" {  } { { "FIR.sv" "Mult30" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult36 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult36\"" {  } { { "FIR.sv" "Mult36" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult35 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult35\"" {  } { { "FIR.sv" "Mult35" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult33 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult33\"" {  } { { "FIR.sv" "Mult33" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult34 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult34\"" {  } { { "FIR.sv" "Mult34" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult32 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult32\"" {  } { { "FIR.sv" "Mult32" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult31 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult31\"" {  } { { "FIR.sv" "Mult31" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult29 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult29\"" {  } { { "FIR.sv" "Mult29" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult30 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult30\"" {  } { { "FIR.sv" "Mult30" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult2\"" {  } { { "FIR.sv" "Mult2" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult23\"" {  } { { "FIR.sv" "Mult23" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult24\"" {  } { { "FIR.sv" "Mult24" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult22\"" {  } { { "FIR.sv" "Mult22" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult21\"" {  } { { "FIR.sv" "Mult21" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult25\"" {  } { { "FIR.sv" "Mult25" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult26\"" {  } { { "FIR.sv" "Mult26" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult28\"" {  } { { "FIR.sv" "Mult28" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult27\"" {  } { { "FIR.sv" "Mult27" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult23 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult23\"" {  } { { "FIR.sv" "Mult23" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult24 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult24\"" {  } { { "FIR.sv" "Mult24" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult22 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult22\"" {  } { { "FIR.sv" "Mult22" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult21 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult21\"" {  } { { "FIR.sv" "Mult21" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult25 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult25\"" {  } { { "FIR.sv" "Mult25" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult26 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult26\"" {  } { { "FIR.sv" "Mult26" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult28 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult28\"" {  } { { "FIR.sv" "Mult28" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult27 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult27\"" {  } { { "FIR.sv" "Mult27" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult0\"" {  } { { "FIR.sv" "Mult0" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult1\"" {  } { { "FIR.sv" "Mult1" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult6\"" {  } { { "FIR.sv" "Mult6" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult7\"" {  } { { "FIR.sv" "Mult7" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult5\"" {  } { { "FIR.sv" "Mult5" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:x_data\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:x_data\|Mult4\"" {  } { { "FIR.sv" "Mult4" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult19\"" {  } { { "FIR.sv" "Mult19" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult19 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult19\"" {  } { { "FIR.sv" "Mult19" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult18\"" {  } { { "FIR.sv" "Mult18" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult17\"" {  } { { "FIR.sv" "Mult17" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult18 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult18\"" {  } { { "FIR.sv" "Mult18" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult17 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult17\"" {  } { { "FIR.sv" "Mult17" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult3\"" {  } { { "FIR.sv" "Mult3" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult8\"" {  } { { "FIR.sv" "Mult8" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult16\"" {  } { { "FIR.sv" "Mult16" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult15\"" {  } { { "FIR.sv" "Mult15" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult14\"" {  } { { "FIR.sv" "Mult14" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult13\"" {  } { { "FIR.sv" "Mult13" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult11\"" {  } { { "FIR.sv" "Mult11" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult12\"" {  } { { "FIR.sv" "Mult12" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult10\"" {  } { { "FIR.sv" "Mult10" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult9\"" {  } { { "FIR.sv" "Mult9" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult3\"" {  } { { "FIR.sv" "Mult3" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult8\"" {  } { { "FIR.sv" "Mult8" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult16\"" {  } { { "FIR.sv" "Mult16" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult15\"" {  } { { "FIR.sv" "Mult15" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult14\"" {  } { { "FIR.sv" "Mult14" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult13\"" {  } { { "FIR.sv" "Mult13" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult11\"" {  } { { "FIR.sv" "Mult11" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult12\"" {  } { { "FIR.sv" "Mult12" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult10\"" {  } { { "FIR.sv" "Mult10" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult9\"" {  } { { "FIR.sv" "Mult9" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult2\"" {  } { { "FIR.sv" "Mult2" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult2\"" {  } { { "FIR.sv" "Mult2" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult0\"" {  } { { "FIR.sv" "Mult0" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult1\"" {  } { { "FIR.sv" "Mult1" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult6\"" {  } { { "FIR.sv" "Mult6" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult7\"" {  } { { "FIR.sv" "Mult7" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult5\"" {  } { { "FIR.sv" "Mult5" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:y_data\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:y_data\|Mult4\"" {  } { { "FIR.sv" "Mult4" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult0\"" {  } { { "FIR.sv" "Mult0" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult1\"" {  } { { "FIR.sv" "Mult1" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult6\"" {  } { { "FIR.sv" "Mult6" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult7\"" {  } { { "FIR.sv" "Mult7" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult5\"" {  } { { "FIR.sv" "Mult5" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:z_data\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:z_data\|Mult4\"" {  } { { "FIR.sv" "Mult4" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578102940 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1742578102940 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult56 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578103328 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult56 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult56\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578103329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578103329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578103329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578103329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578103329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578103329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578103329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578103329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578103329 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578103329 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult56\|multcore:mult_core FIR:x_data\|lpm_mult:Mult56 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\|multcore:mult_core\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578103667 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult56\|multcore:mult_core\|mpar_add:padder FIR:x_data\|lpm_mult:Mult56 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578103815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult56\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] FIR:x_data\|lpm_mult:Mult56 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578104051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bvg " "Found entity 1: add_sub_bvg" {  } { { "db/add_sub_bvg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_bvg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578104149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578104149 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult56\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR:x_data\|lpm_mult:Mult56 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578104264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9kg " "Found entity 1: add_sub_9kg" {  } { { "db/add_sub_9kg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_9kg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578104380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578104380 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult56\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR:x_data\|lpm_mult:Mult56 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578104617 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult56\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR:x_data\|lpm_mult:Mult56 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578104664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7vg " "Found entity 1: add_sub_7vg" {  } { { "db/add_sub_7vg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_7vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578104768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578104768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult56\|altshift:external_latency_ffs FIR:x_data\|lpm_mult:Mult56 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult56\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578104901 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult58 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578104969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult58 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult58\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578104969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578104969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578104969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578104969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578104969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578104969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578104969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578104969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578104969 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578104969 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult58\|multcore:mult_core FIR:x_data\|lpm_mult:Mult58 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\|multcore:mult_core\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578105055 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult58\|multcore:mult_core\|mpar_add:padder FIR:x_data\|lpm_mult:Mult58 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578105133 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult58\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] FIR:x_data\|lpm_mult:Mult58 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578105201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6vg " "Found entity 1: add_sub_6vg" {  } { { "db/add_sub_6vg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_6vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578105282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578105282 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult58\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR:x_data\|lpm_mult:Mult58 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578105455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckg " "Found entity 1: add_sub_ckg" {  } { { "db/add_sub_ckg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_ckg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578105557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578105557 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult58\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR:x_data\|lpm_mult:Mult58 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578105648 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult58\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR:x_data\|lpm_mult:Mult58 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578105740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1vg " "Found entity 1: add_sub_1vg" {  } { { "db/add_sub_1vg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_1vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578105899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578105899 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult58\|altshift:external_latency_ffs FIR:x_data\|lpm_mult:Mult58 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult58\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578106012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult57 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult57\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578106199 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult57 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult57\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106199 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106199 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578106199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult50 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578106658 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult50 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult50\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106658 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578106658 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578106658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult50\|multcore:mult_core FIR:x_data\|lpm_mult:Mult50 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\|multcore:mult_core\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578106714 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult50\|multcore:mult_core\|mpar_add:padder FIR:x_data\|lpm_mult:Mult50 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578106802 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult50\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] FIR:x_data\|lpm_mult:Mult50 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578106876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cvg " "Found entity 1: add_sub_cvg" {  } { { "db/add_sub_cvg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_cvg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578106984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578106984 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult50\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR:x_data\|lpm_mult:Mult50 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578107095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8kg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8kg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8kg " "Found entity 1: add_sub_8kg" {  } { { "db/add_sub_8kg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_8kg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578107177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578107177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult50\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR:x_data\|lpm_mult:Mult50 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578107550 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult50\|altshift:external_latency_ffs FIR:x_data\|lpm_mult:Mult50 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult50\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578107642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult55 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult55\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578107762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult55 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult55\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578107762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578107762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578107762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578107762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578107762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578107762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578107762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578107762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578107762 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578107762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult52 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult52\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578108354 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult52 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult52\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108354 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108354 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578108354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult51 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult51\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578108889 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult51 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult51\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108889 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578108889 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578108889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult53 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult53\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578109341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult53 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult53\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578109341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578109341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578109341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578109341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578109341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578109341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578109341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578109341 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578109341 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578109341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578110179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult39 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult39\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578110179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578110179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578110179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578110179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578110179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578110179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578110179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578110179 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578110179 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578110179 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult39\|multcore:mult_core FIR:x_data\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\|multcore:mult_core\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578110250 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder FIR:x_data\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578110330 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] FIR:x_data\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578110416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dvg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dvg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dvg " "Found entity 1: add_sub_dvg" {  } { { "db/add_sub_dvg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_dvg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578110538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578110538 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR:x_data\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578110645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bkg " "Found entity 1: add_sub_bkg" {  } { { "db/add_sub_bkg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_bkg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578110770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578110770 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR:x_data\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578110859 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR:x_data\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578110920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9vg " "Found entity 1: add_sub_9vg" {  } { { "db/add_sub_9vg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_9vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578111010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578111010 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult39\|altshift:external_latency_ffs FIR:x_data\|lpm_mult:Mult39 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult39\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578111080 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult47 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult47\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578112006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult47 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult47\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 25 " "Parameter \"LPM_WIDTHP\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 25 " "Parameter \"LPM_WIDTHR\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112006 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578112006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult46 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578112486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult46 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult46\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578112486 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578112486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult46\|multcore:mult_core FIR:x_data\|lpm_mult:Mult46 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\|multcore:mult_core\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578112539 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult46\|multcore:mult_core\|mpar_add:padder FIR:x_data\|lpm_mult:Mult46 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578112607 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult46\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] FIR:x_data\|lpm_mult:Mult46 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578112664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_avg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_avg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_avg " "Found entity 1: add_sub_avg" {  } { { "db/add_sub_avg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_avg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578112747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578112747 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult46\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR:x_data\|lpm_mult:Mult46 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578112856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_akg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_akg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_akg " "Found entity 1: add_sub_akg" {  } { { "db/add_sub_akg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_akg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578112963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578112963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult46\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR:x_data\|lpm_mult:Mult46 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578113176 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult46\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR:x_data\|lpm_mult:Mult46 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578113250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8vg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8vg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8vg " "Found entity 1: add_sub_8vg" {  } { { "db/add_sub_8vg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_8vg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578113346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578113346 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult46\|altshift:external_latency_ffs FIR:x_data\|lpm_mult:Mult46 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult46\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578113445 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult44 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult44\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578113533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult44 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult44\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113533 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578113533 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult45 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult45\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578113979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult45 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult45\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578113979 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578113979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult42 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult42\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578114396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult42 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult42\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114396 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578114396 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult43 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult43\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578114862 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult43 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult43\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114862 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578114862 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578114862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult40 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult40\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578115334 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult40 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult40\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115334 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115334 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578115334 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult41 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult41\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578115774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult41 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult41\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578115774 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578115774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult48 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult48\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578116228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult48 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult48\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116228 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578116228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult49 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578116624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult49 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult49\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 23 " "Parameter \"LPM_WIDTHP\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 23 " "Parameter \"LPM_WIDTHR\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578116624 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578116624 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult49\|multcore:mult_core FIR:x_data\|lpm_mult:Mult49 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\|multcore:mult_core\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578116678 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult49\|multcore:mult_core\|mpar_add:padder FIR:x_data\|lpm_mult:Mult49 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578116750 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult49\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] FIR:x_data\|lpm_mult:Mult49 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578116815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_evg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_evg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_evg " "Found entity 1: add_sub_evg" {  } { { "db/add_sub_evg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_evg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578116906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578116906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult49\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR:x_data\|lpm_mult:Mult49 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578117038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkg " "Found entity 1: add_sub_gkg" {  } { { "db/add_sub_gkg.tdf" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/add_sub_gkg.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742578117157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578117157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult49\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR:x_data\|lpm_mult:Mult49 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578117320 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:x_data\|lpm_mult:Mult49\|altshift:external_latency_ffs FIR:x_data\|lpm_mult:Mult49 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR:x_data\|lpm_mult:Mult49\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578117496 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult37 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult37\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578122136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult37 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult37\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122136 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578122136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult38 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult38\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578122577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult38 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult38\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578122577 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578122577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult36 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult36\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578125760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult36 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult36\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578125760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578125760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578125760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578125760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578125760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578125760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578125760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578125760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578125760 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578125760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult35 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult35\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578126161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult35 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult35\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126161 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126161 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578126161 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult33 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult33\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578126598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult33 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult33\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126599 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578126599 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578126599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult34 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult34\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578127008 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult34 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult34\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127008 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127008 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578127008 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult32 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult32\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578127443 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult32 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult32\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127443 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127443 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578127443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult31 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult31\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578127888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult31 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult31\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578127888 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578127888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult29 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult29\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578128340 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult29 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult29\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128340 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128340 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578128340 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:x_data\|lpm_mult:Mult30 " "Elaborated megafunction instantiation \"FIR:x_data\|lpm_mult:Mult30\"" {  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578128674 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:x_data\|lpm_mult:Mult30 " "Instantiated megafunction \"FIR:x_data\|lpm_mult:Mult30\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1742578128675 ""}  } { { "FIR.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/FIR.sv" 136 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1742578128675 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1742578179998 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GSENSOR_SDI " "Inserted always-enabled tri-state buffer between \"GSENSOR_SDI\" and its non-tri-state driver." {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 28 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1742578180364 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1742578180364 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 30 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1742578180364 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1742578180364 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "db/ip/customnios/submodules/customnios_jtag_uart.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "db/ip/customnios/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2878 -1 0 } } { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 3878 -1 0 } } { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 3500 -1 0 } } { "db/ip/customnios/submodules/customnios_jtag_uart.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_jtag_uart.v" 398 -1 0 } } { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/ip/customnios/submodules/customnios_timer.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_timer.v" 167 -1 0 } } { "db/ip/customnios/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1742578180582 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1742578180582 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GSENSOR_SDI~synth " "Node \"GSENSOR_SDI~synth\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578192476 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1742578192476 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] GND " "Pin \"HEX0\[7\]\" is stuck at GND" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] GND " "Pin \"HEX1\[7\]\" is stuck at GND" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] GND " "Pin \"HEX2\[7\]\" is stuck at GND" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] GND " "Pin \"HEX3\[7\]\" is stuck at GND" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] VCC " "Pin \"HEX4\[7\]\" is stuck at VCC" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1742578192477 "|accelerometer_top|HEX5[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1742578192477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578193574 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1742578203206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/output_files/Sword_Game_top.map.smsg " "Generated suppressed messages file C:/Users/Leeung/Projects/Information_Lab/ProjectSword/output_files/Sword_Game_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578204415 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1742578208155 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742578208155 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1742578209896 "|accelerometer_top|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1742578209896 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26683 " "Implemented 26683 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1742578209898 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1742578209898 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1742578209898 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26422 " "Implemented 26422 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1742578209898 ""} { "Info" "ICUT_CUT_TM_RAMS" "176 " "Implemented 176 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1742578209898 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1742578209898 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1742578209898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5256 " "Peak virtual memory: 5256 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742578210057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 17:30:10 2025 " "Processing ended: Fri Mar 21 17:30:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742578210057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:22 " "Elapsed time: 00:03:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742578210057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:16 " "Total CPU time (on all processors): 00:03:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742578210057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742578210057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1742578213725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742578213734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 17:30:11 2025 " "Processing started: Fri Mar 21 17:30:11 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742578213734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1742578213734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Sword_Game -c Sword_Game_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Sword_Game -c Sword_Game_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1742578213734 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1742578215433 ""}
{ "Info" "0" "" "Project  = Sword_Game" {  } {  } 0 0 "Project  = Sword_Game" 0 0 "Fitter" 0 0 1742578215434 ""}
{ "Info" "0" "" "Revision = Sword_Game_top" {  } {  } 0 0 "Revision = Sword_Game_top" 0 0 "Fitter" 0 0 1742578215434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1742578215799 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1742578215799 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Sword_Game_top 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Sword_Game_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742578215896 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742578215940 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742578215940 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_inst_altpll.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/pll_inst_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 5900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1742578216073 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|wire_pll1_clk\[1\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_inst_altpll.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/pll_inst_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 5901 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1742578216073 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|wire_pll1_clk\[2\] 1 25 270 375000 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 270 degrees (375000 ps) for pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_inst_altpll.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/pll_inst_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 5902 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1742578216073 ""}  } { { "db/pll_inst_altpll.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/pll_inst_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 5900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1742578216073 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742578216523 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742578216540 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742578217363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742578217363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742578217363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742578217363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742578217363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742578217363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742578217363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742578217363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742578217363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742578217363 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742578217363 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1742578217363 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 55823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742578217393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 55825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742578217393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 55827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742578217393 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 55829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742578217393 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1742578217393 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742578217394 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742578217394 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742578217394 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742578217394 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742578217401 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742578218432 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742578221036 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1742578221036 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/leeung/projects/information_lab/projectsword/db/ip/customnios/submodules/customnios_cpu_cpu.sdc " "Reading SDC File: 'c:/users/leeung/projects/information_lab/projectsword/db/ip/customnios/submodules/customnios_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1742578221094 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/leeung/projects/information_lab/projectsword/db/ip/customnios/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/leeung/projects/information_lab/projectsword/db/ip/customnios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1742578221106 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIR:x_data\|filtered_data\[0\] MAX10_CLK1_50 " "Register FIR:x_data\|filtered_data\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1742578221193 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1742578221193 "|accelerometer_top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1742578221194 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1742578221194 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742578221334 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742578221334 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742578221334 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1742578221334 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742578221334 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742578221334 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742578221334 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1742578221334 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1742578221335 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742578221335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742578221335 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742578221335 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1742578221335 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742578222621 ""}  } { { "db/pll_inst_altpll.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/pll_inst_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 5900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742578222621 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742578222622 ""}  } { { "db/pll_inst_altpll.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/pll_inst_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 5900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742578222622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_inst:pll_ip\|altpll:altpll_component\|pll_inst_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742578222622 ""}  } { { "db/pll_inst_altpll.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/pll_inst_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 5900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742578222622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742578222622 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 55285 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742578222622 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CustomNIOS:u0\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node CustomNIOS:u0\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742578222622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CustomNIOS:u0\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node CustomNIOS:u0\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "db/ip/customnios/submodules/altera_reset_controller.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 28660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742578222622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|W_rf_wren " "Destination node CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|W_rf_wren" {  } { { "db/ip/customnios/submodules/customnios_cpu_cpu.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/customnios_cpu_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 4427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742578222622 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_debug:the_CustomNIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_debug:the_CustomNIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CustomNIOS:u0\|CustomNIOS_cpu:cpu\|CustomNIOS_cpu_cpu:cpu\|CustomNIOS_cpu_cpu_nios2_oci:the_CustomNIOS_cpu_cpu_nios2_oci\|CustomNIOS_cpu_cpu_nios2_oci_debug:the_CustomNIOS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 3668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1742578222622 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1742578222622 ""}  } { { "db/ip/customnios/submodules/altera_reset_controller.v" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/db/ip/customnios/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 2758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742578222622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742578224484 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742578224503 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742578224504 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742578224527 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742578224562 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1742578224584 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1742578224584 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742578224594 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742578225044 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1742578225053 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742578225053 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1742578226736 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1742578226736 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742578226742 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1742578226783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742578229453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742578232065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742578232251 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742578244250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742578244250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742578247388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Router estimated average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "29 X45_Y22 X55_Y32 " "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32" {  } { { "loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 1 { 0 "Router estimated peak interconnect usage is 29% of the available device resources in the region that extends from location X45_Y22 to location X55_Y32"} { { 12 { 0 ""} 45 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1742578252683 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742578252683 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1742578254511 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1742578254511 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742578254511 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742578254518 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.99 " "Total time spent on timing analysis during the Fitter is 1.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742578255041 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742578255142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742578258755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742578258763 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742578263355 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742578267118 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1742578269229 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "19 MAX 10 " "19 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 323 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 325 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 314 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 318 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 319 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 321 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 26 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 4 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 299 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 16 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742578269322 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1742578269322 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "2 " "Following 2 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently enabled " "Pin GSENSOR_SDI has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 28 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1742578269323 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "accelerometer_top.sv" "" { Text "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/accelerometer_top.sv" 30 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/" { { 0 { 0 ""} 0 329 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1742578269323 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1742578269323 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Leeung/Projects/Information_Lab/ProjectSword/output_files/Sword_Game_top.fit.smsg " "Generated suppressed messages file C:/Users/Leeung/Projects/Information_Lab/ProjectSword/output_files/Sword_Game_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742578270291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 122 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 122 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6681 " "Peak virtual memory: 6681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742578274069 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 17:31:14 2025 " "Processing ended: Fri Mar 21 17:31:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742578274069 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742578274069 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:07 " "Total CPU time (on all processors): 00:03:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742578274069 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742578274069 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1742578275939 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742578275947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 17:31:15 2025 " "Processing started: Fri Mar 21 17:31:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742578275947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1742578275947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Sword_Game -c Sword_Game_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Sword_Game -c Sword_Game_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1742578275947 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1742578276589 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1742578278483 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1742578278589 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742578279594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 17:31:19 2025 " "Processing ended: Fri Mar 21 17:31:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742578279594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742578279594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742578279594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1742578279594 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1742578280392 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1742578281370 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742578281378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 17:31:20 2025 " "Processing started: Fri Mar 21 17:31:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742578281378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1742578281378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Sword_Game -c Sword_Game_top " "Command: quartus_sta Sword_Game -c Sword_Game_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1742578281378 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1742578281601 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1742578282339 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1742578282339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578282375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578282375 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1742578283229 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1742578283229 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/leeung/projects/information_lab/projectsword/db/ip/customnios/submodules/customnios_cpu_cpu.sdc " "Reading SDC File: 'c:/users/leeung/projects/information_lab/projectsword/db/ip/customnios/submodules/customnios_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1742578283276 ""}
{ "Info" "ISTA_SDC_FOUND" "c:/users/leeung/projects/information_lab/projectsword/db/ip/customnios/submodules/altera_reset_controller.sdc " "Reading SDC File: 'c:/users/leeung/projects/information_lab/projectsword/db/ip/customnios/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1742578283292 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIR:x_data\|filtered_data\[0\] MAX10_CLK1_50 " "Register FIR:x_data\|filtered_data\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1742578283349 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1742578283349 "|accelerometer_top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1742578283349 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1742578283349 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742578283418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742578283418 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742578283418 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742578283418 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742578283418 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742578283418 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742578283418 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1742578283418 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1742578283419 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1742578283466 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1742578283481 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.339 " "Worst-case setup slack is 45.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.339               0.000 altera_reserved_tck  " "   45.339               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578283488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578283497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.468 " "Worst-case recovery slack is 47.468" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.468               0.000 altera_reserved_tck  " "   47.468               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578283505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.907 " "Worst-case removal slack is 0.907" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907               0.000 altera_reserved_tck  " "    0.907               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578283514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.628 " "Worst-case minimum pulse width slack is 49.628" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.628               0.000 altera_reserved_tck  " "   49.628               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578283522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578283522 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578283549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578283549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578283549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578283549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578283549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.456 ns " "Worst Case Available Settling Time: 197.456 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578283549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578283549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578283549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578283549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578283549 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578283549 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742578283549 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742578283560 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1742578283603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1742578287683 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIR:x_data\|filtered_data\[0\] MAX10_CLK1_50 " "Register FIR:x_data\|filtered_data\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1742578288225 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1742578288225 "|accelerometer_top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1742578288225 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1742578288225 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742578288229 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742578288229 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742578288229 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742578288229 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742578288229 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742578288229 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742578288229 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1742578288229 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.622 " "Worst-case setup slack is 45.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.622               0.000 altera_reserved_tck  " "   45.622               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578288255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 altera_reserved_tck  " "    0.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578288266 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.668 " "Worst-case recovery slack is 47.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.668               0.000 altera_reserved_tck  " "   47.668               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578288275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.832 " "Worst-case removal slack is 0.832" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 altera_reserved_tck  " "    0.832               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578288286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.654 " "Worst-case minimum pulse width slack is 49.654" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.654               0.000 altera_reserved_tck  " "   49.654               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578288295 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.687 ns " "Worst Case Available Settling Time: 197.687 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288318 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288318 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742578288318 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1742578288329 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "MAX10_CLK1_50 " "Node: MAX10_CLK1_50 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FIR:x_data\|filtered_data\[0\] MAX10_CLK1_50 " "Register FIR:x_data\|filtered_data\[0\] is being clocked by MAX10_CLK1_50" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1742578288802 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1742578288802 "|accelerometer_top|MAX10_CLK1_50"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1742578288803 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1742578288803 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742578288808 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742578288808 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: pll_ip\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1742578288808 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742578288808 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742578288808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742578288808 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1742578288808 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1742578288808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.223 " "Worst-case setup slack is 48.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.223               0.000 altera_reserved_tck  " "   48.223               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578288829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 altera_reserved_tck  " "    0.148               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578288845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.090 " "Worst-case recovery slack is 49.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288858 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.090               0.000 altera_reserved_tck  " "   49.090               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288858 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578288858 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.406 " "Worst-case removal slack is 0.406" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288874 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 altera_reserved_tck  " "    0.406               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288874 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578288874 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.419 " "Worst-case minimum pulse width slack is 49.419" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288884 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.419               0.000 altera_reserved_tck  " "   49.419               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1742578288884 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1742578288884 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.333" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.941 ns " "Worst Case Available Settling Time: 198.941 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 1.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288919 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 3.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1742578288919 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1742578288919 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742578289850 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1742578289861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 28 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5132 " "Peak virtual memory: 5132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742578290110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 17:31:30 2025 " "Processing ended: Fri Mar 21 17:31:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742578290110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742578290110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742578290110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1742578290110 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1742578291665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742578291674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 21 17:31:31 2025 " "Processing started: Fri Mar 21 17:31:31 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742578291674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1742578291674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Sword_Game -c Sword_Game_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Sword_Game -c Sword_Game_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1742578291674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1742578292761 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1742578293252 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Sword_Game_top.svo C:/Users/Leeung/Projects/Information_Lab/ProjectSword/simulation/modelsim/ simulation " "Generated file Sword_Game_top.svo in folder \"C:/Users/Leeung/Projects/Information_Lab/ProjectSword/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1742578295846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4873 " "Peak virtual memory: 4873 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742578296703 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 21 17:31:36 2025 " "Processing ended: Fri Mar 21 17:31:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742578296703 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742578296703 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742578296703 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1742578296703 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 199 s " "Quartus Prime Full Compilation was successful. 0 errors, 199 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1742578297429 ""}
