{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681190058087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681190058103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 10:44:17 2023 " "Processing started: Tue Apr 11 10:44:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681190058103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681190058103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FIFO_UART -c FIFO_UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off FIFO_UART -c FIFO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681190058103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1681190058542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO " "Found entity 1: FIFO" {  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190067932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190067932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "baudrate.v 1 1 " "Found 1 design units, including 1 entities, in source file baudrate.v" { { "Info" "ISGN_ENTITY_NAME" "1 baudrate " "Found entity 1: baudrate" {  } { { "baudrate.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/baudrate.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190067939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190067939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transmitter.v 1 1 " "Found 1 design units, including 1 entities, in source file transmitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmitter " "Found entity 1: transmitter" {  } { { "transmitter.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/transmitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190067941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190067941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_UART " "Found entity 1: FIFO_UART" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190067944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190067944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1mhz " "Found entity 1: clock_1mhz" {  } { { "clock_1mhz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/clock_1mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190067947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190067947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8bit " "Found entity 1: counter_8bit" {  } { { "counter_8bit.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/counter_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190067949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190067949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_1hz " "Found entity 1: clock_1hz" {  } { { "clock_1hz.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/clock_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190067951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190067951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_var.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_var.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_var " "Found entity 1: clock_var" {  } { { "clock_var.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/clock_var.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190067953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190067953 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FIFO_UART " "Elaborating entity \"FIFO_UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1681190067992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baudrate baudrate:uart_baud " "Elaborating entity \"baudrate\" for hierarchy \"baudrate:uart_baud\"" {  } { { "FIFO_UART.v" "uart_baud" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmitter transmitter:uart_Tx " "Elaborating entity \"transmitter\" for hierarchy \"transmitter:uart_Tx\"" {  } { { "FIFO_UART.v" "uart_Tx" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:FIFO " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:FIFO\"" {  } { { "FIFO_UART.v" "FIFO" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo FIFO:FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "scfifo_component" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068066 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIFO:FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"FIFO:FIFO\|scfifo:scfifo_component\"" {  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681190068075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIFO:FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"FIFO:FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068075 ""}  } { { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1681190068075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_dm31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_dm31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_dm31 " "Found entity 1: scfifo_dm31" {  } { { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190068124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190068124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_dm31 FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated " "Elaborating entity \"scfifo_dm31\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ks31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ks31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ks31 " "Found entity 1: a_dpfifo_ks31" {  } { { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190068141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190068141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ks31 FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo " "Elaborating entity \"a_dpfifo_ks31\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\"" {  } { { "db/scfifo_dm31.tdf" "dpfifo" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_fefifo_08f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190068159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190068159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_ks31.tdf" "fifo_state" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fo7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fo7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fo7 " "Found entity 1: cntr_fo7" {  } { { "db/cntr_fo7.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/cntr_fo7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190068204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190068204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fo7 FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw " "Elaborating entity \"cntr_fo7\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|a_fefifo_08f:fifo_state\|cntr_fo7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_fefifo_08f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_4711.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_4711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_4711 " "Found entity 1: dpram_4711" {  } { { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190068244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190068244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_4711 FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram " "Elaborating entity \"dpram_4711\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\"" {  } { { "db/a_dpfifo_ks31.tdf" "FIFOram" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0k1 " "Found entity 1: altsyncram_q0k1" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190068284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190068284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0k1 FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1 " "Elaborating entity \"altsyncram_q0k1\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\"" {  } { { "db/dpram_4711.tdf" "altsyncram1" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/cntr_3ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1681190068346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1681190068346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|cntr_3ob:rd_ptr_count " "Elaborating entity \"cntr_3ob\" for hierarchy \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|cntr_3ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_ks31.tdf" "rd_ptr_count" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_8bit counter_8bit:counter_8bit " "Elaborating entity \"counter_8bit\" for hierarchy \"counter_8bit:counter_8bit\"" {  } { { "FIFO_UART.v" "counter_8bit" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_8bit.v(12) " "Verilog HDL assignment warning at counter_8bit.v(12): truncated value with size 32 to match size of target (8)" {  } { { "counter_8bit.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/counter_8bit.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681190068348 "|FIFO_UART|counter_8bit:counter_8bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_var clock_var:clock_var " "Elaborating entity \"clock_var\" for hierarchy \"clock_var:clock_var\"" {  } { { "FIFO_UART.v" "clock_var" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1681190068348 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 clock_var.v(9) " "Verilog HDL assignment warning at clock_var.v(9): truncated value with size 32 to match size of target (10)" {  } { { "clock_var.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/clock_var.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1681190068348 "|FIFO_UART|clock_var:clock_var"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clk_200hz clock_var.v(4) " "Output port \"clk_200hz\" at clock_var.v(4) has no driver" {  } { { "clock_var.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/clock_var.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1681190068348 "|FIFO_UART|clock_var:clock_var"}
{ "Warning" "WSGN_EMPTY_SHELL" "clock_var " "Entity \"clock_var\" contains only dangling pins" {  } { { "FIFO_UART.v" "clock_var" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 52 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1681190068348 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1681190068860 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Used_words GND " "Pin \"Used_words\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681190068878 "|FIFO_UART|Used_words"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fifo_empty VCC " "Pin \"Fifo_empty\" is stuck at VCC" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681190068878 "|FIFO_UART|Fifo_empty"} { "Warning" "WMLS_MLS_STUCK_PIN" "Fifo_full GND " "Pin \"Fifo_full\" is stuck at GND" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1681190068878 "|FIFO_UART|Fifo_full"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1681190068878 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1681190068958 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1681190069393 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ALTSYNCRAM 7 " "Removed 7 MSB VCC or GND address nodes from RAM block \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ALTSYNCRAM\"" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 2 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 2 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681190069398 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1681190069533 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681190069533 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a0 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1681190069554 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a1 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1681190069554 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a2 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1681190069554 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a3 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1681190069554 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a4 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1681190069554 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a5 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1681190069554 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a6 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1681190069554 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a7 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Quartus II" 0 -1 1681190069554 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a7"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rdreq " "No output dependent on input pin \"Rdreq\"" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681190069579 "|FIFO_UART|Rdreq"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Reset " "No output dependent on input pin \"Reset\"" {  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1681190069579 "|FIFO_UART|Reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1681190069579 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "79 " "Implemented 79 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1681190069579 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1681190069579 ""} { "Info" "ICUT_CUT_TM_LCELLS" "52 " "Implemented 52 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1681190069579 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1681190069579 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1681190069579 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681190069627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 10:44:29 2023 " "Processing ended: Tue Apr 11 10:44:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681190069627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681190069627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681190069627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681190069627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681190071920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681190071932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 10:44:31 2023 " "Processing started: Tue Apr 11 10:44:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681190071932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1681190071932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FIFO_UART -c FIFO_UART " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FIFO_UART -c FIFO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1681190071932 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1681190072078 ""}
{ "Info" "0" "" "Project  = FIFO_UART" {  } {  } 0 0 "Project  = FIFO_UART" 0 0 "Fitter" 0 0 1681190072078 ""}
{ "Info" "0" "" "Revision = FIFO_UART" {  } {  } 0 0 "Revision = FIFO_UART" 0 0 "Fitter" 0 0 1681190072078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1681190072165 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FIFO_UART EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"FIFO_UART\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1681190072176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681190072230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681190072230 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1681190072230 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a0 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1681190072598 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a1 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1681190072598 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a2 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1681190072598 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a3 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1681190072598 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a4 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1681190072598 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a5 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1681190072598 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a6 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1681190072598 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a7 clk0 GND " "WYSIWYG primitive \"FIFO:FIFO\|scfifo:scfifo_component\|scfifo_dm31:auto_generated\|a_dpfifo_ks31:dpfifo\|dpram_4711:FIFOram\|altsyncram_q0k1:altsyncram1\|ram_block2a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_q0k1.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/altsyncram_q0k1.tdf" 36 2 0 } } { "db/dpram_4711.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/dpram_4711.tdf" 37 0 0 } } { "db/a_dpfifo_ks31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/a_dpfifo_ks31.tdf" 43 0 0 } } { "db/scfifo_dm31.tdf" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/db/scfifo_dm31.tdf" 37 0 0 } } { "scfifo.tdf" "" { Text "c:/altera/14.1/quartus/libraries/megafunctions/scfifo.tdf" 297 0 0 } } { "FIFO.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO.v" 80 0 0 } } { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 43 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1681190072598 "|FIFO_UART|FIFO:FIFO|scfifo:scfifo_component|scfifo_dm31:auto_generated|a_dpfifo_ks31:dpfifo|dpram_4711:FIFOram|altsyncram_q0k1:altsyncram1|ram_block2a7"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1681190072598 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1681190072598 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681190072732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681190072732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681190072732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681190072732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681190072732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681190072732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681190072732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681190072732 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1681190072732 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1681190072732 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/2/" { { 0 { 0 ""} 0 232 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681190072742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/2/" { { 0 { 0 ""} 0 234 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681190072742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/2/" { { 0 { 0 ""} 0 236 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681190072742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/2/" { { 0 { 0 ""} 0 238 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681190072742 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/2/" { { 0 { 0 ""} 0 240 9695 10437 0 0 }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1681190072742 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1681190072742 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1681190072744 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1681190072766 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 19 " "No exact pin location assignment(s) for 2 pins of 19 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1681190073583 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIFO_UART.sdc " "Synopsys Design Constraints File file not found: 'FIFO_UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1681190073808 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1681190073808 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1681190073808 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1681190073808 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1681190073808 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50m~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_50m~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1681190073823 ""}  } { { "FIFO_UART.v" "" { Text "C:/Users/Anjana/Desktop/Final_UART/2/FIFO_UART.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/2/" { { 0 { 0 ""} 0 228 9695 10437 0 0 }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1681190073823 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1681190074116 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681190074131 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1681190074131 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681190074132 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1681190074132 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1681190074132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1681190074132 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1681190074132 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1681190074132 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1681190074132 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1681190074132 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1681190074149 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1681190074149 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1681190074149 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681190074149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681190074149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681190074149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681190074149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 4 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681190074149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681190074149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 11 61 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681190074149 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 1 70 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  70 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1681190074149 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1681190074149 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1681190074149 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681190074181 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1681190074188 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1681190077182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681190077293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1681190077335 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1681190084085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681190084085 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1681190084355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X92_Y61 X103_Y73 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y61 to location X103_Y73" {  } { { "loc" "" { Generic "C:/Users/Anjana/Desktop/Final_UART/2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X92_Y61 to location X103_Y73"} { { 12 { 0 ""} 92 61 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1681190087302 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1681190087302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681190088028 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1681190088028 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1681190088028 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.17 " "Total time spent on timing analysis during the Fitter is 0.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1681190088028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681190088093 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681190088344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1681190088404 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1681190088604 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1681190088978 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Anjana/Desktop/Final_UART/2/output_files/FIFO_UART.fit.smsg " "Generated suppressed messages file C:/Users/Anjana/Desktop/Final_UART/2/output_files/FIFO_UART.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1681190089352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5738 " "Peak virtual memory: 5738 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681190089665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 10:44:49 2023 " "Processing ended: Tue Apr 11 10:44:49 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681190089665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681190089665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681190089665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1681190089665 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1681190091754 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681190091768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 10:44:51 2023 " "Processing started: Tue Apr 11 10:44:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681190091768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1681190091768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FIFO_UART -c FIFO_UART " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FIFO_UART -c FIFO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1681190091769 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1681190094693 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1681190094819 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681190096063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 10:44:56 2023 " "Processing ended: Tue Apr 11 10:44:56 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681190096063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681190096063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681190096063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1681190096063 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1681190096705 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1681190098345 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681190098354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 10:44:57 2023 " "Processing started: Tue Apr 11 10:44:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681190098354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681190098354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FIFO_UART -c FIFO_UART " "Command: quartus_sta FIFO_UART -c FIFO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681190098354 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1681190098501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1681190098675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1681190098675 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1681190098739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1681190098739 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FIFO_UART.sdc " "Synopsys Design Constraints File file not found: 'FIFO_UART.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1681190099004 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1681190099006 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50m clk_50m " "create_clock -period 1.000 -name clk_50m clk_50m" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099006 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099006 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1681190099276 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099276 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1681190099276 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1681190099296 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1681190099300 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1681190099300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.940 " "Worst-case setup slack is -1.940" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.940             -33.406 clk_50m  " "   -1.940             -33.406 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681190099313 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.385 " "Worst-case hold slack is 0.385" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099313 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.385               0.000 clk_50m  " "    0.385               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099313 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681190099313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681190099313 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681190099326 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.125 clk_50m  " "   -3.000             -35.125 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681190099328 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1681190099370 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1681190099402 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1681190099783 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099821 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1681190099828 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1681190099828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.662 " "Worst-case setup slack is -1.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.662             -28.039 clk_50m  " "   -1.662             -28.039 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681190099836 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.338 " "Worst-case hold slack is 0.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 clk_50m  " "    0.338               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681190099840 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681190099847 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681190099848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099860 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.125 clk_50m  " "   -3.000             -35.125 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190099860 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681190099860 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1681190099909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1681190100045 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1681190100045 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1681190100045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.437 " "Worst-case setup slack is -0.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190100045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190100045 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.437              -3.673 clk_50m  " "   -0.437              -3.673 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190100045 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681190100045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.174 " "Worst-case hold slack is 0.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190100057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190100057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 clk_50m  " "    0.174               0.000 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190100057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681190100057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681190100066 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1681190100079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190100079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190100079 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.718 clk_50m  " "   -3.000             -29.718 clk_50m " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1681190100079 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1681190100079 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1681190100482 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1681190100482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681190100569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 10:45:00 2023 " "Processing ended: Tue Apr 11 10:45:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681190100569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681190100569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681190100569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681190100569 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1681190102758 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition " "Version 14.1.0 Build 186 12/03/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1681190102766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 11 10:45:02 2023 " "Processing started: Tue Apr 11 10:45:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1681190102766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1681190102766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FIFO_UART -c FIFO_UART " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FIFO_UART -c FIFO_UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1681190102766 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_7_1200mv_85c_slow.vo C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/ simulation " "Generated file FIFO_UART_7_1200mv_85c_slow.vo in folder \"C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681190103379 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_7_1200mv_0c_slow.vo C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/ simulation " "Generated file FIFO_UART_7_1200mv_0c_slow.vo in folder \"C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681190103410 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_min_1200mv_0c_fast.vo C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/ simulation " "Generated file FIFO_UART_min_1200mv_0c_fast.vo in folder \"C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681190103460 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART.vo C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/ simulation " "Generated file FIFO_UART.vo in folder \"C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681190103495 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_7_1200mv_85c_v_slow.sdo C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/ simulation " "Generated file FIFO_UART_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681190103535 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_7_1200mv_0c_v_slow.sdo C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/ simulation " "Generated file FIFO_UART_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681190103551 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_min_1200mv_0c_v_fast.sdo C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/ simulation " "Generated file FIFO_UART_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681190103577 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FIFO_UART_v.sdo C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/ simulation " "Generated file FIFO_UART_v.sdo in folder \"C:/Users/Anjana/Desktop/Final_UART/2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1681190103592 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1681190103664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 11 10:45:03 2023 " "Processing ended: Tue Apr 11 10:45:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1681190103664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1681190103664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1681190103664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681190103664 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus II Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1681190104274 ""}
