;redcode
;assert 1
	SPL 0, <40
	SPL 0, <502
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @127, 100
	MOV -1, <-20
	CMP @127, 106
	ADD #175, 427
	DAT #65, <-52
	SLT 20, @12
	SUB @121, 106
	ADD #270, <1
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #175, 427
	SUB @127, 106
	CMP <-127, 100
	SUB @127, 106
	CMP @127, 106
	DAT #65, <-52
	MOV @65, @-52
	SUB <0, @2
	CMP @0, @2
	CMP @0, @2
	SUB @127, 106
	SUB -7, <-620
	MOV -7, <-20
	SUB @127, 106
	CMP #270, <1
	SUB 30, 9
	DAT #65, <-52
	SUB -7, <-570
	SUB -7, <-570
	SUB 12, @10
	SUB <0, @2
	CMP -207, <-120
	SUB @127, 106
	JMN @12, #200
	JMN @12, #200
	SUB <-927, 100
	SUB <-927, 100
	SUB <0, @2
	DJN -1, @-20
	DJN <127, 106
	CMP @127, 106
	MOV -1, <-20
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-20
	SUB 12, 250
	MOV -7, <-20
	SUB -7, <2
	SUB -7, <2
	SPL 12, 250
	SUB 0, <-1
	ADD -30, 9
	MOV -7, <-20
	MOV -207, <-120
	SUB #912, 50
	SUB #2, @-0
	CMP -207, <-120
	SUB #2, @-0
	SPL 0, 2
	CMP @127, 106
	SPL 0, <502
	SPL 0, <502
	SUB -0, <-0
	MOV -7, <-20
	SUB @127, 106
	ADD 27, 140
	MOV -7, <-20
	SLT 280, 60
	SUB 100, -100
	SPL <2, #-0
	SUB 912, 50
	CMP @-127, 100
	CMP 12, @-10
	CMP @3, 0
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, <502
	SUB 1, <-1
	SLT @3, 0
	SUB 912, 50
	CMP -207, <-120
	MOV -7, <-20
	CMP -207, <-120
	MOV -7, <-20
	SUB 3, 21
	SPL 0, <502
	SPL 0, <502
	MOV -1, <-20
	SPL 0, <502
	ADD 960, 33
	SUB @121, 103
	SUB @121, 103
	DAT #90, <-124
	SUB 20, @12
	ADD -1, <-20
	SUB 20, @12
	SUB @621, 103
	SUB @621, 103
	ADD 130, 9
	SPL 0, <-2
	CMP 603, -10
	DJN -1, @-20
	MOV -1, <-20
	DJN 903, #241
	CMP @121, 103
	SUB 20, @12
	MOV 1, <20
	MOV @121, 113
	MOV @121, 113
	SPL 0, <-2
	JMP 1, @20
	DJN <21, 6
	ADD #270, <1
	ADD -1, <-20
	SUB @121, 103
	SUB @121, 106
	SUB @121, 103
	ADD 130, 9
	CMP -207, <-120
	SPL 0, <-2
	SPL 0, <-2
	DAT #130, #9
	SUB @121, 106
	MOV 1, <20
	MOV 1, <20
	CMP #0, -0
	MOV -1, <-20
	SPL 0, <-2
	ADD 210, 30
	MOV 1, <20
	SLT 20, @12
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB 20, @12
