--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml google_dinosaurio.twx google_dinosaurio.ncd -o
google_dinosaurio.twr google_dinosaurio.pcf -ucf GOOGLE.ucf

Design file:              google_dinosaurio.ncd
Physical constraint file: google_dinosaurio.pcf
Device,package,speed:     xa6slx9,csg324,I,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2008 paths analyzed, 90 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.630ns.
--------------------------------------------------------------------------------

Paths for end point clkdis/counter_17 (SLICE_X8Y54.A3), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdis/counter_17 (FF)
  Destination:          clkdis/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.595ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdis/counter_17 to clkdis/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AMUX     Tshcko                0.488   Mmux_seg[6]_d0[6]_mux_53_OUT3
                                                       clkdis/counter_17
    SLICE_X2Y43.D2       net (fanout=4)        1.659   clkdis/counter<17>
    SLICE_X2Y43.COUT     Topcyd                0.281   clkdis/Mcompar_n0001_cy<3>
                                                       clkdis/Mcompar_n0001_lutdi21
                                                       clkdis/Mcompar_n0001_cy<3>
    SLICE_X2Y44.CIN      net (fanout=1)        0.003   clkdis/Mcompar_n0001_cy<3>
    SLICE_X2Y44.BMUX     Tcinb                 0.222   clkdis/Mcompar_n0001_cy<5>
                                                       clkdis/Mcompar_n0001_cy<5>
    SLICE_X8Y54.A3       net (fanout=18)       1.788   clkdis/Mcompar_n0001_cy<5>
    SLICE_X8Y54.CLK      Tas                   0.154   Mmux_seg[6]_d0[6]_mux_53_OUT3
                                                       clkdis/counter_17_rstpot
                                                       clkdis/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      4.595ns (1.145ns logic, 3.450ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdis/counter_17 (FF)
  Destination:          clkdis/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.574ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdis/counter_17 to clkdis/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AMUX     Tshcko                0.488   Mmux_seg[6]_d0[6]_mux_53_OUT3
                                                       clkdis/counter_17
    SLICE_X2Y43.D2       net (fanout=4)        1.659   clkdis/counter<17>
    SLICE_X2Y43.COUT     Topcyd                0.260   clkdis/Mcompar_n0001_cy<3>
                                                       clkdis/Mcompar_n0001_lut<3>1
                                                       clkdis/Mcompar_n0001_cy<3>
    SLICE_X2Y44.CIN      net (fanout=1)        0.003   clkdis/Mcompar_n0001_cy<3>
    SLICE_X2Y44.BMUX     Tcinb                 0.222   clkdis/Mcompar_n0001_cy<5>
                                                       clkdis/Mcompar_n0001_cy<5>
    SLICE_X8Y54.A3       net (fanout=18)       1.788   clkdis/Mcompar_n0001_cy<5>
    SLICE_X8Y54.CLK      Tas                   0.154   Mmux_seg[6]_d0[6]_mux_53_OUT3
                                                       clkdis/counter_17_rstpot
                                                       clkdis/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (1.124ns logic, 3.450ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdis/counter_7 (FF)
  Destination:          clkdis/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.896ns (Levels of Logic = 3)
  Clock Path Skew:      0.021ns (0.597 - 0.576)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdis/counter_7 to clkdis/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.DQ       Tcko                  0.391   clkdis/counter<7>
                                                       clkdis/counter_7
    SLICE_X2Y43.B1       net (fanout=3)        0.963   clkdis/counter<7>
    SLICE_X2Y43.COUT     Topcyb                0.375   clkdis/Mcompar_n0001_cy<3>
                                                       clkdis/Mcompar_n0001_lut<1>
                                                       clkdis/Mcompar_n0001_cy<3>
    SLICE_X2Y44.CIN      net (fanout=1)        0.003   clkdis/Mcompar_n0001_cy<3>
    SLICE_X2Y44.BMUX     Tcinb                 0.222   clkdis/Mcompar_n0001_cy<5>
                                                       clkdis/Mcompar_n0001_cy<5>
    SLICE_X8Y54.A3       net (fanout=18)       1.788   clkdis/Mcompar_n0001_cy<5>
    SLICE_X8Y54.CLK      Tas                   0.154   Mmux_seg[6]_d0[6]_mux_53_OUT3
                                                       clkdis/counter_17_rstpot
                                                       clkdis/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      3.896ns (1.142ns logic, 2.754ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------

Paths for end point clkdis/counter_3 (SLICE_X0Y41.D2), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdis/counter_17 (FF)
  Destination:          clkdis/counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.054ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.552 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdis/counter_17 to clkdis/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AMUX     Tshcko                0.488   Mmux_seg[6]_d0[6]_mux_53_OUT3
                                                       clkdis/counter_17
    SLICE_X2Y43.D2       net (fanout=4)        1.659   clkdis/counter<17>
    SLICE_X2Y43.COUT     Topcyd                0.281   clkdis/Mcompar_n0001_cy<3>
                                                       clkdis/Mcompar_n0001_lutdi21
                                                       clkdis/Mcompar_n0001_cy<3>
    SLICE_X2Y44.CIN      net (fanout=1)        0.003   clkdis/Mcompar_n0001_cy<3>
    SLICE_X2Y44.BMUX     Tcinb                 0.222   clkdis/Mcompar_n0001_cy<5>
                                                       clkdis/Mcompar_n0001_cy<5>
    SLICE_X0Y41.D2       net (fanout=18)       1.112   clkdis/Mcompar_n0001_cy<5>
    SLICE_X0Y41.CLK      Tas                   0.289   clkdis/counter<3>
                                                       clkdis/counter_3_rstpot
                                                       clkdis/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.054ns (1.280ns logic, 2.774ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdis/counter_17 (FF)
  Destination:          clkdis/counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.033ns (Levels of Logic = 3)
  Clock Path Skew:      -0.064ns (0.552 - 0.616)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdis/counter_17 to clkdis/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AMUX     Tshcko                0.488   Mmux_seg[6]_d0[6]_mux_53_OUT3
                                                       clkdis/counter_17
    SLICE_X2Y43.D2       net (fanout=4)        1.659   clkdis/counter<17>
    SLICE_X2Y43.COUT     Topcyd                0.260   clkdis/Mcompar_n0001_cy<3>
                                                       clkdis/Mcompar_n0001_lut<3>1
                                                       clkdis/Mcompar_n0001_cy<3>
    SLICE_X2Y44.CIN      net (fanout=1)        0.003   clkdis/Mcompar_n0001_cy<3>
    SLICE_X2Y44.BMUX     Tcinb                 0.222   clkdis/Mcompar_n0001_cy<5>
                                                       clkdis/Mcompar_n0001_cy<5>
    SLICE_X0Y41.D2       net (fanout=18)       1.112   clkdis/Mcompar_n0001_cy<5>
    SLICE_X0Y41.CLK      Tas                   0.289   clkdis/counter<3>
                                                       clkdis/counter_3_rstpot
                                                       clkdis/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.033ns (1.259ns logic, 2.774ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdis/counter_7 (FF)
  Destination:          clkdis/counter_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.355ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.145 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdis/counter_7 to clkdis/counter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.DQ       Tcko                  0.391   clkdis/counter<7>
                                                       clkdis/counter_7
    SLICE_X2Y43.B1       net (fanout=3)        0.963   clkdis/counter<7>
    SLICE_X2Y43.COUT     Topcyb                0.375   clkdis/Mcompar_n0001_cy<3>
                                                       clkdis/Mcompar_n0001_lut<1>
                                                       clkdis/Mcompar_n0001_cy<3>
    SLICE_X2Y44.CIN      net (fanout=1)        0.003   clkdis/Mcompar_n0001_cy<3>
    SLICE_X2Y44.BMUX     Tcinb                 0.222   clkdis/Mcompar_n0001_cy<5>
                                                       clkdis/Mcompar_n0001_cy<5>
    SLICE_X0Y41.D2       net (fanout=18)       1.112   clkdis/Mcompar_n0001_cy<5>
    SLICE_X0Y41.CLK      Tas                   0.289   clkdis/counter<3>
                                                       clkdis/counter_3_rstpot
                                                       clkdis/counter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.355ns (1.277ns logic, 2.078ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point clkdis/counter_17 (SLICE_X8Y54.A4), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdis/counter_17 (FF)
  Destination:          clkdis/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.926ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdis/counter_17 to clkdis/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y54.AMUX     Tshcko                0.488   Mmux_seg[6]_d0[6]_mux_53_OUT3
                                                       clkdis/counter_17
    SLICE_X0Y46.B6       net (fanout=4)        1.606   clkdis/counter<17>
    SLICE_X0Y46.BMUX     Topbb                 0.376   Result<17>1
                                                       clkdis/counter<17>_rt
                                                       clkdis/Mcount_counter_xor<17>
    SLICE_X8Y54.A4       net (fanout=1)        1.302   Result<17>1
    SLICE_X8Y54.CLK      Tas                   0.154   Mmux_seg[6]_d0[6]_mux_53_OUT3
                                                       clkdis/counter_17_rstpot
                                                       clkdis/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (1.018ns logic, 2.908ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdis/counter_5 (FF)
  Destination:          clkdis/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (0.597 - 0.576)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdis/counter_5 to clkdis/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.BQ       Tcko                  0.391   clkdis/counter<7>
                                                       clkdis/counter_5
    SLICE_X0Y43.B1       net (fanout=3)        0.640   clkdis/counter<5>
    SLICE_X0Y43.COUT     Topcyb                0.380   clkdis/Mcount_counter_cy<7>
                                                       clkdis/counter<5>_rt
                                                       clkdis/Mcount_counter_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   clkdis/Mcount_counter_cy<7>
    SLICE_X0Y44.COUT     Tbyp                  0.076   clkdis/Mcount_counter_cy<11>
                                                       clkdis/Mcount_counter_cy<11>
    SLICE_X0Y45.CIN      net (fanout=1)        0.003   clkdis/Mcount_counter_cy<11>
    SLICE_X0Y45.COUT     Tbyp                  0.076   clkdis/Mcount_counter_cy<15>
                                                       clkdis/Mcount_counter_cy<15>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   clkdis/Mcount_counter_cy<15>
    SLICE_X0Y46.BMUX     Tcinb                 0.292   Result<17>1
                                                       clkdis/Mcount_counter_xor<17>
    SLICE_X8Y54.A4       net (fanout=1)        1.302   Result<17>1
    SLICE_X8Y54.CLK      Tas                   0.154   Mmux_seg[6]_d0[6]_mux_53_OUT3
                                                       clkdis/counter_17_rstpot
                                                       clkdis/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.369ns logic, 1.951ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkdis/counter_4 (FF)
  Destination:          clkdis/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 5)
  Clock Path Skew:      0.021ns (0.597 - 0.576)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkdis/counter_4 to clkdis/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y43.AQ       Tcko                  0.391   clkdis/counter<7>
                                                       clkdis/counter_4
    SLICE_X0Y43.A2       net (fanout=2)        0.606   clkdis/counter<4>
    SLICE_X0Y43.COUT     Topcya                0.379   clkdis/Mcount_counter_cy<7>
                                                       clkdis/counter<4>_rt
                                                       clkdis/Mcount_counter_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   clkdis/Mcount_counter_cy<7>
    SLICE_X0Y44.COUT     Tbyp                  0.076   clkdis/Mcount_counter_cy<11>
                                                       clkdis/Mcount_counter_cy<11>
    SLICE_X0Y45.CIN      net (fanout=1)        0.003   clkdis/Mcount_counter_cy<11>
    SLICE_X0Y45.COUT     Tbyp                  0.076   clkdis/Mcount_counter_cy<15>
                                                       clkdis/Mcount_counter_cy<15>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   clkdis/Mcount_counter_cy<15>
    SLICE_X0Y46.BMUX     Tcinb                 0.292   Result<17>1
                                                       clkdis/Mcount_counter_xor<17>
    SLICE_X8Y54.A4       net (fanout=1)        1.302   Result<17>1
    SLICE_X8Y54.CLK      Tas                   0.154   Mmux_seg[6]_d0[6]_mux_53_OUT3
                                                       clkdis/counter_17_rstpot
                                                       clkdis/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (1.368ns logic, 1.917ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point stop (SLICE_X16Y39.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.691ns (requirement - (clock path skew + uncertainty - data path))
  Source:               stop (FF)
  Destination:          stop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.691ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: stop to stop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y39.AMUX    Tshcko                0.266   st
                                                       stop
    SLICE_X16Y39.A1      net (fanout=7)        0.294   stop_OBUF
    SLICE_X16Y39.CLK     Tah         (-Th)    -0.131   st
                                                       stop_rstpot
                                                       stop
    -------------------------------------------------  ---------------------------
    Total                                      0.691ns (0.397ns logic, 0.294ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point tiempo/clock_out (SLICE_X18Y42.CIN), 34 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.701ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tiempo/counter_22 (FF)
  Destination:          tiempo/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.709ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.069 - 0.061)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tiempo/counter_22 to tiempo/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.CQ      Tcko                  0.198   tiempo/counter<23>
                                                       tiempo/counter_22
    SLICE_X18Y41.D5      net (fanout=3)        0.210   tiempo/counter<22>
    SLICE_X18Y41.COUT    Topcyd                0.181   tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3>
                                                       tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_lut<3>1
                                                       tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3>
    SLICE_X18Y42.CIN     net (fanout=1)        0.001   tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3>
    SLICE_X18Y42.CLK     Tckcin      (-Th)    -0.119   tiempo/clock_out
                                                       tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<4>_inv1_cy
                                                       tiempo/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.709ns (0.498ns logic, 0.211ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.708ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tiempo/counter_22 (FF)
  Destination:          tiempo/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.716ns (Levels of Logic = 2)
  Clock Path Skew:      0.008ns (0.069 - 0.061)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tiempo/counter_22 to tiempo/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y39.CQ      Tcko                  0.198   tiempo/counter<23>
                                                       tiempo/counter_22
    SLICE_X18Y41.D5      net (fanout=3)        0.210   tiempo/counter<22>
    SLICE_X18Y41.COUT    Topcyd                0.188   tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3>
                                                       tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_lutdi31
                                                       tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3>
    SLICE_X18Y42.CIN     net (fanout=1)        0.001   tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3>
    SLICE_X18Y42.CLK     Tckcin      (-Th)    -0.119   tiempo/clock_out
                                                       tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<4>_inv1_cy
                                                       tiempo/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.716ns (0.505ns logic, 0.211ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tiempo/counter_24 (FF)
  Destination:          tiempo/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.748ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.035 - 0.029)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: tiempo/counter_24 to tiempo/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y40.AQ      Tcko                  0.198   tiempo/counter<24>
                                                       tiempo/counter_24
    SLICE_X18Y41.D3      net (fanout=3)        0.249   tiempo/counter<24>
    SLICE_X18Y41.COUT    Topcyd                0.181   tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3>
                                                       tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_lut<3>1
                                                       tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3>
    SLICE_X18Y42.CIN     net (fanout=1)        0.001   tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<3>
    SLICE_X18Y42.CLK     Tckcin      (-Th)    -0.119   tiempo/clock_out
                                                       tiempo/Mcompar_counter[27]_GND_2_o_LessThan_5_o_cy<4>_inv1_cy
                                                       tiempo/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.748ns (0.498ns logic, 0.250ns route)
                                                       (66.6% logic, 33.4% route)

--------------------------------------------------------------------------------

Paths for end point stop (SLICE_X16Y39.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.770ns (requirement - (clock path skew + uncertainty - data path))
  Source:               st (FF)
  Destination:          stop (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.770ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: st to stop
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y39.AQ      Tcko                  0.234   st
                                                       st
    SLICE_X16Y39.A5      net (fanout=1)        0.405   st
    SLICE_X16Y39.CLK     Tah         (-Th)    -0.131   st
                                                       stop_rstpot
                                                       stop
    -------------------------------------------------  ---------------------------
    Total                                      0.770ns (0.365ns logic, 0.405ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tiempo/clock_out/CLK
  Logical resource: tiempo/clock_out/CK
  Location pin: SLICE_X18Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.595ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: clkdis/counter<3>/CLK
  Logical resource: clkdis/counter_0/CK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.630|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2008 paths, 0 nets, and 238 connections

Design statistics:
   Minimum period:   4.630ns{1}   (Maximum frequency: 215.983MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 24 10:40:31 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



