================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Sat Mar 29 15:41:34 -03 2025
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         AES
    * Solution:        solution0 (Vivado IP Flow Target)
    * Product family:  virtexuplusHBM
    * Target device:   xcu50-fsvh2104-2-e


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  8 ns
    * C-Synthesis target clock:    8 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              1506
FF:               1557
DSP:              0
BRAM:             8
URAM:             0
SRL:              0


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 8.000       |
| Post-Synthesis | 1.971       |
+----------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+-----------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                          | LUT  | FF   | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+-----------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                          | 1506 | 1557 |     | 8    |      |     |        |      |         |          |        |
|   (inst)                                      | 1    | 7    |     |      |      |     |        |      |         |          |        |
|   grp_decrypt_fu_50                           | 728  | 785  |     | 2    |      |     |        |      |         |          |        |
|     (grp_decrypt_fu_50)                       | 9    | 23   |     |      |      |     |        |      |         |          |        |
|     grp_AddRoundKey_InversMixColumn_fu_85     | 367  | 244  |     |      |      |     |        |      |         |          |        |
|       (grp_AddRoundKey_InversMixColumn_fu_85) | 141  | 180  |     |      |      |     |        |      |         |          |        |
|       ret_U                                   | 226  | 64   |     |      |      |     |        |      |         |          |        |
|     grp_AddRoundKey_fu_66                     | 81   | 79   |     |      |      |     |        |      |         |          |        |
|     grp_InversShiftRow_ByteSub_fu_77          | 98   | 144  |     | 1    |      |     |        |      |         |          |        |
|       (grp_InversShiftRow_ByteSub_fu_77)      | 31   | 144  |     |      |      |     |        |      |         |          |        |
|       invSbox_U                               | 67   |      |     | 1    |      |     |        |      |         |          |        |
|     grp_KeySchedule_fu_54                     | 173  | 295  |     | 1    |      |     |        |      |         |          |        |
|       (grp_KeySchedule_fu_54)                 | 148  | 287  |     |      |      |     |        |      |         |          |        |
|       Rcon0_U                                 | 4    | 8    |     |      |      |     |        |      |         |          |        |
|       Sbox_U                                  | 21   |      |     | 1    |      |     |        |      |         |          |        |
|   grp_encrypt_fu_34                           | 672  | 765  |     | 4    |      |     |        |      |         |          |        |
|     (grp_encrypt_fu_34)                       | 8    | 23   |     |      |      |     |        |      |         |          |        |
|     grp_AddRoundKey_fu_64                     | 31   | 79   |     |      |      |     |        |      |         |          |        |
|     grp_ByteSub_ShiftRow_fu_75                | 113  | 144  |     | 1    |      |     |        |      |         |          |        |
|       (grp_ByteSub_ShiftRow_fu_75)            | 30   | 144  |     |      |      |     |        |      |         |          |        |
|       Sbox_1_U                                | 83   |      |     | 1    |      |     |        |      |         |          |        |
|     grp_KeySchedule_fu_52                     | 168  | 295  |     | 1    |      |     |        |      |         |          |        |
|       (grp_KeySchedule_fu_52)                 | 143  | 287  |     |      |      |     |        |      |         |          |        |
|       Rcon0_U                                 | 4    | 8    |     |      |      |     |        |      |         |          |        |
|       Sbox_U                                  | 21   |      |     | 1    |      |     |        |      |         |          |        |
|     grp_MixColumn_AddRoundKey_fu_83           | 352  | 224  |     | 2    |      |     |        |      |         |          |        |
|       (grp_MixColumn_AddRoundKey_fu_83)       | 144  | 224  |     |      |      |     |        |      |         |          |        |
|       ret_U                                   | 208  |      |     | 2    |      |     |        |      |         |          |        |
|   word_U                                      | 105  |      |     | 2    |      |     |        |      |         |          |        |
+-----------------------------------------------+------+------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 0.17%  | OK     |
| FD                                                        | 50%       | 0.09%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.02%  | OK     |
| CARRY8                                                    | 25%       | 0.01%  | OK     |
| MUXF7                                                     | 15%       | 0.01%  | OK     |
| DSP                                                       | 80%       | 0.00%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.30%  | OK     |
| URAM                                                      | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 0.30%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 16344     | 82     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.86   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.300ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.208ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+---------------------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                  | ENDPOINT PIN                     | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                 |                                  |              |            |                |          DELAY |        DELAY |
+-------+-------+---------------------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 6.029 | word_U/ram_reg_bram_0/CLKBWRCLK | word_U/ram_reg_bram_0/DINADIN[0] |            2 |         12 |          1.605 |          1.039 |        0.566 |
| Path2 | 6.065 | word_U/ram_reg_bram_0/CLKBWRCLK | word_U/ram_reg_bram_0/DINADIN[4] |            2 |         11 |          1.575 |          0.966 |        0.609 |
| Path3 | 6.081 | word_U/ram_reg_bram_0/CLKBWRCLK | word_U/ram_reg_bram_0/DINADIN[1] |            2 |         11 |          1.553 |          0.992 |        0.561 |
| Path4 | 6.106 | word_U/ram_reg_bram_0/CLKBWRCLK | word_U/ram_reg_bram_0/DINADIN[2] |            2 |         11 |          1.546 |          0.982 |        0.564 |
| Path5 | 6.114 | word_U/ram_reg_bram_0/CLKBWRCLK | word_U/ram_reg_bram_0/DINADIN[3] |            2 |         11 |          1.546 |          0.984 |        0.562 |
+-------+-------+---------------------------------+----------------------------------+--------------+------------+----------------+----------------+--------------+

    +-----------------------------------------------------------------+------------------------+
    | Path1 Cells                                                     | Primitive Type         |
    +-----------------------------------------------------------------+------------------------+
    | word_U/ram_reg_bram_0                                           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_encrypt_fu_34/grp_KeySchedule_fu_52/ram_reg_bram_0_i_146__0 | CLB.LUT.LUT5           |
    | grp_decrypt_fu_50/grp_KeySchedule_fu_54/ram_reg_bram_0_i_52__0  | CLB.LUT.LUT6           |
    +-----------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------+------------------------+
    | Path2 Cells                                                     | Primitive Type         |
    +-----------------------------------------------------------------+------------------------+
    | word_U/ram_reg_bram_0                                           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_encrypt_fu_34/grp_KeySchedule_fu_52/ram_reg_bram_0_i_142__0 | CLB.LUT.LUT5           |
    | grp_decrypt_fu_50/grp_KeySchedule_fu_54/ram_reg_bram_0_i_48__0  | CLB.LUT.LUT6           |
    +-----------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------+------------------------+
    | Path3 Cells                                                     | Primitive Type         |
    +-----------------------------------------------------------------+------------------------+
    | word_U/ram_reg_bram_0                                           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_encrypt_fu_34/grp_KeySchedule_fu_52/ram_reg_bram_0_i_145__0 | CLB.LUT.LUT5           |
    | grp_decrypt_fu_50/grp_KeySchedule_fu_54/ram_reg_bram_0_i_51__0  | CLB.LUT.LUT6           |
    +-----------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------+------------------------+
    | Path4 Cells                                                     | Primitive Type         |
    +-----------------------------------------------------------------+------------------------+
    | word_U/ram_reg_bram_0                                           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_encrypt_fu_34/grp_KeySchedule_fu_52/ram_reg_bram_0_i_144__0 | CLB.LUT.LUT5           |
    | grp_decrypt_fu_50/grp_KeySchedule_fu_54/ram_reg_bram_0_i_50__0  | CLB.LUT.LUT6           |
    +-----------------------------------------------------------------+------------------------+

    +-----------------------------------------------------------------+------------------------+
    | Path5 Cells                                                     | Primitive Type         |
    +-----------------------------------------------------------------+------------------------+
    | word_U/ram_reg_bram_0                                           | BLOCKRAM.BRAM.RAMB36E2 |
    | grp_encrypt_fu_34/grp_KeySchedule_fu_52/ram_reg_bram_0_i_143__0 | CLB.LUT.LUT5           |
    | grp_decrypt_fu_50/grp_KeySchedule_fu_54/ram_reg_bram_0_i_49__0  | CLB.LUT.LUT6           |
    +-----------------------------------------------------------------+------------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+-----------------------------------------------------------------+
| Report Type              | Report Location                                                 |
+--------------------------+-----------------------------------------------------------------+
| design_analysis          | impl/verilog/report/aes_main_design_analysis_synth.rpt          |
| failfast                 | impl/verilog/report/aes_main_failfast_synth.rpt                 |
| timing                   | impl/verilog/report/aes_main_timing_synth.rpt                   |
| timing_paths             | impl/verilog/report/aes_main_timing_paths_synth.rpt             |
| utilization              | impl/verilog/report/aes_main_utilization_synth.rpt              |
| utilization_hierarchical | impl/verilog/report/aes_main_utilization_hierarchical_synth.rpt |
+--------------------------+-----------------------------------------------------------------+


