
*** Running vivado
    with args -log Basys3_XOR_PUF_Top_16bit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Basys3_XOR_PUF_Top_16bit.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source Basys3_XOR_PUF_Top_16bit.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 395.125 ; gain = 61.156
Command: synth_design -top Basys3_XOR_PUF_Top_16bit -part xc7a35tcpg236-1 -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10192
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1203.898 ; gain = 409.098
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Basys3_XOR_PUF_Top_16bit' [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:252]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:100]
INFO: [Synth 8-226] default block is never used [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:121]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:100]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:173]
INFO: [Synth 8-226] default block is never used [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:196]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:173]
INFO: [Synth 8-6157] synthesizing module 'XOR_PUF_16bit' [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:78]
INFO: [Synth 8-6157] synthesizing module 'ArbiterPUF_Chain_16bit' [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:45]
INFO: [Synth 8-6157] synthesizing module 'ArbiterStage' [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:29]
INFO: [Synth 8-6157] synthesizing module 'Mux2to1' [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:15]
INFO: [Synth 8-6155] done synthesizing module 'Mux2to1' (0#1) [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:15]
INFO: [Synth 8-6155] done synthesizing module 'ArbiterStage' (0#1) [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:29]
INFO: [Synth 8-6157] synthesizing module 'ArbiterCell' [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ArbiterCell' (0#1) [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:5]
INFO: [Synth 8-6155] done synthesizing module 'ArbiterPUF_Chain_16bit' (0#1) [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:45]
INFO: [Synth 8-6155] done synthesizing module 'XOR_PUF_16bit' (0#1) [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:78]
INFO: [Synth 8-6155] done synthesizing module 'Basys3_XOR_PUF_Top_16bit' (0#1) [D:/practice files/16bit/16bit.srcs/sources_1/new/puf.v:252]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1294.258 ; gain = 499.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.258 ; gain = 499.457
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1294.258 ; gain = 499.457
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1294.258 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/practice files/16bit/16bit.srcs/constrs_1/new/puf.xdc]
Finished Parsing XDC File [D:/practice files/16bit/16bit.srcs/constrs_1/new/puf.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/practice files/16bit/16bit.srcs/constrs_1/new/puf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Basys3_XOR_PUF_Top_16bit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Basys3_XOR_PUF_Top_16bit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1399.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1399.031 ; gain = 0.000
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1399.031 ; gain = 604.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1399.031 ; gain = 604.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:30 . Memory (MB): peak = 1399.031 ; gain = 604.230
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'r_state_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'Basys3_XOR_PUF_Top_16bit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            RX_START_BIT |                               01 |                               01
            RX_DATA_BITS |                               10 |                               10
             RX_STOP_BIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
            TX_START_BIT |                               01 |                               01
            TX_DATA_BITS |                               10 |                               10
             TX_STOP_BIT |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'r_state_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              STATE_IDLE |                             0001 |                              001
   STATE_WAIT_FOR_BYTE_2 |                             0010 |                              010
       STATE_TRIGGER_PUF |                             0100 |                              011
     STATE_SEND_RESPONSE |                             1000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'Basys3_XOR_PUF_Top_16bit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:31 . Memory (MB): peak = 1399.031 ; gain = 604.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---XORs : 
	                8 Bit    Wide XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   4 Input   16 Bit        Muxes := 2     
	   2 Input   14 Bit        Muxes := 3     
	   4 Input   14 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:37 . Memory (MB): peak = 1399.031 ; gain = 604.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 1399.031 ; gain = 604.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:48 . Memory (MB): peak = 1399.031 ; gain = 604.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:52 . Memory (MB): peak = 1399.031 ; gain = 604.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:01:01 . Memory (MB): peak = 1399.031 ; gain = 604.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:01:01 . Memory (MB): peak = 1399.031 ; gain = 604.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:01:01 . Memory (MB): peak = 1399.031 ; gain = 604.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    16|
|4     |LUT2   |     6|
|5     |LUT3   |   275|
|6     |LUT4   |    14|
|7     |LUT5   |     6|
|8     |LUT6   |    38|
|9     |FDRE   |    89|
|10    |IBUF   |     2|
|11    |OBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:01:01 . Memory (MB): peak = 1399.031 ; gain = 604.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:57 . Memory (MB): peak = 1399.031 ; gain = 499.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:01:01 . Memory (MB): peak = 1399.031 ; gain = 604.230
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1399.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1399.031 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 2b8495f
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:01:13 . Memory (MB): peak = 1399.031 ; gain = 1003.906
INFO: [Common 17-1381] The checkpoint 'D:/practice files/16bit/16bit.runs/synth_1/Basys3_XOR_PUF_Top_16bit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Basys3_XOR_PUF_Top_16bit_utilization_synth.rpt -pb Basys3_XOR_PUF_Top_16bit_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 22:36:51 2025...
