<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_1" LaunchPart="xc7a100tftg256-3" LaunchTime="1650457348">
  <File Type="PA-TCL" Name="pipeline_vote_counter_core.tcl"/>
  <File Type="RDS-PROPCONSTRS" Name="pipeline_vote_counter_core_drc_synth.rpt"/>
  <File Type="REPORTS-TCL" Name="pipeline_vote_counter_core_reports.tcl"/>
  <File Type="RDS-RDS" Name="pipeline_vote_counter_core.vds"/>
  <File Type="RDS-UTIL" Name="pipeline_vote_counter_core_utilization_synth.rpt"/>
  <File Type="RDS-UTIL-PB" Name="pipeline_vote_counter_core_utilization_synth.pb"/>
  <File Type="RDS-DCP" Name="pipeline_vote_counter_core.dcp"/>
  <File Type="VDS-TIMINGSUMMARY" Name="pipeline_vote_counter_core_timing_summary_synth.rpt"/>
  <File Type="VDS-TIMING-PB" Name="pipeline_vote_counter_core_timing_summary_synth.pb"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_1b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../lab3/lab3_1/lab3_1.srcs/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_1b.vhd"/>
        <Attr Name="ImportTime" Val="1153804950"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/new/regn.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../lab3/lab3_1/lab3_1.srcs/sources_1/new/regn.vhd"/>
        <Attr Name="ImportTime" Val="1647511970"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/register_file.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../lab3/lab3_1/lab3_1.srcs/sources_1/imports/week2/single_cycle_core/VHDL/register_file.vhd"/>
        <Attr Name="ImportTime" Val="1153804950"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/program_counter.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../lab3/lab3_1/lab3_1.srcs/sources_1/imports/week2/single_cycle_core/VHDL/program_counter.vhd"/>
        <Attr Name="ImportTime" Val="1153804950"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_4b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../lab3/lab3_1/lab3_1.srcs/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_4b.vhd"/>
        <Attr Name="ImportTime" Val="1153804950"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/instruction_memory.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../lab3/lab3_1/lab3_1.srcs/sources_1/imports/week2/single_cycle_core/VHDL/instruction_memory.vhd"/>
        <Attr Name="ImportTime" Val="1648445915"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../lab3/lab3_1/lab3_1.srcs/sources_1/imports/week2/single_cycle_core/VHDL/data_memory.vhd"/>
        <Attr Name="ImportTime" Val="1646562341"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/control_unit.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../lab3/lab3_1/lab3_1.srcs/sources_1/imports/week2/single_cycle_core/VHDL/control_unit.vhd"/>
        <Attr Name="ImportTime" Val="1646560277"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/adder_4b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../lab3/lab3_1/lab3_1.srcs/sources_1/imports/week2/single_cycle_core/VHDL/adder_4b.vhd"/>
        <Attr Name="ImportTime" Val="1153804950"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/adder_16b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../lab3/lab3_1/lab3_1.srcs/sources_1/imports/week2/single_cycle_core/VHDL/adder_16b.vhd"/>
        <Attr Name="ImportTime" Val="1153804950"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_16b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../lab3/lab3_1/lab3_1.srcs/sources_1/imports/week2/single_cycle_core/VHDL/mux_2to1_16b.vhd"/>
        <Attr Name="ImportTime" Val="1153804950"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/pipeline_vote_counter_core.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/addr_unit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/rol_8b.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/swap.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/comparator.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/xor_tag.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/splitter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/rol_8b_TB.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PSRCDIR/sources_1/new/rol_8b_TB.vhd"/>
        <Attr Name="ImportTime" Val="1650018518"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/regnld.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="pipeline_vote_counter_core"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020"/>
    <Step Id="synth_design"/>
  </Strategy>
</GenRun>
