
LIBRARY IEEE;
USE ieee.std_logic_1164.all;

-------------------------------------------------------------------------------------------------------------------

ENTITY main IS

	PORT(	a			: 	IN 	STD_LOGIC_VECTOR(3 DOWNTO 0);
			b			: 	IN 	STD_LOGIC_VECTOR(3 DOWNTO 0);
			cin_a		:	IN 	STD_LOGIC;
			cout_a	:	OUT	STD_LOGIC
			
			
			
			
			);

END ENTITY;

-------------------------------------------------------------------------------------------------------------------

ARCHITECTURE behaviour OF main IS
SIGNAL s0	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
SIGNAL sm	:	STD_LOGIC_VECTOR (7 DOWNTO 0);

--------------------------------------------------------------------------------------------------------------------

BEGIN

	adder_sub	: ENTITY work.adder
	PORT MAP 	(  a    =>  a,
						b    =>  b,
						Cin  =>  Cin_a,
						s2   =>  s0,
						Cout =>  cout_a);
	
	multiplier_0	: ENTITY work.multiplier
	PORT MAP 	(  a    		=>  a,
						b    		=>  b,
						res_m	 	=>	sm);
	
	
	

END ARCHITECTURE behaviour;




