#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Apr 30 10:27:32 2023
# Process ID: 10766
# Current directory: /home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/impl_1
# Command line: vivado -log top_module_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_module_wrapper.tcl -notrace
# Log file: /home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/impl_1/top_module_wrapper.vdi
# Journal file: /home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/impl_1/vivado.jou
# Running On: yinchian-ASUS-TUF-Gaming-A15-FA506II-FA506II, OS: Linux, CPU Frequency: 4270.177 MHz, CPU Physical cores: 16, Host memory: 16162 MB
#-----------------------------------------------------------
source top_module_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/yinchian/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top top_module_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_axi_dma_0_2/top_module_axi_dma_0_2.dcp' for cell 'top_module_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_processing_system7_0_3/top_module_processing_system7_0_3.dcp' for cell 'top_module_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_rst_ps7_0_100M_2/top_module_rst_ps7_0_100M_2.dcp' for cell 'top_module_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_top_0_2/top_module_top_0_2.dcp' for cell 'top_module_i/top_0'
INFO: [Project 1-454] Reading design checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_xbar_3/top_module_xbar_3.dcp' for cell 'top_module_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_auto_pc_1/top_module_auto_pc_1.dcp' for cell 'top_module_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_auto_us_0/top_module_auto_us_0.dcp' for cell 'top_module_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_auto_us_1/top_module_auto_us_1.dcp' for cell 'top_module_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_xbar_2/top_module_xbar_2.dcp' for cell 'top_module_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_auto_pc_0/top_module_auto_pc_0.dcp' for cell 'top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0.dcp' for cell 'top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.66 ; elapsed = 00:00:00.66 . Memory (MB): peak = 1817.805 ; gain = 0.000 ; free physical = 5324 ; free virtual = 10755
INFO: [Netlist 29-17] Analyzing 661 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_processing_system7_0_3/top_module_processing_system7_0_3.xdc] for cell 'top_module_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_processing_system7_0_3/top_module_processing_system7_0_3.xdc] for cell 'top_module_i/processing_system7_0/inst'
Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_axi_dma_0_2/top_module_axi_dma_0_2.xdc] for cell 'top_module_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_axi_dma_0_2/top_module_axi_dma_0_2.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_axi_dma_0_2/top_module_axi_dma_0_2.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_axi_dma_0_2/top_module_axi_dma_0_2.xdc:61]
Finished Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_axi_dma_0_2/top_module_axi_dma_0_2.xdc] for cell 'top_module_i/axi_dma_0/U0'
Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_rst_ps7_0_100M_2/top_module_rst_ps7_0_100M_2_board.xdc] for cell 'top_module_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_rst_ps7_0_100M_2/top_module_rst_ps7_0_100M_2_board.xdc] for cell 'top_module_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_rst_ps7_0_100M_2/top_module_rst_ps7_0_100M_2.xdc] for cell 'top_module_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_rst_ps7_0_100M_2/top_module_rst_ps7_0_100M_2.xdc] for cell 'top_module_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_axi_dma_0_2/top_module_axi_dma_0_2_clocks.xdc] for cell 'top_module_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_axi_dma_0_2/top_module_axi_dma_0_2_clocks.xdc] for cell 'top_module_i/axi_dma_0/U0'
Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_auto_us_0/top_module_auto_us_0_clocks.xdc] for cell 'top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_auto_us_0/top_module_auto_us_0_clocks.xdc] for cell 'top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_auto_us_1/top_module_auto_us_1_clocks.xdc] for cell 'top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.gen/sources_1/bd/top_module/ip/top_module_auto_us_1/top_module_auto_us_1_clocks.xdc] for cell 'top_module_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2194.305 ; gain = 0.000 ; free physical = 5152 ; free virtual = 10583
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

22 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:29 . Memory (MB): peak = 2194.305 ; gain = 737.418 ; free physical = 5152 ; free virtual = 10583
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2194.305 ; gain = 0.000 ; free physical = 5132 ; free virtual = 10563

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18ed35994

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2642.301 ; gain = 447.996 ; free physical = 4688 ; free virtual = 10109

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2 into driver instance top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i[2]_i_2__0, which resulted in an inversion of 18 pins
INFO: [Opt 31-1287] Pulled Inverter top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_1__0 into driver instance top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst_i_9__0, which resulted in an inversion of 17 pins
INFO: [Opt 31-1287] Pulled Inverter top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_cmd_cmplt_reg_i_1 into driver instance top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]_i_2, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_2__0 into driver instance top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_4__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_ongoing_i_1__0 into driver instance top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_3__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_1 into driver instance top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_1 into driver instance top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[0]_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance top_module_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[2]_INST_0_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 18 inverter(s) to 150 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d34a2a1a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2932.160 ; gain = 0.000 ; free physical = 4516 ; free virtual = 9938
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 119 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
Phase 2 Constant propagation | Checksum: e89e64a9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2932.160 ; gain = 0.000 ; free physical = 4516 ; free virtual = 9938
INFO: [Opt 31-389] Phase Constant propagation created 247 cells and removed 670 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14ffefc8a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2932.160 ; gain = 0.000 ; free physical = 4515 ; free virtual = 9936
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 127 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-129] Inserted BUFG to drive high-fanout reset|set|enable net. BUFG cell: top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0_BUFG_inst, Net: top_module_i/top_0/inst/u_data_path/u_MAC_array_control/u_MAC_array/ALU_arr[152].u_ALU/rst_n_0
Phase 4 BUFG optimization | Checksum: 117f6a7f3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2964.176 ; gain = 32.016 ; free physical = 4510 ; free virtual = 9931
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 117f6a7f3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2964.176 ; gain = 32.016 ; free physical = 4510 ; free virtual = 9931
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 11aa2a1f5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2964.176 ; gain = 32.016 ; free physical = 4509 ; free virtual = 9931
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |             119  |                                             27  |
|  Constant propagation         |             247  |             670  |                                             27  |
|  Sweep                        |               0  |             127  |                                             97  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2964.176 ; gain = 0.000 ; free physical = 4514 ; free virtual = 9935
Ending Logic Optimization Task | Checksum: 186844a65

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2964.176 ; gain = 32.016 ; free physical = 4514 ; free virtual = 9936

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-203] Number of nets are not same before and after processing of findDistanceFromSourceAndDest. Before: 0 After: 1
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 111 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 3 newly gated: 108 Total Ports: 222
Ending PowerOpt Patch Enables Task | Checksum: dc3c810f

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.64 . Memory (MB): peak = 3515.527 ; gain = 0.000 ; free physical = 4379 ; free virtual = 9798
Ending Power Optimization Task | Checksum: dc3c810f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:14 . Memory (MB): peak = 3515.527 ; gain = 551.352 ; free physical = 4450 ; free virtual = 9869

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: dc3c810f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3515.527 ; gain = 0.000 ; free physical = 4450 ; free virtual = 9869

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3515.527 ; gain = 0.000 ; free physical = 4450 ; free virtual = 9869
Ending Netlist Obfuscation Task | Checksum: 176e49fef

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3515.527 ; gain = 0.000 ; free physical = 4450 ; free virtual = 9869
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:31 . Memory (MB): peak = 3515.527 ; gain = 1321.223 ; free physical = 4450 ; free virtual = 9869
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3515.527 ; gain = 0.000 ; free physical = 4431 ; free virtual = 9852
INFO: [Common 17-1381] The checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/impl_1/top_module_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3515.527 ; gain = 0.000 ; free physical = 4398 ; free virtual = 9836
INFO: [runtcl-4] Executing : report_drc -file top_module_wrapper_drc_opted.rpt -pb top_module_wrapper_drc_opted.pb -rpx top_module_wrapper_drc_opted.rpx
Command: report_drc -file top_module_wrapper_drc_opted.rpt -pb top_module_wrapper_drc_opted.pb -rpx top_module_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/impl_1/top_module_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/S_AXIS_TVALID_0. Please evaluate your design. The cells in the loop are: top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/S_AXIS_TREADY_INST_0_i_3.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings, 42 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 4253 ; free virtual = 9693
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 867ece03

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 4253 ; free virtual = 9693
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 4253 ; free virtual = 9693

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13f8346f9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 4141 ; free virtual = 9581

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27a803ea5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 4085 ; free virtual = 9527

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27a803ea5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 4084 ; free virtual = 9526
Phase 1 Placer Initialization | Checksum: 27a803ea5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 4082 ; free virtual = 9524

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 233b43bbe

Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 4009 ; free virtual = 9452

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f44a07c8

Time (s): cpu = 00:00:42 ; elapsed = 00:00:17 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3955 ; free virtual = 9398

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f44a07c8

Time (s): cpu = 00:00:43 ; elapsed = 00:00:17 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3954 ; free virtual = 9398

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 18b1ccc30

Time (s): cpu = 00:02:00 ; elapsed = 00:00:45 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3947 ; free virtual = 9416

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1382 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 592 nets or LUTs. Breaked 0 LUT, combined 592 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net top_module_i/top_0/inst/u_AXI_interface/slv_reg2_reg[4]_0[4]. Replicated 38 times.
INFO: [Physopt 32-81] Processed net top_module_i/top_0/inst/u_AXI_interface/slv_reg2_reg[4]_0[3]. Replicated 46 times.
INFO: [Physopt 32-81] Processed net top_module_i/top_0/inst/u_AXI_interface/slv_reg2_reg[4]_0[2]. Replicated 46 times.
INFO: [Physopt 32-81] Processed net top_module_i/top_0/inst/u_AXI_interface/slv_reg2_reg[4]_0[1]. Replicated 43 times.
INFO: [Physopt 32-81] Processed net top_module_i/top_0/inst/u_AXI_interface/slv_reg2_reg[4]_0[0]. Replicated 38 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 211 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 211 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3924 ; free virtual = 9398
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3924 ; free virtual = 9398

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            592  |                   592  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |          211  |              0  |                     5  |           0  |           1  |  00:00:06  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |          211  |            592  |                   597  |           0  |           4  |  00:00:07  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 11db110e0

Time (s): cpu = 00:02:14 ; elapsed = 00:00:55 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3913 ; free virtual = 9387
Phase 2.4 Global Placement Core | Checksum: 1828dddf8

Time (s): cpu = 00:02:25 ; elapsed = 00:01:00 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3901 ; free virtual = 9376
Phase 2 Global Placement | Checksum: 1828dddf8

Time (s): cpu = 00:02:25 ; elapsed = 00:01:00 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3934 ; free virtual = 9408

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d5973925

Time (s): cpu = 00:02:34 ; elapsed = 00:01:02 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3834 ; free virtual = 9313

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 149ffdd3c

Time (s): cpu = 00:02:45 ; elapsed = 00:01:05 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3801 ; free virtual = 9283

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1be116743

Time (s): cpu = 00:02:47 ; elapsed = 00:01:06 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3799 ; free virtual = 9282

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: e0c43d6e

Time (s): cpu = 00:02:47 ; elapsed = 00:01:06 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3799 ; free virtual = 9282

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: cada14c6

Time (s): cpu = 00:03:03 ; elapsed = 00:01:10 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3812 ; free virtual = 9295

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 165de2a32

Time (s): cpu = 00:03:25 ; elapsed = 00:01:31 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3672 ; free virtual = 9186

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: a1b4d5e0

Time (s): cpu = 00:03:28 ; elapsed = 00:01:34 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3684 ; free virtual = 9198

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1d3a248df

Time (s): cpu = 00:03:28 ; elapsed = 00:01:34 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3684 ; free virtual = 9198

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: b8257496

Time (s): cpu = 00:03:50 ; elapsed = 00:01:39 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3633 ; free virtual = 9148
Phase 3 Detail Placement | Checksum: b8257496

Time (s): cpu = 00:03:50 ; elapsed = 00:01:39 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3633 ; free virtual = 9148

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1605d7383

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.313 | TNS=-15.820 |
Phase 1 Physical Synthesis Initialization | Checksum: 184ff1433

Time (s): cpu = 00:00:06 ; elapsed = 00:00:01 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3521 ; free virtual = 9044
INFO: [Place 46-33] Processed net top_module_i/top_0/inst/u_control_unit/load_ifmaps, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_module_i/top_0/inst/u_control_unit/FSM_sequential_load_weight_state_reg[2]_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_module_i/top_0/inst/u_AXI_interface/slv_reg1_reg[1]_rep__11_0[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net top_module_i/top_0/inst/u_data_path/u_axis_preload_fifo/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 14192d2ef

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3424 ; free virtual = 8975
Phase 4.1.1.1 BUFG Insertion | Checksum: 1605d7383

Time (s): cpu = 00:04:24 ; elapsed = 00:01:51 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3409 ; free virtual = 8978

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.542. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 265dd9610

Time (s): cpu = 00:04:27 ; elapsed = 00:01:53 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3396 ; free virtual = 8991

Time (s): cpu = 00:04:27 ; elapsed = 00:01:53 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3395 ; free virtual = 8991
Phase 4.1 Post Commit Optimization | Checksum: 265dd9610

Time (s): cpu = 00:04:27 ; elapsed = 00:01:54 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3395 ; free virtual = 8991

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 265dd9610

Time (s): cpu = 00:04:28 ; elapsed = 00:01:54 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3375 ; free virtual = 8971

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                4x4|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                4x4|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 265dd9610

Time (s): cpu = 00:04:28 ; elapsed = 00:01:55 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3461 ; free virtual = 9055
Phase 4.3 Placer Reporting | Checksum: 265dd9610

Time (s): cpu = 00:04:29 ; elapsed = 00:01:55 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3411 ; free virtual = 9005

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3416 ; free virtual = 9010

Time (s): cpu = 00:04:29 ; elapsed = 00:01:55 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3416 ; free virtual = 9010
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1eaffd7cd

Time (s): cpu = 00:04:29 ; elapsed = 00:01:56 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3416 ; free virtual = 9010
Ending Placer Task | Checksum: ee354967

Time (s): cpu = 00:04:30 ; elapsed = 00:01:56 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3417 ; free virtual = 9010
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:04:34 ; elapsed = 00:01:58 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3497 ; free virtual = 9090
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3398 ; free virtual = 9078
INFO: [Common 17-1381] The checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/impl_1/top_module_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3464 ; free virtual = 9084
INFO: [runtcl-4] Executing : report_io -file top_module_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3456 ; free virtual = 9075
INFO: [runtcl-4] Executing : report_utilization -file top_module_wrapper_utilization_placed.rpt -pb top_module_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_module_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3468 ; free virtual = 9087
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3380 ; free virtual = 9005
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3380 ; free virtual = 9005
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3237 ; free virtual = 8949
INFO: [Common 17-1381] The checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/impl_1/top_module_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 3312 ; free virtual = 8964
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
CRITICAL WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/S_AXIS_TVALID_0. Please evaluate your design. The cells in the loop are: top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/S_AXIS_TREADY_INST_0_i_3.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a083a6f7 ConstDB: 0 ShapeSum: 4db1a270 RouteDB: 0
Post Restoration Checksum: NetGraph: a1a83821 NumContArr: 9aebc943 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 13c940164

Time (s): cpu = 00:00:41 ; elapsed = 00:00:22 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 2722 ; free virtual = 8759

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 13c940164

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 2686 ; free virtual = 8723

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 13c940164

Time (s): cpu = 00:00:42 ; elapsed = 00:00:23 . Memory (MB): peak = 3522.582 ; gain = 0.000 ; free physical = 2685 ; free virtual = 8723
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 108585c03

Time (s): cpu = 00:01:13 ; elapsed = 00:00:35 . Memory (MB): peak = 3526.375 ; gain = 3.793 ; free physical = 2672 ; free virtual = 8708
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.693  | TNS=0.000  | WHS=-0.360 | THS=-992.752|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 64044
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 64043
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: f81c3f92

Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2702 ; free virtual = 8738

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: f81c3f92

Time (s): cpu = 00:01:32 ; elapsed = 00:00:41 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2702 ; free virtual = 8738
Phase 3 Initial Routing | Checksum: 1c39576f1

Time (s): cpu = 00:02:07 ; elapsed = 00:00:54 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2787 ; free virtual = 8823

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 14442
 Number of Nodes with overlaps = 1451
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 55
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.145  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2689899d9

Time (s): cpu = 00:03:53 ; elapsed = 00:02:06 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2374 ; free virtual = 8551

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.145  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1aba76dca

Time (s): cpu = 00:03:58 ; elapsed = 00:02:09 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2348 ; free virtual = 8525
Phase 4 Rip-up And Reroute | Checksum: 1aba76dca

Time (s): cpu = 00:03:58 ; elapsed = 00:02:09 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2355 ; free virtual = 8533

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17d66dd07

Time (s): cpu = 00:04:06 ; elapsed = 00:02:12 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2350 ; free virtual = 8528
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.247  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 17d66dd07

Time (s): cpu = 00:04:06 ; elapsed = 00:02:12 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2350 ; free virtual = 8527

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17d66dd07

Time (s): cpu = 00:04:06 ; elapsed = 00:02:12 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2349 ; free virtual = 8526
Phase 5 Delay and Skew Optimization | Checksum: 17d66dd07

Time (s): cpu = 00:04:06 ; elapsed = 00:02:12 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2349 ; free virtual = 8526

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b719913c

Time (s): cpu = 00:04:15 ; elapsed = 00:02:16 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2339 ; free virtual = 8517
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.247  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1219577a1

Time (s): cpu = 00:04:16 ; elapsed = 00:02:16 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2337 ; free virtual = 8516
Phase 6 Post Hold Fix | Checksum: 1219577a1

Time (s): cpu = 00:04:16 ; elapsed = 00:02:16 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2340 ; free virtual = 8518

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 23.2213 %
  Global Horizontal Routing Utilization  = 24.652 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d473dce3

Time (s): cpu = 00:04:17 ; elapsed = 00:02:17 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2337 ; free virtual = 8515

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d473dce3

Time (s): cpu = 00:04:17 ; elapsed = 00:02:17 . Memory (MB): peak = 3688.977 ; gain = 166.395 ; free physical = 2328 ; free virtual = 8506

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: eb58357a

Time (s): cpu = 00:04:24 ; elapsed = 00:02:21 . Memory (MB): peak = 3704.984 ; gain = 182.402 ; free physical = 2434 ; free virtual = 8574

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.247  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: eb58357a

Time (s): cpu = 00:04:31 ; elapsed = 00:02:22 . Memory (MB): peak = 3704.984 ; gain = 182.402 ; free physical = 2415 ; free virtual = 8576
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:31 ; elapsed = 00:02:23 . Memory (MB): peak = 3704.984 ; gain = 182.402 ; free physical = 2476 ; free virtual = 8637

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
128 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:04:38 ; elapsed = 00:02:26 . Memory (MB): peak = 3704.984 ; gain = 182.402 ; free physical = 2476 ; free virtual = 8636
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3704.984 ; gain = 0.000 ; free physical = 2374 ; free virtual = 8634
INFO: [Common 17-1381] The checkpoint '/home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/impl_1/top_module_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:12 . Memory (MB): peak = 3712.988 ; gain = 8.004 ; free physical = 2394 ; free virtual = 8586
INFO: [runtcl-4] Executing : report_drc -file top_module_wrapper_drc_routed.rpt -pb top_module_wrapper_drc_routed.pb -rpx top_module_wrapper_drc_routed.rpx
Command: report_drc -file top_module_wrapper_drc_routed.rpt -pb top_module_wrapper_drc_routed.pb -rpx top_module_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/impl_1/top_module_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_module_wrapper_methodology_drc_routed.rpt -pb top_module_wrapper_methodology_drc_routed.pb -rpx top_module_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file top_module_wrapper_methodology_drc_routed.rpt -pb top_module_wrapper_methodology_drc_routed.pb -rpx top_module_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/the_legend_of_our_main.runs/impl_1/top_module_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:42 ; elapsed = 00:00:11 . Memory (MB): peak = 3720.992 ; gain = 0.000 ; free physical = 1917 ; free virtual = 8389
INFO: [runtcl-4] Executing : report_power -file top_module_wrapper_power_routed.rpt -pb top_module_wrapper_power_summary_routed.pb -rpx top_module_wrapper_power_routed.rpx
Command: report_power -file top_module_wrapper_power_routed.rpt -pb top_module_wrapper_power_summary_routed.pb -rpx top_module_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
140 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:33 ; elapsed = 00:00:11 . Memory (MB): peak = 3745.004 ; gain = 24.012 ; free physical = 1970 ; free virtual = 8496
INFO: [runtcl-4] Executing : report_route_status -file top_module_wrapper_route_status.rpt -pb top_module_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_wrapper_timing_summary_routed.rpt -pb top_module_wrapper_timing_summary_routed.pb -rpx top_module_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_module_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_module_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_module_wrapper_bus_skew_routed.rpt -pb top_module_wrapper_bus_skew_routed.pb -rpx top_module_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
source /home/yinchian/Univ_Proj_Local/university_project/the_legend_of_our_main/error_bypass.tcl
INFO: [Memdata 28-167] Found XPM memory block top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_module_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <top_module_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force top_module_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1840 rule limit reached: 20 violations have been found.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__0 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__0 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__0 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__1 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__1 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__1 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__10 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__10/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__10 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__10/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__10 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__10/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__100 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__100/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__100 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__100/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__100 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__100/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__101 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__101/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__101 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__101/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__101 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__101/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__102 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__102/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__102 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__102/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__102 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__102/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__103 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__103/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__103 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__103/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__103 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__103/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__104 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__104/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__104 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__104/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__104 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__104/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__105 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__105/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__105 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__105/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__105 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__105/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__106 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__106/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__106 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__106/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__106 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__106/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__107 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__107/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__107 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__107/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__107 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__107/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__108 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__108/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__108 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__108/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__108 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__108/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__109 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__109/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__109 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__109/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__109 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__109/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__11 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__11 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__11 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__11/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__110 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__110/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__110 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__110/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__110 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__110/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__111 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__111/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__111 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__111/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__111 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__111/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__112 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__112/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__112 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__112/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__112 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__112/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__113 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__113/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__113 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__113/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__113 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__113/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__114 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__114/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__114 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__114/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__114 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__114/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__115 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__115/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__115 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__115/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__115 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__115/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__116 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__116/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__116 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__116/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__116 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__116/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__117 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__117/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__117 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__117/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__117 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__117/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__118 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__118/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__118 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__118/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__118 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__118/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__119 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__119/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__119 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__119/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__119 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__119/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__12 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__12/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__12 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__12/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__12 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__12/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__120 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__120/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__120 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__120/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__120 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__120/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__121 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__121/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__121 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__121/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__121 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__121/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__122 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__122/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__122 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__122/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__122 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__122/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__123 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__123/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__123 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__123/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__123 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__123/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__124 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__124/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__124 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__124/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__124 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__124/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__125 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__125/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__125 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__125/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__125 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__125/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__126 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__126/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__126 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__126/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__126 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__126/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__127 input top_module_i/top_0/inst/u_data_path/u_psum_adder/p_1_out__127/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC LUTLP-1] Combinatorial Loop Alert: 1 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/S_AXIS_TVALID_0. Please evaluate your design. The cells in the loop are: top_module_i/top_0/inst/u_data_path/u_axis_fifo_my/S_AXIS_TREADY_INST_0_i_3.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*(~A6)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[100].ram.r/prim_noinit.ram/addrb[10]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[10] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[8]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[11] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[12] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[10]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[13] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[2] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[3] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[1]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[4] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[5] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[6] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[4]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[7] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[5]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[8] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRARDADDR[9] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[7]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ADDRBWRADDR[13] (net: top_module_i/top_0/inst/u_data_path/u_BRAM/design_1_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[11]) which is driven by a register (top_module_i/top_0/inst/u_data_path/u_bram_control_test/bram_address_A_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, top_module_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (top_module_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 707 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top_module_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:57 ; elapsed = 00:00:22 . Memory (MB): peak = 4085.391 ; gain = 340.387 ; free physical = 1692 ; free virtual = 8238
INFO: [Common 17-206] Exiting Vivado at Sun Apr 30 10:34:44 2023...
