<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p959" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_959{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_959{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_959{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_959{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_959{left:96px;bottom:1038px;}
#t6_959{left:124px;bottom:1038px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t7_959{left:96px;bottom:1011px;}
#t8_959{left:124px;bottom:1011px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t9_959{left:96px;bottom:983px;}
#ta_959{left:124px;bottom:983px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tb_959{left:96px;bottom:956px;}
#tc_959{left:124px;bottom:956px;letter-spacing:0.13px;word-spacing:-0.45px;}
#td_959{left:96px;bottom:928px;}
#te_959{left:124px;bottom:928px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tf_959{left:96px;bottom:901px;}
#tg_959{left:124px;bottom:901px;letter-spacing:0.14px;word-spacing:-0.45px;}
#th_959{left:96px;bottom:873px;}
#ti_959{left:124px;bottom:873px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tj_959{left:96px;bottom:846px;}
#tk_959{left:124px;bottom:846px;letter-spacing:0.11px;word-spacing:-0.43px;}
#tl_959{left:96px;bottom:818px;}
#tm_959{left:124px;bottom:818px;letter-spacing:0.15px;word-spacing:-0.48px;}
#tn_959{left:96px;bottom:791px;}
#to_959{left:124px;bottom:791px;letter-spacing:0.11px;word-spacing:-0.42px;}
#tp_959{left:96px;bottom:763px;}
#tq_959{left:124px;bottom:763px;letter-spacing:0.1px;word-spacing:-0.49px;}
#tr_959{left:96px;bottom:736px;}
#ts_959{left:124px;bottom:736px;letter-spacing:0.13px;word-spacing:0.19px;}
#tt_959{left:124px;bottom:714px;letter-spacing:0.14px;word-spacing:-0.45px;}
#tu_959{left:96px;bottom:687px;}
#tv_959{left:124px;bottom:687px;letter-spacing:0.13px;word-spacing:-0.35px;}
#tw_959{left:96px;bottom:659px;}
#tx_959{left:124px;bottom:659px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ty_959{left:96px;bottom:632px;}
#tz_959{left:124px;bottom:632px;letter-spacing:0.14px;word-spacing:-0.47px;}
#t10_959{left:96px;bottom:604px;}
#t11_959{left:124px;bottom:604px;letter-spacing:0.17px;word-spacing:-0.45px;}
#t12_959{left:96px;bottom:577px;}
#t13_959{left:124px;bottom:577px;letter-spacing:0.13px;word-spacing:-0.41px;}
#t14_959{left:96px;bottom:549px;}
#t15_959{left:124px;bottom:549px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t16_959{left:124px;bottom:522px;}
#t17_959{left:151px;bottom:522px;letter-spacing:0.08px;word-spacing:-0.46px;}
#t18_959{left:124px;bottom:494px;}
#t19_959{left:151px;bottom:494px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t1a_959{left:96px;bottom:459px;letter-spacing:0.14px;word-spacing:-1.1px;}
#t1b_959{left:447px;bottom:459px;}
#t1c_959{left:462px;bottom:459px;letter-spacing:0.15px;word-spacing:-1.1px;}
#t1d_959{left:529px;bottom:459px;}
#t1e_959{left:544px;bottom:459px;letter-spacing:0.12px;word-spacing:-1.1px;}
#t1f_959{left:96px;bottom:438px;letter-spacing:0.13px;word-spacing:-0.2px;}
#t1g_959{left:96px;bottom:403px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t1h_959{left:96px;bottom:372px;}
#t1i_959{left:124px;bottom:372px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1j_959{left:96px;bottom:345px;}
#t1k_959{left:124px;bottom:345px;letter-spacing:0.17px;}
#t1l_959{left:96px;bottom:317px;}
#t1m_959{left:124px;bottom:317px;letter-spacing:0.19px;}
#t1n_959{left:96px;bottom:290px;}
#t1o_959{left:124px;bottom:290px;letter-spacing:-0.05px;word-spacing:-0.25px;}
#t1p_959{left:96px;bottom:255px;letter-spacing:0.15px;word-spacing:-0.45px;}
#t1q_959{left:324px;bottom:255px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1r_959{left:96px;bottom:233px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t1s_959{left:96px;bottom:212px;letter-spacing:0.12px;word-spacing:-0.45px;}
#t1t_959{left:96px;bottom:175px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1u_959{left:387px;bottom:175px;letter-spacing:0.14px;word-spacing:-0.49px;}
#t1v_959{left:96px;bottom:153px;letter-spacing:0.13px;word-spacing:-0.63px;}
#t1w_959{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_959{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_959{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_959{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_959{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s5_959{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_959{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s7_959{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts959" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg959Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg959" style="-webkit-user-select: none;"><object width="935" height="1210" data="959/959.svg" type="image/svg+xml" id="pdf959" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_959" class="t s1_959">Secure Virtual Machine </span><span id="t2_959" class="t s2_959">504 </span>
<span id="t3_959" class="t s3_959">24593—Rev. 3.41—June 2023 </span><span id="t4_959" class="t s3_959">AMD64 Technology </span>
<span id="t5_959" class="t s4_959">• </span><span id="t6_959" class="t s5_959">CR0[63:32] are not zero. </span>
<span id="t7_959" class="t s4_959">• </span><span id="t8_959" class="t s5_959">Any MBZ bit of CR3 is set. </span>
<span id="t9_959" class="t s4_959">• </span><span id="ta_959" class="t s5_959">Any MBZ bit of CR4 is set. </span>
<span id="tb_959" class="t s4_959">• </span><span id="tc_959" class="t s5_959">DR6[63:32] are not zero. </span>
<span id="td_959" class="t s4_959">• </span><span id="te_959" class="t s5_959">DR7[63:32] are not zero. </span>
<span id="tf_959" class="t s4_959">• </span><span id="tg_959" class="t s5_959">Any MBZ bit of EFER is set. </span>
<span id="th_959" class="t s4_959">• </span><span id="ti_959" class="t s5_959">EFER.LMA or EFER.LME is non-zero and this processor does not support long mode. </span>
<span id="tj_959" class="t s4_959">• </span><span id="tk_959" class="t s5_959">EFER.LME and CR0.PG are both set and CR4.PAE is zero. </span>
<span id="tl_959" class="t s4_959">• </span><span id="tm_959" class="t s5_959">EFER.LME and CR0.PG are both non-zero and CR0.PE is zero. </span>
<span id="tn_959" class="t s4_959">• </span><span id="to_959" class="t s5_959">EFER.LME, CR0.PG, CR4.PAE, CS.L, and CS.D are all non-zero. </span>
<span id="tp_959" class="t s4_959">• </span><span id="tq_959" class="t s5_959">The VMRUN intercept bit is clear. </span>
<span id="tr_959" class="t s4_959">• </span><span id="ts_959" class="t s5_959">The MSR or IOIO intercept tables extend to a physical address that is greater than or equal to the </span>
<span id="tt_959" class="t s5_959">maximum supported physical address. </span>
<span id="tu_959" class="t s4_959">• </span><span id="tv_959" class="t s5_959">Illegal event injection (Section 15.20). </span>
<span id="tw_959" class="t s4_959">• </span><span id="tx_959" class="t s5_959">ASID is equal to zero. </span>
<span id="ty_959" class="t s4_959">• </span><span id="tz_959" class="t s5_959">Any reserved bit is set in S_CET </span>
<span id="t10_959" class="t s4_959">• </span><span id="t11_959" class="t s5_959">CR4.CET=1 when CR0.WP=0 </span>
<span id="t12_959" class="t s4_959">• </span><span id="t13_959" class="t s5_959">CR4.CET=1 and U_CET.SS=1 when EFLAGS.VM=1 </span>
<span id="t14_959" class="t s4_959">• </span><span id="t15_959" class="t s5_959">Any reserved bit set in U_CET (SEV_ES only): </span>
<span id="t16_959" class="t s5_959">- </span><span id="t17_959" class="t s5_959">VMRUN results in VMEXIT(INVALID) </span>
<span id="t18_959" class="t s5_959">- </span><span id="t19_959" class="t s5_959">VMEXIT forces reserved bits to 0 </span>
<span id="t1a_959" class="t s5_959">VMRUN can load a guest value of CR0 with PE </span><span id="t1b_959" class="t s5_959">= </span><span id="t1c_959" class="t s5_959">0 but PG </span><span id="t1d_959" class="t s5_959">= </span><span id="t1e_959" class="t s5_959">1, a combination that is otherwise illegal </span>
<span id="t1f_959" class="t s5_959">(see Section 15.19). </span>
<span id="t1g_959" class="t s5_959">In addition to consistency checks, VMRUN and #VMEXIT canonicalize (i.e., sign-extend to bit 63): </span>
<span id="t1h_959" class="t s4_959">• </span><span id="t1i_959" class="t s5_959">All base addresses in the segment registers that have been loaded. </span>
<span id="t1j_959" class="t s4_959">• </span><span id="t1k_959" class="t s5_959">SSP </span>
<span id="t1l_959" class="t s4_959">• </span><span id="t1m_959" class="t s5_959">ISST_ADDR </span>
<span id="t1n_959" class="t s4_959">• </span><span id="t1o_959" class="t s5_959">PL0_SSP, PL1_SSP, PL2_SSP, PL3_SSP </span>
<span id="t1p_959" class="t s4_959">VMCB Clean field behavior: </span><span id="t1q_959" class="t s5_959">On processor models that support designation of clean fields, the final </span>
<span id="t1r_959" class="t s5_959">merged hardware state is used for consistency checks. This may include state from fields marked as </span>
<span id="t1s_959" class="t s5_959">clean, if the processor chooses to ignore the indication. </span>
<span id="t1t_959" class="t s6_959">VMRUN and TF/RF Bits in EFLAGS. </span><span id="t1u_959" class="t s5_959">When considering interactions of VMRUN with the TF and </span>
<span id="t1v_959" class="t s5_959">RF bits in EFLAGS, one must distinguish between the behavior of host as opposed to that of the guest. </span>
<span id="t1w_959" class="t s7_959">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
