property a20;
@(posedge clk) (StartIdle == 1) |=> (StateDrop == 0);
endproperty
assert_a20: assert property(a20);

property a26;
@(posedge clk) (StartDrop == 1) |=> (StateDrop == 1);
endproperty
assert_a26: assert property(a26);

property a27;
@(posedge clk) (StateDrop == 1 & StartIdle == 0) |=> (StateDrop == 1);
endproperty
assert_a27: assert property(a27);

property a23;
@(posedge clk) (StateSFD == 1 & StartDrop == 0) |=> (StateDrop == 0);
endproperty
assert_a23: assert property(a23);

property a24;
@(posedge clk) (StateData[0] == 1 & StartDrop == 0) |=> (StateDrop == 0);
endproperty
assert_a24: assert property(a24);

property a28;
@(posedge clk) (StatePreamble == 1) |=> (StateDrop == 0);
endproperty
assert_a28: assert property(a28);

property a21;
@(posedge clk) (StateData1 == 1) |=> (StateDrop == 0);
endproperty
assert_a21: assert property(a21);

property a22;
@(posedge clk) (MRxDV == 0) |=> (StateDrop == 0);
endproperty
assert_a22: assert property(a22);

property a25;
@(posedge clk) (Transmitting == 0 & StateIdle == 1) |=> (StateDrop == 0);
endproperty
assert_a25: assert property(a25);

