
---------- Begin Simulation Statistics ----------
final_tick                               1063493133500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98805                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738820                       # Number of bytes of host memory used
host_op_rate                                    99093                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14583.57                       # Real time elapsed on the host
host_tick_rate                               72924042                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1440929567                       # Number of instructions simulated
sim_ops                                    1445134578                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.063493                       # Number of seconds simulated
sim_ticks                                1063493133500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.984358                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              168200482                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191170892                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14915204                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        259345374                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          21857720                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22406694                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          548974                       # Number of indirect misses.
system.cpu0.branchPred.lookups              329126666                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2148434                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1050459                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9111748                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 313654422                       # Number of branches committed
system.cpu0.commit.bw_lim_events             33970476                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3160614                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       46718134                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1250515376                       # Number of instructions committed
system.cpu0.commit.committedOps            1251569120                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1958943480                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.638900                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.396808                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1356119152     69.23%     69.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    358120937     18.28%     87.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     84521546      4.31%     91.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     82944416      4.23%     96.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26102519      1.33%     97.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7973180      0.41%     97.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4806719      0.25%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4384535      0.22%     98.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     33970476      1.73%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1958943480                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            24112800                       # Number of function calls committed.
system.cpu0.commit.int_insts               1209815485                       # Number of committed integer instructions.
system.cpu0.commit.loads                    388696875                       # Number of loads committed
system.cpu0.commit.membars                    2104061                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2104067      0.17%      0.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       699528742     55.89%     56.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833132      0.95%     57.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.17%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.17% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      389747326     31.14%     88.31% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     146255968     11.69%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1251569120                       # Class of committed instruction
system.cpu0.commit.refs                     536003322                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1250515376                       # Number of Instructions Simulated
system.cpu0.committedOps                   1251569120                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.692931                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.692931                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            309158567                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5825708                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           166729485                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1317204044                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               739425085                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                910365795                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9120293                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             13710361                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4068197                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  329126666                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                232819958                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1231521404                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5747923                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          102                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1341109010                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          151                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               29847546                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.155466                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         725692474                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         190058202                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.633484                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1972137937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.680562                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.910846                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1024797738     51.96%     51.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               704251426     35.71%     87.67% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               124198849      6.30%     93.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                97459195      4.94%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                16601212      0.84%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2455666      0.12%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  268571      0.01%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     445      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2104835      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1972137937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                      144897799                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9184861                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               319300708                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.610765                       # Inst execution rate
system.cpu0.iew.exec_refs                   562637263                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 151698904                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              219530195                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            408717446                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1056764                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5250414                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           152324602                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1298253677                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            410938359                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4969206                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1293011148                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1060719                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8580019                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9120293                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             10899309                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       212776                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        22345175                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        76477                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         7478                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4925925                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20020571                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5018154                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          7478                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       400553                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8784308                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                594697126                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1284205917                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.838547                       # average fanout of values written-back
system.cpu0.iew.wb_producers                498681640                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.606606                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1284336479                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1586761690                       # number of integer regfile reads
system.cpu0.int_regfile_writes              823500580                       # number of integer regfile writes
system.cpu0.ipc                              0.590692                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.590692                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2106121      0.16%      0.16% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            717324378     55.26%     55.43% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11842372      0.91%     56.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100414      0.16%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.50% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           413788280     31.88%     88.38% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          150818737     11.62%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1297980354                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1907206                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001469                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 352140     18.46%     18.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    31      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1144476     60.01%     78.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               410555     21.53%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1297781383                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4570134264                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1284205865                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1344945401                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1295092679                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1297980354                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3160998                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       46684550                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           128521                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           384                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     13867726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1972137937                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.658159                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870200                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1071666902     54.34%     54.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          605727789     30.71%     85.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          208485974     10.57%     95.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           74745155      3.79%     99.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8739768      0.44%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1195354      0.06%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1124362      0.06%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             257926      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             194707      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1972137937                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.613112                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         12355717                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2980013                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           408717446                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          152324602                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2062                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2117035736                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9951163                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              238664126                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            800541752                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7567787                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               750384978                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              25738328                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                15136                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1610591886                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1312478397                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          846898428                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                902700867                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              37521670                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9120293                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             71097602                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                46356667                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1610591842                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        170071                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6222                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 17987388                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6200                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3223233998                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2609784401                       # The number of ROB writes
system.cpu0.timesIdled                       22362037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2029                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.472833                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15123151                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            16715682                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2832732                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22094320                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            668994                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         683574                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           14580                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25890140                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        41956                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1050204                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1842825                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  16228425                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2039195                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3151355                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       27958784                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            67677231                       # Number of instructions committed
system.cpu1.commit.committedOps              68727646                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    302429280                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.227252                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.945503                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    273770691     90.52%     90.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     14403602      4.76%     95.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      5191726      1.72%     97.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4039523      1.34%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1118212      0.37%     98.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       489797      0.16%     98.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1049108      0.35%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       327426      0.11%     99.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2039195      0.67%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    302429280                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1074752                       # Number of function calls committed.
system.cpu1.commit.int_insts                 65712207                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16751682                       # Number of loads committed
system.cpu1.commit.membars                    2100504                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2100504      3.06%      3.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        43600506     63.44%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.50% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17801886     25.90%     92.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5224606      7.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         68727646                       # Class of committed instruction
system.cpu1.commit.refs                      23026504                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   67677231                       # Number of Instructions Simulated
system.cpu1.committedOps                     68727646                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.553510                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.553510                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            231412744                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1018879                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13519851                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103699635                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                21067068                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50005809                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1844228                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1561294                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2944580                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25890140                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19066915                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    282686236                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               391489                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     114999331                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5668270                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.084013                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          21754038                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15792145                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.373170                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         307274429                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.383460                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.845329                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               234251058     76.24%     76.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                46152361     15.02%     91.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                15548285      5.06%     96.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 7796469      2.54%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1471352      0.48%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1027221      0.33%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1026888      0.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       8      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     787      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           307274429                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         894490                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1907637                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                19360315                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.256805                       # Inst execution rate
system.cpu1.iew.exec_refs                    25962694                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6633017                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              190889932                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             24828106                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2078718                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1377311                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             9039795                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           96661476                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19329677                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1315495                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             79139236                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1017705                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3920672                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1844228                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6170092                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        92872                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          723900                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        32416                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2013                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        10879                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8076424                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2764973                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2013                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       405401                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1502236                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 45598115                       # num instructions consuming a value
system.cpu1.iew.wb_count                     77972840                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.806842                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 36790486                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.253020                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      78024083                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               101018150                       # number of integer regfile reads
system.cpu1.int_regfile_writes               51602148                       # number of integer regfile writes
system.cpu1.ipc                              0.219611                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.219611                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2100718      2.61%      2.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             51982240     64.61%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  51      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            20718481     25.75%     92.97% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5653139      7.03%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              80454731                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1569838                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.019512                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 332407     21.17%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                975978     62.17%     83.35% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               261449     16.65%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              79923835                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         469891582                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     77972828                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        124596666                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  90426892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 80454731                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6234584                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       27933829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           137881                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3083229                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     19120830                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    307274429                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.261833                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.734466                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          257327803     83.75%     83.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           32314129     10.52%     94.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10503729      3.42%     97.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            3797663      1.24%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2062778      0.67%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             499008      0.16%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             503035      0.16%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             154479      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             111805      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      307274429                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.261073                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         12546289                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1992155                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            24828106                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            9039795                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    214                       # number of misc regfile reads
system.cpu1.numCycles                       308168919                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1818799205                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              202930205                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             45686725                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6376475                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                23671830                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2977990                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                25691                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            127578803                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             101286452                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           67352078                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 49360825                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              19566265                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1844228                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             29435245                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                21665353                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       127578791                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32096                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               912                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14340717                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           911                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   397075358                       # The number of ROB reads
system.cpu1.rob.rob_writes                  198224230                       # The number of ROB writes
system.cpu1.timesIdled                          66410                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            80.048696                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               11840872                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            14792086                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          2043698                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         18321918                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits            617845                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         729789                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          111944                       # Number of indirect misses.
system.cpu2.branchPred.lookups               21160904                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted        31252                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                       1050219                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1407812                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  15102426                       # Number of branches committed
system.cpu2.commit.bw_lim_events              2002774                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        3151382                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14330838                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            64193645                       # Number of instructions committed
system.cpu2.commit.committedOps              65244067                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    289685211                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.225224                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.942492                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    262427193     90.59%     90.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13702677      4.73%     95.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      5009422      1.73%     97.05% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      3885001      1.34%     98.39% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       977795      0.34%     98.73% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       461127      0.16%     98.89% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       906018      0.31%     99.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       313204      0.11%     99.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      2002774      0.69%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    289685211                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             1013675                       # Number of function calls committed.
system.cpu2.commit.int_insts                 62344690                       # Number of committed integer instructions.
system.cpu2.commit.loads                     15862392                       # Number of loads committed
system.cpu2.commit.membars                    2100503                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      2100503      3.22%      3.22% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        41198797     63.15%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             44      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              88      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     66.37% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       16912611     25.92%     92.29% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       5032012      7.71%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         65244067                       # Class of committed instruction
system.cpu2.commit.refs                      21944635                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   64193645                       # Number of Instructions Simulated
system.cpu2.committedOps                     65244067                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.571492                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.571492                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            230382620                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               660029                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            11053758                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              84769747                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                17027289                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 41241661                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1409072                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts              1332934                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              2360151                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   21160904                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 14900892                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    273021387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               319592                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                      91845609                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                4089916                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.072108                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          17354447                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          12458717                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.312974                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         292420793                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.319455                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.759088                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               233200203     79.75%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37618224     12.86%     92.61% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                12546076      4.29%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 7024321      2.40%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 1161444      0.40%     99.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  237405      0.08%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  632851      0.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      21      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     248      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           292420793                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                        1039951                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1466114                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                17005877                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.248981                       # Inst execution rate
system.cpu2.iew.exec_refs                    24633443                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   6408800                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              190871010                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             19832766                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           1257865                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts          1591787                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             7149810                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           79552343                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             18224643                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1272666                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             73066126                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                797355                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              3909172                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1409072                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              5920188                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        90006                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          625850                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses        27369                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation         1836                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads        12696                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      3970374                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      1067567                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents          1836                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       479288                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        986826                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 42041355                       # num instructions consuming a value
system.cpu2.iew.wb_count                     72019678                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.823606                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 34625502                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.245415                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      72067831                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                93216651                       # number of integer regfile reads
system.cpu2.int_regfile_writes               48195724                       # number of integer regfile writes
system.cpu2.ipc                              0.218747                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.218747                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          2100729      2.83%      2.83% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             47223171     63.52%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  46      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   90      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.35% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            19580688     26.34%     92.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5434056      7.31%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              74338792                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1538644                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.020698                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 327675     21.30%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     21.30% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                951974     61.87%     83.17% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite               258991     16.83%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              73776691                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         442762074                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     72019666                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         93861830                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  75745354                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 74338792                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            3806989                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14308275                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           125081                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        655607                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      7849609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    292420793                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.254219                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.729728                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          246654768     84.35%     84.35% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           29350200     10.04%     94.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            9829305      3.36%     97.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3318850      1.13%     98.88% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            2049769      0.70%     99.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             481614      0.16%     99.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             488591      0.17%     99.92% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             146828      0.05%     99.97% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             100868      0.03%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      292420793                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.253318                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          8497733                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1112318                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            19832766                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            7149810                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    226                       # number of misc regfile reads
system.cpu2.numCycles                       293460744                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                  1833508790                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              203004725                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             43495922                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               5911565                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                19169791                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               2758059                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                25659                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            105846007                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              82965290                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           55526147                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 40654480                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents              19080767                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1409072                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             28151878                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                12030225                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       105845995                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30847                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               901                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 13324346                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           898                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   367256120                       # The number of ROB reads
system.cpu2.rob.rob_writes                  161890432                       # The number of ROB writes
system.cpu2.timesIdled                          69574                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            82.813343                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               10079602                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            12171471                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1323701                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         14856862                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            517316                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         530133                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           12817                       # Number of indirect misses.
system.cpu3.branchPred.lookups               17105813                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted        19054                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                       1050219                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           939952                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  13568848                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1901493                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3151384                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        8248768                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            58543315                       # Number of instructions committed
system.cpu3.commit.committedOps              59593745                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    259587213                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.229571                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.966253                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    235347743     90.66%     90.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     12116522      4.67%     95.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      4297223      1.66%     96.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      3363586      1.30%     98.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       822407      0.32%     98.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       420935      0.16%     98.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      1035356      0.40%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       281948      0.11%     99.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1901493      0.73%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    259587213                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              865418                       # Number of function calls committed.
system.cpu3.commit.int_insts                 56842448                       # Number of committed integer instructions.
system.cpu3.commit.loads                     14731659                       # Number of loads committed
system.cpu3.commit.membars                    2100514                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2100514      3.52%      3.52% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        37247881     62.50%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             44      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              88      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     66.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       15781878     26.48%     92.51% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       4463328      7.49%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         59593745                       # Class of committed instruction
system.cpu3.commit.refs                      20245218                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   58543315                       # Number of Instructions Simulated
system.cpu3.committedOps                     59593745                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.471068                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.471068                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            213190822                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               403630                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             9545680                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              70990074                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                12814519                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 31909788                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                940922                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts              1025490                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              2404542                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   17105813                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 12376953                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    246120671                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               231375                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      73931424                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2649342                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.065351                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          13815250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          10596918                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.282449                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         261260593                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.287005                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.705657                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               212952901     81.51%     81.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                30814442     11.79%     93.30% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                10109381      3.87%     97.17% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 6093865      2.33%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  933780      0.36%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  204638      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  151388      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     188      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           261260593                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         490559                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              988326                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                14761074                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.249871                       # Inst execution rate
system.cpu3.iew.exec_refs                    22491893                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   5730452                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              171332123                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             16912258                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1051105                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           978365                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             5967433                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           67822854                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             16761441                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           962168                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             65403895                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                893409                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              4206717                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                940922                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              6407992                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        89093                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          533787                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses        23355                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation         1155                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads        11008                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      2180599                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       453874                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents          1155                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       255585                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        732741                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 38815733                       # num instructions consuming a value
system.cpu3.iew.wb_count                     64519329                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.824529                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 32004681                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.246491                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      64560646                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                82962228                       # number of integer regfile reads
system.cpu3.int_regfile_writes               43521608                       # number of integer regfile writes
system.cpu3.ipc                              0.223660                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.223660                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2100736      3.17%      3.17% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             41484452     62.51%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  47      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   90      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     65.67% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            18048533     27.20%     92.87% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4732193      7.13%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              66366063                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1535572                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.023138                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 331545     21.59%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.59% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                944228     61.49%     83.08% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite               259795     16.92%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              65800883                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         395648687                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     64519317                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         76052786                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  64671163                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 66366063                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            3151691                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        8229108                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           120424                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           307                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      3606206                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    261260593                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.254022                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.737400                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          220600400     84.44%     84.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26420844     10.11%     94.55% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            8173133      3.13%     97.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2903365      1.11%     98.79% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1970913      0.75%     99.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             475337      0.18%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             480640      0.18%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             143007      0.05%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              92954      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      261260593                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.253546                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          6905054                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          784122                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            16912258                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            5967433                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    222                       # number of misc regfile reads
system.cpu3.numCycles                       261751152                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                  1865218141                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              185339496                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             39879799                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               7107985                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                14663553                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               2488135                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                19397                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             89110048                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              69910008                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           47085960                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 32004273                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents              18415578                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                940922                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             28281232                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 7206161                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        89110036                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31117                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               887                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 14334305                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           882                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   325527089                       # The number of ROB reads
system.cpu3.rob.rob_writes                  137362012                       # The number of ROB writes
system.cpu3.timesIdled                          43074                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued          7465318                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1254318                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9203606                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              44744                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1653523                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     10697786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      21358644                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1041962                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       106082                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     52617996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5752374                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    105996722                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5858456                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            7246299                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3762739                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6898007                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1001                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            679                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3448893                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3448864                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       7246300                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1004                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     32053786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               32053786                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    925305728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               925305728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1415                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          10697877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                10697877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            10697877                       # Request fanout histogram
system.membus.respLayer1.occupancy        55828008154                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         38507675207                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                263                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          132                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    6942506958.333333                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   44182328236.987862                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          128     96.97%     96.97% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.76%     97.73% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.76%     98.48% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.76%     99.24% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::4e+11-4.5e+11            1      0.76%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 446143922500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            132                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   147082215000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 916410918500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     14812844                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14812844                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     14812844                       # number of overall hits
system.cpu2.icache.overall_hits::total       14812844                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        88048                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         88048                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        88048                       # number of overall misses
system.cpu2.icache.overall_misses::total        88048                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1648367500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1648367500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1648367500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1648367500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     14900892                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14900892                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     14900892                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14900892                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.005909                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.005909                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.005909                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.005909                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 18721.237280                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 18721.237280                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 18721.237280                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 18721.237280                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          256                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    28.444444                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        80810                       # number of writebacks
system.cpu2.icache.writebacks::total            80810                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         7206                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         7206                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         7206                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         7206                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        80842                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        80842                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        80842                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        80842                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1476263000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1476263000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1476263000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1476263000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.005425                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.005425                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.005425                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.005425                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 18261.089533                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 18261.089533                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 18261.089533                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 18261.089533                       # average overall mshr miss latency
system.cpu2.icache.replacements                 80810                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     14812844                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14812844                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        88048                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        88048                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1648367500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1648367500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     14900892                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14900892                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.005909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.005909                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 18721.237280                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 18721.237280                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         7206                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         7206                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        80842                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        80842                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1476263000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1476263000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.005425                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.005425                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 18261.089533                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 18261.089533                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.989216                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           14457860                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            80810                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           178.911768                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        351982500                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.989216                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999663                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999663                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         29882626                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        29882626                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     17234712                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17234712                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     17234712                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17234712                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5036266                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5036266                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5036266                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5036266                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 623059809189                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 623059809189                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 623059809189                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 623059809189                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     22270978                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     22270978                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     22270978                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     22270978                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.226136                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.226136                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.226136                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.226136                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 123714.634848                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 123714.634848                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 123714.634848                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 123714.634848                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      9186562                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       335431                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            92956                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           3937                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    98.826993                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    85.199644                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1375738                       # number of writebacks
system.cpu2.dcache.writebacks::total          1375738                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4074134                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4074134                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4074134                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4074134                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       962132                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       962132                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       962132                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       962132                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 115535044569                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 115535044569                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 115535044569                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 115535044569                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.043201                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.043201                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.043201                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.043201                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120082.321936                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120082.321936                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120082.321936                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120082.321936                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1375738                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     14351424                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       14351424                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2887964                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2887964                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 288120825500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 288120825500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     17239388                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     17239388                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.167521                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.167521                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 99766.072396                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99766.072396                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2350762                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2350762                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       537202                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       537202                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  58337952000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  58337952000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031161                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 108595.932256                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 108595.932256                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      2883288                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2883288                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      2148302                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2148302                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 334938983689                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 334938983689                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      5031590                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      5031590                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.426963                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.426963                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 155908.705428                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 155908.705428                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1723372                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1723372                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       424930                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       424930                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  57197092569                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  57197092569                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.084452                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.084452                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 134603.564279                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 134603.564279                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          356                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          356                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          207                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          207                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      4454000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      4454000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          563                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.367673                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.367673                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 21516.908213                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 21516.908213                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           97                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          110                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          110                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3008500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3008500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.195382                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.195382                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data        27350                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total        27350                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          175                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      1060500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      1060500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          391                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.447570                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.447570                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data         6060                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total         6060                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          173                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          173                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       917500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       917500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.442455                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.442455                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5303.468208                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5303.468208                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       749500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       749500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       719500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       719500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       634776                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         634776                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       415443                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       415443                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  46913054000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  46913054000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data      1050219                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total      1050219                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.395577                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.395577                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 112922.961754                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 112922.961754                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       415443                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       415443                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  46497611000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  46497611000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.395577                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.395577                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 111922.961754                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 111922.961754                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.355709                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           19247179                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1377426                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            13.973294                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        351994000                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.355709                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.886116                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.886116                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         48021760                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        48021760                       # Number of data accesses
system.cpu3.numPwrStateTransitions                267                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          134                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    6957163988.805970                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   43857939585.989014                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          130     97.01%     97.01% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.75%     97.76% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.75%     98.51% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.75%     99.25% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::4e+11-4.5e+11            1      0.75%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        45500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 446143852000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            134                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   131233159000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 932259974500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     12323046                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12323046                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     12323046                       # number of overall hits
system.cpu3.icache.overall_hits::total       12323046                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        53907                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         53907                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        53907                       # number of overall misses
system.cpu3.icache.overall_misses::total        53907                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    893673500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    893673500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    893673500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    893673500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     12376953                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12376953                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     12376953                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12376953                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004355                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004355                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004355                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004355                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 16578.060363                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16578.060363                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 16578.060363                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16578.060363                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          301                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    33.444444                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        49790                       # number of writebacks
system.cpu3.icache.writebacks::total            49790                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         4085                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         4085                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         4085                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         4085                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        49822                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        49822                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        49822                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        49822                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    800578000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    800578000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    800578000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    800578000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.004025                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004025                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.004025                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004025                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 16068.764803                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16068.764803                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 16068.764803                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16068.764803                       # average overall mshr miss latency
system.cpu3.icache.replacements                 49790                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     12323046                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12323046                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        53907                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        53907                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    893673500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    893673500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     12376953                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12376953                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004355                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004355                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 16578.060363                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16578.060363                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         4085                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         4085                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        49822                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        49822                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    800578000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    800578000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.004025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004025                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 16068.764803                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16068.764803                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.989189                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           12179573                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            49790                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           244.618859                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        357723500                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.989189                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999662                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         24803728                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        24803728                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     15403940                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15403940                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     15403940                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15403940                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      4930950                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       4930950                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      4930950                       # number of overall misses
system.cpu3.dcache.overall_misses::total      4930950                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 604217283228                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 604217283228                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 604217283228                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 604217283228                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     20334890                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     20334890                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     20334890                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     20334890                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.242487                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.242487                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.242487                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.242487                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 122535.674308                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 122535.674308                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 122535.674308                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 122535.674308                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      9061252                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       349435                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            91835                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           3935                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    98.668830                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    88.801779                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1255181                       # number of writebacks
system.cpu3.dcache.writebacks::total          1255181                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      4033266                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4033266                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      4033266                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4033266                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       897684                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       897684                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       897684                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       897684                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 108922043496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 108922043496                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 108922043496                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 108922043496                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.044145                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044145                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.044145                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044145                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121336.732632                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121336.732632                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121336.732632                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121336.732632                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1255181                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     13013580                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       13013580                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2858399                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2858399                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 286179502000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 286179502000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     15871979                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     15871979                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.180091                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.180091                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 100118.808466                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 100118.808466                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2346772                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2346772                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       511627                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       511627                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  56854448500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  56854448500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.032235                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.032235                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 111124.800880                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 111124.800880                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      2390360                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2390360                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      2072551                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2072551                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 318037781228                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 318037781228                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      4462911                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      4462911                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.464394                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.464394                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 153452.330595                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 153452.330595                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1686494                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1686494                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       386057                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       386057                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  52067594996                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  52067594996                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.086503                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.086503                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 134870.226407                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 134870.226407                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          311                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          311                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          258                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          258                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      6928000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      6928000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.453427                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.453427                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26852.713178                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26852.713178                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          126                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          132                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          132                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      3921000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      3921000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.231986                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.231986                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 29704.545455                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 29704.545455                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          210                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          161                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          161                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1205000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1205000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          371                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.433962                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.433962                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7484.472050                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7484.472050                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          154                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          154                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1074000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1074000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.415094                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.415094                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6974.025974                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6974.025974                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       611500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       611500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       588500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       588500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       691179                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         691179                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       359040                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       359040                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  39414451000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  39414451000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data      1050219                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total      1050219                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.341872                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.341872                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 109777.325646                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 109777.325646                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       359039                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       359039                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  39055411000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  39055411000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.341871                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.341871                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 108777.628614                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 108777.628614                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           26.767752                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           17350872                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1256569                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.808133                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        357735000                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    26.767752                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.836492                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.836492                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         44028692                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        44028692                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 22                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    452326090.909091                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   628206586.783950                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        71500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1658815000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             11                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1058517546500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4975587000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    203264549                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       203264549                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    203264549                       # number of overall hits
system.cpu0.icache.overall_hits::total      203264549                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29555409                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29555409                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29555409                       # number of overall misses
system.cpu0.icache.overall_misses::total     29555409                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 376546053498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 376546053498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 376546053498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 376546053498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    232819958                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    232819958                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    232819958                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    232819958                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126945                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126945                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126945                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126945                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12740.343180                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12740.343180                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12740.343180                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12740.343180                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2006                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               53                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    37.849057                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26455686                       # number of writebacks
system.cpu0.icache.writebacks::total         26455686                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3099689                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3099689                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3099689                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3099689                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26455720                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26455720                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26455720                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26455720                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 324097850998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 324097850998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 324097850998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 324097850998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.113632                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.113632                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.113632                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.113632                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12250.577607                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12250.577607                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12250.577607                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12250.577607                       # average overall mshr miss latency
system.cpu0.icache.replacements              26455686                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    203264549                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      203264549                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29555409                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29555409                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 376546053498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 376546053498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    232819958                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    232819958                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126945                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126945                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12740.343180                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12740.343180                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3099689                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3099689                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26455720                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26455720                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 324097850998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 324097850998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.113632                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.113632                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12250.577607                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12250.577607                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999950                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          229718819                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26455686                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.683155                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999950                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        492095634                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       492095634                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    496038530                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       496038530                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    496038530                       # number of overall hits
system.cpu0.dcache.overall_hits::total      496038530                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     33025840                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      33025840                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     33025840                       # number of overall misses
system.cpu0.dcache.overall_misses::total     33025840                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1386750172616                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1386750172616                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1386750172616                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1386750172616                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    529064370                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    529064370                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    529064370                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    529064370                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062423                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062423                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062423                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062423                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 41989.853176                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41989.853176                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 41989.853176                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41989.853176                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17839622                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       385572                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           242712                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3909                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    73.501195                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.636992                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     22235768                       # number of writebacks
system.cpu0.dcache.writebacks::total         22235768                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     11254517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     11254517                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     11254517                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     11254517                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     21771323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     21771323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     21771323                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     21771323                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 485227943136                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 485227943136                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 485227943136                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 485227943136                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041151                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041151                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041151                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041151                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22287.480790                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22287.480790                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22287.480790                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22287.480790                       # average overall mshr miss latency
system.cpu0.dcache.replacements              22235768                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    357480908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      357480908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     25331534                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     25331534                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 831717885500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 831717885500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    382812442                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    382812442                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066172                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 32833.301193                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32833.301193                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      6122195                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      6122195                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     19209339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     19209339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 363961479000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 363961479000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.050180                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.050180                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18947.111038                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18947.111038                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    138557622                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     138557622                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7694306                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7694306                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 555032287116                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 555032287116                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    146251928                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    146251928                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.052610                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.052610                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72135.457976                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72135.457976                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5132322                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5132322                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      2561984                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2561984                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 121266464136                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 121266464136                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.017518                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.017518                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47333.029455                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47333.029455                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2296                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2296                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1862                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1862                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11810000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11810000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.447811                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.447811                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6342.642320                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6342.642320                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1799                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1799                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           63                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           63                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1511000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.015152                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.015152                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 23984.126984                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23984.126984                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3761                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3761                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          297                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          297                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      3206500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      3206500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4058                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4058                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.073189                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.073189                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10796.296296                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10796.296296                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          292                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          292                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2918500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2918500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.071957                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.071957                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9994.863014                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9994.863014                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        23500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        23500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        19500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        19500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       584711                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         584711                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       465748                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       465748                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  52764964000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  52764964000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1050459                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1050459                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.443376                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.443376                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 113290.801034                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 113290.801034                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       465748                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       465748                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  52299216000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  52299216000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.443376                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.443376                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 112290.801034                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 112290.801034                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.992739                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          518866728                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         22236855                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            23.333638                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.992739                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999773                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999773                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1082482977                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1082482977                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26391672                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            20203908                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               76342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              150774                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst               76073                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              142150                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst               47993                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              138650                       # number of demand (read+write) hits
system.l2.demand_hits::total                 47227562                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26391672                       # number of overall hits
system.l2.overall_hits::.cpu0.data           20203908                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              76342                       # number of overall hits
system.l2.overall_hits::.cpu1.data             150774                       # number of overall hits
system.l2.overall_hits::.cpu2.inst              76073                       # number of overall hits
system.l2.overall_hits::.cpu2.data             142150                       # number of overall hits
system.l2.overall_hits::.cpu3.inst              47993                       # number of overall hits
system.l2.overall_hits::.cpu3.data             138650                       # number of overall hits
system.l2.overall_hits::total                47227562                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64046                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2031007                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3869                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1303629                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4769                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           1233488                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           1116478                       # number of demand (read+write) misses
system.l2.demand_misses::total                5759115                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64046                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2031007                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3869                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1303629                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4769                       # number of overall misses
system.l2.overall_misses::.cpu2.data          1233488                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1829                       # number of overall misses
system.l2.overall_misses::.cpu3.data          1116478                       # number of overall misses
system.l2.overall_misses::total               5759115                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5485197996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 249862428815                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    389661495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 165824990072                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    485548499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 157664707062                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    172972499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 143858214423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     723743720861                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5485197996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 249862428815                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    389661495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 165824990072                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    485548499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 157664707062                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    172972499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 143858214423                       # number of overall miss cycles
system.l2.overall_miss_latency::total    723743720861                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26455718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        22234915                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           80211                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1454403                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           80842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         1375638                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           49822                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         1255128                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             52986677                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26455718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       22234915                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          80211                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1454403                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          80842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        1375638                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          49822                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        1255128                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            52986677                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002421                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.091343                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.048235                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.896333                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.058992                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.896666                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.036711                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.889533                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.108690                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002421                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.091343                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.048235                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.896333                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.058992                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.896666                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.036711                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.889533                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.108690                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85644.661587                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 123023.913170                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100713.749031                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 127202.593738                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101813.482701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 127820.219623                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 94572.170038                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 128850.021606                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125669.260097                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85644.661587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 123023.913170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100713.749031                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 127202.593738                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101813.482701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 127820.219623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 94572.170038                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 128850.021606                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125669.260097                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             699897                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     23521                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      29.756260                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4879475                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3762739                       # number of writebacks
system.l2.writebacks::total                   3762739                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            103                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         129569                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            351                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           6954                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            387                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5449                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            288                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5707                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              148808                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           103                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        129569                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           351                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          6954                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           387                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5449                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           288                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5707                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             148808                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63943                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1901438                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3518                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1296675                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4382                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      1228039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         1541                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      1110771                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5610307                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63943                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1901438                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3518                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1296675                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4382                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      1228039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         1541                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      1110771                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5163502                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         10773809                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4838759998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 221521809741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    332162996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 152239970681                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    415544499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 144897737652                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    139060499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 132250738032                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 656635784098                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4838759998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 221521809741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    332162996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 152239970681                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    415544499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 144897737652                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    139060499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 132250738032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 517983477856                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1174619261954                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002417                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.085516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.043859                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.891551                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.054204                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.892705                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.030930                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.884986                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.105881                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002417                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.085516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.043859                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.891551                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.054204                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.892705                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.030930                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.884986                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.203331                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75673.021253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 116502.252370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94418.134167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 117407.963199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94829.871976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 117991.153092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 90240.427644                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 119062.109140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 117040.971929                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75673.021253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 116502.252370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94418.134167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 117407.963199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94829.871976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 117991.153092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 90240.427644                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 119062.109140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 100316.312041                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109025.439559                       # average overall mshr miss latency
system.l2.replacements                       16390834                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5814130                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5814130                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5814130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5814130                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     46725350                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         46725350                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     46725350                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     46725350                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5163502                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5163502                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 517983477856                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 517983477856                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 100316.312041                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 100316.312041                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              26                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              24                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   78                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            27                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            41                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            51                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                158                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       120000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        82000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       323000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           65                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           75                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              236                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.870968                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.630769                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.600000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.680000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.669492                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4444.444444                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         2000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  1538.461538                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  1196.078431                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2044.303797                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           27                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           40                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data           38                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           51                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           156                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       538000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       882000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       786500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      1034500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      3241000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.870968                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.615385                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.584615                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.680000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.661017                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19925.925926                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        22050                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20697.368421                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20284.313725                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20775.641026                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           68                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              134                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data           78                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           42                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           30                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            171                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.871795                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.761905                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.783626                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           68                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           32                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          134                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1350000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       650500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       287500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       404500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2692500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.871795                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.761905                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.783626                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19852.941176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20328.125000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20535.714286                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data        20225                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20093.283582                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1827679                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            40697                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            42917                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            49269                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1960562                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1198704                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         850986                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         796021                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         694717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3540428                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 148314890919                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 107948774820                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data 101585278352                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  89096021752                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  446944965843                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3026383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       891683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       838938                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       743986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5500990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.396085                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.954359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.948844                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.933777                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.643598                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 123729.370152                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 126851.410975                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 127616.329660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 128247.936573                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 126240.377108                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        77086                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         5798                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data         4846                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data         5252                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            92982                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1121618                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       845188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       791175                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       689465                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3447446                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 130740732619                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  98959518914                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  93225500429                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  81729534334                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 404655286296                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.370613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.947857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.943067                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.926718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.626696                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 116564.403049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 117085.806843                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 117831.706549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 118540.512331                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 117378.281283                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26391672                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         76342                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst         76073                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst         47993                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26592080                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3869                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4769                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            74513                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5485197996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    389661495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    485548499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    172972499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6533380489                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26455718                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        80211                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        80842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        49822                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26666593                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.048235                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.058992                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.036711                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85644.661587                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100713.749031                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101813.482701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 94572.170038                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87681.082348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          103                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          351                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          387                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          288                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1129                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63943                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3518                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4382                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         1541                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        73384                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4838759998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    332162996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    415544499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    139060499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5725527992                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002417                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.043859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.054204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.030930                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002752                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75673.021253                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94418.134167                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94829.871976                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 90240.427644                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78021.475962                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     18376229                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       110077                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        99233                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        89381                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          18674920                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       832303                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       452643                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       437467                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       421761                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2144174                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 101547537896                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  57876215252                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  56079428710                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  54762192671                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 270265374529                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     19208532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       562720                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       536700                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       511142                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      20819094                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.043330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.804384                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.815105                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.825135                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.102991                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 122007.896038                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 127862.830646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 128191.220618                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 129841.765054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126046.381744                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        52483                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1156                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          603                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          455                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        54697                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       779820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       451487                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       436864                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       421306                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2089477                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  90781077122                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  53280451767                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  51672237223                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  50521203698                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 246254969810                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040598                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.802330                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.813982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.824245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100363                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 116412.860817                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 118011.042991                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 118279.915999                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 119915.699511                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 117854.836311                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           34                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            9                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                56                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          448                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          226                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data          240                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data          193                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1107                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5220949                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1354989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       892990                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data       596494                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      8065422                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          482                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          235                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data          244                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data          202                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1163                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.929461                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.961702                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.983607                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.955446                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.951849                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 11653.904018                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  5995.526549                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data  3720.791667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data  3090.642487                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  7285.837398                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           64                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           16                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data           14                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          103                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          384                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          210                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data          226                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data          184                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1004                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      7957658                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      4541414                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data      4801924                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      3988434                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21289430                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.796680                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.893617                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.926230                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.910891                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.863285                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20723.067708                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21625.780952                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21247.451327                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21676.271739                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21204.611554                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999907                       # Cycle average of tags in use
system.l2.tags.total_refs                   110456409                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16390993                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.738848                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.497464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.830623                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.216592                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.052915                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.136280                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.034134                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.063673                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.018629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.934557                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.215040                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.570273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.044228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.159634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.014602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.175235                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 860612873                       # Number of tag accesses
system.l2.tags.data_accesses                860612873                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4092288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     121755520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        225152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      82999616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        280448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      78604160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         98624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      71101504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    325333184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          684490496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4092288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       225152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       280448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        98624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4696512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240815296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240815296                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63942                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1902430                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3518                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1296869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4382                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        1228190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           1541                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        1110961                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5083331                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            10695164                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3762739                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3762739                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3847968                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        114486419                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           211710                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78044337                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           263705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         73911300                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst            92736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         66856571                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    305910000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             643624744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3847968                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       211710                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       263705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst        92736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4416119                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      226438036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            226438036                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      226438036                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3847968                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       114486419                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          211710                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78044337                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          263705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        73911300                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst           92736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        66856571                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    305910000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            870062780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3738205.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63942.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1871224.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1291710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4382.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   1221412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      1541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   1102834.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5083148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004085932750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       231149                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       231150                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18071898                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3521741                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    10695164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3762739                       # Number of write requests accepted
system.mem_ctrls.readBursts                  10695164                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3762739                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  51453                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 24534                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            537800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            546715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            644628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2337965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            549396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            558995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            557327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            553218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            547860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            536904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           567334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           535078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           543302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           540805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           537006                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           549378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            233846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            234883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            233529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            234000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           233090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           239738                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           230289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           235032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233420                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       9.24                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 579892557911                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                53218555000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            779462139161                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     54482.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                73232.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        21                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6629627                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1612450                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.29                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                43.13                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              10695164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3762739                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1544296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1715433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1318138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  867730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  554493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  501351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  508883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  510187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  486472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  440876                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 434701                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 651828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 366168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 252597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 203570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 151849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  90139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  37890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   2179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  35469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 140805                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 198991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 227184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 238680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 235629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 231033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 229715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 232547                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 233500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 238036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 235389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 221500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 216902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 217710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  25200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  19627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  17103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  15328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  14161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  13340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  13119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  15030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  18762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  22845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  25135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  25493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  25298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  24586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  24204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  23956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  24308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  24020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  23404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  23390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  24609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  27627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  18224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   5874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     35                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6139811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.913534                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.028225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.202856                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4588818     74.74%     74.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       910625     14.83%     89.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        84609      1.38%     90.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        54483      0.89%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        49980      0.81%     92.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        49384      0.80%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        50099      0.82%     94.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        55417      0.90%     95.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       296396      4.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6139811                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       231150                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.046770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.828221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    483.694109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       231145    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-94207            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::94208-98303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::126976-131071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        231150                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       231149                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.172131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.160395                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.648198                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           213943     92.56%     92.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1336      0.58%     93.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11120      4.81%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3365      1.46%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              982      0.42%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              283      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               85      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        231149                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              681197504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3292992                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               239243392                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               684490496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240815296                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       640.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       224.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    643.62                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    226.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1063493120500                       # Total gap between requests
system.mem_ctrls.avgGap                      73557.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4092288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    119758336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       225152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     82669440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       280448                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     78170368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        98624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     70581376                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    325321472                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    239243392                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3847968.426963050384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 112608471.298606649041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 211709.876545244304                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 77733872.834638297558                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 263704.570500642527                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 73503406.404457062483                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 92735.906695912869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 66367495.733342222869                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 305898986.793975412846                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 224959978.079632818699                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63942                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1902430                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3518                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1296869                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4382                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      1228190                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         1541                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      1110961                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5083331                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3762739                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2194995875                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 142412644203                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    184038802                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  98240431800                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    231011551                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  93781728954                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     74301537                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  86048585164                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 356294401275                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25764389280723                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34327.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     74858.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52313.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     75752.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52718.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     76357.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     48216.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     77454.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70090.73                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6847243.27                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21320282760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11331995235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         31113742380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9775086840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83951219040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     199800273720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     240128501280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       597421101255                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.753605                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 621563570659                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35512360000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 406417202841                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          22517974920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11968583715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         44882354160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9738176220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83951219040.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     367870294170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      98595852480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       639524454705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        601.343285                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 251512003316                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35512360000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 776468770184                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                249                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      7272507748                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   45383927299.277847                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          121     96.80%     96.80% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.80%     97.60% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.80%     98.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.80%     99.20% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4e+11-4.5e+11            1      0.80%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         9000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 446143632500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            125                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   154429665000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 909063468500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     18978113                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        18978113                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     18978113                       # number of overall hits
system.cpu1.icache.overall_hits::total       18978113                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        88802                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         88802                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        88802                       # number of overall misses
system.cpu1.icache.overall_misses::total        88802                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1557546000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1557546000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1557546000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1557546000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19066915                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19066915                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19066915                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19066915                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004657                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004657                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004657                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004657                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17539.537398                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17539.537398                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17539.537398                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17539.537398                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          398                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                9                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    44.222222                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        80179                       # number of writebacks
system.cpu1.icache.writebacks::total            80179                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         8591                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         8591                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         8591                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         8591                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        80211                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        80211                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        80211                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        80211                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1383567000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1383567000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1383567000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1383567000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004207                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004207                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004207                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004207                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 17249.093017                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17249.093017                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 17249.093017                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17249.093017                       # average overall mshr miss latency
system.cpu1.icache.replacements                 80179                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     18978113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       18978113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        88802                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        88802                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1557546000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1557546000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19066915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19066915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004657                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004657                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17539.537398                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17539.537398                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         8591                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         8591                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        80211                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        80211                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1383567000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1383567000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004207                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 17249.093017                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17249.093017                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989482                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18471429                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            80179                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           230.377393                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        345341500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989482                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999671                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999671                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38214041                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38214041                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     18278095                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18278095                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     18278095                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18278095                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5174680                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5174680                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5174680                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5174680                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 640488719573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 640488719573                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 640488719573                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 640488719573                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23452775                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23452775                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23452775                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23452775                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220643                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220643                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220643                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220643                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 123773.589782                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 123773.589782                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 123773.589782                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 123773.589782                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9295571                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       313137                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            96810                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3717                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    96.018707                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    84.244552                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1454497                       # number of writebacks
system.cpu1.dcache.writebacks::total          1454497                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4164761                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4164761                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4164761                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4164761                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1009919                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1009919                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1009919                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1009919                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 120194936006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 120194936006                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 120194936006                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 120194936006                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.043062                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.043062                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.043062                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.043062                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 119014.431856                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 119014.431856                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 119014.431856                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 119014.431856                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1454497                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15273984                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15273984                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2954606                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2954606                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 295543841500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 295543841500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     18228590                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18228590                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.162086                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.162086                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 100028.173469                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 100028.173469                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2391394                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2391394                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       563212                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       563212                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  60308265500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  60308265500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030897                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030897                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107079.155806                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107079.155806                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3004111                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3004111                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2220074                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2220074                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 344944878073                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 344944878073                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5224185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5224185                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.424961                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.424961                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 155375.396529                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 155375.396529                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1773367                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1773367                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       446707                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       446707                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  59886670506                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  59886670506                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.085508                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.085508                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 134062.529815                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 134062.529815                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          329                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          226                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          226                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5822500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5822500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          555                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.407207                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.407207                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 25763.274336                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 25763.274336                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          114                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          114                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          112                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          112                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3496500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3496500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.201802                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.201802                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 31218.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 31218.750000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          179                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          179                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1646500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1646500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          387                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.462532                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.462532                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9198.324022                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9198.324022                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          176                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          176                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1492500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1492500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.454780                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.454780                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8480.113636                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8480.113636                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       531500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       531500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       509500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       509500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       603765                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         603765                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       446439                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       446439                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  50668821500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  50668821500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1050204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1050204                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.425097                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.425097                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 113495.508905                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 113495.508905                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       446439                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       446439                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  50222382500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  50222382500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.425097                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.425097                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 112495.508905                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 112495.508905                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.665750                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           20337575                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1456229                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.965918                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        345353000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.665750                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.958305                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.958305                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         50464098                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        50464098                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1063493133500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          47488249                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9576869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     47173516                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12628095                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          9573933                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1077                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           716                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1793                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           79                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5504295                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5504295                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26666595                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     20821658                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1163                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1163                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79367122                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     66708701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       240601                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4365902                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       242494                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      4129578                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       149434                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3767642                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             158971474                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3386329728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2846123712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     10264960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    186169536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     10345728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    176087936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      6375168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    160659776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             6782356544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        25972103                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241196096                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         78965529                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.093788                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.343627                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               72443222     91.74%     91.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6031952      7.64%     99.38% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 126322      0.16%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 334708      0.42%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  29325      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           78965529                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       105992611846                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        2067593576                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         121538876                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1886261751                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          74937032                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       33358720771                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39719937131                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2185862447                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         120574412                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1109359638000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 893018                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745652                       # Number of bytes of host memory used
host_op_rate                                   895530                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1728.34                       # Real time elapsed on the host
host_tick_rate                               26537957                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1543434980                       # Number of instructions simulated
sim_ops                                    1547776027                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.045867                       # Number of seconds simulated
sim_ticks                                 45866504500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.073034                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               15096095                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15237340                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1587391                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         18807104                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             21923                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          35605                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           13682                       # Number of indirect misses.
system.cpu0.branchPred.lookups               18914154                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6784                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2188                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1578962                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   7220473                       # Number of branches committed
system.cpu0.commit.bw_lim_events               349620                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          68360                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       25908339                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            26545979                       # Number of instructions committed
system.cpu0.commit.committedOps              26577062                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     78240069                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.339686                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.938649                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     63076267     80.62%     80.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      9836797     12.57%     93.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2975512      3.80%     96.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       775566      0.99%     97.99% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       645408      0.82%     98.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       423749      0.54%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       134844      0.17%     99.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        22306      0.03%     99.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       349620      0.45%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     78240069                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               44178                       # Number of function calls committed.
system.cpu0.commit.int_insts                 26512453                       # Number of committed integer instructions.
system.cpu0.commit.loads                      5564236                       # Number of loads committed
system.cpu0.commit.membars                      46741                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        47164      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        18169012     68.36%     68.54% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4743      0.02%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.56% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.57% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        5566024     20.94%     89.51% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       2786688     10.49%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         26577062                       # Class of committed instruction
system.cpu0.commit.refs                       8353334                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   26545979                       # Number of Instructions Simulated
system.cpu0.committedOps                     26577062                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.391782                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.391782                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             31054643                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 8829                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13283131                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              57730985                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7237186                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 41755553                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1580864                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                16832                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles               605691                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   18914154                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  4709539                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     74138795                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                39309                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          267                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      65702728                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                3178590                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.210068                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6505525                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          15118018                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.729721                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          82233937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.799910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.765826                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                30701638     37.33%     37.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39784089     48.38%     85.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 9572709     11.64%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 2057553      2.50%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   49632      0.06%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13973      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                    8326      0.01%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    8932      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   37085      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            82233937                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1869                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7804229                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1826703                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                11940799                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.499045                       # Inst execution rate
system.cpu0.iew.exec_refs                    15387890                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   4501538                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               22933760                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             10797028                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             33939                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           996912                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             5686698                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           52471676                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             10886352                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1140561                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44933063                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 34614                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              1643379                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1580864                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              1797352                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        57271                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5274                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          113                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          223                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5232792                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2897601                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           223                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       839932                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        986771                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 22248660                       # num instructions consuming a value
system.cpu0.iew.wb_count                     41587788                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.738176                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 16423433                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.461891                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42509970                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                65207408                       # number of integer regfile reads
system.cpu0.int_regfile_writes               26066111                       # number of integer regfile writes
system.cpu0.ipc                              0.294830                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.294830                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            48871      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             30291369     65.75%     65.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5563      0.01%     65.86% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1372      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                852      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     65.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            10988408     23.85%     89.72% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            4735847     10.28%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            422      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           258      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46073624                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2228                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4434                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2172                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2333                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     380814                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.008265                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 300549     78.92%     78.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    26      0.01%     78.93% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     55      0.01%     78.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     78.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     78.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     78.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     78.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     78.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     78.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     78.95% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 47832     12.56%     91.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32318      8.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               18      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46403339                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         174996609                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     41585616                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         78364164                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  52368754                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46073624                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             102922                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       25894620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           239044                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         34562                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     15665808                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     82233937                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.560275                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.893749                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           49835484     60.60%     60.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           23889269     29.05%     89.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5738955      6.98%     96.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            1307679      1.59%     98.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4             968814      1.18%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             144729      0.18%     99.58% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             272316      0.33%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              62917      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              13774      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       82233937                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.511712                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            63497                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10753                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            10797028                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            5686698                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3937                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                        90038166                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1694843                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               25205023                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             16562916                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                194544                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8836432                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                611655                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 1658                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             83288313                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              55556146                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           33606859                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 40346432                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               1115426                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1580864                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              2426238                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                17043952                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1941                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        83286372                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3838948                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             31309                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  1393118                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         31586                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   130355609                       # The number of ROB reads
system.cpu0.rob.rob_writes                  108964885                       # The number of ROB writes
system.cpu0.timesIdled                          76573                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1703                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.782422                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               15195918                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            15229053                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1540256                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18528377                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits              9474                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          12869                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3395                       # Number of indirect misses.
system.cpu1.branchPred.lookups               18590232                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1029                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1964                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1519761                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7045465                       # Number of branches committed
system.cpu1.commit.bw_lim_events               337860                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          70858                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       25273098                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            25469988                       # Number of instructions committed
system.cpu1.commit.committedOps              25503609                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     74539800                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.342148                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.937173                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     59896674     80.36%     80.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9529363     12.78%     93.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2852998      3.83%     96.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       820191      1.10%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       567370      0.76%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       397533      0.53%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       117025      0.16%     99.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        20786      0.03%     99.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       337860      0.45%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     74539800                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11554                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25442705                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5419619                       # Number of loads committed
system.cpu1.commit.membars                      50460                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        50460      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        17650840     69.21%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     69.41% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5421583     21.26%     90.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       2380306      9.33%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         25503609                       # Class of committed instruction
system.cpu1.commit.refs                       7801889                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   25469988                       # Number of Instructions Simulated
system.cpu1.committedOps                     25503609                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.138499                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.138499                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             29536073                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                20627                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13313077                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55990687                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5893392                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 40900139                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1520770                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                45258                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               584259                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   18590232                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4634959                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     71806901                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                28440                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            8                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63958856                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3082530                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.232559                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           5086457                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          15205392                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.800110                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          78434633                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.817666                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.765857                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                28086796     35.81%     35.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39046734     49.78%     85.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9181465     11.71%     97.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2001954      2.55%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   29381      0.04%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    8350      0.01%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   37248      0.05%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    6568      0.01%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   36137      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            78434633                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1502911                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1762588                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                11688800                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.542926                       # Inst execution rate
system.cpu1.iew.exec_refs                    14556819                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   3935409                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               22639518                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             10541108                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             35923                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           987494                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             5055393                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50764216                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             10621410                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1072353                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43400190                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 29782                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1334896                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1520770                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1490296                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        46619                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              97                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5121489                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2673123                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             7                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       772523                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        990065                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 21682316                       # num instructions consuming a value
system.cpu1.iew.wb_count                     40152365                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.740381                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 16053167                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.502297                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41046186                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                62909327                       # number of integer regfile reads
system.cpu1.int_regfile_writes               25400454                       # number of integer regfile writes
system.cpu1.ipc                              0.318624                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.318624                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            51464      0.12%      0.12% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             29588694     66.53%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 475      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10718691     24.10%     90.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            4112939      9.25%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44472543                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     347867                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007822                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 302450     86.94%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     86.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 43341     12.46%     99.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2076      0.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              44768946                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         167958488                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     40152365                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         76024828                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  50652561                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44472543                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             111655                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       25260607                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           230902                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         40797                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     15223419                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     78434633                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.567001                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.892566                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           47070650     60.01%     60.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23117570     29.47%     89.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5617086      7.16%     96.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1271170      1.62%     98.27% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             916797      1.17%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              98183      0.13%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             266566      0.34%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              63096      0.08%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              13515      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       78434633                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.556341                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            50489                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            2375                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            10541108                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            5055393                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1004                       # number of misc regfile reads
system.cpu1.numCycles                        79937544                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    11705740                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               24553769                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             16050967                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                194603                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7438358                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                582754                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  714                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             80578713                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53819014                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           32860453                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 39530436                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 48960                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1520770                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              1321549                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16809486                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        80578713                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       4069751                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             35992                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  1189706                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         36041                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   124972797                       # The number of ROB reads
system.cpu1.rob.rob_writes                  105448422                       # The number of ROB writes
system.cpu1.timesIdled                          16221                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.725650                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               15453037                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            15495549                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1357273                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         17734033                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits              8358                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          13211                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4853                       # Number of indirect misses.
system.cpu2.branchPred.lookups               17792067                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted          977                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1892                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1327990                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   7054752                       # Number of branches committed
system.cpu2.commit.bw_lim_events               416175                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          73250                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24073321                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25345333                       # Number of instructions committed
system.cpu2.commit.committedOps              25380158                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     73648511                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.344612                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.974691                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     59521339     80.82%     80.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      9214965     12.51%     93.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2490264      3.38%     96.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       972763      1.32%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       393514      0.53%     98.57% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       496228      0.67%     99.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       121061      0.16%     99.40% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        22202      0.03%     99.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       416175      0.57%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     73648511                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               11534                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25317750                       # Number of committed integer instructions.
system.cpu2.commit.loads                      5434284                       # Number of loads committed
system.cpu2.commit.membars                      52275                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        52275      0.21%      0.21% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        17675099     69.64%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            140      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             280      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     69.85% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5436176     21.42%     91.27% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2216188      8.73%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         25380158                       # Class of committed instruction
system.cpu2.commit.refs                       7652364                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25345333                       # Number of Instructions Simulated
system.cpu2.committedOps                     25380158                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.109489                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.109489                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             29745306                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                29535                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            13540302                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              53991056                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6344090                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 39313872                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1328980                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                71497                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               593873                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   17792067                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  5401898                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     70115388                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                32437                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           21                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      61684362                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2716526                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.225756                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           5852448                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          15461395                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.782687                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          77326121                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.800638                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.763027                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28672797     37.08%     37.08% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                37536879     48.54%     85.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 9386920     12.14%     97.76% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1592938      2.06%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                   25135      0.03%     99.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   12897      0.02%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   63137      0.08%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    6501      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   28917      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            77326121                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1484916                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1546409                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                11471285                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.540544                       # Inst execution rate
system.cpu2.iew.exec_refs                    14198477                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   3653272                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               22653421                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             10364448                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             42334                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           757818                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             4515072                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           49440349                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             10545205                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           943956                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             42600863                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 35844                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              1408572                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1328980                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1575888                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        62000                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads             115                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           36                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4930164                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2296992                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       588521                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        957888                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 21381746                       # num instructions consuming a value
system.cpu2.iew.wb_count                     39458505                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.735669                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 15729883                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.500672                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      40281063                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                61626082                       # number of integer regfile reads
system.cpu2.int_regfile_writes               25133372                       # number of integer regfile writes
system.cpu2.ipc                              0.321596                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.321596                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            53261      0.12%      0.12% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             29103897     66.84%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 812      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  280      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     66.96% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            10636816     24.43%     91.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3749753      8.61%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              43544819                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     397255                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.009123                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 338168     85.13%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     85.13% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 57825     14.56%     99.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 1262      0.32%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              43888813                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         165047634                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     39458505                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         73500544                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  49314395                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 43544819                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             125954                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24060191                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           234620                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         52704                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14208857                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     77326121                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.563132                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.906285                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           46949207     60.72%     60.72% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           22306397     28.85%     89.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            5427615      7.02%     96.58% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            1136072      1.47%     98.05% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1033037      1.34%     99.39% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              89924      0.12%     99.50% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             306902      0.40%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              63940      0.08%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              13027      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       77326121                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.552522                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads            50439                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores            1714                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            10364448                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            4515072                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    986                       # number of misc regfile reads
system.cpu2.numCycles                        78811037                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    12830393                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               24645450                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             16081199                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                201060                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 7693822                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                640262                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1926                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             77658814                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              52024229                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           32265899                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 38167065                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 50579                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1328980                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              1374457                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                16184700                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        77658814                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       4116347                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             41056                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  1171919                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         41082                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   122679653                       # The number of ROB reads
system.cpu2.rob.rob_writes                  102584734                       # The number of ROB writes
system.cpu2.timesIdled                          16150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.744887                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               14494919                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            14531992                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1000592                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         15830633                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits              9742                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          12024                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2282                       # Number of indirect misses.
system.cpu3.branchPred.lookups               15887393                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          957                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1919                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           970770                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   7050935                       # Number of branches committed
system.cpu3.commit.bw_lim_events               707756                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          76568                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       20656910                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25144113                       # Number of instructions committed
system.cpu3.commit.committedOps              25180620                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     69998388                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.359731                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.099784                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     57390903     81.99%     81.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      8108726     11.58%     93.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1860346      2.66%     96.23% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       939743      1.34%     97.57% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       260500      0.37%     97.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       582597      0.83%     98.78% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       119779      0.17%     98.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        28038      0.04%     98.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       707756      1.01%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     69998388                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               11418                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25115821                       # Number of committed integer instructions.
system.cpu3.commit.loads                      5421697                       # Number of loads committed
system.cpu3.commit.membars                      54805                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        54805      0.22%      0.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        17670911     70.18%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            140      0.00%     70.39% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             280      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     70.40% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5423616     21.54%     91.93% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       2030868      8.07%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25180620                       # Class of committed instruction
system.cpu3.commit.refs                       7454484                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25144113                       # Number of Instructions Simulated
system.cpu3.committedOps                     25180620                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.966583                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.966583                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30052546                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                30053                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            12876860                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              49344467                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6442334                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 35040180                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                971747                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                74714                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               582431                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   15887393                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  5979617                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     65666363                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                34337                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      55846265                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2003138                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.212990                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           6421219                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          14504661                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.748689                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          73089238                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.767601                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.765310                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                29229957     39.99%     39.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                33232771     45.47%     85.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 9460245     12.94%     98.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1017157      1.39%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                   25719      0.04%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                    7411      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   81237      0.11%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    6635      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   28106      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            73089238                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1502858                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1137247                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                10819004                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.539775                       # Inst execution rate
system.cpu3.iew.exec_refs                    13402793                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   3342170                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               22843053                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              9705477                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             45024                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           451630                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             3877935                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           45824542                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             10060623                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           746557                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             40262921                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 59907                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              1390388                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                971747                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1566918                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        76448                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              74                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4283780                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      1845148                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             5                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       363439                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        773808                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 20684285                       # num instructions consuming a value
system.cpu3.iew.wb_count                     37420363                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.724140                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 14978328                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.501667                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      38070638                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                58293296                       # number of integer regfile reads
system.cpu3.int_regfile_writes               23885791                       # number of integer regfile writes
system.cpu3.ipc                              0.337088                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.337088                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            55778      0.14%      0.14% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             27415314     66.85%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 269      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  280      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     66.99% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            10144682     24.74%     91.73% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3393155      8.27%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              41009478                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     511458                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012472                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 419383     82.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     82.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 91098     17.81%     99.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  977      0.19%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              41465158                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         155834266                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     37420363                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         66468468                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  45691150                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 41009478                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             133392                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       20643922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           214614                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         56824                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     11898892                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     73089238                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.561088                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.949335                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           45341144     62.04%     62.04% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           20177063     27.61%     89.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            4848682      6.63%     96.28% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             995441      1.36%     97.64% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1112571      1.52%     99.16% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             115853      0.16%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             389907      0.53%     99.85% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              88879      0.12%     99.97% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              19698      0.03%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       73089238                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.549783                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads            54799                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores            2226                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             9705477                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            3877935                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    973                       # number of misc regfile reads
system.cpu3.numCycles                        74592096                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17049576                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               24801994                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             16068964                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                167673                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 7449074                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                615985                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1435                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             71087480                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              47721199                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           30053964                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 34253797                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                 39289                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                971747                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              1289812                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                13985000                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        71087480                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       4322814                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             43468                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  1215471                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         43526                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   115122390                       # The number of ROB reads
system.cpu3.rob.rob_writes                   94766087                       # The number of ROB writes
system.cpu3.timesIdled                          15896                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued           230097                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               100159                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              453833                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              22461                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 52036                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2166352                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4296605                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       120061                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        37063                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2123928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1979872                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4336417                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2016935                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1703229                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       931597                       # Transaction distribution
system.membus.trans_dist::WritebackClean            7                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1198939                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             4656                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           3403                       # Transaction distribution
system.membus.trans_dist::ReadExReq            453489                       # Transaction distribution
system.membus.trans_dist::ReadExResp           453271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1703228                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1286                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6453105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6453105                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    197638656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               197638656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             6772                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2166062                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2166062    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2166062                       # Request fanout histogram
system.membus.respLayer1.occupancy        11444710696                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8518552075                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              18.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1024                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          513                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    12595013.645224                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   20525502.907892                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          513    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        26500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    109293000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            513                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    39405262500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   6461242000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      5385328                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5385328                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      5385328                       # number of overall hits
system.cpu2.icache.overall_hits::total        5385328                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16570                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16570                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16570                       # number of overall misses
system.cpu2.icache.overall_misses::total        16570                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1142043000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1142043000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1142043000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1142043000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      5401898                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5401898                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      5401898                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5401898                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.003067                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.003067                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.003067                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.003067                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 68922.329511                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 68922.329511                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 68922.329511                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 68922.329511                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1462                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               29                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    50.413793                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15601                       # number of writebacks
system.cpu2.icache.writebacks::total            15601                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          969                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          969                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          969                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          969                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15601                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15601                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15601                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15601                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1063376000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1063376000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1063376000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1063376000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.002888                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002888                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.002888                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002888                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 68160.758926                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 68160.758926                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 68160.758926                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 68160.758926                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15601                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      5385328                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5385328                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16570                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16570                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1142043000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1142043000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      5401898                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5401898                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.003067                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.003067                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 68922.329511                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 68922.329511                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          969                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          969                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15601                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15601                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1063376000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1063376000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.002888                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002888                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 68160.758926                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 68160.758926                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5836755                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15633                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           373.361159                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10819397                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10819397                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      6918202                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         6918202                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      6918202                       # number of overall hits
system.cpu2.dcache.overall_hits::total        6918202                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      5426451                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       5426451                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      5426451                       # number of overall misses
system.cpu2.dcache.overall_misses::total      5426451                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 463291863756                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 463291863756                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 463291863756                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 463291863756                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     12344653                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     12344653                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     12344653                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     12344653                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.439579                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.439579                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.439579                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.439579                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 85376.586604                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 85376.586604                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 85376.586604                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 85376.586604                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1527277                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      4170358                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            19240                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          45761                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    79.380301                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    91.133454                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       495875                       # number of writebacks
system.cpu2.dcache.writebacks::total           495875                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      4927085                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4927085                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      4927085                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4927085                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       499366                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       499366                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       499366                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       499366                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  54996263977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  54996263977                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  54996263977                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  54996263977                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.040452                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.040452                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.040452                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.040452                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 110132.175553                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 110132.175553                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 110132.175553                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 110132.175553                       # average overall mshr miss latency
system.cpu2.dcache.replacements                495875                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      5481500                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5481500                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      4665062                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4665062                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 404265573500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 404265573500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     10146562                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10146562                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.459768                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.459768                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86658.135197                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86658.135197                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      4277076                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4277076                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       387986                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       387986                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  43054913500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  43054913500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.038238                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.038238                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 110970.275989                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 110970.275989                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1436702                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1436702                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       761389                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       761389                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  59026290256                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  59026290256                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      2198091                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2198091                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.346386                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.346386                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 77524.485192                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 77524.485192                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       650009                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       650009                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       111380                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       111380                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  11941350477                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  11941350477                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.050671                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.050671                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 107212.699560                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 107212.699560                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        18066                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18066                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          682                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          682                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     20535500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     20535500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        18748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18748                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.036377                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.036377                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 30110.703812                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 30110.703812                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          157                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          525                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          525                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     15041500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     15041500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.028003                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.028003                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 28650.476190                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28650.476190                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        17206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          825                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          825                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      7746000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      7746000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        18031                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        18031                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.045755                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.045755                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  9389.090909                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9389.090909                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          819                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          819                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      6992000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      6992000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.045422                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.045422                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  8537.240537                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8537.240537                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1196500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1196500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1131500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1131500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          646                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            646                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1246                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1246                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     12584500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     12584500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1892                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1892                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.658562                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.658562                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 10099.919743                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 10099.919743                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1246                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1246                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     11338500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     11338500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.658562                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.658562                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data  9099.919743                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total  9099.919743                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.472586                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            7457591                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           500072                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.913035                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.472586                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.983518                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.983518                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         25266688                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        25266688                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1058                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          530                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    16171171.698113                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   31439351.249950                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          530    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    206766500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            530                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    37295783500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8570721000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      5963158                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         5963158                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      5963158                       # number of overall hits
system.cpu3.icache.overall_hits::total        5963158                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        16459                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         16459                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        16459                       # number of overall misses
system.cpu3.icache.overall_misses::total        16459                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1159787498                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1159787498                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1159787498                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1159787498                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      5979617                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      5979617                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      5979617                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      5979617                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.002753                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.002753                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.002753                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.002753                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 70465.246856                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 70465.246856                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 70465.246856                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 70465.246856                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1893                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               37                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    51.162162                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        15431                       # number of writebacks
system.cpu3.icache.writebacks::total            15431                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1028                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1028                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1028                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1028                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        15431                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        15431                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        15431                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        15431                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1071896499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1071896499                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1071896499                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1071896499                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.002581                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.002581                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.002581                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.002581                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 69463.838961                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 69463.838961                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 69463.838961                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 69463.838961                       # average overall mshr miss latency
system.cpu3.icache.replacements                 15431                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      5963158                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        5963158                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        16459                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        16459                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1159787498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1159787498                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      5979617                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      5979617                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.002753                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.002753                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 70465.246856                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 70465.246856                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1028                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1028                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        15431                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        15431                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1071896499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1071896499                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 69463.838961                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 69463.838961                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            6171884                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            15463                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           399.138848                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         11974665                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        11974665                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      5933801                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         5933801                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      5933801                       # number of overall hits
system.cpu3.dcache.overall_hits::total        5933801                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      5566464                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       5566464                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      5566464                       # number of overall misses
system.cpu3.dcache.overall_misses::total      5566464                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 479573873265                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 479573873265                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 479573873265                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 479573873265                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11500265                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11500265                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11500265                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11500265                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.484029                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.484029                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.484029                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.484029                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86154.131827                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86154.131827                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86154.131827                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86154.131827                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1547098                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      5583715                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            19350                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          60745                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    79.953385                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    91.920570                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496118                       # number of writebacks
system.cpu3.dcache.writebacks::total           496118                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      5066799                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      5066799                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      5066799                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      5066799                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       499665                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       499665                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       499665                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       499665                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  55457177468                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  55457177468                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  55457177468                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  55457177468                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.043448                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.043448                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.043448                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.043448                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 110988.717377                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 110988.717377                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 110988.717377                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 110988.717377                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496118                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4713412                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4713412                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      4774856                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4774856                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 416120618500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 416120618500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      9488268                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9488268                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.503238                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.503238                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 87148.307404                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 87148.307404                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      4386617                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4386617                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       388239                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       388239                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  43028785000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  43028785000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.040918                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040918                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 110830.661010                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 110830.661010                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1220389                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1220389                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       791608                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       791608                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  63453254765                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  63453254765                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      2011997                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2011997                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.393444                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.393444                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 80157.419790                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80157.419790                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       680182                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       680182                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       111426                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       111426                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  12428392468                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  12428392468                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.055381                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.055381                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 111539.429469                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 111539.429469                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        18777                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18777                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          788                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          788                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     28038500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     28038500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        19565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19565                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.040276                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.040276                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 35581.852792                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 35581.852792                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          179                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          179                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          609                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          609                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     19603500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     19603500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.031127                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.031127                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 32189.655172                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 32189.655172                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18036                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18036                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          732                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          732                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      6474000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      6474000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        18768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18768                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.039003                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.039003                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  8844.262295                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  8844.262295                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          724                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          724                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      5804000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      5804000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.038576                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.038576                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8016.574586                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8016.574586                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1217000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1217000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1163000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1163000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          647                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            647                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1272                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1272                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     14157000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     14157000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1919                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1919                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.662845                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.662845                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 11129.716981                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 11129.716981                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1272                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1272                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     12885000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     12885000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.662845                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.662845                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 10129.716981                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 10129.716981                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.267595                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            6476042                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           500363                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.942688                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.267595                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.977112                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.977112                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         23581372                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        23581372                       # Number of data accesses
system.cpu0.numPwrStateTransitions                290                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          145                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5844786.206897                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   14105989.083609                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          145    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         9500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     88409500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            145                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    45019010500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    847494000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      4632812                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4632812                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4632812                       # number of overall hits
system.cpu0.icache.overall_hits::total        4632812                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76726                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76726                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76726                       # number of overall misses
system.cpu0.icache.overall_misses::total        76726                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5778955497                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5778955497                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5778955497                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5778955497                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4709538                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4709538                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4709538                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4709538                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016292                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016292                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016292                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016292                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75319.389738                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75319.389738                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75319.389738                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75319.389738                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        17041                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              188                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    90.643617                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        71971                       # number of writebacks
system.cpu0.icache.writebacks::total            71971                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         4756                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         4756                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         4756                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         4756                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        71970                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        71970                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        71970                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        71970                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5404096997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5404096997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5404096997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5404096997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015282                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015282                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015282                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015282                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75088.189482                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75088.189482                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75088.189482                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75088.189482                       # average overall mshr miss latency
system.cpu0.icache.replacements                 71971                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4632812                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4632812                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76726                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76726                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5778955497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5778955497                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4709538                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4709538                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016292                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016292                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75319.389738                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75319.389738                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         4756                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         4756                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        71970                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        71970                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5404096997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5404096997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015282                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015282                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75088.189482                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75088.189482                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4706231                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            72003                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            65.361596                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9491047                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9491047                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      7776188                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         7776188                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      7776188                       # number of overall hits
system.cpu0.dcache.overall_hits::total        7776188                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5551524                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5551524                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5551524                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5551524                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 475862646077                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 475862646077                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 475862646077                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 475862646077                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     13327712                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13327712                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     13327712                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13327712                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.416540                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.416540                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.416540                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.416540                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85717.479755                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85717.479755                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85717.479755                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85717.479755                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      2368008                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2742735                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            37957                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          29733                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.386595                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    92.245485                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       549773                       # number of writebacks
system.cpu0.dcache.writebacks::total           549773                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4998942                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4998942                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4998942                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4998942                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       552582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       552582                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       552582                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       552582                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59758009590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59758009590                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59758009590                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59758009590                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.041461                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.041461                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.041461                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.041461                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 108143.243157                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108143.243157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 108143.243157                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108143.243157                       # average overall mshr miss latency
system.cpu0.dcache.replacements                549773                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      6008116                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        6008116                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4549990                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4549990                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 396876806500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 396876806500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     10558106                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10558106                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.430948                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.430948                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87225.863463                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87225.863463                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4145950                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4145950                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       404040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       404040                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  44495899500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  44495899500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038268                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038268                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 110127.461390                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 110127.461390                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1768072                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1768072                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1001534                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1001534                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  78985839577                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  78985839577                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      2769606                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      2769606                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.361616                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.361616                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 78864.860880                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 78864.860880                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       852992                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       852992                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       148542                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       148542                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15262110090                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15262110090                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.053633                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.053633                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 102746.092620                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 102746.092620                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        16768                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16768                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     29086500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     29086500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        17925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17925                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.064547                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.064547                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 25139.585134                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 25139.585134                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          943                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          943                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          214                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          214                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3274500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3274500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.011939                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.011939                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15301.401869                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15301.401869                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        15774                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        15774                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1510                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1510                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     19107500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     19107500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        17284                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17284                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.087364                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.087364                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 12653.973510                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12653.973510                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1504                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1504                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     17609500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     17609500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.087017                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.087017                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 11708.444149                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 11708.444149                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       148000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       148000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       142000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1347                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1347                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          841                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          841                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     10060000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     10060000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2188                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2188                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.384369                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.384369                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 11961.950059                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 11961.950059                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          839                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          839                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      9214000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      9214000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.383455                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.383455                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 10982.121573                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 10982.121573                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.911941                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            8365848                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           552499                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.141834                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.911941                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.997248                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.997248                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         27282685                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        27282685                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10214                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               19239                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4967                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                8414                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                4893                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                9260                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                4688                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                9908                       # number of demand (read+write) hits
system.l2.demand_hits::total                    71583                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10214                       # number of overall hits
system.l2.overall_hits::.cpu0.data              19239                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4967                       # number of overall hits
system.l2.overall_hits::.cpu1.data               8414                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               4893                       # number of overall hits
system.l2.overall_hits::.cpu2.data               9260                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               4688                       # number of overall hits
system.l2.overall_hits::.cpu3.data               9908                       # number of overall hits
system.l2.overall_hits::total                   71583                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             61755                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            526797                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10847                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            486792                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10708                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            487104                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             10743                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            486682                       # number of demand (read+write) misses
system.l2.demand_misses::total                2081428                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            61755                       # number of overall misses
system.l2.overall_misses::.cpu0.data           526797                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10847                       # number of overall misses
system.l2.overall_misses::.cpu1.data           486792                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10708                       # number of overall misses
system.l2.overall_misses::.cpu2.data           487104                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            10743                       # number of overall misses
system.l2.overall_misses::.cpu3.data           486682                       # number of overall misses
system.l2.overall_misses::total               2081428                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5172549452                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  58534104741                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    987839456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  54025330733                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    975243456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  54079850756                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    986132461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54529424253                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     229290475308                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5172549452                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  58534104741                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    987839456                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  54025330733                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    975243456                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  54079850756                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    986132461                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54529424253                       # number of overall miss cycles
system.l2.overall_miss_latency::total    229290475308                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           71969                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          546036                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15814                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          495206                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15601                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          496364                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           15431                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496590                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2153011                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          71969                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         546036                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15814                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         495206                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15601                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         496364                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          15431                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496590                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2153011                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.858078                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.964766                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.685911                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.983009                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.686366                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.981344                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.696196                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.980048                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.966752                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.858078                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.964766                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.685911                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.983009                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.686366                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.981344                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.696196                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.980048                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.966752                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83759.200907                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 111113.208202                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91070.291878                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110982.371799                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 91076.153904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111023.212201                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 91793.024388                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 112043.232034                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 110160.176239                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83759.200907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 111113.208202                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91070.291878                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110982.371799                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 91076.153904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111023.212201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 91793.024388                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 112043.232034                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 110160.176239                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              64458                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3023                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      21.322527                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     83171                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              931592                       # number of writebacks
system.l2.writebacks::total                    931592                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            412                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          10540                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           3742                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           1156                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           3438                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           1313                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           3529                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           1591                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               25721                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           412                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         10540                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          3742                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          1156                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          3438                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          1313                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          3529                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          1591                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              25721                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        61343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       516257                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       485636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         7270                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       485791                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       485091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2055707                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        61343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       516257                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       485636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         7270                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       485791                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       485091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       101785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2157492                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4525909464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  52581947772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    604344973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  49074026749                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    617144964                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  49114551287                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    616824466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49563015772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 206697765447                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4525909464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  52581947772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    604344973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  49074026749                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    617144964                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  49114551287                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    616824466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49563015772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  11632428538                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 218330193985                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.852353                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.945463                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.449285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.980675                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.465996                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.978699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.467500                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.976844                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.954806                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.852353                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.945463                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.449285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.980675                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.465996                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.978699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.467500                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.976844                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.002081                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73780.373702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 101852.270811                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85059.109500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101051.048005                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84889.266025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 101102.225622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85503.807319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 102172.614565                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100548.261716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73780.373702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 101852.270811                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85059.109500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101051.048005                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84889.266025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 101102.225622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85503.807319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 102172.614565                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 114284.310439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 101196.293653                       # average overall mshr miss latency
system.l2.replacements                        4143052                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       938585                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           938585                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            5                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              5                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       938590                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       938590                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000005                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            5                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1156465                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1156465                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            7                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              7                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1156472                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1156472                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000006                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            7                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000006                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       101785                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         101785                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  11632428538                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  11632428538                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 114284.310439                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 114284.310439                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              47                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              80                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              87                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              94                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  308                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           119                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           220                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           177                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           204                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                720                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       390500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        89000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       125500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       457000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1062000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          166                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          300                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          264                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          298                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1028                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.716867                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.733333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.670455                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.684564                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.700389                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3281.512605                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data   404.545455                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data   709.039548                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2240.196078                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         1475                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu2.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          119                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          220                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          175                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          200                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           714                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2408500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      4444500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      3592000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      4101500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14546500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.716867                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.733333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.662879                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.671141                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.694553                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20239.495798                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20202.272727                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20525.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20507.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20373.249300                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           130                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            33                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            31                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            29                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                223                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          403                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          109                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          146                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          117                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              775                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      1328999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       284000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       252500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1996499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          533                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          142                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          177                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          146                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            998                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.756098                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.767606                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.824859                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.801370                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.776553                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3297.764268                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1201.834862                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  1945.205479                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  2158.119658                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2576.127742                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            11                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          400                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          107                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          144                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          113                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          764                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      8242997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2157000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      3018000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2454500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15872497                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.750469                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.753521                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.813559                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.773973                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.765531                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20607.492500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20158.878505                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20958.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 21721.238938                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20775.519634                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             9286                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1101                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             1417                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             1256                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13060                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         135337                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         109332                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         109191                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         109317                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              463177                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14810521415                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11805578904                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  11745143417                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12232274905                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   50593518641                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       144623                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       110433                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       110608                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       110573                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            476237                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.935792                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.990030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.987189                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.988641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.972577                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 109434.385386                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107979.172648                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 107565.123655                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 111897.279517                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109231.500357                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         9711                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          122                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          167                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          186                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10186                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       125626                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       109210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       109024                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       109131                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         452991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  12816640926                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  10703946908                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  10641843925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  11127015409                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  45289447168                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.868645                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.988925                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.985679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.986959                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.951188                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 102022.200229                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98012.516326                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 97610.103509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 101960.170886                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99978.690897                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10214                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4967                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          4893                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          4688                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              24762                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        61755                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10847                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10708                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        10743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94053                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5172549452                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    987839456                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    975243456                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    986132461                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8121764825                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        71969                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15814                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15601                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        15431                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         118815                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.858078                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.685911                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.686366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.696196                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.791592                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83759.200907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91070.291878                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 91076.153904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 91793.024388                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86353.065027                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          412                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         3742                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         3438                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         3529                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         11121                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        61343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         7270                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7214                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        82932                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4525909464                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    604344973                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    617144964                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    616824466                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6364223867                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.852353                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.449285                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.465996                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.467500                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.697993                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73780.373702                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85059.109500                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84889.266025                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85503.807319                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76740.267532                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         9953                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         7313                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data         7843                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data         8652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             33761                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       391460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       377460                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       377913                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       377365                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1524198                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  43723583326                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  42219751829                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  42334707339                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  42297149348                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 170575191842                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       401413                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       384773                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       385756                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       386017                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1557959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.975205                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.980994                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.979668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.977586                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.978330                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 111693.617039                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111852.254090                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 112022.363187                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 112085.512297                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 111911.439224                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          829                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1034                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         1146                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         1405                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         4414                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       390631                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       376426                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       376767                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       375960                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1519784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  39765306846                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  38370079841                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  38472707362                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  38436000363                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 155044094412                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.973140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.978307                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.976698                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.973947                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.975497                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 101797.621914                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101932.597220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 102112.731110                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 102234.281208                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102017.190872                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1054                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1061                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1960                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           37                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           51                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           55                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            2103                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     62448499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        18000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data       178500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data        27999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     62672998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3014                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           38                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           58                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.650299                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.973684                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.944444                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.948276                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.664665                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 31861.479082                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data   486.486486                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data         3500                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data   509.072727                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29801.710889                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          829                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          834                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1131                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           48                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           54                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1269                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     22306472                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       748988                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       968495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data      1076495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     25100450                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.375249                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.947368                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.931034                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.401075                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19722.786914                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20805.222222                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 20176.979167                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 19935.092593                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19779.708432                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.998612                       # Cycle average of tags in use
system.l2.tags.total_refs                     4330778                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4144994                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.044821                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.566829                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.041858                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.442799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.568872                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.349796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.593744                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.335335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.658775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.308146                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     6.132458                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.399482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.016279                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.116294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.008889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.114841                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.009277                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.114615                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.010293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.114190                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.095820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999978                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           31                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38171034                       # Number of tag accesses
system.l2.tags.data_accesses                 38171034                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3926016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      33057856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        454720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31080960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        465280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31090624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        461696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31046016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher      6432768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          138015936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3926016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       454720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       465280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       461696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5307712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59622208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59622208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          61344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         516529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         485640                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           7270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         485791                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7214                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         485094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       100512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2156499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       931597                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             931597                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         85596582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        720740688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          9913989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        677639605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         10144222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        677850304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         10066082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        676877742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    140249798                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3009079011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     85596582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      9913989                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     10144222                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     10066082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        115720874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1299907387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1299907387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1299907387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        85596582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       720740688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         9913989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       677639605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        10144222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       677850304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        10066082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       676877742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    140249798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4308986398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    929193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     61344.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    512922.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    484054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      7270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    484240.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    483740.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    100338.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000115905750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        56745                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        56744                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3965646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             876917                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2156499                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     931604                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2156499                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   931604                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   8272                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2411                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            127353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            141159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            135581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            128300                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            132928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            142489                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            134953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            139144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            130538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           143147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           128675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           128749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           128562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           129147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           127606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             56763                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             60283                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             56784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             60019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             57674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             59395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             61009                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             59687                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             58395                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            58439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            58190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            55145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            58492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56654                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.35                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  89637174962                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10741135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            129916431212                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41726.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60476.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1272878                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  832628                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2156499                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               931604                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  295765                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  384035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  397419                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  357800                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  269156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  173684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  103828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   60064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   33592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   18605                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  14106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15115                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   7445                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5253                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   4396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1523                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    252                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  13745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  30641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  47089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  57356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  63188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  63868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  63687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  65745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  67729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  61443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  60431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  58552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  58491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   4273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    308                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       971907                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    202.645693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   118.513197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   287.105452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       501323     51.58%     51.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       320773     33.00%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        18099      1.86%     86.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12423      1.28%     87.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10125      1.04%     88.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8086      0.83%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6720      0.69%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5844      0.60%     90.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        88514      9.11%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       971907                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        56744                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      37.857412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.505633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.770336                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          28918     50.96%     50.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         19930     35.12%     86.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95          6063     10.68%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         1416      2.50%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          210      0.37%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           77      0.14%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223           64      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           39      0.07%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           22      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         56744                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        56745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.375082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.334503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.256695                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            50648     89.26%     89.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              871      1.53%     90.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1365      2.41%     93.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1173      2.07%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1062      1.87%     97.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              724      1.28%     98.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              441      0.78%     99.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              238      0.42%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              124      0.22%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               50      0.09%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               25      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                9      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         56745                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              137486528                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  529408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59468672                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               138015936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59622656                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2997.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1296.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3009.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1299.92                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        33.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    23.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   45866437000                       # Total gap between requests
system.mem_ctrls.avgGap                      14852.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3926016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     32827008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       454720                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     30979456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       465280                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30991360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       461696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     30959360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher      6421632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59468672                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 85596581.705937489867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 715707646.742515563965                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 9913988.540373727679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 675426574.091775417328                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 10144221.912528781220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 675686109.893113851547                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 10066082.101373126730                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 674988433.007795453072                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 140007006.638144820929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1296559932.968076944351                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        61344                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       516529                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       485640                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         7270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       485791                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       485094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       100512                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       931604                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1988679648                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  31188804754                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    306775870                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  28957212593                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    312924585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  28985535552                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    314920335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  29454144357                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher   8407433518                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1190188090964                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32418.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     60381.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43177.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59626.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     43043.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     59666.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     43654.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     60718.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     83646.07                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1277568.68                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3455060280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1836389115                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          7536755520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2410115760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3620229600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20701205280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        180144000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        39739899555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        866.425292                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    236034760                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1531400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44099069740                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3484441380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1852001745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          7801585260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2440323900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3620229600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20689920990                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        189646560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40078149435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        873.799952                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    255881254                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1531400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  44079223246                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1108                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          555                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10627044.144144                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   16493012.435403                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          555    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     74168500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            555                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    39968495000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5898009500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4618399                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4618399                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4618399                       # number of overall hits
system.cpu1.icache.overall_hits::total        4618399                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16560                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16560                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16560                       # number of overall misses
system.cpu1.icache.overall_misses::total        16560                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1141308000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1141308000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1141308000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1141308000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4634959                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4634959                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4634959                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4634959                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003573                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003573                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003573                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003573                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68919.565217                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68919.565217                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68919.565217                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68919.565217                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1656                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    63.692308                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15814                       # number of writebacks
system.cpu1.icache.writebacks::total            15814                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          746                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          746                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          746                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          746                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15814                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15814                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15814                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15814                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1077368000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1077368000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1077368000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1077368000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003412                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003412                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003412                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003412                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68127.481978                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68127.481978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68127.481978                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68127.481978                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15814                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4618399                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4618399                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16560                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16560                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1141308000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1141308000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4634959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4634959                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003573                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003573                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68919.565217                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68919.565217                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          746                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          746                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15814                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15814                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1077368000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1077368000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003412                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003412                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68127.481978                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68127.481978                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5221108                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15846                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           329.490597                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          9285732                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         9285732                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7395116                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7395116                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7395116                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7395116                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5280754                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5280754                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5280754                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5280754                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 452145160308                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 452145160308                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 452145160308                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 452145160308                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     12675870                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     12675870                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     12675870                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     12675870                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.416599                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.416599                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.416599                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.416599                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85621.326104                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85621.326104                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85621.326104                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85621.326104                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1535946                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2794966                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19041                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          29942                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    80.665196                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    93.346002                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       494649                       # number of writebacks
system.cpu1.dcache.writebacks::total           494649                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4782692                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4782692                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4782692                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4782692                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       498062                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       498062                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       498062                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       498062                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54924491978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54924491978                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54924491978                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54924491978                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.039292                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.039292                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.039292                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.039292                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 110276.415342                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 110276.415342                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 110276.415342                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 110276.415342                       # average overall mshr miss latency
system.cpu1.dcache.replacements                494649                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      5785863                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5785863                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4527131                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4527131                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 392523491000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 392523491000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     10312994                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10312994                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.438973                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.438973                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86704.690233                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86704.690233                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4140257                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4140257                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       386874                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       386874                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42924942000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42924942000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037513                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037513                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 110953.287117                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 110953.287117                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1609253                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1609253                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       753623                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       753623                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  59621669308                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  59621669308                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      2362876                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2362876                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.318943                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.318943                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 79113.388668                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79113.388668                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       642435                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       642435                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       111188                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       111188                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  11999549978                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  11999549978                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.047056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.047056                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 107921.268284                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 107921.268284                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        17404                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17404                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          702                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          702                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     21770500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     21770500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        18106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18106                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.038772                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.038772                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 31012.108262                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 31012.108262                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          149                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          553                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          553                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     15853500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     15853500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.030542                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.030542                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28668.173599                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28668.173599                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        16553                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16553                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          776                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          776                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      6355000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      6355000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        17329                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17329                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.044780                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.044780                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8189.432990                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8189.432990                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          771                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          771                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      5649000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      5649000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.044492                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.044492                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7326.848249                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7326.848249                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1475500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1475500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1410500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1410500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            652                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1312                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1312                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     13537000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     13537000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1964                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1964                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.668024                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.668024                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10317.835366                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10317.835366                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1312                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1312                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     12225000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     12225000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.668024                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.668024                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9317.835366                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9317.835366                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.448890                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            7932671                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           498839                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.902267                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.448890                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.982778                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.982778                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         25925350                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        25925350                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  45866504500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1687853                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            5                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1870182                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1216642                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3211461                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           181020                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            4952                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          3628                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           8580                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          190                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          190                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           479262                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          479262                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        118815                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1569041                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3164                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3164                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       215911                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1654675                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        47442                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1491083                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        46803                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1494753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        46293                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1495528                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6492488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9212288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70131776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2024192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     63350720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1996928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63503360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1975168                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63533312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              275727744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4344925                       # Total snoops (count)
system.tol2bus.snoopTraffic                  60536960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6504180                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.346877                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.545863                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4400216     67.65%     67.65% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2017739     31.02%     98.67% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  34361      0.53%     99.20% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  37768      0.58%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  14096      0.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6504180                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4324523308                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         751465345                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          25142199                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         751853461                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          24934104                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         827209630                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         108204892                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         749613830                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25616403                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
