library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

package AdderTree_Types is
    type MAT is array (17 downto 0) of STD_LOGIC_VECTOR(31 downto 0);
end package AdderTree_Types;

entity mat is
--  Port ( );
end mat;

architecture Behavioral of mat is

begin


end Behavioral;
