

================================================================
== Vivado HLS Report for 'SaveToRamAndOutput'
================================================================
* Date:           Mon Jul 21 16:31:26 2025

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        FinalProjectVhdl_ArminMashhadiEbrahim
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z015-clg485-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.634|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  105737|  105737|  105737|  105737|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  105735|  105735|         2|          1|          1|  105735|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      1|      -|      -|    -|
|Expression       |        -|      -|      0|    107|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      -|      -|      -|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|     72|    -|
|Register         |        -|      -|     59|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      1|     59|    179|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      190|    160|  92400|  46200|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0  |   ~0  |    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |SaveToRamAndOutpubkb_U1  |SaveToRamAndOutpubkb  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln28_fu_111_p2       |     +    |      0|  0|  24|          17|           1|
    |i_fu_117_p2              |     +    |      0|  0|  15|           9|           1|
    |j_fu_145_p2              |     +    |      0|  0|  15|           9|           1|
    |icmp_ln28_fu_105_p2      |   icmp   |      0|  0|  18|          17|          16|
    |icmp_ln29_fu_123_p2      |   icmp   |      0|  0|  13|           9|           9|
    |select_ln47_1_fu_137_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln47_fu_129_p3    |  select  |      0|  0|   9|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 107|          66|          41|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1      |  15|          3|    1|          3|
    |ap_phi_mux_i_0_phi_fu_87_p4  |   9|          2|    9|         18|
    |i_0_reg_83                   |   9|          2|    9|         18|
    |indvar_flatten_reg_72        |   9|          2|   17|         34|
    |j_0_reg_94                   |   9|          2|    9|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  72|         15|   46|         95|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_83               |   9|   0|    9|          0|
    |icmp_ln28_reg_170        |   1|   0|    1|          0|
    |indvar_flatten_reg_72    |  17|   0|   17|          0|
    |j_0_reg_94               |   9|   0|    9|          0|
    |select_ln47_1_reg_184    |   9|   0|    9|          0|
    |select_ln47_reg_179      |   9|   0|    9|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  59|   0|   59|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | SaveToRamAndOutput | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | SaveToRamAndOutput | return value |
|ap_start               |  in |    1| ap_ctrl_hs | SaveToRamAndOutput | return value |
|ap_done                | out |    1| ap_ctrl_hs | SaveToRamAndOutput | return value |
|ap_idle                | out |    1| ap_ctrl_hs | SaveToRamAndOutput | return value |
|ap_ready               | out |    1| ap_ctrl_hs | SaveToRamAndOutput | return value |
|input_image_dout       |  in |   32|   ap_fifo  |     input_image    |    pointer   |
|input_image_empty_n    |  in |    1|   ap_fifo  |     input_image    |    pointer   |
|input_image_read       | out |    1|   ap_fifo  |     input_image    |    pointer   |
|output_image_address0  | out |   17|  ap_memory |    output_image    |     array    |
|output_image_ce0       | out |    1|  ap_memory |    output_image    |     array    |
|output_image_we0       | out |    1|  ap_memory |    output_image    |     array    |
|output_image_d0        | out |    8|  ap_memory |    output_image    |     array    |
+-----------------------+-----+-----+------------+--------------------+--------------+

