
---------- Begin Simulation Statistics ----------
final_tick                                 9781596300                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76853                       # Simulator instruction rate (inst/s)
host_mem_usage                                 661008                       # Number of bytes of host memory used
host_op_rate                                   153204                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   146.91                       # Real time elapsed on the host
host_tick_rate                               66581142                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11290577                       # Number of instructions simulated
sim_ops                                      22507585                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009782                       # Number of seconds simulated
sim_ticks                                  9781596300                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   8126991                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6523788                       # number of cc regfile writes
system.cpu.committedInsts                    11290577                       # Number of Instructions Simulated
system.cpu.committedOps                      22507585                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               8.663504                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         8.663504                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9618195                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  9570713                       # number of floating regfile writes
system.cpu.idleCycles                          164625                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                29552                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1625641                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.306006                       # Inst execution rate
system.cpu.iew.exec_refs                     12108227                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      26755                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                38031221                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4870975                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              4265                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                27450                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22875093                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              12081472                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             59760                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              29932308                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  48521                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents              19165847                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  25771                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              19289072                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             17                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1810                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          27742                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23365899                       # num instructions consuming a value
system.cpu.iew.wb_count                      22638261                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.729247                       # average fanout of values written-back
system.cpu.iew.wb_producers                  17039515                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.231437                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22641304                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 35599449                       # number of integer regfile reads
system.cpu.int_regfile_writes                11392378                       # number of integer regfile writes
system.cpu.ipc                               0.115427                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.115427                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1144      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              11500101     38.34%     38.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     38.35% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.00%     38.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             3204254     10.68%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  207      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 219      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     49.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1594514      5.32%     54.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     54.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     54.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     54.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     54.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        1569945      5.23%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     59.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              4312764     14.38%     73.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1725      0.01%     73.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         7782008     25.95%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25113      0.08%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               29992068                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15570666                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            29806527                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9594396                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            9866743                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     2679698                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.089347                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   93226      3.48%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      3.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            29989      1.12%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      4.60% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                1241562     46.33%     50.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    19      0.00%     50.93% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1314881     49.07%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               17099956                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          130535704                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     13043865                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          13375868                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22875090                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  29992068                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          367502                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             27058                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       532083                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      97651339                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.307134                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.116221                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            88142282     90.26%     90.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3091920      3.17%     93.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1045218      1.07%     94.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              977249      1.00%     95.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2039332      2.09%     97.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1160722      1.19%     98.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              653934      0.67%     99.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              332033      0.34%     99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              208649      0.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        97651339                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.306617                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads               906                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              875                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4870975                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               27450                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                15369354                       # number of misc regfile reads
system.cpu.numCycles                         97815964                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             337                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       171971                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        377128                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1436562                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7159                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2874600                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7159                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 1681919                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1680666                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25452                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1654563                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1653793                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.953462                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     299                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             293                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 20                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              273                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           93                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          371248                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             25737                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     97592094                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.230629                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.216488                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        93195962     95.50%     95.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          449767      0.46%     95.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          455507      0.47%     96.42% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1228708      1.26%     97.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           15009      0.02%     97.70% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          129523      0.13%     97.83% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           47393      0.05%     97.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           93129      0.10%     97.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         1977096      2.03%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     97592094                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11290577                       # Number of instructions committed
system.cpu.commit.opsCommitted               22507585                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4810626                       # Number of memory references committed
system.cpu.commit.loads                       4784452                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1620560                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    9542479                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16130166                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                   143                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass          279      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     11392610     50.62%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     50.62% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      3139623     13.95%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           96      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1594320      7.08%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     71.65% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      1569744      6.97%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     78.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      1620342      7.20%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite         1140      0.01%     85.83% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      3164110     14.06%     99.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        25034      0.11%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     22507585                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       1977096                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      1677905                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1677905                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1677905                       # number of overall hits
system.cpu.dcache.overall_hits::total         1677905                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3249823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3249823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3249823                       # number of overall misses
system.cpu.dcache.overall_misses::total       3249823                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 145028514202                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 145028514202                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 145028514202                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 145028514202                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4927728                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4927728                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4927728                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4927728                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.659497                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.659497                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.659497                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.659497                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44626.588649                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44626.588649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44626.588649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44626.588649                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      9325889                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          564                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs           1016046                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.178609                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          282                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2942                       # number of writebacks
system.cpu.dcache.writebacks::total              2942                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1812255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1812255                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1812255                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1812255                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1437568                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1437568                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1437568                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1437568                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  19307372705                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  19307372705                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19307372705                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19307372705                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.291730                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.291730                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.291730                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.291730                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13430.580470                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13430.580470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13430.580470                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13430.580470                       # average overall mshr miss latency
system.cpu.dcache.replacements                1436543                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1652025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1652025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3249528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3249528                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 145020930200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 145020930200                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4901553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4901553                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.662959                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.662959                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44628.306080                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44628.306080                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data      1812248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1812248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1437280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1437280                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  19299954700                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  19299954700                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.293230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.293230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13428.110528                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13428.110528                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        25880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          25880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          295                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7584002                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7584002                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        26175                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011270                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011270                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25708.481356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25708.481356                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          288                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7418005                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7418005                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011003                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25756.961806                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25756.961806                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1021.071501                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3115474                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1437567                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.167185                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148100                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1021.071501                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.997140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997140                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          641                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          383                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          80281215                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         80281215                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1472121                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              92461169                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   2599472                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1092806                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  25771                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1628540                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   215                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               23122211                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                   893                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     4929183                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       26758                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        127859                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            19                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            3357654                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       11771144                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1681919                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1654112                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      94263861                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   51956                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  507                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3036                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          301                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   3311716                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  7173                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           97651339                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              0.240392                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.201202                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 92491292     94.72%     94.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1553426      1.59%     96.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   131647      0.13%     96.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   150504      0.15%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   165478      0.17%     96.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1516661      1.55%     98.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    48865      0.05%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    79780      0.08%     98.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1513686      1.55%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             97651339                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.017195                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.120340                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      3311085                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3311085                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3311085                       # number of overall hits
system.cpu.icache.overall_hits::total         3311085                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          631                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            631                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          631                       # number of overall misses
system.cpu.icache.overall_misses::total           631                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38376699                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38376699                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38376699                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38376699                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3311716                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3311716                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3311716                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3311716                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60818.857369                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60818.857369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60818.857369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60818.857369                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1763                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   293.833333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           17                       # number of writebacks
system.cpu.icache.writebacks::total                17                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          159                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          159                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          159                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          159                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          472                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          472                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          472                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30160599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30160599                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30160599                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30160599                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000143                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000143                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000143                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000143                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63899.574153                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63899.574153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63899.574153                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63899.574153                       # average overall mshr miss latency
system.cpu.icache.replacements                     17                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3311085                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3311085                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          631                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           631                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38376699                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38376699                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3311716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3311716                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60818.857369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60818.857369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          159                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          159                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          472                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30160599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30160599                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000143                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63899.574153                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63899.574153                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           415.503616                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3311556                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               471                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           7030.904459                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79100                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   415.503616                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.405765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.405765                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          412                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.442383                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6623903                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6623903                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           1600                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     3312228                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           554                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                         194                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   86523                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                    2                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  17                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                   1276                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    0                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                 984694                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   9781596300                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  25771                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1891726                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                58710891                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   3209373                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              33813544                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               22985518                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                327164                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                7988956                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents               32378104                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  26434                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            27886586                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    47651578                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 21393168                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9796541                       # Number of floating rename lookups
system.cpu.rename.committedMaps              27317465                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   569115                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5554079                       # count of insts added to the skid buffer
system.cpu.rob.reads                        118493584                       # The number of ROB reads
system.cpu.rob.writes                        45816936                       # The number of ROB writes
system.cpu.thread_0.numInsts                 11290577                       # Number of Instructions committed
system.cpu.thread_0.numOps                   22507585                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       100                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                    4                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data              1232877                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1232881                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   4                       # number of overall hits
system.l2.overall_hits::.cpu.data             1232877                       # number of overall hits
system.l2.overall_hits::total                 1232881                       # number of overall hits
system.l2.demand_misses::.cpu.inst                468                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             204690                       # number of demand (read+write) misses
system.l2.demand_misses::total                 205158                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               468                       # number of overall misses
system.l2.overall_misses::.cpu.data            204690                       # number of overall misses
system.l2.overall_misses::total                205158                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30010100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16183932600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16213942700                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30010100                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16183932600                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16213942700                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              472                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1437567                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1438039                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             472                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1437567                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1438039                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.991525                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.142386                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.142665                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.991525                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.142386                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.142665                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 64124.145299                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79065.575260                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79031.491338                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 64124.145299                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79065.575260                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79031.491338                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                1307                       # number of writebacks
system.l2.writebacks::total                      1307                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           468                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        204690                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            205158                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          468                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       204690                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           205158                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29076100                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15774552600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15803628700                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29076100                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15774552600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15803628700                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.991525                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.142386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.142665                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.991525                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.142386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.142665                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 62128.418803                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77065.575260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77031.501087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 62128.418803                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77065.575260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77031.501087                       # average overall mshr miss latency
system.l2.replacements                         172406                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         2942                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             2942                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         2942                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         2942                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           17                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               17                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           17                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           17                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         6724                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6724                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               178                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   178                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             109                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 109                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6832600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6832600                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               287                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.379791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.379791                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 62684.403670                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 62684.403670                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6614600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6614600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.379791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.379791                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 60684.403670                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60684.403670                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  4                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30010100                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30010100                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            472                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.991525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.991525                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 64124.145299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 64124.145299                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          468                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29076100                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29076100                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.991525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.991525                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 62128.418803                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 62128.418803                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data       1232699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1232699                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       204581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          204581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  16177100000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  16177100000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data      1437280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1437280                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.142339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.142339                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79074.303088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79074.303088                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       204581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       204581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  15767938000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  15767938000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.142339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.142339                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77074.303088                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77074.303088                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 30500.257034                       # Cycle average of tags in use
system.l2.tags.total_refs                     2867875                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    205174                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     13.977770                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.782949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       124.123981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     30374.350104                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000054                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003788                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.926952                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.930794                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1823                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        13437                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        17307                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  46198774                       # Number of tag accesses
system.l2.tags.data_accesses                 46198774                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      1307.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       467.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    204679.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001167884500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           80                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           80                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              375166                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1209                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      205157                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1307                       # Number of write requests accepted
system.mem_ctrls.readBursts                    205157                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1307                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.86                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                205157                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1307                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   86826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   12706                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           80                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2537.800000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1618.307474                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3852.552944                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047           38     47.50%     47.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095           41     51.25%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      1.25%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            80                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           80                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.112500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.108799                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.355562                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               72     90.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      8.75%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                1      1.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            80                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                13130048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                83648                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1342.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      8.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    9781513600                       # Total gap between requests
system.mem_ctrls.avgGap                      47376.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        29888                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     13099456                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        82496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3055533.992953685578                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1339194094.526268720627                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 8433797.252499572933                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          467                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       204690                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         1307                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13691950                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8962936050                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 202447501150                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29318.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     43787.86                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 154894798.13                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        29888                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     13100160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      13130048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        29888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        83648                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        83648                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          467                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       204690                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         205157                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1307                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1307                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3055534                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data   1339266066                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1342321600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3055534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3055534                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      8551569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         8551569                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      8551569                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3055534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data   1339266066                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1350873170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               205146                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                1289                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        13037                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        13138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        12847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12626                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        12815                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        12604                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        13039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        13076                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13005                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12587                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        12600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        12642                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        12487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12610                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12849                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           39                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            5                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          153                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          301                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           35                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            8                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5130140500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1025730000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8976628000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                25007.27                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           43757.27                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              105635                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1063                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            51.49                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           82.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        99726                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   132.462788                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.956752                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   198.582906                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        71213     71.41%     71.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        20364     20.42%     91.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1608      1.61%     93.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          909      0.91%     94.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          741      0.74%     95.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          567      0.57%     95.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          512      0.51%     96.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          398      0.40%     96.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3414      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        99726                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              13129344                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              82496                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1342.249629                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                8.433797                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.55                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               10.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       361148340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       191932125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      736719480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       3272940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 771987840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   3949174320                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    430512960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    6444748005                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   658.864648                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    998849850                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    326560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   8456186450                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       350973840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       186528045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      728022960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       3455640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 771987840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   3797432340                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    558295680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    6396696345                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   653.952192                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1321535950                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    326560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   8133500350                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             205048                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1307                       # Transaction distribution
system.membus.trans_dist::CleanEvict           170664                       # Transaction distribution
system.membus.trans_dist::ReadExReq               109                       # Transaction distribution
system.membus.trans_dist::ReadExResp              109                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        205048                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       582285                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       582285                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 582285                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     13213696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     13213696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                13213696                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            205157                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  205157    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              205157                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           452901200                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1105925600                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           1437751                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4249                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           17                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1604700                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              287                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             287                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           472                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1437280                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          960                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4311679                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               4312639                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        31232                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     92192576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               92223808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          172406                       # Total snoops (count)
system.tol2bus.snoopTraffic                     83648                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1610446                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004447                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066539                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1603284     99.56%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7162      0.44%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1610446                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9781596300                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          288051800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            141300                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         431270200                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
