// Seed: 4201369888
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout uwire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic id_20;
  ;
  assign id_4 = -1;
endmodule
macromodule module_1 #(
    parameter id_8 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_7,
      id_4,
      id_4,
      id_4,
      id_6,
      id_1,
      id_3,
      id_6,
      id_4,
      id_2,
      id_4,
      id_2,
      id_3,
      id_4,
      id_2,
      id_4,
      id_4
  );
  output wire id_1;
  wire [!  1  &  -1 : id_8  ?  (  1  )  -  1 : {  -1  {  -1  !==  -1  }  }] id_9;
  logic [-1 : -1] id_10 = id_2;
endmodule
