Release 14.7 Map P.20131013 (lin)
Xilinx Map Application Log File for Design 'BH_com'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s500e-vq100-4 -cm area -ir off -pr off
-c 100 -o BH_com_map.ncd BH_com.ngd BH_com.pcf 
Target Device  : xc3s500e
Target Package : vq100
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Sun Apr 15 00:29:40 2018

Mapping design into LUTs...
Running directed packing...
WARNING:Pack:266 - The function generator crom_1/Mmux_dot_256 failed to merge
   with F5 multiplexer crom_1/Mmux_dot_21_f5_1.  There is a conflict for the
   FXMUX.  The design will exhibit suboptimal timing.
Running delay-based LUT packing...
Running related packing...
Updating timing models...
WARNING:PhysDesignRules:812 - Dangling pin <DOB4> on
   block:<vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB5> on
   block:<vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB6> on
   block:<vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB7> on
   block:<vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB12> on
   block:<vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB13> on
   block:<vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB14> on
   block:<vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.B>:<RAMB16_RAMB16B>.
WARNING:PhysDesignRules:812 - Dangling pin <DOB15> on
   block:<vram_1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cs
   tr/ramloop[0].ram.r/s3_noinit.ram/dpram.dp18x18.ram.B>:<RAMB16_RAMB16B>.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    9
Logic Utilization:
  Total Number Slice Registers:         497 out of   9,312    5%
    Number used as Flip Flops:          433
    Number used as Latches:              64
  Number of 4 input LUTs:             6,817 out of   9,312   73%
Logic Distribution:
  Number of occupied Slices:          3,759 out of   4,656   80%
    Number of Slices containing only related logic:   3,759 out of   3,759 100%
    Number of Slices containing unrelated logic:          0 out of   3,759   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:       6,973 out of   9,312   74%
    Number used as logic:             3,201
    Number used as a route-thru:        156
    Number used for Dual Port RAMs:   3,584
      (Two LUTs used per Dual Port RAM)
    Number used as Shift registers:      32

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                 49 out of      66   74%
  Number of RAMB16s:                      1 out of      20    5%
  Number of BUFGMUXs:                     4 out of      24   16%
  Number of MULT18X18SIOs:                4 out of      20   20%

Average Fanout of Non-Clock Nets:                5.62

Peak Memory Usage:  205 MB
Total REAL time to MAP completion:  11 secs 
Total CPU time to MAP completion:   11 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "BH_com_map.mrp" for details.
