Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 02:24:50 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 left/data_in1/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            left/addr_pipe/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.652ns  (logic 4.629ns (60.496%)  route 3.023ns (39.504%))
  Logic Levels:           5  (LUT6=5)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.279ns = ( 11.189 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.604ns
    Clock Pessimism Removal (CPR):    0.530ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.108    -3.083 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.800    -2.284    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.096    -2.188 r  mhdmicw/clkout1_buf/O
                         net (fo=338, unplaced)       0.584    -1.604    left/clk_pixel
                         DSP48E1                                      r  left/data_in1/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      4.009     2.405 r  left/data_in1/P[14]
                         net (fo=7, unplaced)         0.800     3.205    left/data_in1_n_91
                         LUT6 (Prop_lut6_I5_O)        0.124     3.329 r  left/buffer_reg[46]_srl2___left_addr_pipe_buffer_reg_r_0_i_1/O
                         net (fo=5, unplaced)         0.477     3.806    left/data_in0[12]
                         LUT6 (Prop_lut6_I5_O)        0.124     3.930 r  left/buffer_reg[43]_srl2___left_addr_pipe_buffer_reg_r_0_i_2/O
                         net (fo=4, unplaced)         0.473     4.403    left/buffer_reg[43]_srl2___left_addr_pipe_buffer_reg_r_0_i_2_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     4.527 r  left/buffer_reg[40]_srl2___left_addr_pipe_buffer_reg_r_0_i_1/O
                         net (fo=4, unplaced)         0.473     5.000    left/data_in0[6]
                         LUT6 (Prop_lut6_I3_O)        0.124     5.124 r  left/buffer_reg[37]_srl2___left_addr_pipe_buffer_reg_r_0_i_2/O
                         net (fo=3, unplaced)         0.467     5.591    left/buffer_reg[37]_srl2___left_addr_pipe_buffer_reg_r_0_i_2_n_0
                         LUT6 (Prop_lut6_I4_O)        0.124     5.715 r  left/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0_i_1/O
                         net (fo=1, unplaced)         0.333     6.048    left/addr_pipe/data_in0[0]
                         SRL16E                                       r  left/addr_pipe/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439    15.277    mhdmicw/clk_ref_clk_wiz_0
                         MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.378     9.899 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, unplaced)         0.760    10.659    mhdmicw/clk_pixel_clk_wiz_0
                         BUFG (Prop_bufg_I_O)         0.091    10.750 r  mhdmicw/clkout1_buf/O
                         net (fo=338, unplaced)       0.439    11.189    left/addr_pipe/clk_pixel
                         SRL16E                                       r  left/addr_pipe/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0/CLK
                         clock pessimism              0.530    11.719    
                         clock uncertainty           -0.168    11.551    
                         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.044    11.507    left/addr_pipe/buffer_reg[34]_srl2___left_addr_pipe_buffer_reg_r_0
  -------------------------------------------------------------------
                         required time                         11.507    
                         arrival time                          -6.048    
  -------------------------------------------------------------------
                         slack                                  5.459    




