# -*- MakeFile -*-

#target: dependencies
#	action

# Usage:
# make -f 2-Makefile        # compile all *.c files

CC = gcc
SRC = main.c school.c
OBJ = ${SRC:%.c=%.o}
NAME = school

all: ${OBJ}
	${CC} ${OBJ} -o ${NAME}
