{
 "cells": [
  {
   "cell_type": "markdown",
   "id": "29898ea5",
   "metadata": {},
   "source": [
    "# SystemVerilog Tutorial - Complete Guide"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d75ed36f",
   "metadata": {},
   "source": [
    "## Part I: Fundamentals"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "af8f1d5b",
   "metadata": {},
   "source": [
    "### Chapter 1: Introduction to SystemVerilog"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e9325153",
   "metadata": {},
   "source": [
    "#### What is SystemVerilog?\n",
    "\n",
    "SystemVerilog is a unified hardware description and verification language that extends Verilog HDL with powerful features for both design and verification. Standardized as IEEE 1800, SystemVerilog combines the capabilities of traditional Verilog with advanced object-oriented programming concepts, constrained random verification, and assertion-based verification.\n",
    "\n",
    "SystemVerilog serves dual purposes in the semiconductor industry. It functions as a hardware description language (HDL) for designing digital circuits and systems, while simultaneously providing a comprehensive verification environment for testing these designs. This dual nature makes it an essential tool for modern chip development workflows.\n",
    "\n",
    "The language incorporates features from multiple programming paradigms including procedural programming, object-oriented programming, and functional programming. This versatility allows engineers to write more compact, readable, and maintainable code compared to traditional Verilog, while maintaining full backward compatibility with existing Verilog codebases."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c5f45529",
   "metadata": {},
   "source": [
    "#### Evolution from Verilog HDL\n",
    "\n",
    "Verilog HDL was first introduced in the 1980s by Gateway Design Automation and became an IEEE standard (IEEE 1364) in 1995. While Verilog was revolutionary for its time, the increasing complexity of modern semiconductor designs exposed several limitations in the original language.\n",
    "\n",
    "The primary limitations of traditional Verilog included limited data types, lack of object-oriented features, minimal support for verification constructs, and insufficient abstraction mechanisms for complex designs. As chip designs grew from thousands to billions of transistors, these limitations became significant bottlenecks in the design and verification process.\n",
    "\n",
    "SystemVerilog emerged in the early 2000s as a response to these challenges. Accellera, a standards organization, began developing SystemVerilog by incorporating extensions from multiple sources including Superlog (from Co-Design Automation), OpenVera (from Synopsys), and ForSpec (from Intel). The first SystemVerilog standard was released in 2005, with subsequent updates in 2009, 2012, and 2017.\n",
    "\n",
    "The evolution brought significant enhancements in several areas including new data types and structures, object-oriented programming capabilities, enhanced procedural constructs, powerful verification features, and assertion-based verification. These improvements transformed how engineers approach both design and verification tasks."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ad7700b0",
   "metadata": {},
   "source": [
    "#### Key Features and Advantages\n",
    "\n",
    "SystemVerilog introduces numerous features that significantly enhance productivity and design quality. The language provides rich data types including packed and unpacked arrays, associative arrays, dynamic arrays, queues, and user-defined types. These data types enable more natural modeling of complex data structures and improve code readability.\n",
    "\n",
    "Object-oriented programming support is another cornerstone feature. SystemVerilog includes classes, inheritance, polymorphism, and encapsulation, allowing for more modular and reusable verification code. This is particularly valuable in creating sophisticated testbenches and verification environments.\n",
    "\n",
    "Interface constructs revolutionize how designers handle module connectivity. Interfaces encapsulate related signals and their associated behavior, reducing connection errors and improving design maintainability. They also support modports, which define directional views of interface signals for different modules.\n",
    "\n",
    "Constrained random verification capabilities enable automatic generation of test vectors within specified constraints. This approach dramatically improves verification coverage compared to directed testing alone. The constraint solver can generate millions of legal test cases automatically, uncovering corner cases that might be missed in manual testing.\n",
    "\n",
    "Assertion-based verification provides a declarative way to specify and check design properties. SystemVerilog Assertions (SVA) allow engineers to embed temporal properties directly in the design or testbench, enabling continuous monitoring of design behavior throughout simulation.\n",
    "\n",
    "The language also includes enhanced procedural constructs such as always_comb, always_ff, and always_latch, which provide clearer intent and better synthesis results. These constructs help prevent common coding mistakes and improve code reliability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b7cfc90b",
   "metadata": {},
   "source": [
    "#### Design vs. Verification Aspects\n",
    "\n",
    "SystemVerilog serves two distinct but complementary roles in the hardware development process. Understanding the distinction between design and verification aspects is crucial for effective use of the language.\n",
    "\n",
    "On the design side, SystemVerilog extends traditional Verilog with features that improve design productivity and reliability. Enhanced data types allow for more natural representation of complex data structures. Interfaces simplify module connectivity and improve design hierarchy management. Packed arrays and structures enable efficient modeling of buses and protocol-specific data formats.\n",
    "\n",
    "The design subset of SystemVerilog maintains synthesizability, meaning the code can be translated into actual hardware. This includes enhanced procedural blocks, improved enumeration support, and better parameterization mechanisms. These features help create more maintainable and robust hardware descriptions.\n",
    "\n",
    "The verification aspect of SystemVerilog introduces powerful constructs specifically designed for testing and validation. This includes object-oriented programming for creating reusable testbench components, constrained random stimulus generation for comprehensive testing, and functional coverage collection for measuring verification progress.\n",
    "\n",
    "Verification-specific features also include inter-process communication mechanisms, dynamic process management, and advanced debugging capabilities. These features enable the creation of sophisticated verification environments that can handle complex testing scenarios and provide detailed analysis of design behavior.\n",
    "\n",
    "The Universal Verification Methodology (UVM), built on SystemVerilog, represents the culmination of verification capabilities. UVM provides a standardized framework for creating scalable and reusable verification environments, making it easier to develop comprehensive testbenches for complex designs.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dd8d98d0",
   "metadata": {},
   "source": [
    "#### Tool Requirements and Setup\n",
    "\n",
    "Working with SystemVerilog requires appropriate tools and setup procedures. The choice of tools depends on your specific needs, whether you're focusing on design, verification, or both aspects of the language.\n",
    "\n",
    "For design work, you'll need a SystemVerilog-capable synthesis tool. Major EDA vendors like Synopsys, Cadence, and Mentor Graphics offer comprehensive SystemVerilog synthesis solutions. These tools can translate SystemVerilog code into gate-level netlists for implementation. Popular synthesis tools include Synopsys Design Compiler, Cadence Genus, and Mentor Precision.\n",
    "\n",
    "Simulation is essential for both design and verification activities. SystemVerilog simulators must support the full language specification, including verification features. Leading simulators include Synopsys VCS, Cadence Incisive/Xcelium, Mentor QuestaSim/ModelSim, and Aldec Riviera-PRO. These commercial simulators provide comprehensive SystemVerilog support, debugging capabilities, and performance optimization.\n",
    "\n",
    "For learning and smaller projects, several free and open-source options are available. Icarus Verilog provides basic SystemVerilog support, though it doesn't implement all features. Verilator offers excellent performance for simulation but focuses primarily on the synthesizable subset. Open-source tools like Yosys provide synthesis capabilities for certain SystemVerilog constructs.\n",
    "\n",
    "Setting up a SystemVerilog development environment typically involves installing the chosen simulator, configuring library paths, and setting up project directory structures. Most commercial tools provide comprehensive installation guides and licensing setup procedures. Academic users often have access to free licenses through university programs.\n",
    "\n",
    "A typical development setup includes a text editor or IDE with SystemVerilog syntax highlighting, a terminal or command-line interface for running simulations, and visualization tools for viewing waveforms and coverage reports. Many engineers prefer editors like VS Code, Vim, or Emacs with SystemVerilog plugins, while others use integrated development environments provided by EDA vendors.\n",
    "\n",
    "Version control is crucial for any SystemVerilog project. Git is the most popular choice, with platforms like GitHub, GitLab, or Bitbucket providing remote repository hosting. Proper version control practices become essential when working on complex designs or verification environments with multiple contributors.\n",
    "\n",
    "For verification work, additional tools may be needed including coverage analysis tools, constraint solvers, and formal verification engines. These specialized tools integrate with the main simulator to provide comprehensive verification capabilities.\n",
    "\n",
    "The learning curve for SystemVerilog tools can be steep, but most vendors provide extensive documentation, tutorials, and training materials. Starting with simple examples and gradually building complexity is the recommended approach for mastering both the language and its associated tools."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8af57ff3",
   "metadata": {},
   "source": [
    "### Chapter 2: Basic Syntax and Data Types\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "904895dd",
   "metadata": {},
   "source": [
    "#### 2.1 Lexical Conventions\n",
    "\n",
    "SystemVerilog follows specific lexical rules that define how the language is structured and interpreted."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5d67b38e",
   "metadata": {},
   "source": [
    "##### Keywords and Reserved Words\n",
    "\n",
    "SystemVerilog has reserved keywords that cannot be used as identifiers. These include:\n",
    "- `module`, `endmodule`, `class`, `endclass`\n",
    "- `function`, `task`, `if`, `else`, `case`, `default`\n",
    "- `for`, `while`, `repeat`, `forever`\n",
    "- `logic`, `bit`, `reg`, `wire`, `int`, `real`"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "632d9992",
   "metadata": {},
   "source": [
    "##### Case Sensitivity\n",
    "\n",
    "SystemVerilog is case-sensitive. `Signal` and `signal` are different identifiers."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e4713f9a",
   "metadata": {},
   "source": [
    "##### Whitespace\n",
    "\n",
    "Spaces, tabs, and newlines are considered whitespace and are generally ignored except when they separate tokens."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cd4b7e13",
   "metadata": {},
   "source": [
    "##### Numbers and Literals\n",
    "\n",
    "```systemverilog\n",
    "// Decimal numbers\n",
    "123\n",
    "4'b1010     // 4-bit binary\n",
    "8'h2F       // 8-bit hexadecimal\n",
    "12'o377     // 12-bit octal\n",
    "\n",
    "// Real numbers\n",
    "3.14\n",
    "2.5e-3      // Scientific notation\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d3e6e376",
   "metadata": {},
   "source": [
    "#### 2.2 Comments and Identifiers\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b1dd8cf8",
   "metadata": {},
   "source": [
    "##### Single-line Comments\n",
    "\n",
    "```systemverilog\n",
    "// This is a single-line comment\n",
    "logic [7:0] data; // Comment at end of line\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6754da97",
   "metadata": {},
   "source": [
    "##### Multi-line Comments\n",
    "\n",
    "```systemverilog\n",
    "/*\n",
    "  This is a multi-line comment\n",
    "  that spans multiple lines\n",
    "*/\n",
    "logic clock;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "13d1600d",
   "metadata": {},
   "source": [
    "##### Identifiers\n",
    "\n",
    "Identifiers are names used for variables, modules, functions, etc.\n",
    "\n",
    "**Rules for Identifiers:**\n",
    "- Must start with a letter (a-z, A-Z) or underscore (_)\n",
    "- Can contain letters, digits (0-9), underscores, and dollar signs ($)\n",
    "- Cannot be a reserved keyword\n",
    "\n",
    "```systemverilog\n",
    "// Valid identifiers\n",
    "logic data_bus;\n",
    "logic Clock_Signal;\n",
    "logic $display_enable;\n",
    "logic counter_8bit;\n",
    "\n",
    "// Invalid identifiers\n",
    "// logic 8bit_counter;  // Cannot start with digit\n",
    "// logic class;         // Reserved keyword\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7730d3b9",
   "metadata": {},
   "source": [
    "#### 2.3 Four-State vs. Two-State Data Types\n",
    "\n",
    "SystemVerilog distinguishes between four-state and two-state data types based on the values they can represent."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fbe7bd66",
   "metadata": {},
   "source": [
    "##### Four-State Data Types\n",
    "\n",
    "Can represent four logic values:\n",
    "- `0` - Logic zero\n",
    "- `1` - Logic one\n",
    "- `X` - Unknown/don't care\n",
    "- `Z` - High impedance/tri-state\n",
    "\n",
    "```systemverilog\n",
    "logic [3:0] four_state_signal;\n",
    "reg [7:0] legacy_register;\n",
    "wire enable_signal;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9fd9f395",
   "metadata": {},
   "source": [
    "##### Two-State Data Types\n",
    "\n",
    "Can only represent two logic values:\n",
    "- `0` - Logic zero\n",
    "- `1` - Logic one\n",
    "\n",
    "```systemverilog\n",
    "bit [3:0] two_state_signal;\n",
    "byte counter;\n",
    "int address;\n",
    "```\n",
    "\n",
    "**When to Use Each:**\n",
    "- Use four-state types for hardware modeling where X and Z states are meaningful\n",
    "- Use two-state types for testbenches and high-level modeling for better performance"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a6b2a3c6",
   "metadata": {},
   "source": [
    "#### 2.4 Integer Types\n",
    "\n",
    "SystemVerilog provides several integer data types with different sizes and characteristics."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "003cd4f9",
   "metadata": {},
   "source": [
    "##### bit\n",
    "\n",
    "- Two-state data type\n",
    "- Can be single bit or vector\n",
    "- Default value: 0\n",
    "\n",
    "```systemverilog\n",
    "bit single_bit;           // 1-bit\n",
    "bit [7:0] byte_vector;    // 8-bit vector\n",
    "bit [31:0] word_data;     // 32-bit vector\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f56a49c8",
   "metadata": {},
   "source": [
    "##### byte\n",
    "\n",
    "- Two-state, 8-bit signed integer\n",
    "- Range: -128 to +127\n",
    "\n",
    "```systemverilog\n",
    "byte signed_byte = -50;\n",
    "byte unsigned_byte = 200;  // Will wrap around due to signed nature\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "abc37b75",
   "metadata": {},
   "source": [
    "##### shortint\n",
    "\n",
    "- Two-state, 16-bit signed integer\n",
    "- Range: -32,768 to +32,767\n",
    "\n",
    "```systemverilog\n",
    "shortint temperature = -25;\n",
    "shortint pressure = 1013;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6b555faf",
   "metadata": {},
   "source": [
    "##### int\n",
    "\n",
    "- Two-state, 32-bit signed integer\n",
    "- Range: -2,147,483,648 to +2,147,483,647\n",
    "\n",
    "```systemverilog\n",
    "int address = 32'h1000_0000;\n",
    "int counter = 0;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5275c086",
   "metadata": {},
   "source": [
    "##### longint\n",
    "\n",
    "- Two-state, 64-bit signed integer\n",
    "- Range: -9,223,372,036,854,775,808 to +9,223,372,036,854,775,807\n",
    "\n",
    "```systemverilog\n",
    "longint timestamp = 64'h123456789ABCDEF0;\n",
    "longint large_number = 1000000000000;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "57431cdf",
   "metadata": {},
   "source": [
    "##### Comparison Table\n",
    "\n",
    "\n",
    "| Type     | Size | States | Signed | Range |\n",
    "|----------|------|--------|--------|-------|\n",
    "| bit      | 1+   | 2      | No     | 0 to 2^n-1 |\n",
    "| byte     | 8    | 2      | Yes    | -128 to +127 |\n",
    "| shortint | 16   | 2      | Yes    | -32,768 to +32,767 |\n",
    "| int      | 32   | 2      | Yes    | -2^31 to +2^31-1 |\n",
    "| longint  | 64   | 2      | Yes    | -2^63 to +2^63-1 |\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "51e7a3a1",
   "metadata": {},
   "source": [
    "#### 2.5 Real and String Types"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "21fed92c",
   "metadata": {},
   "source": [
    "##### Real Types\n",
    "SystemVerilog supports floating-point numbers with different precisions.\n",
    "\n",
    "```systemverilog\n",
    "// Double-precision real (64-bit)\n",
    "real temperature = 25.5;\n",
    "real voltage = 3.3e-3;\n",
    "\n",
    "// Single-precision real (32-bit)\n",
    "shortreal frequency = 100.0e6;  // 100 MHz\n",
    "\n",
    "// Real number operations\n",
    "real result = 3.14159 * 2.5;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7ab40fcc",
   "metadata": {},
   "source": [
    "##### String Type\n",
    "Dynamic string type that can hold variable-length strings.\n",
    "\n",
    "```systemverilog\n",
    "string message = \"Hello, SystemVerilog!\";\n",
    "string empty_string = \"\";\n",
    "string formatted;\n",
    "\n",
    "// String operations\n",
    "formatted = $sformatf(\"Value: %d\", 42);\n",
    "message = {message, \" Welcome!\"};  // Concatenation\n",
    "\n",
    "// String methods\n",
    "int len = message.len();           // Get length\n",
    "string upper = message.toupper();  // Convert to uppercase\n",
    "string sub = message.substr(0, 5); // Extract substring\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6f5cd59f",
   "metadata": {},
   "source": [
    "#### 2.6 Arrays: Packed vs. Unpacked\n",
    "\n",
    "Arrays in SystemVerilog can be either packed or unpacked, each serving different purposes."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "779a1990",
   "metadata": {},
   "source": [
    "##### Packed Arrays\n",
    "Elements are stored contiguously in memory as a single vector.\n",
    "\n",
    "```systemverilog\n",
    "// Packed array declaration\n",
    "logic [7:0] packed_array;     // 8-bit packed array\n",
    "bit [3:0][7:0] packed_2d;     // 2D packed array: 4 elements of 8 bits each\n",
    "\n",
    "// Accessing packed arrays\n",
    "packed_array[7] = 1'b1;       // Set MSB\n",
    "packed_array[3:0] = 4'b1010;  // Set lower 4 bits\n",
    "\n",
    "// Packed arrays can be treated as vectors\n",
    "logic [31:0] word = packed_2d; // Entire array as 32-bit vector\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ab90250a",
   "metadata": {},
   "source": [
    "##### Unpacked Arrays\n",
    "Elements are stored as separate entities in memory.\n",
    "\n",
    "```systemverilog\n",
    "// Unpacked array declaration\n",
    "logic [7:0] unpacked_array [0:15];    // 16 elements of 8 bits each\n",
    "int memory [0:1023];                  // 1024 integer elements\n",
    "bit [3:0] lookup_table [0:255];       // 256 elements of 4 bits each\n",
    "\n",
    "// Accessing unpacked arrays\n",
    "unpacked_array[0] = 8'hAA;           // Set first element\n",
    "memory[100] = 32'h12345678;          // Set element at index 100\n",
    "\n",
    "// Multi-dimensional unpacked arrays\n",
    "int matrix [0:7][0:7];               // 8x8 matrix\n",
    "matrix[2][3] = 42;                   // Set element at row 2, column 3\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ac314877",
   "metadata": {},
   "source": [
    "##### Dynamic Arrays\n",
    "Arrays whose size can be changed during runtime.\n",
    "\n",
    "```systemverilog\n",
    "// Dynamic array declaration\n",
    "int dynamic_array [];\n",
    "\n",
    "// Allocate memory\n",
    "dynamic_array = new[10];  // Create array with 10 elements\n",
    "\n",
    "// Access elements\n",
    "dynamic_array[0] = 100;\n",
    "dynamic_array[9] = 200;\n",
    "\n",
    "// Resize array\n",
    "dynamic_array = new[20](dynamic_array);  // Resize to 20, preserve data\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "13b8159a",
   "metadata": {},
   "source": [
    "##### Comparison: Packed vs. Unpacked\n",
    "\n",
    "| Aspect            | Packed          | Unpacked          |\n",
    "|-------------------|-----------------|-------------------|\n",
    "| Storage           | Contiguous bits | Separate elements |\n",
    "| Vector operations | Supported       | Not supported     |\n",
    "| Bit selection     | Supported       | Element-wise only |\n",
    "| Memory efficiency | Higher          | Lower             |\n",
    "| Flexibility       | Limited         | Higher            |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3a90fe91",
   "metadata": {},
   "source": [
    "#### 2.7 Structures and Unions\n",
    "\n",
    "SystemVerilog supports user-defined composite data types through structures and unions."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5d853861",
   "metadata": {},
   "source": [
    "##### Structures (struct)\n",
    "Group related data items together.\n",
    "\n",
    "```systemverilog\n",
    "// Basic structure definition\n",
    "typedef struct {\n",
    "    logic [7:0] opcode;\n",
    "    logic [15:0] operand1;\n",
    "    logic [15:0] operand2;\n",
    "    logic valid;\n",
    "} instruction_t;\n",
    "\n",
    "// Using the structure\n",
    "instruction_t cpu_instruction;\n",
    "cpu_instruction.opcode = 8'h01;\n",
    "cpu_instruction.operand1 = 16'h1234;\n",
    "cpu_instruction.operand2 = 16'h5678;\n",
    "cpu_instruction.valid = 1'b1;\n",
    "\n",
    "// Packed structures\n",
    "typedef struct packed {\n",
    "    logic [3:0] command;\n",
    "    logic [7:0] address;\n",
    "    logic [7:0] data;\n",
    "    logic parity;\n",
    "} packet_t;\n",
    "\n",
    "packet_t network_packet;\n",
    "// Can be treated as a 20-bit vector\n",
    "logic [19:0] raw_data = network_packet;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "66b356e1",
   "metadata": {},
   "source": [
    "##### Unions\n",
    "Allow different data types to share the same memory space.\n",
    "\n",
    "```systemverilog\n",
    "// Union definition\n",
    "typedef union {\n",
    "    logic [31:0] word;\n",
    "    logic [15:0] half_word [0:1];\n",
    "    logic [7:0] byte_data [0:3];\n",
    "} data_union_t;\n",
    "\n",
    "// Using the union\n",
    "data_union_t data_reg;\n",
    "data_reg.word = 32'h12345678;\n",
    "\n",
    "// Access the same data in different formats\n",
    "$display(\"Word: %h\", data_reg.word);           // 12345678\n",
    "$display(\"Half[0]: %h\", data_reg.half_word[0]); // 5678\n",
    "$display(\"Half[1]: %h\", data_reg.half_word[1]); // 1234\n",
    "$display(\"Byte[0]: %h\", data_reg.byte_data[0]); // 78\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7b577a30",
   "metadata": {},
   "source": [
    "##### Tagged Unions\n",
    "Unions with type information to ensure safe access.\n",
    "\n",
    "```systemverilog\n",
    "typedef union tagged {\n",
    "    logic [7:0] byte_val;\n",
    "    logic [15:0] word_val;\n",
    "    string str_val;\n",
    "} tagged_union_t;\n",
    "\n",
    "tagged_union_t data;\n",
    "\n",
    "// Setting values with tags\n",
    "data = tagged byte_val 8'hAA;\n",
    "data = tagged word_val 16'h1234;\n",
    "data = tagged str_val \"Hello\";\n",
    "\n",
    "// Safe access using case statement\n",
    "case (data) matches\n",
    "    tagged byte_val .b: $display(\"Byte: %h\", b);\n",
    "    tagged word_val .w: $display(\"Word: %h\", w);\n",
    "    tagged str_val .s: $display(\"String: %s\", s);\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0a94612c",
   "metadata": {},
   "source": [
    "#### 2.8 Best Practices and Common Pitfalls"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "afdd0b7f",
   "metadata": {},
   "source": [
    "##### Best Practices\n",
    "\n",
    "1. **Choose appropriate data types:**\n",
    "   ```systemverilog\n",
    "   // Good: Use two-state types for testbenches\n",
    "   int test_counter = 0;\n",
    "   \n",
    "   // Good: Use four-state types for hardware modeling\n",
    "   logic [7:0] data_bus;\n",
    "   ```\n",
    "\n",
    "2. **Use meaningful identifiers:**\n",
    "   ```systemverilog\n",
    "   // Good\n",
    "   logic clock_enable;\n",
    "   logic [7:0] instruction_opcode;\n",
    "   \n",
    "   // Avoid\n",
    "   logic ce;\n",
    "   logic [7:0] data;\n",
    "   ```\n",
    "\n",
    "3. **Initialize variables:**\n",
    "   ```systemverilog\n",
    "   int counter = 0;\n",
    "   logic [3:0] state = 4'b0000;\n",
    "   ```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "95e8e191",
   "metadata": {},
   "source": [
    "##### Common Pitfalls\n",
    "\n",
    "1. **Mixing four-state and two-state types:**\n",
    "   ```systemverilog\n",
    "   // Problematic: X/Z values will be converted to 0\n",
    "   logic [7:0] four_state = 8'bxxxx_xxxx;\n",
    "   int two_state = four_state;  // X becomes 0\n",
    "   ```\n",
    "\n",
    "2. **Array indexing confusion:**\n",
    "   ```systemverilog\n",
    "   // Packed array - bit selection\n",
    "   logic [7:0] packed_data;\n",
    "   packed_data[0] = 1'b1;  // Sets LSB\n",
    "   \n",
    "   // Unpacked array - element selection\n",
    "   logic [7:0] unpacked_data [0:3];\n",
    "   unpacked_data[0] = 8'hFF;  // Sets first element\n",
    "   ```\n",
    "\n",
    "3. **Signed vs. unsigned operations:**\n",
    "   ```systemverilog\n",
    "   byte signed_val = -1;           // 8'hFF\n",
    "   bit [7:0] unsigned_val = 8'hFF; // 255\n",
    "   \n",
    "   // Comparison might not work as expected\n",
    "   if (signed_val > unsigned_val)  // May not behave as intended\n",
    "   ```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "02d2f1c8",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "This chapter covered the fundamental building blocks of SystemVerilog:\n",
    "\n",
    "- **Lexical conventions** provide the basic rules for writing SystemVerilog code\n",
    "- **Comments and identifiers** help in code documentation and naming\n",
    "- **Four-state vs. two-state** data types serve different modeling needs\n",
    "- **Integer types** offer various sizes and characteristics for different applications\n",
    "- **Real and string types** handle floating-point numbers and text data\n",
    "- **Arrays** provide both packed and unpacked storage options\n",
    "- **Structures and unions** enable creation of complex data types\n",
    "\n",
    "Understanding these concepts is crucial for writing effective SystemVerilog code, whether for synthesis, simulation, or verification purposes. The next chapter will explore operators and expressions, building upon these fundamental data types."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "efdccbe3",
   "metadata": {},
   "source": [
    "### Chapter 3: Operators and Expressions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "806d82de",
   "metadata": {},
   "source": [
    "#### Overview\n",
    "\n",
    "SystemVerilog provides a rich set of operators for performing various operations on data. Understanding these operators and their precedence is crucial for writing efficient and correct SystemVerilog code. This chapter covers all major operator categories with practical examples."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b1d51c4d",
   "metadata": {},
   "source": [
    "#### 3.1 Arithmetic Operators\n",
    "\n",
    "Arithmetic operators perform mathematical operations on numeric values."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "82431563",
   "metadata": {},
   "source": [
    "##### Basic Arithmetic Operators\n",
    "\n",
    "| Operator | Description | Example |\n",
    "|----------|-------------|---------|\n",
    "| `+` | Addition | `a + b` |\n",
    "| `-` | Subtraction | `a - b` |\n",
    "| `*` | Multiplication | `a * b` |\n",
    "| `/` | Division | `a / b` |\n",
    "| `%` | Modulus | `a % b` |\n",
    "| `**` | Exponentiation | `a ** b` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "71d59a7a",
   "metadata": {},
   "source": [
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module arithmetic_example;\n",
    "    logic [7:0] a = 8'd25;\n",
    "    logic [7:0] b = 8'd5;\n",
    "    logic [15:0] result;\n",
    "    \n",
    "    initial begin\n",
    "        result = a + b;     // result = 30\n",
    "        result = a - b;     // result = 20\n",
    "        result = a * b;     // result = 125\n",
    "        result = a / b;     // result = 5\n",
    "        result = a % b;     // result = 0 (25 % 5)\n",
    "        result = a ** 2;    // result = 625 (25^2)\n",
    "        \n",
    "        // Signed arithmetic\n",
    "        logic signed [7:0] x = -8'd10;\n",
    "        logic signed [7:0] y = 8'd3;\n",
    "        logic signed [15:0] signed_result;\n",
    "        \n",
    "        signed_result = x + y;  // -7\n",
    "        signed_result = x / y;  // -3 (truncated toward zero)\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6fb177e8",
   "metadata": {},
   "source": [
    "##### Important Notes\n",
    "- Division by zero results in 'x' (unknown)\n",
    "- Integer division truncates toward zero\n",
    "- Modulus result has the same sign as the first operand"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "57cd0bd1",
   "metadata": {},
   "source": [
    "#### 3.2 Logical and Bitwise Operators"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6c228da7",
   "metadata": {},
   "source": [
    "##### Logical Operators\n",
    "\n",
    "Logical operators work on entire expressions and return 1-bit results.\n",
    "\n",
    "| Operator | Description | Example |\n",
    "|----------|-------------|---------|\n",
    "| `&&` | Logical AND | `(a > 0) && (b < 10)` |\n",
    "| `\\|\\|` | Logical OR | `(a == 0) \\|\\| (b == 0)` |\n",
    "| `!` | Logical NOT | `!(a == b)` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ed59a268",
   "metadata": {},
   "source": [
    "##### Bitwise Operators\n",
    "\n",
    "Bitwise operators work on individual bits of operands.\n",
    "\n",
    "| Operator | Description | Example |\n",
    "|----------|-------------|---------|\n",
    "| `&` | Bitwise AND | `a & b` |\n",
    "| `\\|` | Bitwise OR | `a \\| b` |\n",
    "| `^` | Bitwise XOR | `a ^ b` |\n",
    "| `~` | Bitwise NOT | `~a` |\n",
    "| `~&` | Bitwise NAND | `~&a` or `~(a & b)` |\n",
    "| `~\\|` | Bitwise NOR | `~\\|a` or `~(a \\| b)` |\n",
    "| `~^` or `^~` | Bitwise XNOR | `~^a` or `a ~^ b` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "828fe7b8",
   "metadata": {},
   "source": [
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module logical_bitwise_example;\n",
    "    logic [3:0] a = 4'b1010;\n",
    "    logic [3:0] b = 4'b1100;\n",
    "    logic [3:0] result;\n",
    "    logic logical_result;\n",
    "    \n",
    "    initial begin\n",
    "        // Bitwise operations\n",
    "        result = a & b;     // 4'b1000\n",
    "        result = a | b;     // 4'b1110\n",
    "        result = a ^ b;     // 4'b0110\n",
    "        result = ~a;        // 4'b0101\n",
    "        result = ~&a;       // 1'b1 (NAND of all bits)\n",
    "        \n",
    "        // Logical operations\n",
    "        logical_result = (a > 0) && (b > 0);  // 1'b1\n",
    "        logical_result = (a == 0) || (b == 0); // 1'b0\n",
    "        logical_result = !(a == b);            // 1'b1\n",
    "        \n",
    "        $display(\"a = %b, b = %b\", a, b);\n",
    "        $display(\"a & b = %b\", a & b);\n",
    "        $display(\"a | b = %b\", a | b);\n",
    "        $display(\"a ^ b = %b\", a ^ b);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a804d102",
   "metadata": {},
   "source": [
    "#### 3.3 Reduction Operators\n",
    "\n",
    "Reduction operators perform operations across all bits of a single operand, returning a 1-bit result.\n",
    "\n",
    "| Operator | Description | Equivalent |\n",
    "|----------|-------------|------------|\n",
    "| `&` | Reduction AND | `&a` = `a[0] & a[1] & ... & a[n]` |\n",
    "| `\\|` | Reduction OR | `\\|a` = `a[0] \\| a[1] \\| ... \\| a[n]` |\n",
    "| `^` | Reduction XOR | `^a` = `a[0] ^ a[1] ^ ... ^ a[n]` |\n",
    "| `~&` | Reduction NAND | `~(&a)` |\n",
    "| `~\\|` | Reduction NOR | `~(\\|a)` |\n",
    "| `~^` or `^~` | Reduction XNOR | `~(^a)` |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "840e9e9c",
   "metadata": {},
   "source": [
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module reduction_example;\n",
    "    logic [7:0] data = 8'b11010010;\n",
    "    logic result;\n",
    "    \n",
    "    initial begin\n",
    "        result = &data;   // 1'b0 (not all bits are 1)\n",
    "        result = |data;   // 1'b1 (at least one bit is 1)\n",
    "        result = ^data;   // 1'b1 (odd number of 1s - parity)\n",
    "        result = ~&data;  // 1'b1 (NAND - not all bits are 1)\n",
    "        result = ~|data;  // 1'b0 (NOR - not all bits are 0)\n",
    "        result = ~^data;  // 1'b0 (XNOR - even parity)\n",
    "        \n",
    "        $display(\"data = %b\", data);\n",
    "        $display(\"&data = %b (AND reduction)\", &data);\n",
    "        $display(\"|data = %b (OR reduction)\", |data);\n",
    "        $display(\"^data = %b (XOR reduction - parity)\", ^data);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8bc9288c",
   "metadata": {},
   "source": [
    "#### 3.4 Shift Operators\n",
    "\n",
    "Shift operators move bits left or right within a vector."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4e253f12",
   "metadata": {},
   "source": [
    "##### Logical Shift Operators\n",
    "\n",
    "| Operator | Description | Fill bits |\n",
    "|----------|-------------|-----------|\n",
    "| `<<` | Logical left shift | Zeros from right |\n",
    "| `>>` | Logical right shift | Zeros from left |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "85f4e9dc",
   "metadata": {},
   "source": [
    "##### Arithmetic Shift Operators\n",
    "\n",
    "| Operator | Description | Fill bits |\n",
    "|----------|-------------|-----------|\n",
    "| `<<<` | Arithmetic left shift | Zeros from right |\n",
    "| `>>>` | Arithmetic right shift | Sign bit from left |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "270d50eb",
   "metadata": {},
   "source": [
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module shift_example;\n",
    "    logic [7:0] data = 8'b10110100;\n",
    "    logic signed [7:0] signed_data = 8'sb10110100; // -76 in decimal\n",
    "    logic [7:0] result;\n",
    "    \n",
    "    initial begin\n",
    "        // Logical shifts\n",
    "        result = data << 2;     // 8'b10110100 -> 8'b11010000\n",
    "        result = data >> 2;     // 8'b10110100 -> 8'b00101101\n",
    "        \n",
    "        // Arithmetic shifts\n",
    "        result = data <<< 2;    // Same as logical left shift\n",
    "        result = signed_data >>> 2; // Sign extension: 8'b11101101\n",
    "        \n",
    "        $display(\"Original: %b (%d)\", data, data);\n",
    "        $display(\"Left shift 2: %b\", data << 2);\n",
    "        $display(\"Right shift 2: %b\", data >> 2);\n",
    "        $display(\"Signed data: %b (%d)\", signed_data, signed_data);\n",
    "        $display(\"Arithmetic right shift 2: %b (%d)\", signed_data >>> 2, signed_data >>> 2);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "61da0986",
   "metadata": {},
   "source": [
    "#### 3.5 Comparison and Equality Operators"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8c9de40c",
   "metadata": {},
   "source": [
    "##### Equality Operators\n",
    "\n",
    "| Operator | Description | X/Z handling |\n",
    "|----------|-------------|--------------|\n",
    "| `==` | Logical equality | X/Z → unknown result |\n",
    "| `!=` | Logical inequality | X/Z → unknown result |\n",
    "| `===` | Case equality | X/Z compared exactly |\n",
    "| `!==` | Case inequality | X/Z compared exactly |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bc164029",
   "metadata": {},
   "source": [
    "##### Relational Operators\n",
    "\n",
    "| Operator | Description |\n",
    "|----------|-------------|\n",
    "| `<` | Less than |\n",
    "| `<=` | Less than or equal |\n",
    "| `>` | Greater than |\n",
    "| `>=` | Greater than or equal |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "648c4e2a",
   "metadata": {},
   "source": [
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module comparison_example;\n",
    "    logic [3:0] a = 4'b1010;\n",
    "    logic [3:0] b = 4'b1010;\n",
    "    logic [3:0] c = 4'b1x1z;\n",
    "    logic result;\n",
    "    \n",
    "    initial begin\n",
    "        // Equality comparisons\n",
    "        result = (a == b);      // 1'b1\n",
    "        result = (a != b);      // 1'b0\n",
    "        result = (a == c);      // 1'bx (unknown due to x/z)\n",
    "        result = (a === c);     // 1'b0 (exact comparison)\n",
    "        \n",
    "        // Relational comparisons\n",
    "        result = (a < 4'd15);   // 1'b1\n",
    "        result = (a <= b);      // 1'b1\n",
    "        result = (a > 4'd5);    // 1'b1\n",
    "        result = (a >= b);      // 1'b1\n",
    "        \n",
    "        $display(\"a = %b, b = %b, c = %b\", a, b, c);\n",
    "        $display(\"a == b: %b\", a == b);\n",
    "        $display(\"a == c: %b\", a == c);\n",
    "        $display(\"a === c: %b\", a === c);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ba6b7582",
   "metadata": {},
   "source": [
    "#### 3.6 Conditional Operator\n",
    "\n",
    "The conditional operator provides a compact way to select between two values based on a condition."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "37527aa9",
   "metadata": {},
   "source": [
    "##### Syntax\n",
    "```systemverilog\n",
    "condition ? true_expression : false_expression\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "faee5162",
   "metadata": {},
   "source": [
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module conditional_example;\n",
    "    logic [7:0] a = 8'd10;\n",
    "    logic [7:0] b = 8'd20;\n",
    "    logic [7:0] max_val;\n",
    "    logic [7:0] abs_diff;\n",
    "    \n",
    "    initial begin\n",
    "        // Find maximum\n",
    "        max_val = (a > b) ? a : b;  // max_val = 20\n",
    "        \n",
    "        // Absolute difference\n",
    "        abs_diff = (a > b) ? (a - b) : (b - a);  // abs_diff = 10\n",
    "        \n",
    "        // Nested conditional\n",
    "        logic [1:0] sel = 2'b10;\n",
    "        logic [7:0] mux_out;\n",
    "        mux_out = (sel == 2'b00) ? 8'd1 :\n",
    "                  (sel == 2'b01) ? 8'd2 :\n",
    "                  (sel == 2'b10) ? 8'd4 : 8'd8;  // mux_out = 4\n",
    "        \n",
    "        $display(\"max(%d, %d) = %d\", a, b, max_val);\n",
    "        $display(\"abs_diff = %d\", abs_diff);\n",
    "        $display(\"mux_out = %d\", mux_out);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6298732b",
   "metadata": {},
   "source": [
    "#### 3.7 Operator Precedence\n",
    "\n",
    "Understanding operator precedence is crucial for writing correct expressions. Operators are listed from highest to lowest precedence:\n",
    "\n",
    "| Precedence | Operators | Description |\n",
    "|------------|-----------|-------------|\n",
    "| 1 (Highest) | `()` `[]` `::` `.` | Parentheses, brackets, scope, member selection |\n",
    "| 2  | `+` `-` `!` `~` `&` `~&` `\\|` `~\\|` `^` `~^` `^~` | Unary operators |\n",
    "| 3  | `**` | Exponentiation |\n",
    "| 4  | `*` `/` `%` | Multiplication, division, modulus |\n",
    "| 5  | `+` `-` | Addition, subtraction |\n",
    "| 6  | `<<` `>>` `<<<` `>>>` | Shift operators |\n",
    "| 7  | `<` `<=` `>` `>=`     | Relational operators |\n",
    "| 8  | `==` `!=` `===` `!==` | Equality operators |\n",
    "| 9  | `&`  | Bitwise AND |\n",
    "| 10 | `^` `~^` `^~` | Bitwise XOR, XNOR |\n",
    "| 11 | `\\|`          | Bitwise OR |\n",
    "| 12 | `&&`   | Logical AND |\n",
    "| 13 | `\\|\\|` | Logical OR |\n",
    "| 14 (Lowest) | `?:` | Conditional operator |"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ca31084e",
   "metadata": {},
   "source": [
    "##### Examples\n",
    "\n",
    "```systemverilog\n",
    "module precedence_example;\n",
    "    logic [7:0] a = 8'd2;\n",
    "    logic [7:0] b = 8'd3;\n",
    "    logic [7:0] c = 8'd4;\n",
    "    logic [7:0] result;\n",
    "    \n",
    "    initial begin\n",
    "        // Without parentheses - follows precedence\n",
    "        result = a + b * c;     // 2 + (3 * 4) = 14\n",
    "        \n",
    "        // With parentheses - overrides precedence\n",
    "        result = (a + b) * c;   // (2 + 3) * 4 = 20\n",
    "        \n",
    "        // Complex expression\n",
    "        result = a < b && b < c ? a + b : b * c;\n",
    "        // Evaluated as: ((a < b) && (b < c)) ? (a + b) : (b * c)\n",
    "        // Result: 5 (since 2 < 3 && 3 < 4 is true)\n",
    "        \n",
    "        $display(\"a + b * c = %d\", a + b * c);\n",
    "        $display(\"(a + b) * c = %d\", (a + b) * c);\n",
    "        $display(\"Complex expression = %d\", result);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d77da88a",
   "metadata": {},
   "source": [
    "#### Best Practices\n",
    "\n",
    "1. **Use parentheses for clarity**: Even when not required by precedence, parentheses make expressions more readable.\n",
    "2. **Be careful with signed/unsigned mixing**: SystemVerilog has specific rules for mixed arithmetic.\n",
    "3. **Use case equality for X/Z values**: Use `===` and `!==` when you need to compare X and Z values exactly.\n",
    "4. **Consider bit widths**: Ensure your result variables are wide enough to hold the operation results.\n",
    "5. **Use reduction operators efficiently**: They're powerful for checking conditions across all bits."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "48f1da5a",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "SystemVerilog operators provide powerful tools for data manipulation and decision making. Key points to remember:\n",
    "\n",
    "- Arithmetic operators follow standard mathematical rules with special handling for division and modulus\n",
    "- Logical operators work on expressions, bitwise operators work on individual bits\n",
    "- Reduction operators collapse multi-bit values to single bits\n",
    "- Shift operators provide both logical and arithmetic variants\n",
    "- Comparison operators include both standard and case-sensitive versions\n",
    "- The conditional operator enables compact selection logic\n",
    "- Operator precedence follows intuitive mathematical conventions but should be clarified with parentheses when in doubt\n",
    "\n",
    "Understanding these operators and their interactions is fundamental to writing effective SystemVerilog code for both design and verification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "42901edd",
   "metadata": {},
   "source": [
    "### Chapter 4: Control Flow Statements\n",
    "\n",
    "Control flow statements in SystemVerilog allow you to control the execution path of your code based on conditions and loops. This chapter covers all essential control structures used in both synthesizable RTL design and testbench development."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5fa42d91",
   "metadata": {},
   "source": [
    "#### 4.1 if-else Statements\n",
    "\n",
    "The `if-else` statement is the most fundamental conditional control structure in SystemVerilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8bcb7f24",
   "metadata": {},
   "source": [
    "##### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "if (condition1) begin\n",
    "    // statements\n",
    "end else if (condition2) begin\n",
    "    // statements\n",
    "end else begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2e3e9446",
   "metadata": {},
   "source": [
    "##### Single Statement (without begin-end)\n",
    "\n",
    "```systemverilog\n",
    "if (condition)\n",
    "    statement;\n",
    "else\n",
    "    statement;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "55c93e95",
   "metadata": {},
   "source": [
    "##### Practical Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "749e72d4",
   "metadata": {},
   "source": [
    "###### Example 1: Simple Comparator\n",
    "```systemverilog\n",
    "module comparator(\n",
    "    input logic [7:0] a, b,\n",
    "    output logic gt, eq, lt\n",
    ");\n",
    "    always_comb begin\n",
    "        if (a > b) begin\n",
    "            gt = 1'b1;\n",
    "            eq = 1'b0;\n",
    "            lt = 1'b0;\n",
    "        end else if (a == b) begin\n",
    "            gt = 1'b0;\n",
    "            eq = 1'b1;\n",
    "            lt = 1'b0;\n",
    "        end else begin\n",
    "            gt = 1'b0;\n",
    "            eq = 1'b0;\n",
    "            lt = 1'b1;\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2cfcc9ee",
   "metadata": {},
   "source": [
    "###### Example 2: Priority Encoder\n",
    "```systemverilog\n",
    "module priority_encoder(\n",
    "    input logic [7:0] data_in,\n",
    "    output logic [2:0] encoded_out,\n",
    "    output logic valid\n",
    ");\n",
    "    always_comb begin\n",
    "        if (data_in[7])\n",
    "            encoded_out = 3'd7;\n",
    "        else if (data_in[6])\n",
    "            encoded_out = 3'd6;\n",
    "        else if (data_in[5])\n",
    "            encoded_out = 3'd5;\n",
    "        else if (data_in[4])\n",
    "            encoded_out = 3'd4;\n",
    "        else if (data_in[3])\n",
    "            encoded_out = 3'd3;\n",
    "        else if (data_in[2])\n",
    "            encoded_out = 3'd2;\n",
    "        else if (data_in[1])\n",
    "            encoded_out = 3'd1;\n",
    "        else if (data_in[0])\n",
    "            encoded_out = 3'd0;\n",
    "        else\n",
    "            encoded_out = 3'd0;\n",
    "            \n",
    "        valid = |data_in; // OR reduction\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cda56b3d",
   "metadata": {},
   "source": [
    "##### Best Practices for if-else\n",
    "- Always use `begin-end` blocks for multiple statements\n",
    "- Use `always_comb` for combinational logic\n",
    "- Use `always_ff` for sequential logic\n",
    "- Avoid complex nested conditions when possible"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a096b975",
   "metadata": {},
   "source": [
    "#### 4.2 Case Statements\n",
    "\n",
    "Case statements provide a cleaner alternative to multiple if-else statements when comparing a single expression against multiple values."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e65b4346",
   "metadata": {},
   "source": [
    "##### case Statement1\n",
    "\n",
    "The standard `case` statement performs exact matching including X and Z values.\n",
    "\n",
    "```systemverilog\n",
    "case (expression)\n",
    "    value1: statement1;\n",
    "    value2: statement2;\n",
    "    value3, value4: statement3; // Multiple values\n",
    "    default: default_statement;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "61368f57",
   "metadata": {},
   "source": [
    "###### Example: ALU Design\n",
    "```systemverilog\n",
    "module alu(\n",
    "    input logic [3:0] opcode,\n",
    "    input logic [7:0] a, b,\n",
    "    output logic [7:0] result,\n",
    "    output logic zero\n",
    ");\n",
    "    always_comb begin\n",
    "        case (opcode)\n",
    "            4'b0000: result = a + b;        // ADD\n",
    "            4'b0001: result = a - b;        // SUB\n",
    "            4'b0010: result = a & b;        // AND\n",
    "            4'b0011: result = a | b;        // OR\n",
    "            4'b0100: result = a ^ b;        // XOR\n",
    "            4'b0101: result = ~a;           // NOT\n",
    "            4'b0110: result = a << 1;       // Shift left\n",
    "            4'b0111: result = a >> 1;       // Shift right\n",
    "            default: result = 8'h00;\n",
    "        endcase\n",
    "        \n",
    "        zero = (result == 8'h00);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8b586cc0",
   "metadata": {},
   "source": [
    "##### casex Statement\n",
    "\n",
    "`casex` treats X and Z as don't-care values in both the case expression and case items.\n",
    "\n",
    "```systemverilog\n",
    "casex (data)\n",
    "    4'b1???: // Matches any 4-bit value starting with 1\n",
    "        result = \"starts_with_1\";\n",
    "    4'b?1??: // Matches any 4-bit value with second bit as 1\n",
    "        result = \"second_bit_1\";\n",
    "    default:\n",
    "        result = \"other\";\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "66941e6a",
   "metadata": {},
   "source": [
    "###### Example: Instruction Decoder\n",
    "```systemverilog\n",
    "module instruction_decoder(\n",
    "    input logic [7:0] instruction,\n",
    "    output logic [2:0] op_type\n",
    ");\n",
    "    always_comb begin\n",
    "        casex (instruction)\n",
    "            8'b000?????: op_type = 3'b001;  // Load instructions\n",
    "            8'b001?????: op_type = 3'b010;  // Store instructions\n",
    "            8'b010?????: op_type = 3'b011;  // Arithmetic\n",
    "            8'b011?????: op_type = 3'b100;  // Logic\n",
    "            8'b1???????: op_type = 3'b101;  // Branch\n",
    "            default:     op_type = 3'b000;  // NOP\n",
    "        endcase\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e903eacd",
   "metadata": {},
   "source": [
    "##### casez Statement\n",
    "\n",
    "`casez` treats only Z as don't-care values (more restrictive than casex).\n",
    "\n",
    "```systemverilog\n",
    "casez (selector)\n",
    "    4'b1zzz: output = input1;\n",
    "    4'bz1zz: output = input2;\n",
    "    default: output = default_val;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5aa92af9",
   "metadata": {},
   "source": [
    "##### Case Statement Guidelines\n",
    "- Always include a `default` case\n",
    "- Use `casex` for don't-care matching\n",
    "- Use `casez` when only Z should be treated as don't-care\n",
    "- Avoid overlapping case items"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a976ab38",
   "metadata": {},
   "source": [
    "#### 4.3 unique and priority Modifiers\n",
    "\n",
    "SystemVerilog provides `unique` and `priority` modifiers to specify the intent and improve synthesis results."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f10c5e08",
   "metadata": {},
   "source": [
    "##### unique Modifier\n",
    "\n",
    "The `unique` modifier indicates that case items are mutually exclusive and exactly one will match.\n",
    "\n",
    "```systemverilog\n",
    "unique case (state)\n",
    "    IDLE:  next_state = START;\n",
    "    START: next_state = ACTIVE;\n",
    "    ACTIVE: next_state = DONE;\n",
    "    DONE:  next_state = IDLE;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8c3725ad",
   "metadata": {},
   "source": [
    "##### priority Modifier\n",
    "\n",
    "The `priority` modifier indicates that case items should be evaluated in order, and at least one will match.\n",
    "\n",
    "```systemverilog\n",
    "priority case (1'b1)\n",
    "    error_flag:     status = ERROR;\n",
    "    warning_flag:   status = WARNING;\n",
    "    ready_flag:     status = READY;\n",
    "    default:        status = IDLE;\n",
    "endcase\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7453ca5d",
   "metadata": {},
   "source": [
    "##### Example: State Machine with unique\n",
    "```systemverilog\n",
    "typedef enum logic [1:0] {\n",
    "    IDLE = 2'b00,\n",
    "    READ = 2'b01,\n",
    "    WRITE = 2'b10,\n",
    "    DONE = 2'b11\n",
    "} state_t;\n",
    "\n",
    "module fsm(\n",
    "    input logic clk, rst_n, start, rw,\n",
    "    output logic busy, done\n",
    ");\n",
    "    state_t current_state, next_state;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n)\n",
    "            current_state <= IDLE;\n",
    "        else\n",
    "            current_state <= next_state;\n",
    "    end\n",
    "    \n",
    "    always_comb begin\n",
    "        unique case (current_state)\n",
    "            IDLE: begin\n",
    "                if (start)\n",
    "                    next_state = rw ? WRITE : READ;\n",
    "                else\n",
    "                    next_state = IDLE;\n",
    "            end\n",
    "            READ: next_state = DONE;\n",
    "            WRITE: next_state = DONE;\n",
    "            DONE: next_state = IDLE;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    assign busy = (current_state != IDLE);\n",
    "    assign done = (current_state == DONE);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "075077a5",
   "metadata": {},
   "source": [
    "#### 4.4 Loop Statements\n",
    "\n",
    "SystemVerilog provides several loop constructs for different use cases."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d78080d7",
   "metadata": {},
   "source": [
    "##### for Loop\n",
    "\n",
    "The `for` loop is used when the number of iterations is known.\n",
    "\n",
    "```systemverilog\n",
    "for (initialization; condition; increment) begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2a68d4fd",
   "metadata": {},
   "source": [
    "###### Example: Parallel-to-Serial Converter\n",
    "```systemverilog\n",
    "module parallel_to_serial(\n",
    "    input logic clk, rst_n, load,\n",
    "    input logic [7:0] parallel_in,\n",
    "    output logic serial_out, done\n",
    ");\n",
    "    logic [7:0] shift_reg;\n",
    "    logic [2:0] count;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            shift_reg <= 8'h00;\n",
    "            count <= 3'd0;\n",
    "        end else if (load) begin\n",
    "            shift_reg <= parallel_in;\n",
    "            count <= 3'd0;\n",
    "        end else if (count < 3'd7) begin\n",
    "            shift_reg <= {shift_reg[6:0], 1'b0};\n",
    "            count <= count + 1'b1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign serial_out = shift_reg[7];\n",
    "    assign done = (count == 3'd7);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "818e986b",
   "metadata": {},
   "source": [
    "###### Example: Generate Loop for Parameterized Design\n",
    "```systemverilog\n",
    "module ripple_carry_adder #(parameter WIDTH = 8)(\n",
    "    input logic [WIDTH-1:0] a, b,\n",
    "    input logic cin,\n",
    "    output logic [WIDTH-1:0] sum,\n",
    "    output logic cout\n",
    ");\n",
    "    logic [WIDTH:0] carry;\n",
    "    \n",
    "    assign carry[0] = cin;\n",
    "    \n",
    "    generate\n",
    "        for (genvar i = 0; i < WIDTH; i++) begin : adder_stage\n",
    "            full_adder fa (\n",
    "                .a(a[i]),\n",
    "                .b(b[i]),\n",
    "                .cin(carry[i]),\n",
    "                .sum(sum[i]),\n",
    "                .cout(carry[i+1])\n",
    "            );\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "    assign cout = carry[WIDTH];\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c886bb2b",
   "metadata": {},
   "source": [
    "##### while Loop\n",
    "\n",
    "The `while` loop continues as long as the condition is true.\n",
    "\n",
    "```systemverilog\n",
    "while (condition) begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e0d48325",
   "metadata": {},
   "source": [
    "###### Example: Testbench with while Loop\n",
    "```systemverilog\n",
    "module tb_counter;\n",
    "    logic clk, rst_n, enable;\n",
    "    logic [3:0] count;\n",
    "    integer test_cycles;\n",
    "    \n",
    "    counter dut (.*);\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk;\n",
    "    end\n",
    "    \n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        enable = 0;\n",
    "        test_cycles = 0;\n",
    "        \n",
    "        #10 rst_n = 1;\n",
    "        #10 enable = 1;\n",
    "        \n",
    "        while (test_cycles < 20) begin\n",
    "            @(posedge clk);\n",
    "            $display(\"Cycle %0d: count = %0d\", test_cycles, count);\n",
    "            test_cycles++;\n",
    "        end\n",
    "        \n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8f6ae599",
   "metadata": {},
   "source": [
    "##### do-while Loop\n",
    "\n",
    "The `do-while` loop executes at least once before checking the condition.\n",
    "\n",
    "```systemverilog\n",
    "do begin\n",
    "    // statements\n",
    "end while (condition);\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "875ba7b1",
   "metadata": {},
   "source": [
    "###### Example: Random Test Generation\n",
    "```systemverilog\n",
    "class random_test;\n",
    "    rand bit [7:0] data;\n",
    "    \n",
    "    function void generate_unique_values();\n",
    "        bit [7:0] prev_value;\n",
    "        \n",
    "        do begin\n",
    "            randomize();\n",
    "        end while (data == prev_value);\n",
    "        \n",
    "        prev_value = data;\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6187e1b4",
   "metadata": {},
   "source": [
    "#### 4.5 foreach Loops\n",
    "\n",
    "The `foreach` loop iterates over arrays, providing a clean syntax for array operations.\n",
    "\n",
    "```systemverilog\n",
    "foreach (array_name[i]) begin\n",
    "    // statements using array_name[i]\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a0ddd643",
   "metadata": {},
   "source": [
    "##### Example: Array Processing\n",
    "```systemverilog\n",
    "module array_processor;\n",
    "    logic [7:0] data_array[16];\n",
    "    logic [7:0] sum;\n",
    "    integer i;\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize array\n",
    "        foreach (data_array[i]) begin\n",
    "            data_array[i] = i * 2;\n",
    "        end\n",
    "        \n",
    "        // Calculate sum\n",
    "        sum = 0;\n",
    "        foreach (data_array[i]) begin\n",
    "            sum += data_array[i];\n",
    "        end\n",
    "        \n",
    "        $display(\"Array sum = %0d\", sum);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "227f0d80",
   "metadata": {},
   "source": [
    "##### Example: Multi-dimensional Array\n",
    "```systemverilog\n",
    "module matrix_operations;\n",
    "    logic [7:0] matrix[4][4];\n",
    "    logic [7:0] row_sum[4];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize matrix\n",
    "        foreach (matrix[i]) begin\n",
    "            foreach (matrix[i][j]) begin\n",
    "                matrix[i][j] = i + j;\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        // Calculate row sums\n",
    "        foreach (row_sum[i]) begin\n",
    "            row_sum[i] = 0;\n",
    "            foreach (matrix[i][j]) begin\n",
    "                row_sum[i] += matrix[i][j];\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        // Display results\n",
    "        foreach (row_sum[i]) begin\n",
    "            $display(\"Row %0d sum = %0d\", i, row_sum[i]);\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2bb8962d",
   "metadata": {},
   "source": [
    "#### 4.6 repeat Statements\n",
    "\n",
    "The `repeat` statement executes a block a specified number of times.\n",
    "\n",
    "```systemverilog\n",
    "repeat (expression) begin\n",
    "    // statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0eabed19",
   "metadata": {},
   "source": [
    "##### Example: Clock Generation\n",
    "```systemverilog\n",
    "module clock_generator;\n",
    "    logic clk;\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        \n",
    "        repeat (100) begin\n",
    "            #5 clk = ~clk;\n",
    "            #5 clk = ~clk;\n",
    "        end\n",
    "        \n",
    "        $display(\"Generated 100 clock cycles\");\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "45a0e8cb",
   "metadata": {},
   "source": [
    "##### Example: Shift Register Test\n",
    "```systemverilog\n",
    "module shift_register_test;\n",
    "    logic clk, rst_n, serial_in;\n",
    "    logic [7:0] parallel_out;\n",
    "    \n",
    "    shift_register dut (.*);\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        forever #5 clk = ~clk;\n",
    "    end\n",
    "    \n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        serial_in = 0;\n",
    "        \n",
    "        #10 rst_n = 1;\n",
    "        \n",
    "        // Shift in pattern 10110011\n",
    "        repeat (8) begin\n",
    "            @(posedge clk);\n",
    "            serial_in = $random;\n",
    "        end\n",
    "        \n",
    "        @(posedge clk);\n",
    "        $display(\"Final parallel output: %b\", parallel_out);\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fd89afeb",
   "metadata": {},
   "source": [
    "#### 4.7 break and continue Statements\n",
    "\n",
    "SystemVerilog supports `break` and `continue` statements for loop control."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "03fdd033",
   "metadata": {},
   "source": [
    "##### break Statement\n",
    "\n",
    "The `break` statement exits the innermost loop immediately.\n",
    "\n",
    "```systemverilog\n",
    "for (int i = 0; i < 100; i++) begin\n",
    "    if (error_condition)\n",
    "        break;\n",
    "    // normal processing\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "24af0c32",
   "metadata": {},
   "source": [
    "##### continue Statement\n",
    "\n",
    "The `continue` statement skips the rest of the current iteration and continues with the next iteration.\n",
    "\n",
    "```systemverilog\n",
    "for (int i = 0; i < 100; i++) begin\n",
    "    if (skip_condition)\n",
    "        continue;\n",
    "    // processing for valid iterations\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a2a7f14e",
   "metadata": {},
   "source": [
    "###### Example: Data Validation Loop\n",
    "```systemverilog\n",
    "module data_validator;\n",
    "    logic [7:0] data_stream[100];\n",
    "    logic [7:0] valid_data[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize test data\n",
    "        foreach (data_stream[i]) begin\n",
    "            data_stream[i] = $random;\n",
    "        end\n",
    "        \n",
    "        // Process data with validation\n",
    "        foreach (data_stream[i]) begin\n",
    "            // Skip invalid data (value 0 or 255)\n",
    "            if (data_stream[i] == 0 || data_stream[i] == 255) begin\n",
    "                $display(\"Skipping invalid data at index %0d: %0d\", \n",
    "                        i, data_stream[i]);\n",
    "                continue;\n",
    "            end\n",
    "            \n",
    "            // Break on error pattern\n",
    "            if (data_stream[i] == 8'hFF) begin\n",
    "                $display(\"Error pattern detected at index %0d\", i);\n",
    "                break;\n",
    "            end\n",
    "            \n",
    "            // Store valid data\n",
    "            valid_data.push_back(data_stream[i]);\n",
    "        end\n",
    "        \n",
    "        $display(\"Processed %0d valid data items\", valid_data.size());\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7b9644d6",
   "metadata": {},
   "source": [
    "###### Example: Search Algorithm\n",
    "```systemverilog\n",
    "function int find_first_match(logic [7:0] array[], logic [7:0] target);\n",
    "    foreach (array[i]) begin\n",
    "        if (array[i] == target) begin\n",
    "            return i;  // Found match, return index\n",
    "        end\n",
    "        \n",
    "        // Skip processing for special values\n",
    "        if (array[i] == 8'hXX) begin\n",
    "            continue;\n",
    "        end\n",
    "        \n",
    "        // Additional processing could go here\n",
    "    end\n",
    "    \n",
    "    return -1; // Not found\n",
    "endfunction\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c2bcfb06",
   "metadata": {},
   "source": [
    "#### 4.8 Best Practices and Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e31dfeea",
   "metadata": {},
   "source": [
    "##### Control Flow Best Practices\n",
    "\n",
    "1. **Use appropriate control structures**:\n",
    "   - `if-else` for simple conditions\n",
    "   - `case` for multi-way branching\n",
    "   - `unique case` for mutually exclusive conditions\n",
    "   - `priority case` for prioritized conditions\n",
    "\n",
    "2. **Always include default cases**:\n",
    "   ```systemverilog\n",
    "   case (opcode)\n",
    "       4'b0000: result = a + b;\n",
    "       4'b0001: result = a - b;\n",
    "       default: result = 8'h00;  // Always include\n",
    "   endcase\n",
    "   ```\n",
    "\n",
    "3. **Use proper blocking assignments**:\n",
    "   - Use `=` in `always_comb` blocks\n",
    "   - Use `<=` in `always_ff` blocks\n",
    "\n",
    "4. **Avoid complex nested conditions**:\n",
    "   ```systemverilog\n",
    "   // Instead of deeply nested if-else\n",
    "   if (condition1) begin\n",
    "       if (condition2) begin\n",
    "           if (condition3) begin\n",
    "               // deeply nested\n",
    "           end\n",
    "       end\n",
    "   end\n",
    "   \n",
    "   // Use early returns or case statements\n",
    "   case ({condition1, condition2, condition3})\n",
    "       3'b111: // handle case\n",
    "       3'b110: // handle case\n",
    "       default: // handle default\n",
    "   endcase\n",
    "   ```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01387de8",
   "metadata": {},
   "source": [
    "#### Synthesis Considerations\n",
    "\n",
    "1. **Combinational vs Sequential Logic**:\n",
    "   - Use `always_comb` for combinational logic\n",
    "   - Use `always_ff` for sequential logic\n",
    "\n",
    "2. **Avoid latches**:\n",
    "   - Always assign values to all outputs in all branches\n",
    "   - Use default assignments\n",
    "\n",
    "3. **Resource implications**:\n",
    "   - Complex case statements may require large multiplexers\n",
    "   - Consider priority encoders for one-hot cases"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0b048e16",
   "metadata": {},
   "source": [
    "#### Testbench Specific Guidelines\n",
    "\n",
    "1. **Use unlimited loops carefully**:\n",
    "   ```systemverilog\n",
    "   // Good: bounded loop\n",
    "   repeat (1000) @(posedge clk);\n",
    "   \n",
    "   // Risky: unlimited loop\n",
    "   while (1) begin\n",
    "       // ensure there's an exit condition\n",
    "   end\n",
    "   ```\n",
    "\n",
    "2. **Use foreach for array iteration**:\n",
    "   ```systemverilog\n",
    "   // Preferred\n",
    "   foreach (array[i]) begin\n",
    "       process(array[i]);\n",
    "   end\n",
    "   \n",
    "   // Less preferred\n",
    "   for (int i = 0; i < array.size(); i++) begin\n",
    "       process(array[i]);\n",
    "   end\n",
    "   ```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c5808222",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Control flow statements are fundamental to SystemVerilog design and verification. Key takeaways:\n",
    "\n",
    "- **if-else statements** provide basic conditional execution\n",
    "- **case statements** offer clean multi-way branching with variants (casex, casez)\n",
    "- **unique and priority modifiers** specify design intent and improve synthesis\n",
    "- **Loop statements** (for, while, do-while, foreach, repeat) handle iterative operations\n",
    "- **break and continue** provide fine-grained loop control\n",
    "- Proper use of control flow statements is crucial for both synthesizable RTL and testbench code\n",
    "\n",
    "Understanding these control structures and their appropriate usage will enable you to write efficient, readable, and synthesizable SystemVerilog code."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d5608e22",
   "metadata": {},
   "source": [
    "## Part II: Design Constructs"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a0fab52e",
   "metadata": {},
   "source": [
    "### Chapter 5: Modules and Interfaces"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c7ebd994",
   "metadata": {},
   "source": [
    "#### 5.1 Module Basics\n",
    "\n",
    "Modules are the fundamental building blocks of SystemVerilog designs. They encapsulate functionality and provide a way to create hierarchical designs through instantiation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4583affc",
   "metadata": {},
   "source": [
    "##### Basic Module Structure\n",
    "\n",
    "```systemverilog\n",
    "module module_name #(\n",
    "    // Parameters (optional)\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    // Port declarations\n",
    "    input  logic clk,\n",
    "    input  logic reset_n,\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "    // Module body - internal logic\n",
    "    always_ff @(posedge clk or negedge reset_n) begin\n",
    "        if (!reset_n)\n",
    "            data_out <= '0;\n",
    "        else\n",
    "            data_out <= data_in;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ecdbe32b",
   "metadata": {},
   "source": [
    "##### Module Instantiation\n",
    "\n",
    "```systemverilog\n",
    "// Named port connections (recommended)\n",
    "module_name #(.WIDTH(16)) inst_name (\n",
    "    .clk(system_clk),\n",
    "    .reset_n(sys_reset),\n",
    "    .data_in(input_data),\n",
    "    .data_out(output_data)\n",
    ");\n",
    "\n",
    "// Positional port connections (not recommended for complex modules)\n",
    "module_name #(16) inst_name (system_clk, sys_reset, input_data, output_data);\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "891a2b71",
   "metadata": {},
   "source": [
    "##### Key Module Concepts\n",
    "\n",
    "**Scope and Hierarchy**: Each module creates its own scope. Internal signals and variables are not accessible from outside the module unless explicitly connected through ports.\n",
    "\n",
    "**Instance vs Module**: A module is the template/definition, while an instance is a specific instantiation of that module in your design."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "816bf0aa",
   "metadata": {},
   "source": [
    "#### 5.2 Port Declarations and Directions\n",
    "\n",
    "SystemVerilog provides several ways to declare module ports, offering more flexibility than traditional Verilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9c4add67",
   "metadata": {},
   "source": [
    "##### Port Directions\n",
    "\n",
    "```systemverilog\n",
    "module port_example (\n",
    "    input  logic        clk,           // Input port\n",
    "    output logic        valid,         // Output port\n",
    "    inout  wire         bidir_signal,  // Bidirectional port\n",
    "    ref    int          shared_var     // Reference port (SystemVerilog)\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3770b893",
   "metadata": {},
   "source": [
    "##### ANSI-Style Port Declarations (Recommended)\n",
    "\n",
    "```systemverilog\n",
    "module counter #(\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    input  logic             clk,\n",
    "    input  logic             reset_n,\n",
    "    input  logic             enable,\n",
    "    input  logic             load,\n",
    "    input  logic [WIDTH-1:0] load_value,\n",
    "    output logic [WIDTH-1:0] count,\n",
    "    output logic             overflow\n",
    ");\n",
    "\n",
    "    logic [WIDTH-1:0] count_reg;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge reset_n) begin\n",
    "        if (!reset_n) begin\n",
    "            count_reg <= '0;\n",
    "            overflow <= 1'b0;\n",
    "        end else if (load) begin\n",
    "            count_reg <= load_value;\n",
    "            overflow <= 1'b0;\n",
    "        end else if (enable) begin\n",
    "            {overflow, count_reg} <= count_reg + 1'b1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign count = count_reg;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4cf889c5",
   "metadata": {},
   "source": [
    "##### Non-ANSI Style (Legacy)\n",
    "\n",
    "```systemverilog\n",
    "module counter (clk, reset_n, enable, count);\n",
    "    parameter WIDTH = 8;\n",
    "    \n",
    "    input             clk;\n",
    "    input             reset_n;\n",
    "    input             enable;\n",
    "    output [WIDTH-1:0] count;\n",
    "    \n",
    "    // Port declarations separate from module header\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "84e8524b",
   "metadata": {},
   "source": [
    "##### Advanced Port Features\n",
    "\n",
    "**Interface Ports**:\n",
    "```systemverilog\n",
    "module processor (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    memory_if.master mem_bus,  // Interface port\n",
    "    axi4_if.slave    axi_port\n",
    ");\n",
    "```\n",
    "\n",
    "**Unpacked Array Ports**:\n",
    "```systemverilog\n",
    "module multi_port (\n",
    "    input  logic [7:0] data_in [0:3],   // Array of inputs\n",
    "    output logic [7:0] data_out [0:3]   // Array of outputs\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "460bc303",
   "metadata": {},
   "source": [
    "#### 5.3 Parameters and Localparams\n",
    "\n",
    "Parameters provide a way to create configurable, reusable modules. They allow customization at instantiation time."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "54737755",
   "metadata": {},
   "source": [
    "##### Parameter Types\n",
    "\n",
    "```systemverilog\n",
    "module parameterized_module #(\n",
    "    // Type parameters\n",
    "    parameter type DATA_TYPE = logic [31:0],\n",
    "    parameter type ADDR_TYPE = logic [15:0],\n",
    "    \n",
    "    // Value parameters\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 16,\n",
    "    parameter int DEPTH = 1024,\n",
    "    \n",
    "    // String parameters\n",
    "    parameter string MODE = \"NORMAL\",\n",
    "    \n",
    "    // Real parameters\n",
    "    parameter real FREQUENCY = 100.0\n",
    ") (\n",
    "    input  logic      clk,\n",
    "    input  DATA_TYPE  data_in,\n",
    "    input  ADDR_TYPE  address,\n",
    "    output DATA_TYPE  data_out\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0d4fa0d7",
   "metadata": {},
   "source": [
    "##### Localparam Usage\n",
    "\n",
    "Localparams are parameters that cannot be overridden during instantiation. They're typically used for derived values.\n",
    "\n",
    "```systemverilog\n",
    "module memory #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 10\n",
    ") (\n",
    "    input  logic                    clk,\n",
    "    input  logic                    we,\n",
    "    input  logic [ADDR_WIDTH-1:0]   addr,\n",
    "    input  logic [DATA_WIDTH-1:0]   wdata,\n",
    "    output logic [DATA_WIDTH-1:0]   rdata\n",
    ");\n",
    "\n",
    "    // Localparams derived from parameters\n",
    "    localparam int DEPTH = 2**ADDR_WIDTH;\n",
    "    localparam int BYTES_PER_WORD = DATA_WIDTH / 8;\n",
    "    \n",
    "    logic [DATA_WIDTH-1:0] mem_array [0:DEPTH-1];\n",
    "    \n",
    "    always_ff @(posedge clk) begin\n",
    "        if (we)\n",
    "            mem_array[addr] <= wdata;\n",
    "        rdata <= mem_array[addr];\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ec8b2377",
   "metadata": {},
   "source": [
    "##### Parameter Override Examples\n",
    "\n",
    "```systemverilog\n",
    "// Override during instantiation\n",
    "memory #(\n",
    "    .DATA_WIDTH(64),\n",
    "    .ADDR_WIDTH(12)\n",
    ") ram_inst (\n",
    "    .clk(clk),\n",
    "    .we(write_enable),\n",
    "    .addr(address),\n",
    "    .wdata(write_data),\n",
    "    .rdata(read_data)\n",
    ");\n",
    "\n",
    "// Using defparam (not recommended)\n",
    "defparam ram_inst.DATA_WIDTH = 64;\n",
    "defparam ram_inst.ADDR_WIDTH = 12;\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a193abf2",
   "metadata": {},
   "source": [
    "#### 5.4 Generate Blocks\n",
    "\n",
    "Generate blocks allow you to create repetitive hardware structures and conditional compilation based on parameters."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e88774d3",
   "metadata": {},
   "source": [
    "##### Generate For Loops\n",
    "\n",
    "```systemverilog\n",
    "module parallel_adder #(\n",
    "    parameter int WIDTH = 32,\n",
    "    parameter int STAGES = 4\n",
    ") (\n",
    "    input  logic [WIDTH-1:0] a,\n",
    "    input  logic [WIDTH-1:0] b,\n",
    "    input  logic             cin,\n",
    "    output logic [WIDTH-1:0] sum,\n",
    "    output logic             cout\n",
    ");\n",
    "\n",
    "    localparam int BITS_PER_STAGE = WIDTH / STAGES;\n",
    "    \n",
    "    logic [STAGES:0] carry;\n",
    "    assign carry[0] = cin;\n",
    "    assign cout = carry[STAGES];\n",
    "    \n",
    "    // Generate multiple adder stages\n",
    "    generate\n",
    "        for (genvar i = 0; i < STAGES; i++) begin : adder_stage\n",
    "            logic [BITS_PER_STAGE-1:0] stage_sum;\n",
    "            logic                      stage_cout;\n",
    "            \n",
    "            full_adder #(.WIDTH(BITS_PER_STAGE)) fa_inst (\n",
    "                .a(a[i*BITS_PER_STAGE +: BITS_PER_STAGE]),\n",
    "                .b(b[i*BITS_PER_STAGE +: BITS_PER_STAGE]),\n",
    "                .cin(carry[i]),\n",
    "                .sum(stage_sum),\n",
    "                .cout(stage_cout)\n",
    "            );\n",
    "            \n",
    "            assign sum[i*BITS_PER_STAGE +: BITS_PER_STAGE] = stage_sum;\n",
    "            assign carry[i+1] = stage_cout;\n",
    "        end\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a530a2fe",
   "metadata": {},
   "source": [
    "##### Generate If-Else\n",
    "\n",
    "```systemverilog\n",
    "module configurable_memory #(\n",
    "    parameter int    DATA_WIDTH = 32,\n",
    "    parameter int    ADDR_WIDTH = 10,\n",
    "    parameter string MEMORY_TYPE = \"BLOCK\"  // \"BLOCK\" or \"DISTRIBUTED\"\n",
    ") (\n",
    "    input  logic                    clk,\n",
    "    input  logic                    we,\n",
    "    input  logic [ADDR_WIDTH-1:0]   addr,\n",
    "    input  logic [DATA_WIDTH-1:0]   wdata,\n",
    "    output logic [DATA_WIDTH-1:0]   rdata\n",
    ");\n",
    "\n",
    "    localparam int DEPTH = 2**ADDR_WIDTH;\n",
    "    \n",
    "    generate\n",
    "        if (MEMORY_TYPE == \"BLOCK\") begin : block_memory\n",
    "            // Use block RAM\n",
    "            logic [DATA_WIDTH-1:0] mem [0:DEPTH-1];\n",
    "            \n",
    "            always_ff @(posedge clk) begin\n",
    "                if (we)\n",
    "                    mem[addr] <= wdata;\n",
    "                rdata <= mem[addr];\n",
    "            end\n",
    "            \n",
    "        end else if (MEMORY_TYPE == \"DISTRIBUTED\") begin : dist_memory\n",
    "            // Use distributed RAM\n",
    "            logic [DATA_WIDTH-1:0] mem [0:DEPTH-1];\n",
    "            \n",
    "            always_ff @(posedge clk) begin\n",
    "                if (we)\n",
    "                    mem[addr] <= wdata;\n",
    "            end\n",
    "            \n",
    "            assign rdata = mem[addr];  // Combinational read\n",
    "            \n",
    "        end else begin : error_memory\n",
    "            // Generate compile-time error for invalid parameter\n",
    "            initial begin\n",
    "                $error(\"Invalid MEMORY_TYPE parameter: %s\", MEMORY_TYPE);\n",
    "            end\n",
    "        end\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e8d8029e",
   "metadata": {},
   "source": [
    "##### Generate Case\n",
    "\n",
    "```systemverilog\n",
    "module priority_encoder #(\n",
    "    parameter int WIDTH = 8\n",
    ") (\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [$clog2(WIDTH)-1:0] encoded_out,\n",
    "    output logic valid\n",
    ");\n",
    "\n",
    "    generate\n",
    "        case (WIDTH)\n",
    "            4: begin : enc_4bit\n",
    "                always_comb begin\n",
    "                    casez (data_in)\n",
    "                        4'b???1: {valid, encoded_out} = {1'b1, 2'd0};\n",
    "                        4'b??10: {valid, encoded_out} = {1'b1, 2'd1};\n",
    "                        4'b?100: {valid, encoded_out} = {1'b1, 2'd2};\n",
    "                        4'b1000: {valid, encoded_out} = {1'b1, 2'd3};\n",
    "                        default: {valid, encoded_out} = {1'b0, 2'd0};\n",
    "                    endcase\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            8: begin : enc_8bit\n",
    "                // Implementation for 8-bit encoder\n",
    "                always_comb begin\n",
    "                    casez (data_in)\n",
    "                        8'b???????1: {valid, encoded_out} = {1'b1, 3'd0};\n",
    "                        8'b??????10: {valid, encoded_out} = {1'b1, 3'd1};\n",
    "                        8'b?????100: {valid, encoded_out} = {1'b1, 3'd2};\n",
    "                        8'b????1000: {valid, encoded_out} = {1'b1, 3'd3};\n",
    "                        8'b???10000: {valid, encoded_out} = {1'b1, 3'd4};\n",
    "                        8'b??100000: {valid, encoded_out} = {1'b1, 3'd5};\n",
    "                        8'b?1000000: {valid, encoded_out} = {1'b1, 3'd6};\n",
    "                        8'b10000000: {valid, encoded_out} = {1'b1, 3'd7};\n",
    "                        default:     {valid, encoded_out} = {1'b0, 3'd0};\n",
    "                    endcase\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            default: begin : enc_generic\n",
    "                // Generic implementation for other widths\n",
    "                always_comb begin\n",
    "                    encoded_out = '0;\n",
    "                    valid = 1'b0;\n",
    "                    for (int i = 0; i < WIDTH; i++) begin\n",
    "                        if (data_in[i]) begin\n",
    "                            encoded_out = i[$clog2(WIDTH)-1:0];\n",
    "                            valid = 1'b1;\n",
    "                            break;\n",
    "                        end\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    endgenerate\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "edd62c67",
   "metadata": {},
   "source": [
    "#### 5.5 Introduction to Interfaces\n",
    "\n",
    "Interfaces provide a powerful way to group related signals and simplify connections between modules. They help reduce port lists and improve code maintainability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01bc1027",
   "metadata": {},
   "source": [
    "##### Basic Interface Declaration\n",
    "\n",
    "```systemverilog\n",
    "interface memory_if #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 16\n",
    ") (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    // Interface signals\n",
    "    logic                    valid;\n",
    "    logic                    ready;\n",
    "    logic                    we;\n",
    "    logic [ADDR_WIDTH-1:0]   addr;\n",
    "    logic [DATA_WIDTH-1:0]   wdata;\n",
    "    logic [DATA_WIDTH-1:0]   rdata;\n",
    "    logic                    error;\n",
    "    \n",
    "    // Tasks and functions can be defined in interfaces\n",
    "    task write_transaction(\n",
    "        input logic [ADDR_WIDTH-1:0] address,\n",
    "        input logic [DATA_WIDTH-1:0] data\n",
    "    );\n",
    "        @(posedge clk);\n",
    "        valid <= 1'b1;\n",
    "        we <= 1'b1;\n",
    "        addr <= address;\n",
    "        wdata <= data;\n",
    "        @(posedge clk);\n",
    "        while (!ready) @(posedge clk);\n",
    "        valid <= 1'b0;\n",
    "        we <= 1'b0;\n",
    "    endtask\n",
    "    \n",
    "    task read_transaction(\n",
    "        input  logic [ADDR_WIDTH-1:0] address,\n",
    "        output logic [DATA_WIDTH-1:0] data\n",
    "    );\n",
    "        @(posedge clk);\n",
    "        valid <= 1'b1;\n",
    "        we <= 1'b0;\n",
    "        addr <= address;\n",
    "        @(posedge clk);\n",
    "        while (!ready) @(posedge clk);\n",
    "        data = rdata;\n",
    "        valid <= 1'b0;\n",
    "    endtask\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dd8886b3",
   "metadata": {},
   "source": [
    "##### Using Interfaces in Modules\n",
    "\n",
    "```systemverilog\n",
    "// Memory controller module\n",
    "module memory_controller (\n",
    "    memory_if.slave  cpu_if,    // CPU interface (slave perspective)\n",
    "    memory_if.master mem_if     // Memory interface (master perspective)\n",
    ");\n",
    "\n",
    "    // Interface connection logic\n",
    "    always_comb begin\n",
    "        // Forward CPU requests to memory\n",
    "        mem_if.valid = cpu_if.valid;\n",
    "        mem_if.we    = cpu_if.we;\n",
    "        mem_if.addr  = cpu_if.addr;\n",
    "        mem_if.wdata = cpu_if.wdata;\n",
    "        \n",
    "        // Forward memory responses to CPU\n",
    "        cpu_if.ready = mem_if.ready;\n",
    "        cpu_if.rdata = mem_if.rdata;\n",
    "        cpu_if.error = mem_if.error;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "\n",
    "// Memory module\n",
    "module memory (\n",
    "    memory_if.slave mem_if\n",
    ");\n",
    "\n",
    "    localparam int DEPTH = 2**mem_if.ADDR_WIDTH;\n",
    "    logic [mem_if.DATA_WIDTH-1:0] mem_array [0:DEPTH-1];\n",
    "    \n",
    "    always_ff @(posedge mem_if.clk or negedge mem_if.reset_n) begin\n",
    "        if (!mem_if.reset_n) begin\n",
    "            mem_if.ready <= 1'b0;\n",
    "            mem_if.rdata <= '0;\n",
    "            mem_if.error <= 1'b0;\n",
    "        end else begin\n",
    "            mem_if.ready <= mem_if.valid;\n",
    "            mem_if.error <= 1'b0;\n",
    "            \n",
    "            if (mem_if.valid) begin\n",
    "                if (mem_if.we) begin\n",
    "                    mem_array[mem_if.addr] <= mem_if.wdata;\n",
    "                end else begin\n",
    "                    mem_if.rdata <= mem_array[mem_if.addr];\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5e3ace54",
   "metadata": {},
   "source": [
    "##### Interface Instantiation and Connection\n",
    "\n",
    "```systemverilog\n",
    "module top_level;\n",
    "    logic clk, reset_n;\n",
    "    \n",
    "    // Interface instances\n",
    "    memory_if #(.DATA_WIDTH(32), .ADDR_WIDTH(16)) cpu_mem_if(clk, reset_n);\n",
    "    memory_if #(.DATA_WIDTH(32), .ADDR_WIDTH(16)) ctrl_mem_if(clk, reset_n);\n",
    "    \n",
    "    // Module instances\n",
    "    cpu cpu_inst (\n",
    "        .clk(clk),\n",
    "        .reset_n(reset_n),\n",
    "        .mem_if(cpu_mem_if.master)  // CPU is master\n",
    "    );\n",
    "    \n",
    "    memory_controller ctrl_inst (\n",
    "        .cpu_if(cpu_mem_if.slave),   // Controller is slave to CPU\n",
    "        .mem_if(ctrl_mem_if.master)  // Controller is master to memory\n",
    "    );\n",
    "    \n",
    "    memory mem_inst (\n",
    "        .mem_if(ctrl_mem_if.slave)   // Memory is slave\n",
    "    );\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bf5ad30e",
   "metadata": {},
   "source": [
    "#### 5.6 Modports and Clocking Blocks\n",
    "\n",
    "Modports define different views of an interface for different modules, while clocking blocks provide synchronous timing control."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fb344f3a",
   "metadata": {},
   "source": [
    "##### Modports\n",
    "\n",
    "Modports specify which signals are inputs, outputs, or inouts from a particular module's perspective.\n",
    "\n",
    "```systemverilog\n",
    "interface axi4_lite_if #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ADDR_WIDTH = 32\n",
    ") (\n",
    "    input logic aclk,\n",
    "    input logic aresetn\n",
    ");\n",
    "\n",
    "    // Write Address Channel\n",
    "    logic [ADDR_WIDTH-1:0]  awaddr;\n",
    "    logic [2:0]             awprot;\n",
    "    logic                   awvalid;\n",
    "    logic                   awready;\n",
    "    \n",
    "    // Write Data Channel\n",
    "    logic [DATA_WIDTH-1:0]  wdata;\n",
    "    logic [(DATA_WIDTH/8)-1:0] wstrb;\n",
    "    logic                   wvalid;\n",
    "    logic                   wready;\n",
    "    \n",
    "    // Write Response Channel\n",
    "    logic [1:0]             bresp;\n",
    "    logic                   bvalid;\n",
    "    logic                   bready;\n",
    "    \n",
    "    // Read Address Channel\n",
    "    logic [ADDR_WIDTH-1:0]  araddr;\n",
    "    logic [2:0]             arprot;\n",
    "    logic                   arvalid;\n",
    "    logic                   arready;\n",
    "    \n",
    "    // Read Data Channel\n",
    "    logic [DATA_WIDTH-1:0]  rdata;\n",
    "    logic [1:0]             rresp;\n",
    "    logic                   rvalid;\n",
    "    logic                   rready;\n",
    "    \n",
    "    // Master modport (drives address/data, receives responses)\n",
    "    modport master (\n",
    "        input  aclk, aresetn,\n",
    "        output awaddr, awprot, awvalid,\n",
    "        input  awready,\n",
    "        output wdata, wstrb, wvalid,\n",
    "        input  wready,\n",
    "        input  bresp, bvalid,\n",
    "        output bready,\n",
    "        output araddr, arprot, arvalid,\n",
    "        input  arready,\n",
    "        input  rdata, rresp, rvalid,\n",
    "        output rready\n",
    "    );\n",
    "    \n",
    "    // Slave modport (receives address/data, drives responses)\n",
    "    modport slave (\n",
    "        input  aclk, aresetn,\n",
    "        input  awaddr, awprot, awvalid,\n",
    "        output awready,\n",
    "        input  wdata, wstrb, wvalid,\n",
    "        output wready,\n",
    "        output bresp, bvalid,\n",
    "        input  bready,\n",
    "        input  araddr, arprot, arvalid,\n",
    "        output arready,\n",
    "        output rdata, rresp, rvalid,\n",
    "        input  rready\n",
    "    );\n",
    "    \n",
    "    // Monitor modport (all inputs for verification)\n",
    "    modport monitor (\n",
    "        input aclk, aresetn,\n",
    "        input awaddr, awprot, awvalid, awready,\n",
    "        input wdata, wstrb, wvalid, wready,\n",
    "        input bresp, bvalid, bready,\n",
    "        input araddr, arprot, arvalid, arready,\n",
    "        input rdata, rresp, rvalid, rready\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5420fbf0",
   "metadata": {},
   "source": [
    "##### Clocking Blocks\n",
    "\n",
    "Clocking blocks define synchronous timing relationships and provide a clean way to handle clocked signals in testbenches.\n",
    "\n",
    "```systemverilog\n",
    "interface processor_if (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    logic [31:0] instruction;\n",
    "    logic [31:0] pc;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    logic        stall;\n",
    "    logic        flush;\n",
    "    \n",
    "    // Clocking block for testbench use\n",
    "    clocking cb @(posedge clk);\n",
    "        default input #1step output #2ns;  // Input skew and output delay\n",
    "        \n",
    "        input  pc, valid, ready;\n",
    "        output instruction, stall, flush;\n",
    "    endclocking\n",
    "    \n",
    "    // Separate clocking block for different timing requirements\n",
    "    clocking slow_cb @(posedge clk);\n",
    "        default input #5ns output #10ns;\n",
    "        \n",
    "        input  pc, valid;\n",
    "        output instruction;\n",
    "    endclocking\n",
    "    \n",
    "    // Modports with clocking blocks\n",
    "    modport tb (\n",
    "        clocking cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport dut (\n",
    "        input  clk, reset_n,\n",
    "        output pc, valid, ready,\n",
    "        input  instruction, stall, flush\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "323c5b57",
   "metadata": {},
   "source": [
    "##### Advanced Clocking Block Example\n",
    "\n",
    "```systemverilog\n",
    "interface memory_test_if (\n",
    "    input logic clk,\n",
    "    input logic reset_n\n",
    ");\n",
    "\n",
    "    logic [15:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic        we;\n",
    "    logic        re;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    \n",
    "    // Clocking block with different timing for different signals\n",
    "    clocking driver_cb @(posedge clk);\n",
    "        default input #2ns output #1ns;\n",
    "        \n",
    "        output addr, wdata, we, re, valid;\n",
    "        input  rdata, ready;\n",
    "    endclocking\n",
    "    \n",
    "    // Monitor clocking block samples everything\n",
    "    clocking monitor_cb @(posedge clk);\n",
    "        default input #1step;\n",
    "        \n",
    "        input addr, wdata, rdata, we, re, valid, ready;\n",
    "    endclocking\n",
    "    \n",
    "    // Synchronous reset clocking block\n",
    "    clocking reset_cb @(posedge clk);\n",
    "        input reset_n;\n",
    "    endclocking\n",
    "    \n",
    "    modport driver (\n",
    "        clocking driver_cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport monitor (\n",
    "        clocking monitor_cb,\n",
    "        input clk, reset_n\n",
    "    );\n",
    "    \n",
    "    modport dut (\n",
    "        input  clk, reset_n,\n",
    "        input  addr, wdata, we, re, valid,\n",
    "        output rdata, ready\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dbad60b7",
   "metadata": {},
   "source": [
    "##### Using Clocking Blocks in Testbenches\n",
    "\n",
    "```systemverilog\n",
    "module memory_testbench;\n",
    "    logic clk = 0;\n",
    "    logic reset_n;\n",
    "    \n",
    "    always #5ns clk = ~clk;  // 100MHz clock\n",
    "    \n",
    "    memory_test_if mem_if(clk, reset_n);\n",
    "    \n",
    "    // DUT instantiation\n",
    "    memory dut (\n",
    "        .mem_if(mem_if.dut)\n",
    "    );\n",
    "    \n",
    "    // Test program using clocking blocks\n",
    "    initial begin\n",
    "        reset_n = 0;\n",
    "        ##2 reset_n = 1;  // Wait 2 clock cycles\n",
    "        \n",
    "        // Write operation using clocking block\n",
    "        mem_if.driver_cb.addr  <= 16'h1000;\n",
    "        mem_if.driver_cb.wdata <= 32'hDEADBEEF;\n",
    "        mem_if.driver_cb.we    <= 1'b1;\n",
    "        mem_if.driver_cb.valid <= 1'b1;\n",
    "        \n",
    "        ##1;  // Wait 1 clock cycle\n",
    "        \n",
    "        wait (mem_if.driver_cb.ready);  // Wait for ready\n",
    "        \n",
    "        mem_if.driver_cb.we    <= 1'b0;\n",
    "        mem_if.driver_cb.valid <= 1'b0;\n",
    "        \n",
    "        ##2;  // Wait before read\n",
    "        \n",
    "        // Read operation\n",
    "        mem_if.driver_cb.addr  <= 16'h1000;\n",
    "        mem_if.driver_cb.re    <= 1'b1;\n",
    "        mem_if.driver_cb.valid <= 1'b1;\n",
    "        \n",
    "        ##1;\n",
    "        \n",
    "        wait (mem_if.driver_cb.ready);\n",
    "        \n",
    "        $display(\"Read data: %h\", mem_if.driver_cb.rdata);\n",
    "        \n",
    "        mem_if.driver_cb.re    <= 1'b0;\n",
    "        mem_if.driver_cb.valid <= 1'b0;\n",
    "        \n",
    "        ##5;\n",
    "        $finish;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c210dc9d",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "This chapter covered the essential concepts of SystemVerilog modules and interfaces:\n",
    "\n",
    "**Modules** form the basic building blocks with proper port declarations and hierarchical instantiation capabilities.\n",
    "\n",
    "**Parameters and localparams** enable configurable and reusable designs with type safety and parameter validation.\n",
    "\n",
    "**Generate blocks** provide powerful compile-time code generation for creating repetitive structures and conditional compilation.\n",
    "\n",
    "**Interfaces** simplify complex designs by grouping related signals and providing reusable communication protocols.\n",
    "\n",
    "**Modports** define different perspectives of interfaces for various modules, ensuring proper signal direction and access control.\n",
    "\n",
    "**Clocking blocks** provide precise timing control for synchronous designs, particularly useful in verification environments.\n",
    "\n",
    "These features work together to create scalable, maintainable, and reusable SystemVerilog designs that can handle complex digital systems efficiently."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6c3242ed",
   "metadata": {},
   "source": [
    "### Chapter 6: Always Blocks and Processes"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f21dd153",
   "metadata": {},
   "source": [
    "#### Introduction\n",
    "\n",
    "Always blocks are fundamental constructs in SystemVerilog that describe how hardware behaves over time. They define processes that execute continuously during simulation and represent different types of hardware structures. SystemVerilog provides three specialized always blocks that make design intent clearer and help avoid common modeling mistakes."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "de39aeb1",
   "metadata": {},
   "source": [
    "#### 6.1 Types of Always Blocks\n",
    "\n",
    "SystemVerilog introduces three specialized always blocks:\n",
    "\n",
    "- `always_comb` - For combinational logic\n",
    "- `always_ff` - For sequential logic (flip-flops)\n",
    "- `always_latch` - For latches\n",
    "\n",
    "These replace the generic `always` block from Verilog and provide better checking and clearer intent."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "514fe249",
   "metadata": {},
   "source": [
    "#### 6.2 always_comb for Combinational Logic\n",
    "\n",
    "The `always_comb` block is used to model combinational logic where outputs change immediately when inputs change."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "67b77651",
   "metadata": {},
   "source": [
    "##### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "always_comb begin\n",
    "    // Combinational logic statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "92598b35",
   "metadata": {},
   "source": [
    "##### Key Features\n",
    "\n",
    "- Automatically sensitive to all inputs (no sensitivity list needed)\n",
    "- Executes immediately when any input changes\n",
    "- Should not contain clocked logic or memory elements\n",
    "- Helps catch incomplete sensitivity lists"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "95ae3154",
   "metadata": {},
   "source": [
    "##### Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b1c4b668",
   "metadata": {},
   "source": [
    "###### Simple Multiplexer\n",
    "```systemverilog\n",
    "module mux2to1 (\n",
    "    input  logic sel,\n",
    "    input  logic a, b,\n",
    "    output logic y\n",
    ");\n",
    "\n",
    "always_comb begin\n",
    "    if (sel)\n",
    "        y = b;\n",
    "    else\n",
    "        y = a;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "08af84fc",
   "metadata": {},
   "source": [
    "###### ALU Example\n",
    "```systemverilog\n",
    "module simple_alu (\n",
    "    input  logic [3:0] a, b,\n",
    "    input  logic [1:0] op,\n",
    "    output logic [3:0] result,\n",
    "    output logic       zero\n",
    ");\n",
    "\n",
    "always_comb begin\n",
    "    case (op)\n",
    "        2'b00: result = a + b;    // Add\n",
    "        2'b01: result = a - b;    // Subtract\n",
    "        2'b10: result = a & b;    // AND\n",
    "        2'b11: result = a | b;    // OR\n",
    "        default: result = 4'b0;\n",
    "    endcase\n",
    "    \n",
    "    zero = (result == 4'b0);\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e00395da",
   "metadata": {},
   "source": [
    "###### Priority Encoder\n",
    "```systemverilog\n",
    "module priority_encoder (\n",
    "    input  logic [7:0] req,\n",
    "    output logic [2:0] grant,\n",
    "    output logic       valid\n",
    ");\n",
    "\n",
    "always_comb begin\n",
    "    valid = |req;  // OR reduction - true if any bit set\n",
    "    \n",
    "    if (req[7])      grant = 3'd7;\n",
    "    else if (req[6]) grant = 3'd6;\n",
    "    else if (req[5]) grant = 3'd5;\n",
    "    else if (req[4]) grant = 3'd4;\n",
    "    else if (req[3]) grant = 3'd3;\n",
    "    else if (req[2]) grant = 3'd2;\n",
    "    else if (req[1]) grant = 3'd1;\n",
    "    else if (req[0]) grant = 3'd0;\n",
    "    else             grant = 3'd0;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "35f9e31e",
   "metadata": {},
   "source": [
    "#### 6.3 always_ff for Sequential Logic\n",
    "\n",
    "The `always_ff` block is used to model sequential logic elements like flip-flops and registers."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "089f76f5",
   "metadata": {},
   "source": [
    "##### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "always_ff @(posedge clk) begin\n",
    "    // Sequential logic statements\n",
    "end\n",
    "\n",
    "// With reset\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        // Reset logic\n",
    "    end else begin\n",
    "        // Normal clocked logic\n",
    "    end\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d462f8a2",
   "metadata": {},
   "source": [
    "##### Key Features\n",
    "\n",
    "- Must have a clocking event in sensitivity list\n",
    "- Models memory elements (flip-flops, registers)\n",
    "- Can include asynchronous reset/set\n",
    "- Should use non-blocking assignments (<=) for clocked logic"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "96f5df8f",
   "metadata": {},
   "source": [
    "##### Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "53ce2f96",
   "metadata": {},
   "source": [
    "###### Simple D Flip-Flop\n",
    "```systemverilog\n",
    "module dff (\n",
    "    input  logic clk,\n",
    "    input  logic rst_n,\n",
    "    input  logic d,\n",
    "    output logic q\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        q <= 1'b0;\n",
    "    else\n",
    "        q <= d;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01445266",
   "metadata": {},
   "source": [
    "###### Counter with Enable\n",
    "```systemverilog\n",
    "module counter (\n",
    "    input  logic       clk,\n",
    "    input  logic       rst_n,\n",
    "    input  logic       enable,\n",
    "    input  logic       load,\n",
    "    input  logic [7:0] load_value,\n",
    "    output logic [7:0] count\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        count <= 8'b0;\n",
    "    end else if (load) begin\n",
    "        count <= load_value;\n",
    "    end else if (enable) begin\n",
    "        count <= count + 1;\n",
    "    end\n",
    "    // If neither load nor enable, count maintains its value\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c150a7eb",
   "metadata": {},
   "source": [
    "###### Shift Register\n",
    "```systemverilog\n",
    "module shift_register #(\n",
    "    parameter WIDTH = 8\n",
    ")(\n",
    "    input  logic             clk,\n",
    "    input  logic             rst_n,\n",
    "    input  logic             shift_en,\n",
    "    input  logic             serial_in,\n",
    "    output logic             serial_out,\n",
    "    output logic [WIDTH-1:0] parallel_out\n",
    ");\n",
    "\n",
    "logic [WIDTH-1:0] shift_reg;\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        shift_reg <= '0;\n",
    "    end else if (shift_en) begin\n",
    "        shift_reg <= {shift_reg[WIDTH-2:0], serial_in};\n",
    "    end\n",
    "end\n",
    "\n",
    "assign serial_out = shift_reg[WIDTH-1];\n",
    "assign parallel_out = shift_reg;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fbea5a98",
   "metadata": {},
   "source": [
    "###### State Machine Example\n",
    "```systemverilog\n",
    "typedef enum logic [1:0] {\n",
    "    IDLE = 2'b00,\n",
    "    ACTIVE = 2'b01,\n",
    "    WAIT = 2'b10,\n",
    "    DONE = 2'b11\n",
    "} state_t;\n",
    "\n",
    "module fsm (\n",
    "    input  logic   clk,\n",
    "    input  logic   rst_n,\n",
    "    input  logic   start,\n",
    "    input  logic   ready,\n",
    "    output logic   busy,\n",
    "    output logic   complete\n",
    ");\n",
    "\n",
    "state_t current_state, next_state;\n",
    "\n",
    "// State register\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        current_state <= IDLE;\n",
    "    else\n",
    "        current_state <= next_state;\n",
    "end\n",
    "\n",
    "// Next state logic (combinational)\n",
    "always_comb begin\n",
    "    case (current_state)\n",
    "        IDLE: begin\n",
    "            if (start)\n",
    "                next_state = ACTIVE;\n",
    "            else\n",
    "                next_state = IDLE;\n",
    "        end\n",
    "        \n",
    "        ACTIVE: begin\n",
    "            if (ready)\n",
    "                next_state = WAIT;\n",
    "            else\n",
    "                next_state = ACTIVE;\n",
    "        end\n",
    "        \n",
    "        WAIT: begin\n",
    "            next_state = DONE;\n",
    "        end\n",
    "        \n",
    "        DONE: begin\n",
    "            next_state = IDLE;\n",
    "        end\n",
    "        \n",
    "        default: next_state = IDLE;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Output logic (combinational)\n",
    "always_comb begin\n",
    "    busy = (current_state != IDLE) && (current_state != DONE);\n",
    "    complete = (current_state == DONE);\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9812fd55",
   "metadata": {},
   "source": [
    "#### 6.4 always_latch for Latches\n",
    "\n",
    "The `always_latch` block is used to model transparent latches, though latches are generally discouraged in synchronous design."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "50c209db",
   "metadata": {},
   "source": [
    "##### Basic Syntax\n",
    "\n",
    "```systemverilog\n",
    "always_latch begin\n",
    "    // Latch logic statements\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9730513c",
   "metadata": {},
   "source": [
    "##### Key Features\n",
    "\n",
    "- Models level-sensitive storage elements\n",
    "- Should be avoided in most synchronous designs\n",
    "- Can cause timing issues and make verification difficult\n",
    "- Sometimes used for specific analog or mixed-signal applications"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e1d261e6",
   "metadata": {},
   "source": [
    "##### Example\n",
    "\n",
    "```systemverilog\n",
    "module d_latch (\n",
    "    input  logic enable,\n",
    "    input  logic d,\n",
    "    output logic q\n",
    ");\n",
    "\n",
    "always_latch begin\n",
    "    if (enable)\n",
    "        q = d;\n",
    "    // When enable is low, q retains its value (latch behavior)\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b64b4962",
   "metadata": {},
   "source": [
    "#### 6.5 Blocking vs. Non-Blocking Assignments\n",
    "\n",
    "Understanding the difference between blocking (=) and non-blocking (<=) assignments is crucial for proper hardware modeling."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0baf3f1e",
   "metadata": {},
   "source": [
    "##### Blocking Assignments (=)\n",
    "\n",
    "- Execute immediately in sequence\n",
    "- Used in combinational logic (`always_comb`)\n",
    "- Model wire-like behavior\n",
    "- Can create race conditions if misused"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ad9be297",
   "metadata": {},
   "source": [
    "##### Non-Blocking Assignments (<=)\n",
    "\n",
    "- Scheduled to execute at end of time step\n",
    "- Used in sequential logic (`always_ff`)\n",
    "- Model register-like behavior\n",
    "- Prevent race conditions in clocked logic"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2c25971b",
   "metadata": {},
   "source": [
    "##### Examples Comparing Both"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "024684de",
   "metadata": {},
   "source": [
    "###### Combinational Logic - Use Blocking (=)\n",
    "```systemverilog\n",
    "// Correct - using blocking assignments\n",
    "always_comb begin\n",
    "    temp = a & b;\n",
    "    y = temp | c;\n",
    "end\n",
    "\n",
    "// Incorrect - non-blocking in combinational logic\n",
    "always_comb begin\n",
    "    temp <= a & b;  // Wrong!\n",
    "    y <= temp | c;  // Wrong! - temp not updated yet\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9676f817",
   "metadata": {},
   "source": [
    "###### Sequential Logic - Use Non-Blocking (<=)\n",
    "```systemverilog\n",
    "// Correct - using non-blocking assignments\n",
    "always_ff @(posedge clk) begin\n",
    "    q1 <= d;\n",
    "    q2 <= q1;  // Creates shift register\n",
    "end\n",
    "\n",
    "// Incorrect - blocking in sequential logic\n",
    "always_ff @(posedge clk) begin\n",
    "    q1 = d;\n",
    "    q2 = q1;   // Both update to 'd' simultaneously - not a shift register!\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "09c7eb28",
   "metadata": {},
   "source": [
    "##### Best Practices Summary\n",
    "\n",
    "1. **Combinational logic (`always_comb`)**: Use blocking assignments (=)\n",
    "2. **Sequential logic (`always_ff`)**: Use non-blocking assignments (<=)\n",
    "3. **Mixed assignments**: Never mix blocking and non-blocking in the same always block"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0308c908",
   "metadata": {},
   "source": [
    "#### 6.6 Race Conditions and Common Pitfalls"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a1da1ebd",
   "metadata": {},
   "source": [
    "##### Race Condition Example\n",
    "\n",
    "```systemverilog\n",
    "// Problematic code - race condition\n",
    "module race_example (\n",
    "    input  logic clk,\n",
    "    input  logic d,\n",
    "    output logic q1, q2\n",
    ");\n",
    "\n",
    "// Two separate always blocks updating at same time\n",
    "always_ff @(posedge clk) begin\n",
    "    q1 <= d;\n",
    "end\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    q2 <= q1;  // Race condition! Order of execution matters\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "```systemverilog\n",
    "// Better approach - combine into one always block\n",
    "always_ff @(posedge clk) begin\n",
    "    q1 <= d;\n",
    "    q2 <= q1;  // Now guaranteed to work correctly\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a3e8c0a6",
   "metadata": {},
   "source": [
    "\n",
    "##### Incomplete Sensitivity Lists (Verilog issue fixed by always_comb)\n",
    "\n",
    "```systemverilog\n",
    "// Old Verilog style - error prone\n",
    "always @(a, b) begin  // Forgot 'c' in sensitivity list!\n",
    "    y = a & b;\n",
    "    z = y | c;        // 'z' won't update when 'c' changes\n",
    "end\n",
    "\n",
    "// SystemVerilog solution - automatic sensitivity\n",
    "always_comb begin\n",
    "    y = a & b;\n",
    "    z = y | c;        // Automatically sensitive to a, b, and c\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "be2b600c",
   "metadata": {},
   "source": [
    "#### 6.7 Process Control and Advanced Topics"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fae1d819",
   "metadata": {},
   "source": [
    "##### Multiple Clock Domains\n",
    "\n",
    "```systemverilog\n",
    "module dual_clock_design (\n",
    "    input  logic clk1, clk2,\n",
    "    input  logic rst_n,\n",
    "    input  logic data_in,\n",
    "    output logic data_out\n",
    ");\n",
    "\n",
    "logic ff1, ff2;\n",
    "\n",
    "// Clock domain 1\n",
    "always_ff @(posedge clk1 or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        ff1 <= 1'b0;\n",
    "    else\n",
    "        ff1 <= data_in;\n",
    "end\n",
    "\n",
    "// Clock domain 2\n",
    "always_ff @(posedge clk2 or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        ff2 <= 1'b0;\n",
    "    else\n",
    "        ff2 <= ff1;  // Potential metastability issue!\n",
    "end\n",
    "\n",
    "assign data_out = ff2;\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "115fcf1d",
   "metadata": {},
   "source": [
    "##### Generate Blocks with Always Blocks\n",
    "\n",
    "```systemverilog\n",
    "module parameterized_register #(\n",
    "    parameter WIDTH = 8,\n",
    "    parameter STAGES = 4\n",
    ")(\n",
    "    input  logic             clk,\n",
    "    input  logic             rst_n,\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "logic [WIDTH-1:0] pipe_reg [STAGES-1:0];\n",
    "\n",
    "genvar i;\n",
    "generate\n",
    "    for (i = 0; i < STAGES; i++) begin : pipe_stage\n",
    "        always_ff @(posedge clk or negedge rst_n) begin\n",
    "            if (!rst_n) begin\n",
    "                pipe_reg[i] <= '0;\n",
    "            end else begin\n",
    "                if (i == 0)\n",
    "                    pipe_reg[i] <= data_in;\n",
    "                else\n",
    "                    pipe_reg[i] <= pipe_reg[i-1];\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endgenerate\n",
    "\n",
    "assign data_out = pipe_reg[STAGES-1];\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3fe73a45",
   "metadata": {},
   "source": [
    "#### 6.8 Best Practices and Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d67b6cee",
   "metadata": {},
   "source": [
    "##### Design Guidelines\n",
    "\n",
    "1. **Use appropriate always block types**:\n",
    "   - `always_comb` for combinational logic\n",
    "   - `always_ff` for sequential logic\n",
    "   - Avoid `always_latch` unless specifically needed\n",
    "\n",
    "2. **Assignment types**:\n",
    "   - Blocking (=) in `always_comb`\n",
    "   - Non-blocking (<=) in `always_ff`\n",
    "   - Never mix both types in the same block\n",
    "\n",
    "3. **Reset strategy**:\n",
    "   - Use asynchronous reset for critical paths\n",
    "   - Consider synchronous reset for better timing\n",
    "   - Initialize all registers consistently\n",
    "\n",
    "4. **Avoid common mistakes**:\n",
    "   - Incomplete case statements\n",
    "   - Inferred latches from incomplete if-else chains\n",
    "   - Multiple drivers to same signal"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5694c4cc",
   "metadata": {},
   "source": [
    "##### Code Style Example\n",
    "\n",
    "```systemverilog\n",
    "module good_style_example (\n",
    "    input  logic       clk,\n",
    "    input  logic       rst_n,\n",
    "    input  logic [7:0] data_in,\n",
    "    input  logic       enable,\n",
    "    output logic [7:0] data_out,\n",
    "    output logic       valid\n",
    ");\n",
    "\n",
    "// Sequential logic - use always_ff with non-blocking\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        data_out <= 8'b0;\n",
    "        valid    <= 1'b0;\n",
    "    end else if (enable) begin\n",
    "        data_out <= data_in;\n",
    "        valid    <= 1'b1;\n",
    "    end else begin\n",
    "        valid    <= 1'b0;\n",
    "        // data_out retains its value\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dabf15cf",
   "metadata": {},
   "source": [
    "##### Summary\n",
    "\n",
    "Always blocks are the cornerstone of behavioral modeling in SystemVerilog. The three specialized types (`always_comb`, `always_ff`, `always_latch`) provide clear intent and help prevent common coding errors. Understanding when to use blocking vs. non-blocking assignments is crucial for creating hardware that behaves as intended. Following the best practices outlined in this chapter will lead to more reliable, synthesizable, and maintainable code.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ac30b011",
   "metadata": {},
   "source": [
    "##### Key Takeaways\n",
    "\n",
    "- Use `always_comb` for combinational logic with blocking assignments (=)\n",
    "- Use `always_ff` for sequential logic with non-blocking assignments (<=)\n",
    "- Avoid `always_latch` unless specifically required\n",
    "- Be consistent with reset strategies\n",
    "- Understand race conditions and how to avoid them\n",
    "- Always consider the hardware implications of your code"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "899c327a",
   "metadata": {},
   "source": [
    "### Chapter 7: Functions and Tasks\n",
    "\n",
    "Functions and tasks are essential constructs in SystemVerilog that allow you to create reusable blocks of code, improving modularity and maintainability. While they serve similar purposes, they have distinct characteristics and use cases."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "03147c98",
   "metadata": {},
   "source": [
    "#### 7.1 Function Declarations and Calls\n",
    "\n",
    "Functions in SystemVerilog are subroutines that return a value and execute in zero simulation time. They are ideal for computational operations and combinational logic."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2b43a993",
   "metadata": {},
   "source": [
    "##### Basic Function Syntax\n",
    "\n",
    "```systemverilog\n",
    "function [return_type] function_name ([arguments]);\n",
    "    // Function body\n",
    "    return return_value;\n",
    "endfunction\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a78fa45",
   "metadata": {},
   "source": [
    "##### Simple Function Examples\n",
    "\n",
    "```systemverilog\n",
    "module function_examples;\n",
    "    \n",
    "    // Function to add two integers\n",
    "    function int add(int a, int b);\n",
    "        return a + b;\n",
    "    endfunction\n",
    "    \n",
    "    // Function to find maximum of two values\n",
    "    function int max(int x, int y);\n",
    "        if (x > y)\n",
    "            return x;\n",
    "        else\n",
    "            return y;\n",
    "    endfunction\n",
    "    \n",
    "    // Function with bit vector operations\n",
    "    function logic [7:0] reverse_bits(logic [7:0] data);\n",
    "        logic [7:0] result;\n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            result[i] = data[7-i];\n",
    "        end\n",
    "        return result;\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        int result1, result2, result3;\n",
    "        logic [7:0] original = 8'b10110100;\n",
    "        logic [7:0] reversed;\n",
    "        \n",
    "        result1 = add(15, 25);           // Returns 40\n",
    "        result2 = max(100, 50);          // Returns 100\n",
    "        reversed = reverse_bits(original); // Returns 8'b00101101\n",
    "        \n",
    "        $display(\"Add result: %d\", result1);\n",
    "        $display(\"Max result: %d\", result2);\n",
    "        $display(\"Original: %b, Reversed: %b\", original, reversed);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "526dbd58",
   "metadata": {},
   "source": [
    "##### Functions with Different Return Types\n",
    "\n",
    "```systemverilog\n",
    "module function_types;\n",
    "    \n",
    "    // Function returning a structure\n",
    "    typedef struct {\n",
    "        int quotient;\n",
    "        int remainder;\n",
    "    } div_result_t;\n",
    "    \n",
    "    function div_result_t divide(int dividend, int divisor);\n",
    "        div_result_t result;\n",
    "        result.quotient = dividend / divisor;\n",
    "        result.remainder = dividend % divisor;\n",
    "        return result;\n",
    "    endfunction\n",
    "    \n",
    "    // Function returning an array\n",
    "    function logic [3:0] [7:0] create_pattern(logic [7:0] base);\n",
    "        logic [3:0] [7:0] pattern;\n",
    "        for (int i = 0; i < 4; i++) begin\n",
    "            pattern[i] = base << i;\n",
    "        end\n",
    "        return pattern;\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        div_result_t div_res;\n",
    "        logic [3:0] [7:0] pattern;\n",
    "        \n",
    "        div_res = divide(17, 5);\n",
    "        pattern = create_pattern(8'b00001111);\n",
    "        \n",
    "        $display(\"17/5 = %d remainder %d\", div_res.quotient, div_res.remainder);\n",
    "        \n",
    "        for (int i = 0; i < 4; i++) begin\n",
    "            $display(\"Pattern[%d]: %b\", i, pattern[i]);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "38c03edb",
   "metadata": {},
   "source": [
    "#### 7.2 Task Declarations and Calls\n",
    "\n",
    "Tasks are subroutines that can consume simulation time and don't return values directly. They can have input, output, and inout arguments, making them suitable for complex operations and time-consuming activities."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "53ae1fd8",
   "metadata": {},
   "source": [
    "##### Basic Task Syntax\n",
    "\n",
    "```systemverilog\n",
    "task task_name ([arguments]);\n",
    "    // Task body\n",
    "endtask\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b124d9c4",
   "metadata": {},
   "source": [
    "##### Task Examples\n",
    "\n",
    "```systemverilog\n",
    "module task_examples;\n",
    "    \n",
    "    logic clk = 0;\n",
    "    logic [7:0] data;\n",
    "    logic valid;\n",
    "    \n",
    "    // Generate clock\n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Task to wait for a number of clock cycles\n",
    "    task wait_cycles(int num_cycles);\n",
    "        repeat(num_cycles) @(posedge clk);\n",
    "    endtask\n",
    "    \n",
    "    // Task to send data with handshaking\n",
    "    task send_data(input logic [7:0] send_data, output logic done);\n",
    "        data = send_data;\n",
    "        valid = 1'b1;\n",
    "        @(posedge clk);\n",
    "        valid = 1'b0;\n",
    "        done = 1'b1;\n",
    "        @(posedge clk);\n",
    "        done = 1'b0;\n",
    "    endtask\n",
    "    \n",
    "    // Task with multiple outputs\n",
    "    task analyze_data(input logic [7:0] input_data, \n",
    "                      output int ones_count, \n",
    "                      output int zeros_count,\n",
    "                      output logic parity);\n",
    "        ones_count = 0;\n",
    "        zeros_count = 0;\n",
    "        \n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            if (input_data[i])\n",
    "                ones_count++;\n",
    "            else\n",
    "                zeros_count++;\n",
    "        end\n",
    "        \n",
    "        parity = ^input_data; // XOR reduction for parity\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        logic done;\n",
    "        int ones, zeros;\n",
    "        logic par;\n",
    "        \n",
    "        // Wait for some cycles\n",
    "        wait_cycles(3);\n",
    "        \n",
    "        // Send some data\n",
    "        send_data(8'hA5, done);\n",
    "        $display(\"Data sent, done = %b\", done);\n",
    "        \n",
    "        // Analyze data\n",
    "        analyze_data(8'b11010110, ones, zeros, par);\n",
    "        $display(\"Ones: %d, Zeros: %d, Parity: %b\", ones, zeros, par);\n",
    "        \n",
    "        #100 $finish;\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "132be57c",
   "metadata": {},
   "source": [
    "#### 7.3 Automatic vs. Static Lifetime\n",
    "\n",
    "The lifetime of variables in functions and tasks can be either static (default) or automatic. This affects how variables are allocated and whether they retain values between calls."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6f915d76",
   "metadata": {},
   "source": [
    "##### Static Lifetime (Default)\n",
    "\n",
    "```systemverilog\n",
    "module static_lifetime;\n",
    "    \n",
    "    // Static function - variables retain values between calls\n",
    "    function int counter();\n",
    "        int count = 0;  // Initialized only once\n",
    "        count++;\n",
    "        return count;\n",
    "    endfunction\n",
    "    \n",
    "    // Static task\n",
    "    task static_task();\n",
    "        static int call_count = 0;\n",
    "        call_count++;\n",
    "        $display(\"Static task called %d times\", call_count);\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"Counter: %d\", counter()); // Prints 1\n",
    "        $display(\"Counter: %d\", counter()); // Prints 2\n",
    "        $display(\"Counter: %d\", counter()); // Prints 3\n",
    "        \n",
    "        static_task(); // Prints: Static task called 1 times\n",
    "        static_task(); // Prints: Static task called 2 times\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "93463b3e",
   "metadata": {},
   "source": [
    "##### Automatic Lifetime\n",
    "\n",
    "```systemverilog\n",
    "module automatic_lifetime;\n",
    "    \n",
    "    // Automatic function - fresh variables for each call\n",
    "    function automatic int factorial(int n);\n",
    "        if (n <= 1)\n",
    "            return 1;\n",
    "        else\n",
    "            return n * factorial(n-1); // Recursive call possible\n",
    "    endfunction\n",
    "    \n",
    "    // Automatic task\n",
    "    task automatic print_sequence(int start, int count);\n",
    "        for (int i = 0; i < count; i++) begin\n",
    "            $display(\"Value: %d\", start + i);\n",
    "            #10; // Can consume time\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"5! = %d\", factorial(5)); // Prints 120\n",
    "        \n",
    "        // Multiple concurrent task calls\n",
    "        fork\n",
    "            print_sequence(10, 3);\n",
    "            print_sequence(20, 3);\n",
    "        join\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "52d535ac",
   "metadata": {},
   "source": [
    "#### 7.4 Pass by Reference\n",
    "\n",
    "SystemVerilog supports passing arguments by reference using the `ref` keyword, allowing functions and tasks to modify the original variables."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "59276e17",
   "metadata": {},
   "source": [
    "##### Pass by Reference Examples\n",
    "\n",
    "```systemverilog\n",
    "module pass_by_reference;\n",
    "    \n",
    "    // Function with reference arguments\n",
    "    function automatic void swap(ref int a, ref int b);\n",
    "        int temp = a;\n",
    "        a = b;\n",
    "        b = temp;\n",
    "    endfunction\n",
    "    \n",
    "    // Task to initialize an array by reference\n",
    "    task automatic init_array(ref int arr[10], input int init_value);\n",
    "        for (int i = 0; i < 10; i++) begin\n",
    "            arr[i] = init_value + i;\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Function to modify a structure by reference\n",
    "    typedef struct {\n",
    "        int x, y;\n",
    "        string name;\n",
    "    } point_t;\n",
    "    \n",
    "    function automatic void move_point(ref point_t p, int dx, int dy);\n",
    "        p.x += dx;\n",
    "        p.y += dy;\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        int x = 10, y = 20;\n",
    "        int my_array[10];\n",
    "        point_t my_point = '{100, 200, \"PointA\"};\n",
    "        \n",
    "        $display(\"Before swap: x=%d, y=%d\", x, y);\n",
    "        swap(x, y);\n",
    "        $display(\"After swap: x=%d, y=%d\", x, y);\n",
    "        \n",
    "        init_array(my_array, 50);\n",
    "        $display(\"Array elements: %p\", my_array);\n",
    "        \n",
    "        $display(\"Before move: %s at (%d,%d)\", my_point.name, my_point.x, my_point.y);\n",
    "        move_point(my_point, 15, -25);\n",
    "        $display(\"After move: %s at (%d,%d)\", my_point.name, my_point.x, my_point.y);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d693fa5d",
   "metadata": {},
   "source": [
    "#### 7.5 Return Statements in Functions\n",
    "\n",
    "Functions must return a value, and the return statement determines what value is returned. You can have multiple return statements in a function."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "194da039",
   "metadata": {},
   "source": [
    "##### Multiple Return Statements\n",
    "\n",
    "```systemverilog\n",
    "module return_statements;\n",
    "    \n",
    "    // Function with multiple return points\n",
    "    function automatic string grade_letter(int score);\n",
    "        if (score >= 90)\n",
    "            return \"A\";\n",
    "        else if (score >= 80)\n",
    "            return \"B\"; \n",
    "        else if (score >= 70)\n",
    "            return \"C\";\n",
    "        else if (score >= 60)\n",
    "            return \"D\";\n",
    "        else\n",
    "            return \"F\";\n",
    "    endfunction\n",
    "    \n",
    "    // Function with early return for error checking\n",
    "    function automatic real safe_divide(real dividend, real divisor);\n",
    "        if (divisor == 0.0) begin\n",
    "            $error(\"Division by zero attempted\");\n",
    "            return 0.0; // Early return for error case\n",
    "        end\n",
    "        return dividend / divisor;\n",
    "    endfunction\n",
    "    \n",
    "    // Function with complex logic and multiple returns\n",
    "    function automatic int find_first_one(logic [31:0] data);\n",
    "        for (int i = 0; i < 32; i++) begin\n",
    "            if (data[i] == 1'b1)\n",
    "                return i; // Return position of first '1'\n",
    "        end\n",
    "        return -1; // Return -1 if no '1' found\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        string letter;\n",
    "        real result;\n",
    "        int position;\n",
    "        \n",
    "        letter = grade_letter(85);\n",
    "        $display(\"Score 85 gets grade: %s\", letter);\n",
    "        \n",
    "        result = safe_divide(10.0, 3.0);\n",
    "        $display(\"10.0 / 3.0 = %f\", result);\n",
    "        \n",
    "        result = safe_divide(5.0, 0.0); // Will show error\n",
    "        \n",
    "        position = find_first_one(32'h00008000);\n",
    "        $display(\"First '1' found at position: %d\", position);\n",
    "        \n",
    "        position = find_first_one(32'h00000000);\n",
    "        $display(\"First '1' found at position: %d\", position);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "631475bc",
   "metadata": {},
   "source": [
    "#### 7.6 Void Functions\n",
    "\n",
    "Void functions don't return a value and are similar to tasks, but they execute in zero simulation time and cannot contain timing control statements."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "91d1525e",
   "metadata": {},
   "source": [
    "##### Void Function Examples\n",
    "\n",
    "```systemverilog\n",
    "module void_functions;\n",
    "    \n",
    "    int global_counter = 0;\n",
    "    logic [7:0] memory [256];\n",
    "    \n",
    "    // Void function to increment global counter\n",
    "    function automatic void increment_counter(int step);\n",
    "        global_counter += step;\n",
    "    endfunction\n",
    "    \n",
    "    // Void function to initialize memory\n",
    "    function automatic void init_memory(logic [7:0] pattern);\n",
    "        for (int i = 0; i < 256; i++) begin\n",
    "            memory[i] = pattern ^ i[7:0];\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    // Void function for debug printing\n",
    "    function automatic void debug_print(string msg, int value);\n",
    "        $display(\"[DEBUG %0t] %s: %d\", $time, msg, value);\n",
    "    endfunction\n",
    "    \n",
    "    // Void function with reference parameter\n",
    "    function automatic void reset_array(ref int arr[]);\n",
    "        foreach(arr[i]) begin\n",
    "            arr[i] = 0;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        int test_array[5] = '{1, 2, 3, 4, 5};\n",
    "        \n",
    "        debug_print(\"Initial counter\", global_counter);\n",
    "        \n",
    "        increment_counter(5);\n",
    "        debug_print(\"After increment\", global_counter);\n",
    "        \n",
    "        init_memory(8'hAA);\n",
    "        debug_print(\"Memory[0]\", memory[0]);\n",
    "        debug_print(\"Memory[1]\", memory[1]);\n",
    "        debug_print(\"Memory[255]\", memory[255]);\n",
    "        \n",
    "        $display(\"Before reset: %p\", test_array);\n",
    "        reset_array(test_array);\n",
    "        $display(\"After reset: %p\", test_array);\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "858bbb39",
   "metadata": {},
   "source": [
    "#### Best Practices and Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7bc93aa0",
   "metadata": {},
   "source": [
    "##### When to Use Functions vs. Tasks\n",
    "\n",
    "**Use Functions when:**\n",
    "- You need to return a single value\n",
    "- The operation is purely combinational\n",
    "- No timing control is needed\n",
    "- The operation should complete in zero simulation time\n",
    "\n",
    "**Use Tasks when:**\n",
    "- You need multiple outputs\n",
    "- Timing control is required\n",
    "- The operation may consume simulation time\n",
    "- You need to model sequential behavior"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f53ee5ac",
   "metadata": {},
   "source": [
    "##### Function and Task Design Guidelines\n",
    "\n",
    "```systemverilog\n",
    "module design_guidelines;\n",
    "    \n",
    "    // Good: Pure function with clear purpose\n",
    "    function automatic int absolute_value(int value);\n",
    "        return (value < 0) ? -value : value;\n",
    "    endfunction\n",
    "    \n",
    "    // Good: Task with clear interface and timing\n",
    "    task automatic wait_for_ready(ref logic ready_signal, input int timeout_cycles);\n",
    "        int cycle_count = 0;\n",
    "        while (!ready_signal && cycle_count < timeout_cycles) begin\n",
    "            @(posedge clk);\n",
    "            cycle_count++;\n",
    "        end\n",
    "        if (cycle_count >= timeout_cycles) begin\n",
    "            $error(\"Timeout waiting for ready signal\");\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Good: Function with appropriate use of reference\n",
    "    function automatic void normalize_vector(ref real vector[3]);\n",
    "        real magnitude = $sqrt(vector[0]**2 + vector[1]**2 + vector[2]**2);\n",
    "        if (magnitude != 0.0) begin\n",
    "            vector[0] /= magnitude;\n",
    "            vector[1] /= magnitude;\n",
    "            vector[2] /= magnitude;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "412343a7",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Functions and tasks are powerful constructs in SystemVerilog that enable code reuse and modular design:\n",
    "\n",
    "- **Functions** return values, execute in zero time, and are ideal for combinational logic\n",
    "- **Tasks** can have multiple outputs, consume time, and are suited for sequential operations\n",
    "- **Automatic lifetime** creates fresh variables for each call and enables recursion\n",
    "- **Static lifetime** (default) preserves variable values between calls\n",
    "- **Pass by reference** allows modification of original variables\n",
    "- **Void functions** provide task-like behavior without return values but in zero time\n",
    "\n",
    "Understanding when and how to use functions and tasks effectively will greatly improve your SystemVerilog code organization and reusability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "750c75a5",
   "metadata": {},
   "source": [
    "### Chapter 8: Advanced Data Types\n",
    "\n",
    "SystemVerilog provides powerful data types that go far beyond the basic wire and reg types found in traditional Verilog. These advanced data types enable more efficient modeling, better code organization, and improved verification capabilities."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3dd01a37",
   "metadata": {},
   "source": [
    "#### 8.1 Dynamic Arrays\n",
    "\n",
    "Dynamic arrays allow you to create arrays whose size can be determined and modified at runtime, providing flexibility for handling variable amounts of data."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "51aff9c8",
   "metadata": {},
   "source": [
    "##### Declaration and Basic Usage\n",
    "\n",
    "```systemverilog\n",
    "// Dynamic array declaration\n",
    "int dynamic_array[];\n",
    "\n",
    "// Allocating memory\n",
    "initial begin\n",
    "    dynamic_array = new[10]; // Create array with 10 elements\n",
    "    \n",
    "    // Initialize values\n",
    "    foreach(dynamic_array[i]) begin\n",
    "        dynamic_array[i] = i * 2;\n",
    "    end\n",
    "    \n",
    "    // Display values\n",
    "    $display(\"Array size: %0d\", dynamic_array.size());\n",
    "    foreach(dynamic_array[i]) begin\n",
    "        $display(\"dynamic_array[%0d] = %0d\", i, dynamic_array[i]);\n",
    "    end\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c10cc417",
   "metadata": {},
   "source": [
    "##### Dynamic Array Methods\n",
    "\n",
    "```systemverilog\n",
    "module dynamic_array_methods;\n",
    "    int data[];\n",
    "    \n",
    "    initial begin\n",
    "        // Allocate initial array\n",
    "        data = new[5];\n",
    "        \n",
    "        // Initialize with values\n",
    "        data = '{10, 20, 30, 40, 50};\n",
    "        \n",
    "        $display(\"Original array size: %0d\", data.size());\n",
    "        \n",
    "        // Delete array (deallocate memory)\n",
    "        data.delete();\n",
    "        $display(\"After delete, size: %0d\", data.size());\n",
    "        \n",
    "        // Reallocate with different size\n",
    "        data = new[8];\n",
    "        $display(\"New array size: %0d\", data.size());\n",
    "        \n",
    "        // Copy from another array\n",
    "        int source[] = '{1, 2, 3, 4};\n",
    "        data = new[source.size()](source);\n",
    "        \n",
    "        $display(\"Copied array:\");\n",
    "        foreach(data[i]) $display(\"data[%0d] = %0d\", i, data[i]);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "96ecc5e2",
   "metadata": {},
   "source": [
    "##### Multidimensional Dynamic Arrays\n",
    "\n",
    "```systemverilog\n",
    "// 2D dynamic array\n",
    "int matrix[][];\n",
    "\n",
    "initial begin\n",
    "    // Allocate 3x4 matrix\n",
    "    matrix = new[3];\n",
    "    foreach(matrix[i]) begin\n",
    "        matrix[i] = new[4];\n",
    "    end\n",
    "    \n",
    "    // Initialize matrix\n",
    "    foreach(matrix[i]) begin\n",
    "        foreach(matrix[i][j]) begin\n",
    "            matrix[i][j] = i * 4 + j;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Display matrix\n",
    "    foreach(matrix[i]) begin\n",
    "        foreach(matrix[i][j]) begin\n",
    "            $write(\"%3d \", matrix[i][j]);\n",
    "        end\n",
    "        $display(\"\");\n",
    "    end\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1a4458aa",
   "metadata": {},
   "source": [
    "#### 8.2 Associative Arrays\n",
    "\n",
    "Associative arrays store elements in a sparse manner, indexed by any data type rather than consecutive integers. They're ideal for lookup tables and sparse data structures."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c641cf38",
   "metadata": {},
   "source": [
    "##### Basic Associative Arrays\n",
    "\n",
    "```systemverilog\n",
    "module associative_arrays;\n",
    "    // String-indexed associative array\n",
    "    int lookup_table[string];\n",
    "    \n",
    "    // Bit-indexed associative array\n",
    "    string name_table[bit[31:0]];\n",
    "    \n",
    "    initial begin\n",
    "        // Populate string-indexed array\n",
    "        lookup_table[\"apple\"] = 100;\n",
    "        lookup_table[\"banana\"] = 200;\n",
    "        lookup_table[\"cherry\"] = 300;\n",
    "        \n",
    "        // Access elements\n",
    "        $display(\"apple value: %0d\", lookup_table[\"apple\"]);\n",
    "        \n",
    "        // Check if key exists\n",
    "        if (lookup_table.exists(\"grape\")) begin\n",
    "            $display(\"Grape found: %0d\", lookup_table[\"grape\"]);\n",
    "        end else begin\n",
    "            $display(\"Grape not found\");\n",
    "        end\n",
    "        \n",
    "        // Populate bit-indexed array\n",
    "        name_table[32'h1001] = \"Alice\";\n",
    "        name_table[32'h2002] = \"Bob\";\n",
    "        name_table[32'h3003] = \"Charlie\";\n",
    "        \n",
    "        $display(\"ID 0x1001: %s\", name_table[32'h1001]);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "73cf036a",
   "metadata": {},
   "source": [
    "##### Associative Array Methods\n",
    "\n",
    "```systemverilog\n",
    "module assoc_array_methods;\n",
    "    int grades[string];\n",
    "    string student_names[$];\n",
    "    int grade_values[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Populate array\n",
    "        grades[\"Alice\"] = 85;\n",
    "        grades[\"Bob\"] = 92;\n",
    "        grades[\"Charlie\"] = 78;\n",
    "        grades[\"Diana\"] = 96;\n",
    "        \n",
    "        $display(\"Number of students: %0d\", grades.num());\n",
    "        \n",
    "        // Get all keys and values\n",
    "        grades.first(student_names);\n",
    "        grades.second(grade_values);\n",
    "        \n",
    "        $display(\"\\nAll students and grades:\");\n",
    "        for (int i = 0; i < student_names.size(); i++) begin\n",
    "            $display(\"%s: %0d\", student_names[i], grade_values[i]);\n",
    "        end\n",
    "        \n",
    "        // Iterate through array\n",
    "        string name;\n",
    "        $display(\"\\nUsing next() method:\");\n",
    "        if (grades.first(name)) begin\n",
    "            do begin\n",
    "                $display(\"%s: %0d\", name, grades[name]);\n",
    "            end while (grades.next(name));\n",
    "        end\n",
    "        \n",
    "        // Delete specific entry\n",
    "        grades.delete(\"Bob\");\n",
    "        $display(\"\\nAfter deleting Bob, size: %0d\", grades.num());\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "533fd04a",
   "metadata": {},
   "source": [
    "#### 8.3 Queues\n",
    "\n",
    "Queues are ordered collections that allow insertion and deletion at both ends, making them perfect for FIFO and LIFO operations."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d1c154b2",
   "metadata": {},
   "source": [
    "##### Basic Queue Operations\n",
    "\n",
    "```systemverilog\n",
    "module queue_operations;\n",
    "    int data_queue[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Push elements to back\n",
    "        data_queue.push_back(10);\n",
    "        data_queue.push_back(20);\n",
    "        data_queue.push_back(30);\n",
    "        \n",
    "        // Push elements to front\n",
    "        data_queue.push_front(5);\n",
    "        \n",
    "        $display(\"Queue after pushes: %p\", data_queue);\n",
    "        $display(\"Queue size: %0d\", data_queue.size());\n",
    "        \n",
    "        // Pop elements\n",
    "        int front_val = data_queue.pop_front();\n",
    "        int back_val = data_queue.pop_back();\n",
    "        \n",
    "        $display(\"Popped front: %0d, back: %0d\", front_val, back_val);\n",
    "        $display(\"Queue after pops: %p\", data_queue);\n",
    "        \n",
    "        // Insert at specific position\n",
    "        data_queue.insert(1, 15);\n",
    "        $display(\"After insert at index 1: %p\", data_queue);\n",
    "        \n",
    "        // Delete from specific position\n",
    "        data_queue.delete(0);\n",
    "        $display(\"After delete index 0: %p\", data_queue);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fbd61a72",
   "metadata": {},
   "source": [
    "##### Advanced Queue Methods\n",
    "\n",
    "```systemverilog\n",
    "module advanced_queue_methods;\n",
    "    string cmd_queue[$];\n",
    "    int numbers[$] = {1, 2, 3, 4, 5, 2, 6, 2, 7};\n",
    "    \n",
    "    initial begin\n",
    "        // Queue manipulation\n",
    "        cmd_queue = {\"read\", \"write\", \"execute\", \"read\", \"delete\"};\n",
    "        \n",
    "        $display(\"Original queue: %p\", cmd_queue);\n",
    "        \n",
    "        // Find operations\n",
    "        int index[$] = cmd_queue.find_index with (item == \"read\");\n",
    "        $display(\"Indices with 'read': %p\", index);\n",
    "        \n",
    "        string first_read[$] = cmd_queue.find_first with (item == \"read\");\n",
    "        $display(\"First 'read' command: %p\", first_read);\n",
    "        \n",
    "        // Working with numbers\n",
    "        $display(\"Numbers: %p\", numbers);\n",
    "        \n",
    "        // Find all occurrences of 2\n",
    "        int twos[$] = numbers.find with (item == 2);\n",
    "        $display(\"All 2's: %p\", twos);\n",
    "        \n",
    "        // Find numbers greater than 4\n",
    "        int big_nums[$] = numbers.find with (item > 4);\n",
    "        $display(\"Numbers > 4: %p\", big_nums);\n",
    "        \n",
    "        // Reverse the queue\n",
    "        numbers.reverse();\n",
    "        $display(\"Reversed: %p\", numbers);\n",
    "        \n",
    "        // Sort the queue\n",
    "        numbers.sort();\n",
    "        $display(\"Sorted: %p\", numbers);\n",
    "        \n",
    "        // Shuffle the queue\n",
    "        numbers.shuffle();\n",
    "        $display(\"Shuffled: %p\", numbers);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5d887728",
   "metadata": {},
   "source": [
    "#### 8.4 Packed Arrays and Structures\n",
    "\n",
    "Packed arrays and structures allow you to group related data while maintaining bit-level access and efficient storage."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f3d55742",
   "metadata": {},
   "source": [
    "##### Packed Arrays\n",
    "\n",
    "```systemverilog\n",
    "module packed_arrays;\n",
    "    // Packed array declarations\n",
    "    bit [7:0][3:0] nibble_array;  // 8 nibbles (4-bit each)\n",
    "    logic [3:0][7:0] byte_array;  // 4 bytes\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize packed array\n",
    "        nibble_array = 32'hABCD_EF01;\n",
    "        \n",
    "        $display(\"Full array: 0x%08h\", nibble_array);\n",
    "        \n",
    "        // Access individual elements\n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            $display(\"nibble_array[%0d] = 0x%h\", i, nibble_array[i]);\n",
    "        end\n",
    "        \n",
    "        // Bit slicing\n",
    "        $display(\"Upper 16 bits: 0x%04h\", nibble_array[7:4]);\n",
    "        $display(\"Lower 16 bits: 0x%04h\", nibble_array[3:0]);\n",
    "        \n",
    "        // Byte-level access\n",
    "        byte_array = 32'h12345678;\n",
    "        $display(\"byte_array = 0x%08h\", byte_array);\n",
    "        \n",
    "        foreach(byte_array[i]) begin\n",
    "            $display(\"byte_array[%0d] = 0x%02h\", i, byte_array[i]);\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f372b078",
   "metadata": {},
   "source": [
    "##### Packed Structures\n",
    "\n",
    "```systemverilog\n",
    "// Packed structure for CPU instruction\n",
    "typedef struct packed {\n",
    "    logic [5:0]  opcode;\n",
    "    logic [4:0]  rs;\n",
    "    logic [4:0]  rt;\n",
    "    logic [15:0] immediate;\n",
    "} cpu_instruction_t;\n",
    "\n",
    "// Packed union for different data interpretations\n",
    "typedef union packed {\n",
    "    logic [31:0] word;\n",
    "    logic [15:0] halfword [1:0];\n",
    "    logic [7:0]  byte [3:0];\n",
    "    cpu_instruction_t instruction;\n",
    "} data_union_t;\n",
    "\n",
    "module packed_structures;\n",
    "    cpu_instruction_t instr;\n",
    "    data_union_t data;\n",
    "    \n",
    "    initial begin\n",
    "        // Create instruction\n",
    "        instr.opcode = 6'b100011;    // Load word\n",
    "        instr.rs = 5'd1;             // Base register\n",
    "        instr.rt = 5'd2;             // Target register\n",
    "        instr.immediate = 16'h0100;  // Offset\n",
    "        \n",
    "        $display(\"Instruction fields:\");\n",
    "        $display(\"  Opcode: 0b%06b\", instr.opcode);\n",
    "        $display(\"  RS: %0d\", instr.rs);\n",
    "        $display(\"  RT: %0d\", instr.rt);\n",
    "        $display(\"  Immediate: 0x%04h\", instr.immediate);\n",
    "        $display(\"  Full instruction: 0x%08h\", instr);\n",
    "        \n",
    "        // Use union for different interpretations\n",
    "        data.word = 32'hDEADBEEF;\n",
    "        \n",
    "        $display(\"\\nUnion interpretations:\");\n",
    "        $display(\"  Word: 0x%08h\", data.word);\n",
    "        $display(\"  Halfwords: 0x%04h 0x%04h\", \n",
    "                 data.halfword[1], data.halfword[0]);\n",
    "        $display(\"  Bytes: 0x%02h 0x%02h 0x%02h 0x%02h\",\n",
    "                 data.byte[3], data.byte[2], data.byte[1], data.byte[0]);\n",
    "        \n",
    "        // Interpret as instruction\n",
    "        $display(\"  As instruction - Opcode: 0b%06b\", data.instruction.opcode);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9a315ab1",
   "metadata": {},
   "source": [
    "#### 8.5 Typedef Declarations\n",
    "\n",
    "The `typedef` keyword allows you to create aliases for existing types, making code more readable and maintainable.\n",
    "\n",
    "##### Basic Typedef Usage\n",
    "\n",
    "```systemverilog\n",
    "// Basic type aliases\n",
    "typedef logic [31:0] word_t;\n",
    "typedef logic [15:0] halfword_t;\n",
    "typedef logic [7:0]  byte_t;\n",
    "\n",
    "// Array type aliases\n",
    "typedef int int_array_t[10];\n",
    "typedef real real_queue_t[$];\n",
    "typedef string str_assoc_t[int];\n",
    "\n",
    "module typedef_examples;\n",
    "    word_t address, data;\n",
    "    halfword_t port_id;\n",
    "    byte_t status_reg;\n",
    "    \n",
    "    int_array_t fixed_buffer;\n",
    "    real_queue_t floating_values;\n",
    "    str_assoc_t error_messages;\n",
    "    \n",
    "    initial begin\n",
    "        // Use typedef'd types\n",
    "        address = 32'hDEADBEEF;\n",
    "        data = 32'h12345678;\n",
    "        port_id = 16'hABCD;\n",
    "        status_reg = 8'h55;\n",
    "        \n",
    "        $display(\"Address: 0x%h\", address);\n",
    "        $display(\"Data: 0x%h\", data);\n",
    "        $display(\"Port ID: 0x%h\", port_id);\n",
    "        $display(\"Status: 0x%h\", status_reg);\n",
    "        \n",
    "        // Initialize arrays\n",
    "        foreach(fixed_buffer[i]) fixed_buffer[i] = i * i;\n",
    "        \n",
    "        floating_values.push_back(3.14159);\n",
    "        floating_values.push_back(2.71828);\n",
    "        \n",
    "        error_messages[404] = \"Not Found\";\n",
    "        error_messages[500] = \"Internal Server Error\";\n",
    "        \n",
    "        $display(\"Fixed buffer[5] = %0d\", fixed_buffer[5]);\n",
    "        $display(\"Floating values: %p\", floating_values);\n",
    "        $display(\"Error 404: %s\", error_messages[404]);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "39fd3edd",
   "metadata": {},
   "source": [
    "##### Complex Typedef Examples\n",
    "\n",
    "```systemverilog\n",
    "// Function pointer typedef\n",
    "typedef function int math_func_t(int a, int b);\n",
    "\n",
    "// Class handle typedef\n",
    "typedef class transaction_c;\n",
    "typedef transaction_c transaction_handle_t;\n",
    "\n",
    "// Structure typedef with parameters\n",
    "typedef struct {\n",
    "    logic [DATA_WIDTH-1:0] data;\n",
    "    logic valid;\n",
    "    logic ready;\n",
    "} handshake_if_t;\n",
    "\n",
    "// Parameterized typedef\n",
    "parameter int DATA_WIDTH = 32;\n",
    "typedef handshake_if_t #(.DATA_WIDTH(DATA_WIDTH)) bus_if_t;\n",
    "\n",
    "module complex_typedef;\n",
    "    // Function implementations\n",
    "    function int add_func(int a, int b);\n",
    "        return a + b;\n",
    "    endfunction\n",
    "    \n",
    "    function int mul_func(int a, int b);\n",
    "        return a * b;\n",
    "    endfunction\n",
    "    \n",
    "    // Function pointer usage\n",
    "    math_func_t operation;\n",
    "    \n",
    "    initial begin\n",
    "        int result;\n",
    "        \n",
    "        // Assign function to pointer\n",
    "        operation = add_func;\n",
    "        result = operation(5, 3);\n",
    "        $display(\"Addition result: %0d\", result);\n",
    "        \n",
    "        operation = mul_func;\n",
    "        result = operation(5, 3);\n",
    "        $display(\"Multiplication result: %0d\", result);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6c0f79d1",
   "metadata": {},
   "source": [
    "#### 8.6 Enumerated Types\n",
    "\n",
    "Enumerated types provide a way to define a set of named constants, improving code readability and reducing errors."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0107c9ad",
   "metadata": {},
   "source": [
    "##### Basic Enumerations\n",
    "\n",
    "```systemverilog\n",
    "// Basic enumeration\n",
    "typedef enum {RED, GREEN, BLUE} color_e;\n",
    "\n",
    "// Enumeration with explicit values\n",
    "typedef enum int {\n",
    "    IDLE   = 0,\n",
    "    ACTIVE = 1,\n",
    "    WAIT   = 2,\n",
    "    ERROR  = 9\n",
    "} state_e;\n",
    "\n",
    "// Enumeration with specific bit width\n",
    "typedef enum logic [1:0] {\n",
    "    READ  = 2'b00,\n",
    "    WRITE = 2'b01,\n",
    "    EXEC  = 2'b10,\n",
    "    DEBUG = 2'b11\n",
    "} operation_e;\n",
    "\n",
    "module enum_examples;\n",
    "    color_e pixel_color;\n",
    "    state_e current_state, next_state;\n",
    "    operation_e cpu_op;\n",
    "    \n",
    "    initial begin\n",
    "        // Basic enumeration usage\n",
    "        pixel_color = RED;\n",
    "        $display(\"Pixel color: %s (value: %0d)\", pixel_color.name(), pixel_color);\n",
    "        \n",
    "        // State machine example\n",
    "        current_state = IDLE;\n",
    "        \n",
    "        case (current_state)\n",
    "            IDLE: begin\n",
    "                $display(\"Currently idle\");\n",
    "                next_state = ACTIVE;\n",
    "            end\n",
    "            ACTIVE: begin\n",
    "                $display(\"Currently active\");\n",
    "                next_state = WAIT;\n",
    "            end\n",
    "            WAIT: begin\n",
    "                $display(\"Currently waiting\");\n",
    "                next_state = IDLE;\n",
    "            end\n",
    "            ERROR: begin\n",
    "                $display(\"Error state\");\n",
    "                next_state = IDLE;\n",
    "            end\n",
    "        endcase\n",
    "        \n",
    "        $display(\"Next state: %s\", next_state.name());\n",
    "        \n",
    "        // Operation enumeration\n",
    "        cpu_op = WRITE;\n",
    "        $display(\"CPU operation: %s (encoding: %b)\", cpu_op.name(), cpu_op);\n",
    "        \n",
    "        // Enumeration methods\n",
    "        $display(\"First color: %s\", color_e.first());\n",
    "        $display(\"Last color: %s\", color_e.last());\n",
    "        $display(\"Number of colors: %0d\", color_e.num());\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ffbcb019",
   "metadata": {},
   "source": [
    "##### Advanced Enumeration Features\n",
    "\n",
    "```systemverilog\n",
    "// Enumeration with type specification\n",
    "typedef enum bit [3:0] {\n",
    "    CMD_NOP    = 4'h0,\n",
    "    CMD_READ   = 4'h1,\n",
    "    CMD_WRITE  = 4'h2,\n",
    "    CMD_BURST  = 4'h4,\n",
    "    CMD_RESET  = 4'hF\n",
    "} command_e;\n",
    "\n",
    "// Enumeration for one-hot encoding\n",
    "typedef enum logic [7:0] {\n",
    "    STAGE_0 = 8'b00000001,\n",
    "    STAGE_1 = 8'b00000010,\n",
    "    STAGE_2 = 8'b00000100,\n",
    "    STAGE_3 = 8'b00001000,\n",
    "    STAGE_4 = 8'b00010000,\n",
    "    STAGE_5 = 8'b00100000,\n",
    "    STAGE_6 = 8'b01000000,\n",
    "    STAGE_7 = 8'b10000000\n",
    "} pipeline_stage_e;\n",
    "\n",
    "module advanced_enums;\n",
    "    command_e cmd;\n",
    "    pipeline_stage_e stage;\n",
    "    \n",
    "    initial begin\n",
    "        // Command enumeration\n",
    "        cmd = CMD_READ;\n",
    "        $display(\"Command: %s (0x%h)\", cmd.name(), cmd);\n",
    "        \n",
    "        // Check valid enumeration values\n",
    "        cmd = command_e'(4'h3); // Invalid value\n",
    "        if (cmd.name() == \"\") begin\n",
    "            $display(\"Invalid command value: 0x%h\", cmd);\n",
    "        end\n",
    "        \n",
    "        // Pipeline stage (one-hot)\n",
    "        stage = STAGE_3;\n",
    "        $display(\"Pipeline stage: %s (0b%08b)\", stage.name(), stage);\n",
    "        \n",
    "        // Iterate through enumeration values\n",
    "        command_e cmd_iter = cmd.first();\n",
    "        $display(\"\\nAll valid commands:\");\n",
    "        do begin\n",
    "            $display(\"  %s = 0x%h\", cmd_iter.name(), cmd_iter);\n",
    "            cmd_iter = cmd_iter.next();\n",
    "        end while (cmd_iter != cmd.first());\n",
    "        \n",
    "        // Enumeration in arrays\n",
    "        command_e cmd_history[$];\n",
    "        cmd_history = {CMD_NOP, CMD_READ, CMD_WRITE, CMD_BURST};\n",
    "        \n",
    "        $display(\"\\nCommand history:\");\n",
    "        foreach(cmd_history[i]) begin\n",
    "            $display(\"  [%0d]: %s\", i, cmd_history[i].name());\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0435fda7",
   "metadata": {},
   "source": [
    "#### 8.7 User-Defined Types\n",
    "\n",
    "SystemVerilog allows you to create sophisticated user-defined types combining structures, unions, and other advanced features.\n",
    "\n",
    "##### Complex Structure Types\n",
    "\n",
    "```systemverilog\n",
    "// Memory transaction structure\n",
    "typedef struct {\n",
    "    logic [31:0] address;\n",
    "    logic [31:0] data;\n",
    "    logic [3:0]  byte_enable;\n",
    "    logic        read_write;  // 0=read, 1=write\n",
    "    logic        valid;\n",
    "    int          timestamp;\n",
    "} memory_transaction_t;\n",
    "\n",
    "// Network packet structure\n",
    "typedef struct {\n",
    "    logic [47:0] dest_mac;\n",
    "    logic [47:0] src_mac;\n",
    "    logic [15:0] ether_type;\n",
    "    logic [7:0]  payload[$];  // Variable size payload\n",
    "    logic [31:0] crc;\n",
    "} ethernet_packet_t;\n",
    "\n",
    "// Configuration register structure\n",
    "typedef struct packed {\n",
    "    logic        enable;\n",
    "    logic [2:0]  mode;\n",
    "    logic        interrupt_enable;\n",
    "    logic        auto_increment;\n",
    "    logic [1:0]  priority;\n",
    "    logic [24:0] reserved;\n",
    "} config_register_t;\n",
    "\n",
    "module user_defined_types;\n",
    "    memory_transaction_t mem_trans;\n",
    "    ethernet_packet_t eth_packet;\n",
    "    config_register_t config_reg;\n",
    "    \n",
    "    initial begin\n",
    "        // Memory transaction example\n",
    "        mem_trans.address = 32'h1000_0000;\n",
    "        mem_trans.data = 32'hDEAD_BEEF;\n",
    "        mem_trans.byte_enable = 4'b1111;\n",
    "        mem_trans.read_write = 1'b1;  // Write\n",
    "        mem_trans.valid = 1'b1;\n",
    "        mem_trans.timestamp = $time;\n",
    "        \n",
    "        $display(\"Memory Transaction:\");\n",
    "        $display(\"  Address: 0x%h\", mem_trans.address);\n",
    "        $display(\"  Data: 0x%h\", mem_trans.data);\n",
    "        $display(\"  Operation: %s\", mem_trans.read_write ? \"WRITE\" : \"READ\");\n",
    "        $display(\"  Timestamp: %0t\", mem_trans.timestamp);\n",
    "        \n",
    "        // Ethernet packet example\n",
    "        eth_packet.dest_mac = 48'hFF_FF_FF_FF_FF_FF;  // Broadcast\n",
    "        eth_packet.src_mac = 48'h00_11_22_33_44_55;\n",
    "        eth_packet.ether_type = 16'h0800;  // IPv4\n",
    "        \n",
    "        // Add payload data\n",
    "        for (int i = 0; i < 64; i++) begin\n",
    "            eth_packet.payload.push_back(8'(i));\n",
    "        end\n",
    "        \n",
    "        eth_packet.crc = 32'h12345678;\n",
    "        \n",
    "        $display(\"\\nEthernet Packet:\");\n",
    "        $display(\"  Destination MAC: %012h\", eth_packet.dest_mac);\n",
    "        $display(\"  Source MAC: %012h\", eth_packet.src_mac);\n",
    "        $display(\"  EtherType: 0x%04h\", eth_packet.ether_type);\n",
    "        $display(\"  Payload size: %0d bytes\", eth_packet.payload.size());\n",
    "        \n",
    "        // Configuration register example\n",
    "        config_reg = '{\n",
    "            enable: 1'b1,\n",
    "            mode: 3'b101,\n",
    "            interrupt_enable: 1'b1,\n",
    "            auto_increment: 1'b0,\n",
    "            priority: 2'b10,\n",
    "            reserved: 25'b0\n",
    "        };\n",
    "        \n",
    "        $display(\"\\nConfiguration Register (0x%08h):\", config_reg);\n",
    "        $display(\"  Enable: %b\", config_reg.enable);\n",
    "        $display(\"  Mode: %b\", config_reg.mode);\n",
    "        $display(\"  Interrupt Enable: %b\", config_reg.interrupt_enable);\n",
    "        $display(\"  Priority: %b\", config_reg.priority);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4aabb228",
   "metadata": {},
   "source": [
    "##### Tagged Unions and Advanced Types\n",
    "\n",
    "```systemverilog\n",
    "// Tagged union for different data types\n",
    "typedef union tagged {\n",
    "    void        Invalid;\n",
    "    bit [7:0]   Byte;\n",
    "    bit [15:0]  Word;\n",
    "    bit [31:0]  DWord;\n",
    "    real        Float;\n",
    "    string      Text;\n",
    "} variant_data_t;\n",
    "\n",
    "// Generic container structure\n",
    "typedef struct {\n",
    "    string name;\n",
    "    variant_data_t data;\n",
    "    int timestamp;\n",
    "} data_container_t;\n",
    "\n",
    "module tagged_unions;\n",
    "    variant_data_t var_data;\n",
    "    data_container_t containers[$];\n",
    "    \n",
    "    initial begin\n",
    "        // Create different data containers\n",
    "        data_container_t container;\n",
    "        \n",
    "        // Byte data\n",
    "        container.name = \"Status\";\n",
    "        container.data = tagged Byte (8'hAA);\n",
    "        container.timestamp = $time;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // Word data\n",
    "        container.name = \"Port\";\n",
    "        container.data = tagged Word (16'h1234);\n",
    "        container.timestamp = $time + 10;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // DWord data\n",
    "        container.name = \"Address\";\n",
    "        container.data = tagged DWord (32'hDEADBEEF);\n",
    "        container.timestamp = $time + 20;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // Float data\n",
    "        container.name = \"Temperature\";\n",
    "        container.data = tagged Float (23.5);\n",
    "        container.timestamp = $time + 30;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // String data\n",
    "        container.name = \"Message\";\n",
    "        container.data = tagged Text (\"Hello World\");\n",
    "        container.timestamp = $time + 40;\n",
    "        containers.push_back(container);\n",
    "        \n",
    "        // Process all containers\n",
    "        foreach(containers[i]) begin\n",
    "            $display(\"\\nContainer %0d: %s\", i, containers[i].name);\n",
    "            $display(\"  Timestamp: %0t\", containers[i].timestamp);\n",
    "            \n",
    "            case (containers[i].data) matches\n",
    "                tagged Invalid:           $display(\"  Data: Invalid\");\n",
    "                tagged Byte .b:          $display(\"  Data: Byte = 0x%02h\", b);\n",
    "                tagged Word .w:          $display(\"  Data: Word = 0x%04h\", w);\n",
    "                tagged DWord .dw:        $display(\"  Data: DWord = 0x%08h\", dw);\n",
    "                tagged Float .f:         $display(\"  Data: Float = %f\", f);\n",
    "                tagged Text .s:          $display(\"  Data: Text = '%s'\", s);\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b3eb296b",
   "metadata": {},
   "source": [
    "#### Best Practices\n",
    "\n",
    "When working with advanced data types in SystemVerilog:\n",
    "1. **Choose the Right Type**: Use dynamic arrays for variable-size data, associative arrays for sparse data, and queues for ordered collections.\n",
    "2. **Memory Management**: Always consider memory allocation and deallocation, especially with dynamic arrays.\n",
    "3. **Type Safety**: Use typedef and enumerations to create self-documenting, type-safe code.\n",
    "4. **Packed vs Unpacked**: Use packed structures/arrays when you need bit-level access or specific memory layout.\n",
    "5. **Performance Considerations**: Associative arrays have lookup overhead; use regular arrays when performance is critical and size is known.\n",
    "6. **Code Organization**: Group related data using structures and use unions when you need different interpretations of the same data.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "886ea615",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "These advanced data types provide the foundation for building complex, maintainable SystemVerilog designs and verification environments. They enable more abstract thinking about data organization while maintaining the low-level control that hardware description requires."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fd59c03f",
   "metadata": {},
   "source": [
    "## Part III: Object-Oriented Programming"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "df6cce0b",
   "metadata": {},
   "source": [
    "### Chapter 9: Classes and Objects"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ba93a2ce",
   "metadata": {},
   "source": [
    "#### Introduction\n",
    "\n",
    "SystemVerilog introduces object-oriented programming (OOP) concepts to hardware description and verification. Classes provide a powerful way to create reusable, modular code structures that can model complex data types and behaviors. This chapter covers the fundamental concepts of classes and objects in SystemVerilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3f6bf078",
   "metadata": {},
   "source": [
    "#### 9.1 Class Declarations\n",
    "\n",
    "A class in SystemVerilog is a user-defined data type that encapsulates data (properties) and functions (methods) that operate on that data. Classes serve as templates for creating objects."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "67a48334",
   "metadata": {},
   "source": [
    "##### Basic Class Syntax\n",
    "\n",
    "```systemverilog\n",
    "class ClassName;\n",
    "    // Properties (data members)\n",
    "    // Methods (functions and tasks)\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9103359e",
   "metadata": {},
   "source": [
    "##### Simple Class Example\n",
    "\n",
    "```systemverilog\n",
    "class Packet;\n",
    "    // Properties\n",
    "    bit [7:0] header;\n",
    "    bit [31:0] payload;\n",
    "    bit [7:0] checksum;\n",
    "    \n",
    "    // Method to display packet contents\n",
    "    function void display();\n",
    "        $display(\"Header: %h, Payload: %h, Checksum: %h\", \n",
    "                 header, payload, checksum);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e0acbcec",
   "metadata": {},
   "source": [
    "##### Class with Constructor\n",
    "\n",
    "```systemverilog\n",
    "class Transaction;\n",
    "    rand bit [31:0] addr;\n",
    "    rand bit [31:0] data;\n",
    "    bit [1:0] cmd;\n",
    "    \n",
    "    // Constructor\n",
    "    function new(bit [1:0] command = 0);\n",
    "        cmd = command;\n",
    "        // Randomize other fields\n",
    "        assert(randomize());\n",
    "    endfunction\n",
    "    \n",
    "    // Method to check transaction validity\n",
    "    function bit is_valid();\n",
    "        return (addr != 0 && cmd != 2'b11);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "41e6f533",
   "metadata": {},
   "source": [
    "#### 9.2 Properties and Methods\n",
    "\n",
    "Properties are the data members of a class, while methods are the functions and tasks that operate on the class data."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1b5a3f7d",
   "metadata": {},
   "source": [
    "##### Property Types\n",
    "\n",
    "```systemverilog\n",
    "class DataPacket;\n",
    "    // Basic properties\n",
    "    bit [7:0] id;\n",
    "    int length;\n",
    "    real timestamp;\n",
    "    string source;\n",
    "    \n",
    "    // Array properties\n",
    "    bit [7:0] data[];\n",
    "    int status_flags[4];\n",
    "    \n",
    "    // Random properties\n",
    "    rand bit [15:0] sequence_num;\n",
    "    randc bit [3:0] priority;\n",
    "    \n",
    "    // Constraints on random properties\n",
    "    constraint valid_priority {\n",
    "        priority inside {[1:8]};\n",
    "    }\n",
    "    \n",
    "    constraint data_size {\n",
    "        length > 0;\n",
    "        length < 1024;\n",
    "        data.size() == length;\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6ac2be08",
   "metadata": {},
   "source": [
    "##### Method Types\n",
    "\n",
    "```systemverilog\n",
    "class NetworkPacket;\n",
    "    bit [47:0] src_mac;\n",
    "    bit [47:0] dst_mac;\n",
    "    bit [15:0] ethertype;\n",
    "    bit [7:0] payload[];\n",
    "    \n",
    "    // Constructor\n",
    "    function new(bit [47:0] src = 0, bit [47:0] dst = 0);\n",
    "        src_mac = src;\n",
    "        dst_mac = dst;\n",
    "        ethertype = 16'h0800; // IP\n",
    "    endfunction\n",
    "    \n",
    "    // Function method (returns a value)\n",
    "    function int get_payload_size();\n",
    "        return payload.size();\n",
    "    endfunction\n",
    "    \n",
    "    // Task method (can consume time)\n",
    "    task send_packet();\n",
    "        #10ns; // Simulate transmission delay\n",
    "        $display(\"Packet sent from %h to %h\", src_mac, dst_mac);\n",
    "    endtask\n",
    "    \n",
    "    // Virtual method (can be overridden)\n",
    "    virtual function void print_header();\n",
    "        $display(\"SRC: %h, DST: %h, Type: %h\", \n",
    "                 src_mac, dst_mac, ethertype);\n",
    "    endfunction\n",
    "    \n",
    "    // Static method (belongs to class, not instance)\n",
    "    static function bit [15:0] calculate_checksum(bit [7:0] data[]);\n",
    "        bit [15:0] sum = 0;\n",
    "        foreach(data[i]) sum += data[i];\n",
    "        return ~sum;\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9610a86b",
   "metadata": {},
   "source": [
    "#### 9.3 Object Creation and Destruction\n",
    "\n",
    "Objects are instances of classes created using the `new()` constructor. SystemVerilog handles memory management automatically."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c326ef1b",
   "metadata": {},
   "source": [
    "##### Object Creation\n",
    "\n",
    "```systemverilog\n",
    "class ConfigBlock;\n",
    "    bit [31:0] base_addr;\n",
    "    bit [7:0] version;\n",
    "    bit enable;\n",
    "    \n",
    "    function new(bit [31:0] addr = 32'h1000);\n",
    "        base_addr = addr;\n",
    "        version = 8'h01;\n",
    "        enable = 1'b1;\n",
    "    endfunction\n",
    "    \n",
    "    function void configure(bit [31:0] addr, bit en);\n",
    "        base_addr = addr;\n",
    "        enable = en;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Usage example\n",
    "module test_objects;\n",
    "    ConfigBlock cfg1, cfg2, cfg3;\n",
    "    \n",
    "    initial begin\n",
    "        // Create objects\n",
    "        cfg1 = new();                    // Use default constructor\n",
    "        cfg2 = new(32'h2000);           // Pass parameter to constructor\n",
    "        cfg3 = new(32'h3000);\n",
    "        \n",
    "        // Use objects\n",
    "        cfg1.configure(32'h1500, 1'b0);\n",
    "        cfg2.version = 8'h02;\n",
    "        \n",
    "        // Display object contents\n",
    "        $display(\"Config 1: Addr=%h, Ver=%h, En=%b\", \n",
    "                 cfg1.base_addr, cfg1.version, cfg1.enable);\n",
    "        $display(\"Config 2: Addr=%h, Ver=%h, En=%b\", \n",
    "                 cfg2.base_addr, cfg2.version, cfg2.enable);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ef725468",
   "metadata": {},
   "source": [
    "##### Object Assignment and Copying\n",
    "\n",
    "```systemverilog\n",
    "class DataBuffer;\n",
    "    bit [7:0] buffer[];\n",
    "    int size;\n",
    "    \n",
    "    function new(int sz = 16);\n",
    "        size = sz;\n",
    "        buffer = new[sz];\n",
    "    endfunction\n",
    "    \n",
    "    // Deep copy method\n",
    "    function DataBuffer copy();\n",
    "        DataBuffer new_buf = new(size);\n",
    "        new_buf.buffer = new[size];\n",
    "        foreach(buffer[i]) new_buf.buffer[i] = buffer[i];\n",
    "        return new_buf;\n",
    "    endfunction\n",
    "    \n",
    "    function void fill_random();\n",
    "        foreach(buffer[i]) buffer[i] = $random;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "module test_copy;\n",
    "    DataBuffer buf1, buf2, buf3;\n",
    "    \n",
    "    initial begin\n",
    "        buf1 = new(32);\n",
    "        buf1.fill_random();\n",
    "        \n",
    "        buf2 = buf1;        // Shallow copy (both handles point to same object)\n",
    "        buf3 = buf1.copy(); // Deep copy (creates new object)\n",
    "        \n",
    "        // Modify original\n",
    "        buf1.buffer[0] = 8'hFF;\n",
    "        \n",
    "        // buf2 sees the change, buf3 doesn't\n",
    "        $display(\"buf1[0] = %h\", buf1.buffer[0]); // FF\n",
    "        $display(\"buf2[0] = %h\", buf2.buffer[0]); // FF (same object)\n",
    "        $display(\"buf3[0] = %h\", buf3.buffer[0]); // original value\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "07f6fb8e",
   "metadata": {},
   "source": [
    "#### 9.4 The `this` Keyword\n",
    "\n",
    "The `this` keyword refers to the current object instance and is used to resolve naming conflicts or for explicit reference.\n",
    "\n",
    "```systemverilog\n",
    "class Counter;\n",
    "    int count;\n",
    "    string name;\n",
    "    \n",
    "    function new(string name, int count = 0);\n",
    "        this.name = name;    // Distinguish parameter from property\n",
    "        this.count = count;  // Explicit reference to object property\n",
    "    endfunction\n",
    "    \n",
    "    function void increment(int count = 1);\n",
    "        this.count += count; // Use this to access object property\n",
    "    endfunction\n",
    "    \n",
    "    function Counter get_copy();\n",
    "        Counter copy = new(this.name, this.count);\n",
    "        return copy;\n",
    "    endfunction\n",
    "    \n",
    "    function void compare_with(Counter other);\n",
    "        if (this.count > other.count)\n",
    "            $display(\"%s (%0d) > %s (%0d)\", \n",
    "                     this.name, this.count, other.name, other.count);\n",
    "        else if (this.count < other.count)\n",
    "            $display(\"%s (%0d) < %s (%0d)\", \n",
    "                     this.name, this.count, other.name, other.count);\n",
    "        else\n",
    "            $display(\"%s and %s have equal counts (%0d)\", \n",
    "                     this.name, other.name, this.count);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "module test_this;\n",
    "    Counter c1, c2;\n",
    "    \n",
    "    initial begin\n",
    "        c1 = new(\"Counter1\", 5);\n",
    "        c2 = new(\"Counter2\", 3);\n",
    "        \n",
    "        c1.increment(2);\n",
    "        c1.compare_with(c2);\n",
    "        \n",
    "        c2 = c1.get_copy();\n",
    "        c2.name = \"Counter2_copy\";\n",
    "        c1.compare_with(c2);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cf2d42eb",
   "metadata": {},
   "source": [
    "#### 9.5 Class Scope and Lifetime\n",
    "\n",
    "Class scope defines the visibility of class members, while lifetime determines when objects are created and destroyed."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e527e651",
   "metadata": {},
   "source": [
    "##### Access Control\n",
    "\n",
    "```systemverilog\n",
    "class SecureData;\n",
    "    // Public members (default)\n",
    "    string public_info;\n",
    "    \n",
    "    // Protected members (accessible in derived classes)\n",
    "    protected bit [31:0] protected_key;\n",
    "    \n",
    "    // Local members (private to this class)\n",
    "    local bit [127:0] private_data;\n",
    "    local bit [7:0] secret_code;\n",
    "    \n",
    "    function new(string info = \"default\");\n",
    "        public_info = info;\n",
    "        protected_key = $random;\n",
    "        private_data = {$random, $random, $random, $random};\n",
    "        secret_code = 8'hA5;\n",
    "    endfunction\n",
    "    \n",
    "    // Public method to access private data\n",
    "    function bit [31:0] get_hash();\n",
    "        return private_data[31:0] ^ protected_key ^ {24'b0, secret_code};\n",
    "    endfunction\n",
    "    \n",
    "    // Protected method for derived classes\n",
    "    protected function bit [31:0] get_protected_key();\n",
    "        return protected_key;\n",
    "    endfunction\n",
    "    \n",
    "    // Local method (private)\n",
    "    local function bit verify_secret(bit [7:0] code);\n",
    "        return (code == secret_code);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Extended class demonstrating scope\n",
    "class ExtendedSecureData extends SecureData;\n",
    "    function new(string info = \"extended\");\n",
    "        super.new(info);\n",
    "    endfunction\n",
    "    \n",
    "    function void show_protected();\n",
    "        // Can access protected members\n",
    "        $display(\"Protected key: %h\", protected_key);\n",
    "        $display(\"Using protected method: %h\", get_protected_key());\n",
    "        \n",
    "        // Cannot access local/private members\n",
    "        // $display(\"Secret: %h\", secret_code); // Error!\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aadf5f34",
   "metadata": {},
   "source": [
    "##### Object Lifetime\n",
    "\n",
    "```systemverilog\n",
    "class Resource;\n",
    "    static int instance_count = 0;\n",
    "    int id;\n",
    "    string name;\n",
    "    \n",
    "    function new(string name);\n",
    "        instance_count++;\n",
    "        id = instance_count;\n",
    "        this.name = name;\n",
    "        $display(\"Resource %0d (%s) created\", id, name);\n",
    "    endfunction\n",
    "    \n",
    "    // Destructor-like method (called explicitly)\n",
    "    function void cleanup();\n",
    "        $display(\"Resource %0d (%s) cleaned up\", id, name);\n",
    "        // Custom cleanup code here\n",
    "    endfunction\n",
    "    \n",
    "    static function int get_instance_count();\n",
    "        return instance_count;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "module test_lifetime;\n",
    "    Resource res1, res2;\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"Initial count: %0d\", Resource::get_instance_count());\n",
    "        \n",
    "        res1 = new(\"Resource1\");\n",
    "        res2 = new(\"Resource2\");\n",
    "        \n",
    "        $display(\"After creation: %0d\", Resource::get_instance_count());\n",
    "        \n",
    "        // Objects are automatically garbage collected when no longer referenced\n",
    "        res1 = null; // Remove reference\n",
    "        \n",
    "        // Explicit cleanup (if needed)\n",
    "        res2.cleanup();\n",
    "        res2 = null;\n",
    "        \n",
    "        // Note: instance_count doesn't decrease (no automatic destructor)\n",
    "        $display(\"Final count: %0d\", Resource::get_instance_count());\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9714d9c9",
   "metadata": {},
   "source": [
    "#### 9.6 Static Members\n",
    "\n",
    "Static members belong to the class rather than to individual instances. They are shared among all objects of the class."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dd2340d7",
   "metadata": {},
   "source": [
    "##### Static Properties and Methods\n",
    "\n",
    "```systemverilog\n",
    "class IDGenerator;\n",
    "    static int next_id = 1;\n",
    "    static int total_objects = 0;\n",
    "    static string class_version = \"v1.0\";\n",
    "    \n",
    "    int object_id;\n",
    "    string name;\n",
    "    \n",
    "    function new(string name);\n",
    "        this.name = name;\n",
    "        this.object_id = next_id++;\n",
    "        total_objects++;\n",
    "        $display(\"Created object %0d: %s\", object_id, name);\n",
    "    endfunction\n",
    "    \n",
    "    // Static method - can be called without creating an object\n",
    "    static function int get_next_id();\n",
    "        return next_id;\n",
    "    endfunction\n",
    "    \n",
    "    static function int get_total_objects();\n",
    "        return total_objects;\n",
    "    endfunction\n",
    "    \n",
    "    static function void reset_counter();\n",
    "        next_id = 1;\n",
    "        total_objects = 0;\n",
    "        $display(\"ID counter reset\");\n",
    "    endfunction\n",
    "    \n",
    "    // Static method to get class information\n",
    "    static function string get_class_info();\n",
    "        return $sformatf(\"IDGenerator %s - Next ID: %0d, Total: %0d\",\n",
    "                        class_version, next_id, total_objects);\n",
    "    endfunction\n",
    "    \n",
    "    // Instance method that uses static data\n",
    "    function void show_info();\n",
    "        $display(\"Object %0d (%s) - Class has %0d total objects\",\n",
    "                object_id, name, total_objects);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Usage of static members\n",
    "module test_static;\n",
    "    IDGenerator obj1, obj2, obj3;\n",
    "    \n",
    "    initial begin\n",
    "        // Call static method without creating objects\n",
    "        $display(\"Class info: %s\", IDGenerator::get_class_info());\n",
    "        $display(\"Next ID will be: %0d\", IDGenerator::get_next_id());\n",
    "        \n",
    "        // Create objects\n",
    "        obj1 = new(\"First\");\n",
    "        obj2 = new(\"Second\");\n",
    "        obj3 = new(\"Third\");\n",
    "        \n",
    "        // Show object info\n",
    "        obj1.show_info();\n",
    "        obj2.show_info();\n",
    "        \n",
    "        // Access static members through class name\n",
    "        $display(\"Total objects created: %0d\", IDGenerator::get_total_objects());\n",
    "        \n",
    "        // Reset static data\n",
    "        IDGenerator::reset_counter();\n",
    "        \n",
    "        // Create new object after reset\n",
    "        obj1 = new(\"After Reset\");\n",
    "        $display(\"Final class info: %s\", IDGenerator::get_class_info());\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9874e1f9",
   "metadata": {},
   "source": [
    "##### Static vs Instance Members\n",
    "\n",
    "```systemverilog\n",
    "class BankAccount;\n",
    "    static real interest_rate = 0.05;  // Static - same for all accounts\n",
    "    static int total_accounts = 0;     // Static - count of all accounts\n",
    "    \n",
    "    int account_number;                // Instance - unique per account\n",
    "    real balance;                      // Instance - individual balance\n",
    "    string owner_name;                 // Instance - individual owner\n",
    "    \n",
    "    function new(string name, real initial_balance = 0.0);\n",
    "        total_accounts++;\n",
    "        account_number = total_accounts;\n",
    "        owner_name = name;\n",
    "        balance = initial_balance;\n",
    "    endfunction\n",
    "    \n",
    "    // Static method to change interest rate for all accounts\n",
    "    static function void set_interest_rate(real new_rate);\n",
    "        interest_rate = new_rate;\n",
    "        $display(\"Interest rate changed to %.2f%% for all accounts\", \n",
    "                 new_rate * 100);\n",
    "    endfunction\n",
    "    \n",
    "    // Instance method that uses both static and instance data\n",
    "    function void apply_interest();\n",
    "        real interest = balance * interest_rate;\n",
    "        balance += interest;\n",
    "        $display(\"Account %0d (%s): Interest $%.2f applied, new balance $%.2f\",\n",
    "                account_number, owner_name, interest, balance);\n",
    "    endfunction\n",
    "    \n",
    "    // Instance method\n",
    "    function void deposit(real amount);\n",
    "        balance += amount;\n",
    "        $display(\"Account %0d: Deposited $%.2f, balance now $%.2f\",\n",
    "                account_number, amount, balance);\n",
    "    endfunction\n",
    "    \n",
    "    static function void print_statistics();\n",
    "        $display(\"Bank Statistics:\");\n",
    "        $display(\"  Total accounts: %0d\", total_accounts);\n",
    "        $display(\"  Current interest rate: %.2f%%\", interest_rate * 100);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "module test_static_vs_instance;\n",
    "    BankAccount acc1, acc2, acc3;\n",
    "    \n",
    "    initial begin\n",
    "        // Create accounts\n",
    "        acc1 = new(\"Alice\", 1000.0);\n",
    "        acc2 = new(\"Bob\", 500.0);\n",
    "        acc3 = new(\"Charlie\", 1500.0);\n",
    "        \n",
    "        // Show initial statistics\n",
    "        BankAccount::print_statistics();\n",
    "        \n",
    "        // Apply interest with current rate\n",
    "        acc1.apply_interest();\n",
    "        acc2.apply_interest();\n",
    "        acc3.apply_interest();\n",
    "        \n",
    "        // Change interest rate (affects all accounts)\n",
    "        BankAccount::set_interest_rate(0.08);\n",
    "        \n",
    "        // Apply new interest rate\n",
    "        acc1.apply_interest();\n",
    "        acc2.apply_interest();\n",
    "        acc3.apply_interest();\n",
    "        \n",
    "        // Final statistics\n",
    "        BankAccount::print_statistics();\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5616bf59",
   "metadata": {},
   "source": [
    "##### Best Practices\n",
    "\n",
    "1. **Use constructors** to initialize object state properly\n",
    "2. **Implement deep copy methods** when objects contain dynamic arrays or other objects\n",
    "3. **Use `this` keyword** to resolve naming conflicts and improve code clarity\n",
    "4. **Apply appropriate access control** (public, protected, local) to encapsulate data\n",
    "5. **Use static members** for class-wide data and utility functions\n",
    "6. **Implement cleanup methods** for resources that need explicit cleanup\n",
    "7. **Design classes with single responsibility** for better maintainability"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0a620892",
   "metadata": {},
   "source": [
    "##### Summary\n",
    "\n",
    "Classes and objects in SystemVerilog provide powerful abstraction mechanisms for creating reusable and maintainable code. Key concepts include:\n",
    "\n",
    "- **Class declarations** define templates for objects with properties and methods\n",
    "- **Object creation** uses constructors and the `new()` operator\n",
    "- **The `this` keyword** provides explicit reference to the current object\n",
    "- **Class scope** controls member visibility and access\n",
    "- **Static members** are shared across all instances of a class\n",
    "- **Proper encapsulation** and access control improve code reliability\n",
    "\n",
    "Understanding these concepts is essential for effective object-oriented programming in SystemVerilog, particularly for complex verification environments and testbenches."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b2c7bd13",
   "metadata": {},
   "source": [
    "### Chapter 10: Inheritance and Polymorphism"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "41c9297b",
   "metadata": {},
   "source": [
    "##### Introduction to Object-Oriented Programming in SystemVerilog\n",
    "\n",
    "SystemVerilog supports object-oriented programming (OOP) concepts that enable code reusability, modularity, and better organization. This chapter explores inheritance and polymorphism, two fundamental OOP concepts that allow you to create hierarchical relationships between classes and write more flexible, maintainable code."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "300312f0",
   "metadata": {},
   "source": [
    "#### 10.1 Class Inheritance (extends)\n",
    "\n",
    "Inheritance allows you to create new classes based on existing classes, inheriting their properties and methods while adding new functionality or modifying existing behavior."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fa96bf96",
   "metadata": {},
   "source": [
    "##### Basic Inheritance Syntax\n",
    "\n",
    "```systemverilog\n",
    "class BaseClass;\n",
    "    // Base class properties and methods\n",
    "endclass\n",
    "\n",
    "class DerivedClass extends BaseClass;\n",
    "    // Derived class inherits from BaseClass\n",
    "    // Additional properties and methods\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7e86e2cb",
   "metadata": {},
   "source": [
    "##### Practical Example: Vehicle Hierarchy\n",
    "\n",
    "```systemverilog\n",
    "// Base Vehicle class\n",
    "class Vehicle;\n",
    "    string make;\n",
    "    string model;\n",
    "    int year;\n",
    "    \n",
    "    function new(string mk = \"Unknown\", string md = \"Unknown\", int yr = 2024);\n",
    "        make = mk;\n",
    "        model = md;\n",
    "        year = yr;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display_info();\n",
    "        $display(\"Vehicle: %s %s (%0d)\", make, model, year);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void start_engine();\n",
    "        $display(\"Starting engine...\");\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Car class inherits from Vehicle\n",
    "class Car extends Vehicle;\n",
    "    int num_doors;\n",
    "    string fuel_type;\n",
    "    \n",
    "    function new(string mk = \"Unknown\", string md = \"Unknown\", \n",
    "                 int yr = 2024, int doors = 4, string fuel = \"Gasoline\");\n",
    "        super.new(mk, md, yr);  // Call parent constructor\n",
    "        num_doors = doors;\n",
    "        fuel_type = fuel;\n",
    "    endfunction\n",
    "    \n",
    "    // Override parent method\n",
    "    virtual function void display_info();\n",
    "        super.display_info();  // Call parent method\n",
    "        $display(\"  Type: Car, Doors: %0d, Fuel: %s\", num_doors, fuel_type);\n",
    "    endfunction\n",
    "    \n",
    "    function void open_trunk();\n",
    "        $display(\"Opening car trunk...\");\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Motorcycle class inherits from Vehicle\n",
    "class Motorcycle extends Vehicle;\n",
    "    bit has_sidecar;\n",
    "    int engine_cc;\n",
    "    \n",
    "    function new(string mk = \"Unknown\", string md = \"Unknown\", \n",
    "                 int yr = 2024, bit sidecar = 0, int cc = 250);\n",
    "        super.new(mk, md, yr);\n",
    "        has_sidecar = sidecar;\n",
    "        engine_cc = cc;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display_info();\n",
    "        super.display_info();\n",
    "        $display(\"  Type: Motorcycle, Engine: %0dcc, Sidecar: %s\", \n",
    "                 engine_cc, has_sidecar ? \"Yes\" : \"No\");\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void start_engine();\n",
    "        $display(\"Kick-starting motorcycle engine...\");\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9fdf92e1",
   "metadata": {},
   "source": [
    "#### 10.2 Method Overriding\n",
    "\n",
    "Method overriding allows derived classes to provide specific implementations of methods defined in their parent classes."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b61e7eee",
   "metadata": {},
   "source": [
    "##### Rules for Method Overriding\n",
    "\n",
    "1. The method signature must match exactly\n",
    "2. Use the `virtual` keyword in the base class\n",
    "3. The derived class method automatically becomes virtual"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "385dc8df",
   "metadata": {},
   "source": [
    "##### Example: Shape Hierarchy with Method Overriding\n",
    "\n",
    "```systemverilog\n",
    "// Base Shape class\n",
    "class Shape;\n",
    "    string name;\n",
    "    \n",
    "    function new(string n = \"Shape\");\n",
    "        name = n;\n",
    "    endfunction\n",
    "    \n",
    "    // Virtual method to be overridden\n",
    "    virtual function real calculate_area();\n",
    "        $display(\"Warning: calculate_area() not implemented for %s\", name);\n",
    "        return 0.0;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void draw();\n",
    "        $display(\"Drawing a generic %s\", name);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Rectangle class\n",
    "class Rectangle extends Shape;\n",
    "    real width, height;\n",
    "    \n",
    "    function new(real w = 1.0, real h = 1.0);\n",
    "        super.new(\"Rectangle\");\n",
    "        width = w;\n",
    "        height = h;\n",
    "    endfunction\n",
    "    \n",
    "    // Override calculate_area method\n",
    "    virtual function real calculate_area();\n",
    "        return width * height;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void draw();\n",
    "        $display(\"Drawing rectangle: %0.2f x %0.2f\", width, height);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Circle class\n",
    "class Circle extends Shape;\n",
    "    real radius;\n",
    "    \n",
    "    function new(real r = 1.0);\n",
    "        super.new(\"Circle\");\n",
    "        radius = r;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function real calculate_area();\n",
    "        return 3.14159 * radius * radius;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void draw();\n",
    "        $display(\"Drawing circle with radius: %0.2f\", radius);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Triangle class\n",
    "class Triangle extends Shape;\n",
    "    real base, height;\n",
    "    \n",
    "    function new(real b = 1.0, real h = 1.0);\n",
    "        super.new(\"Triangle\");\n",
    "        base = b;\n",
    "        height = h;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function real calculate_area();\n",
    "        return 0.5 * base * height;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void draw();\n",
    "        $display(\"Drawing triangle: base=%0.2f, height=%0.2f\", base, height);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c56c9f3e",
   "metadata": {},
   "source": [
    "#### 10.3 The super Keyword\n",
    "\n",
    "The `super` keyword provides access to the parent class's methods and properties from within a derived class."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3f8047d2",
   "metadata": {},
   "source": [
    "##### Uses of super\n",
    "\n",
    "1. **Calling parent constructor**: `super.new()`\n",
    "2. **Calling parent methods**: `super.method_name()`\n",
    "3. **Accessing parent properties**: `super.property_name`"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "57334e8f",
   "metadata": {},
   "source": [
    "##### Example: Employee Hierarchy\n",
    "\n",
    "```systemverilog\n",
    "class Employee;\n",
    "    string name;\n",
    "    int employee_id;\n",
    "    real base_salary;\n",
    "    \n",
    "    function new(string n, int id, real salary);\n",
    "        name = n;\n",
    "        employee_id = id;\n",
    "        base_salary = salary;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function real calculate_pay();\n",
    "        return base_salary;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display_info();\n",
    "        $display(\"Employee: %s (ID: %0d), Base Salary: $%0.2f\", \n",
    "                 name, employee_id, base_salary);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class Manager extends Employee;\n",
    "    real bonus_percentage;\n",
    "    int team_size;\n",
    "    \n",
    "    function new(string n, int id, real salary, real bonus = 0.15, int team = 5);\n",
    "        super.new(n, id, salary);  // Call parent constructor\n",
    "        bonus_percentage = bonus;\n",
    "        team_size = team;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function real calculate_pay();\n",
    "        real base_pay = super.calculate_pay();  // Get base salary from parent\n",
    "        return base_pay + (base_pay * bonus_percentage);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display_info();\n",
    "        super.display_info();  // Call parent display method\n",
    "        $display(\"  Role: Manager, Team Size: %0d, Bonus: %0.1f%%\", \n",
    "                 team_size, bonus_percentage * 100);\n",
    "    endfunction\n",
    "    \n",
    "    function void conduct_meeting();\n",
    "        $display(\"%s is conducting a team meeting\", name);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class Developer extends Employee;\n",
    "    string programming_language;\n",
    "    int projects_completed;\n",
    "    \n",
    "    function new(string n, int id, real salary, string lang = \"SystemVerilog\");\n",
    "        super.new(n, id, salary);\n",
    "        programming_language = lang;\n",
    "        projects_completed = 0;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function real calculate_pay();\n",
    "        real base_pay = super.calculate_pay();\n",
    "        real project_bonus = projects_completed * 500.0;  // $500 per project\n",
    "        return base_pay + project_bonus;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display_info();\n",
    "        super.display_info();\n",
    "        $display(\"  Role: Developer, Language: %s, Projects: %0d\", \n",
    "                 programming_language, projects_completed);\n",
    "    endfunction\n",
    "    \n",
    "    function void complete_project();\n",
    "        projects_completed++;\n",
    "        $display(\"%s completed a project in %s\", name, programming_language);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "647c2859",
   "metadata": {},
   "source": [
    "#### 10.4 Virtual Methods\n",
    "\n",
    "Virtual methods enable polymorphism by allowing method calls to be resolved at runtime based on the actual object type."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4139d157",
   "metadata": {},
   "source": [
    "##### Virtual Method Rules\n",
    "\n",
    "1. Use `virtual` keyword in the base class method declaration\n",
    "2. Derived class methods that override virtual methods are automatically virtual\n",
    "3. Virtual methods enable dynamic binding"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "13dec0f6",
   "metadata": {},
   "source": [
    "##### Example: Communication Protocol Stack\n",
    "\n",
    "```systemverilog\n",
    "// Base Protocol class\n",
    "class Protocol;\n",
    "    string protocol_name;\n",
    "    int header_size;\n",
    "    \n",
    "    function new(string name = \"Generic\", int hdr_size = 0);\n",
    "        protocol_name = name;\n",
    "        header_size = hdr_size;\n",
    "    endfunction\n",
    "    \n",
    "    // Virtual methods for protocol operations\n",
    "    virtual function void encode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"Generic encoding for %s protocol\", protocol_name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void decode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"Generic decoding for %s protocol\", protocol_name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function int get_overhead();\n",
    "        return header_size;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display_info();\n",
    "        $display(\"Protocol: %s, Header Size: %0d bytes\", protocol_name, header_size);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// TCP Protocol\n",
    "class TCP_Protocol extends Protocol;\n",
    "    int sequence_number;\n",
    "    int window_size;\n",
    "    \n",
    "    function new();\n",
    "        super.new(\"TCP\", 20);  // TCP header is 20 bytes minimum\n",
    "        sequence_number = 0;\n",
    "        window_size = 65535;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void encode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"TCP: Adding sequence number %0d and checksum\", sequence_number);\n",
    "        sequence_number++;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void decode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"TCP: Verifying checksum and sequence number\");\n",
    "    endfunction\n",
    "    \n",
    "    virtual function int get_overhead();\n",
    "        return super.get_overhead() + 4;  // Additional TCP options\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// UDP Protocol\n",
    "class UDP_Protocol extends Protocol;\n",
    "    function new();\n",
    "        super.new(\"UDP\", 8);  // UDP header is 8 bytes\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void encode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"UDP: Adding simple header with length and checksum\");\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void decode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"UDP: Basic header validation\");\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// HTTP Protocol (application layer)\n",
    "class HTTP_Protocol extends Protocol;\n",
    "    string method;\n",
    "    string url;\n",
    "    \n",
    "    function new(string http_method = \"GET\", string request_url = \"/\");\n",
    "        super.new(\"HTTP\", 0);  // Variable header size\n",
    "        method = http_method;\n",
    "        url = request_url;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void encode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"HTTP: Creating %s request for %s\", method, url);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void decode_packet(ref bit [7:0] data[]);\n",
    "        $display(\"HTTP: Parsing request/response headers\");\n",
    "    endfunction\n",
    "    \n",
    "    virtual function int get_overhead();\n",
    "        return method.len() + url.len() + 20;  // Estimated header size\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cf688d60",
   "metadata": {},
   "source": [
    "#### 10.5 Abstract Classes\n",
    "\n",
    "While SystemVerilog doesn't have explicit abstract class syntax, you can create abstract-like behavior using pure virtual methods and base classes that shouldn't be instantiated directly."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "07a7633e",
   "metadata": {},
   "source": [
    "##### Abstract Class Pattern\n",
    "\n",
    "```systemverilog\n",
    "// Abstract Database Connection class\n",
    "class DatabaseConnection;\n",
    "    string connection_string;\n",
    "    bit connected;\n",
    "    \n",
    "    function new(string conn_str);\n",
    "        connection_string = conn_str;\n",
    "        connected = 0;\n",
    "    endfunction\n",
    "    \n",
    "    // Pure virtual methods (must be implemented by derived classes)\n",
    "    pure virtual function bit connect();\n",
    "    pure virtual function void disconnect();\n",
    "    pure virtual function string execute_query(string query);\n",
    "    pure virtual function bit is_connected();\n",
    "    \n",
    "    // Concrete method that can be inherited\n",
    "    function void log_operation(string operation);\n",
    "        $display(\"[%0t] Database Operation: %s\", $time, operation);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// MySQL Database implementation\n",
    "class MySQLConnection extends DatabaseConnection;\n",
    "    int port;\n",
    "    string database_name;\n",
    "    \n",
    "    function new(string host, int p = 3306, string db = \"test\");\n",
    "        super.new($sformatf(\"mysql://%s:%0d/%s\", host, p, db));\n",
    "        port = p;\n",
    "        database_name = db;\n",
    "    endfunction\n",
    "    \n",
    "    // Implement abstract methods\n",
    "    virtual function bit connect();\n",
    "        log_operation(\"Connecting to MySQL\");\n",
    "        connected = 1;\n",
    "        $display(\"Connected to MySQL database: %s\", database_name);\n",
    "        return connected;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void disconnect();\n",
    "        if (connected) begin\n",
    "            log_operation(\"Disconnecting from MySQL\");\n",
    "            connected = 0;\n",
    "            $display(\"Disconnected from MySQL\");\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function string execute_query(string query);\n",
    "        if (!connected) begin\n",
    "            $display(\"Error: Not connected to database\");\n",
    "            return \"\";\n",
    "        end\n",
    "        log_operation($sformatf(\"Executing: %s\", query));\n",
    "        return \"MySQL query result\";\n",
    "    endfunction\n",
    "    \n",
    "    virtual function bit is_connected();\n",
    "        return connected;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// PostgreSQL Database implementation\n",
    "class PostgreSQLConnection extends DatabaseConnection;\n",
    "    string schema_name;\n",
    "    \n",
    "    function new(string host, string schema = \"public\");\n",
    "        super.new($sformatf(\"postgresql://%s/%s\", host, schema));\n",
    "        schema_name = schema;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function bit connect();\n",
    "        log_operation(\"Connecting to PostgreSQL\");\n",
    "        connected = 1;\n",
    "        $display(\"Connected to PostgreSQL schema: %s\", schema_name);\n",
    "        return connected;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void disconnect();\n",
    "        if (connected) begin\n",
    "            log_operation(\"Disconnecting from PostgreSQL\");\n",
    "            connected = 0;\n",
    "            $display(\"Disconnected from PostgreSQL\");\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function string execute_query(string query);\n",
    "        if (!connected) begin\n",
    "            $display(\"Error: Not connected to database\");\n",
    "            return \"\";\n",
    "        end\n",
    "        log_operation($sformatf(\"Executing on schema %s: %s\", schema_name, query));\n",
    "        return \"PostgreSQL query result\";\n",
    "    endfunction\n",
    "    \n",
    "    virtual function bit is_connected();\n",
    "        return connected;\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "46ebedc8",
   "metadata": {},
   "source": [
    "#### 10.6 Polymorphism Examples\n",
    "\n",
    "Polymorphism allows objects of different types to be treated uniformly through a common interface, with method calls resolved at runtime based on the actual object type."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f5980896",
   "metadata": {},
   "source": [
    "##### Example 1: Graphics Rendering System\n",
    "\n",
    "```systemverilog\n",
    "// Test module demonstrating polymorphism with shapes\n",
    "module polymorphism_demo;\n",
    "    \n",
    "    // Array of shape handles (polymorphic collection)\n",
    "    Shape shapes[];\n",
    "    Rectangle rect;\n",
    "    Circle circ;\n",
    "    Triangle tri;\n",
    "    \n",
    "    initial begin\n",
    "        // Create different shape objects\n",
    "        rect = new(5.0, 3.0);\n",
    "        circ = new(2.5);\n",
    "        tri = new(4.0, 6.0);\n",
    "        \n",
    "        // Store them in polymorphic array\n",
    "        shapes = new[3];\n",
    "        shapes[0] = rect;  // Rectangle assigned to Shape handle\n",
    "        shapes[1] = circ;  // Circle assigned to Shape handle\n",
    "        shapes[2] = tri;   // Triangle assigned to Shape handle\n",
    "        \n",
    "        $display(\"=== Polymorphic Shape Processing ===\");\n",
    "        \n",
    "        // Process all shapes polymorphically\n",
    "        foreach (shapes[i]) begin\n",
    "            $display(\"\\nShape %0d:\", i+1);\n",
    "            shapes[i].draw();  // Calls appropriate draw method\n",
    "            $display(\"Area: %0.2f\", shapes[i].calculate_area());  // Calls appropriate calculate_area\n",
    "        end\n",
    "        \n",
    "        // Calculate total area\n",
    "        real total_area = 0.0;\n",
    "        foreach (shapes[i]) begin\n",
    "            total_area += shapes[i].calculate_area();\n",
    "        end\n",
    "        $display(\"\\nTotal area of all shapes: %0.2f\", total_area);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1462434f",
   "metadata": {},
   "source": [
    "##### Example 2: Network Protocol Handler\n",
    "\n",
    "```systemverilog\n",
    "// Protocol handler demonstrating polymorphism\n",
    "class NetworkStack;\n",
    "    Protocol protocols[];\n",
    "    \n",
    "    function new();\n",
    "        protocols = new[3];\n",
    "        protocols[0] = new TCP_Protocol();\n",
    "        protocols[1] = new UDP_Protocol();\n",
    "        protocols[2] = new HTTP_Protocol(\"POST\", \"/api/data\");\n",
    "    endfunction\n",
    "    \n",
    "    // Process packet through all protocol layers\n",
    "    function void process_packet(ref bit [7:0] data[]);\n",
    "        $display(\"=== Processing Packet Through Network Stack ===\");\n",
    "        \n",
    "        foreach (protocols[i]) begin\n",
    "            $display(\"\\n--- Layer %0d ---\", i+1);\n",
    "            protocols[i].display_info();\n",
    "            protocols[i].encode_packet(data);\n",
    "            $display(\"Overhead: %0d bytes\", protocols[i].get_overhead());\n",
    "        end\n",
    "        \n",
    "        $display(\"\\n=== Decoding Packet ===\");\n",
    "        // Decode in reverse order\n",
    "        for (int i = protocols.size()-1; i >= 0; i--) begin\n",
    "            $display(\"\\n--- Layer %0d Decode ---\", i+1);\n",
    "            protocols[i].decode_packet(data);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    function int calculate_total_overhead();\n",
    "        int total = 0;\n",
    "        foreach (protocols[i]) begin\n",
    "            total += protocols[i].get_overhead();\n",
    "        end\n",
    "        return total;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Test module for network protocols\n",
    "module network_demo;\n",
    "    NetworkStack stack;\n",
    "    bit [7:0] packet_data[];\n",
    "    \n",
    "    initial begin\n",
    "        stack = new();\n",
    "        packet_data = new[100];  // 100-byte data packet\n",
    "        \n",
    "        // Initialize packet with dummy data\n",
    "        foreach (packet_data[i]) begin\n",
    "            packet_data[i] = i % 256;\n",
    "        end\n",
    "        \n",
    "        // Process packet through protocol stack\n",
    "        stack.process_packet(packet_data);\n",
    "        \n",
    "        $display(\"\\nTotal Protocol Overhead: %0d bytes\", \n",
    "                 stack.calculate_total_overhead());\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a0ce3bb2",
   "metadata": {},
   "source": [
    "##### Example 3: Employee Management System\n",
    "\n",
    "```systemverilog\n",
    "// Payroll system demonstrating polymorphism\n",
    "class PayrollSystem;\n",
    "    Employee employees[];\n",
    "    \n",
    "    function new();\n",
    "        Manager mgr;\n",
    "        Developer dev1, dev2;\n",
    "        \n",
    "        // Create different types of employees\n",
    "        mgr = new(\"Alice Johnson\", 1001, 75000.0, 0.20, 8);\n",
    "        dev1 = new(\"Bob Smith\", 1002, 65000.0, \"SystemVerilog\");\n",
    "        dev2 = new(\"Carol Davis\", 1003, 68000.0, \"Python\");\n",
    "        \n",
    "        // Add some completed projects for developers\n",
    "        dev1.complete_project();\n",
    "        dev1.complete_project();\n",
    "        dev2.complete_project();\n",
    "        dev2.complete_project();\n",
    "        dev2.complete_project();\n",
    "        \n",
    "        // Store in polymorphic array\n",
    "        employees = new[3];\n",
    "        employees[0] = mgr;\n",
    "        employees[1] = dev1;\n",
    "        employees[2] = dev2;\n",
    "    endfunction\n",
    "    \n",
    "    function void process_payroll();\n",
    "        real total_payroll = 0.0;\n",
    "        \n",
    "        $display(\"=== Monthly Payroll Processing ===\\n\");\n",
    "        \n",
    "        foreach (employees[i]) begin\n",
    "            real pay = employees[i].calculate_pay();  // Polymorphic call\n",
    "            total_payroll += pay;\n",
    "            \n",
    "            employees[i].display_info();  // Polymorphic call\n",
    "            $display(\"Monthly Pay: $%0.2f\\n\", pay);\n",
    "        end\n",
    "        \n",
    "        $display(\"Total Monthly Payroll: $%0.2f\", total_payroll);\n",
    "    endfunction\n",
    "    \n",
    "    function void display_employee_details();\n",
    "        $display(\"=== Employee Details ===\\n\");\n",
    "        \n",
    "        foreach (employees[i]) begin\n",
    "            employees[i].display_info();\n",
    "            \n",
    "            // Type checking and casting for specific methods\n",
    "            if ($cast(mgr_handle, employees[i])) begin\n",
    "                Manager mgr_handle;\n",
    "                mgr_handle.conduct_meeting();\n",
    "            end else if ($cast(dev_handle, employees[i])) begin\n",
    "                Developer dev_handle;\n",
    "                dev_handle.complete_project();\n",
    "            end\n",
    "            $display(\"\");\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Test module for payroll system\n",
    "module payroll_demo;\n",
    "    PayrollSystem payroll;\n",
    "    \n",
    "    initial begin\n",
    "        payroll = new();\n",
    "        payroll.process_payroll();\n",
    "        $display(\"\\n\" + {50{\"=\"}});\n",
    "        payroll.display_employee_details();\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c579cccf",
   "metadata": {},
   "source": [
    "#### 10.7 Best Practices and Design Patterns"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "12e447b0",
   "metadata": {},
   "source": [
    "##### 1. Liskov Substitution Principle\n",
    "Objects of derived classes should be substitutable for objects of the base class without altering program correctness.\n",
    "\n",
    "```systemverilog\n",
    "// Good: Circle can substitute Shape\n",
    "Shape my_shape = new Circle(5.0);\n",
    "real area = my_shape.calculate_area();  // Works correctly\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "70ff2ec6",
   "metadata": {},
   "source": [
    "##### 2. Interface Segregation\n",
    "Keep interfaces focused and cohesive.\n",
    "\n",
    "```systemverilog\n",
    "// Instead of one large interface, use specific interfaces\n",
    "class Drawable;\n",
    "    pure virtual function void draw();\n",
    "endclass\n",
    "\n",
    "class Calculable;\n",
    "    pure virtual function real calculate_area();\n",
    "endclass\n",
    "\n",
    "class Circle extends Drawable, Calculable;  // Multiple inheritance\n",
    "    // Implementation\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "457798bc",
   "metadata": {},
   "source": [
    "##### 3. Factory Pattern Example\n",
    "\n",
    "```systemverilog\n",
    "class ShapeFactory;\n",
    "    static function Shape create_shape(string shape_type, real param1 = 1.0, real param2 = 1.0);\n",
    "        case (shape_type.tolower())\n",
    "            \"circle\": return new Circle(param1);\n",
    "            \"rectangle\": return new Rectangle(param1, param2);\n",
    "            \"triangle\": return new Triangle(param1, param2);\n",
    "            default: begin\n",
    "                $display(\"Unknown shape type: %s\", shape_type);\n",
    "                return null;\n",
    "            end\n",
    "        endcase\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Usage\n",
    "Shape my_shape = ShapeFactory::create_shape(\"circle\", 3.0);\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e054f238",
   "metadata": {},
   "source": [
    "#### 10.8 Common Pitfalls and Debugging Tips"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "66341f23",
   "metadata": {},
   "source": [
    "##### 1. Forgetting virtual keyword\n",
    "```systemverilog\n",
    "// Wrong: Method won't be overridden properly\n",
    "function void my_method();  // Not virtual\n",
    "\n",
    "// Correct: Use virtual for overrideable methods\n",
    "virtual function void my_method();\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b4ff483d",
   "metadata": {},
   "source": [
    "##### 2. Incorrect super usage\n",
    "```systemverilog\n",
    "// Wrong: Calling super incorrectly\n",
    "function new();\n",
    "    super();  // Syntax error\n",
    "\n",
    "// Correct: Proper super call\n",
    "function new();\n",
    "    super.new();  // Correct syntax\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "879e5b96",
   "metadata": {},
   "source": [
    "##### 3. Handle assignment vs object copying\n",
    "```systemverilog\n",
    "// This copies the handle, not the object\n",
    "Shape shape1 = new Circle(5.0);\n",
    "Shape shape2 = shape1;  // Both handles point to same object\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cd799db7",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "This chapter covered the essential object-oriented programming concepts in SystemVerilog:\n",
    "\n",
    "- **Inheritance**: Creating new classes based on existing ones using `extends`\n",
    "- **Method Overriding**: Providing specific implementations in derived classes\n",
    "- **super keyword**: Accessing parent class methods and properties\n",
    "- **Virtual Methods**: Enabling runtime method resolution for polymorphism\n",
    "- **Abstract Classes**: Creating base classes with pure virtual methods\n",
    "- **Polymorphism**: Treating objects of different types uniformly through common interfaces\n",
    "\n",
    "These concepts enable you to write more modular, maintainable, and extensible SystemVerilog code by leveraging the power of object-oriented design principles. Understanding inheritance and polymorphism is crucial for building complex verification environments and reusable code libraries."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "514ac86d",
   "metadata": {},
   "source": [
    "### Chapter 11: Advanced OOP Concepts\n",
    "\n",
    "This chapter explores advanced object-oriented programming concepts in SystemVerilog that are crucial for building sophisticated verification environments and reusable components."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bd779c9c",
   "metadata": {},
   "source": [
    "#### 11.1 Parameterized Classes\n",
    "\n",
    "Parameterized classes allow you to create generic, reusable class templates that can be customized with different data types and parameters."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "09ac77c9",
   "metadata": {},
   "source": [
    "##### 11.1.1 Basic Parameterized Classes\n",
    "\n",
    "```systemverilog\n",
    "// Generic FIFO class with parameterized width and depth\n",
    "class generic_fifo #(parameter WIDTH = 8, parameter DEPTH = 16);\n",
    "    typedef logic [WIDTH-1:0] data_t;\n",
    "    \n",
    "    local data_t queue[$];\n",
    "    local int max_depth;\n",
    "    \n",
    "    function new();\n",
    "        max_depth = DEPTH;\n",
    "    endfunction\n",
    "    \n",
    "    function void push(data_t data);\n",
    "        if (queue.size() >= max_depth) begin\n",
    "            $error(\"FIFO overflow\");\n",
    "            return;\n",
    "        end\n",
    "        queue.push_back(data);\n",
    "    endfunction\n",
    "    \n",
    "    function data_t pop();\n",
    "        if (queue.size() == 0) begin\n",
    "            $error(\"FIFO underflow\");\n",
    "            return 0;\n",
    "        end\n",
    "        return queue.pop_front();\n",
    "    endfunction\n",
    "    \n",
    "    function int size();\n",
    "        return queue.size();\n",
    "    endfunction\n",
    "    \n",
    "    function bit is_full();\n",
    "        return (queue.size() >= max_depth);\n",
    "    endfunction\n",
    "    \n",
    "    function bit is_empty();\n",
    "        return (queue.size() == 0);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Usage examples\n",
    "module test_parameterized_classes;\n",
    "    // 8-bit wide, 16 deep FIFO\n",
    "    generic_fifo #(.WIDTH(8), .DEPTH(16)) byte_fifo;\n",
    "    \n",
    "    // 32-bit wide, 64 deep FIFO\n",
    "    generic_fifo #(.WIDTH(32), .DEPTH(64)) word_fifo;\n",
    "    \n",
    "    // 16-bit wide, default depth FIFO\n",
    "    generic_fifo #(.WIDTH(16)) half_word_fifo;\n",
    "    \n",
    "    initial begin\n",
    "        byte_fifo = new();\n",
    "        word_fifo = new();\n",
    "        half_word_fifo = new();\n",
    "        \n",
    "        // Test byte FIFO\n",
    "        byte_fifo.push(8'hAA);\n",
    "        byte_fifo.push(8'h55);\n",
    "        $display(\"Byte FIFO size: %0d\", byte_fifo.size());\n",
    "        $display(\"Popped: 0x%02h\", byte_fifo.pop());\n",
    "        \n",
    "        // Test word FIFO\n",
    "        word_fifo.push(32'hDEADBEEF);\n",
    "        $display(\"Word FIFO size: %0d\", word_fifo.size());\n",
    "        $display(\"Popped: 0x%08h\", word_fifo.pop());\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e631ae94",
   "metadata": {},
   "source": [
    "##### 11.1.2 Advanced Parameterized Classes with Type Parameters\n",
    "\n",
    "```systemverilog\n",
    "// Generic container class with type parameter\n",
    "class generic_container #(type T = int);\n",
    "    T items[];\n",
    "    int count;\n",
    "    \n",
    "    function new(int initial_size = 10);\n",
    "        items = new[initial_size];\n",
    "        count = 0;\n",
    "    endfunction\n",
    "    \n",
    "    function void add(T item);\n",
    "        if (count >= items.size()) begin\n",
    "            // Resize array\n",
    "            T temp[] = new[items.size() * 2];\n",
    "            temp[0:items.size()-1] = items;\n",
    "            items = temp;\n",
    "        end\n",
    "        items[count] = item;\n",
    "        count++;\n",
    "    endfunction\n",
    "    \n",
    "    function T get(int index);\n",
    "        if (index >= 0 && index < count)\n",
    "            return items[index];\n",
    "        else begin\n",
    "            $error(\"Index %0d out of bounds\", index);\n",
    "            return items[0]; // Return default\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function int size();\n",
    "        return count;\n",
    "    endfunction\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"Container contents (%0d items):\", count);\n",
    "        for (int i = 0; i < count; i++) begin\n",
    "            $display(\"  [%0d]: %p\", i, items[i]);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Custom data type for testing\n",
    "typedef struct {\n",
    "    string name;\n",
    "    int age;\n",
    "    real salary;\n",
    "} person_t;\n",
    "\n",
    "module test_type_parameterized;\n",
    "    // Integer container\n",
    "    generic_container #(int) int_container;\n",
    "    \n",
    "    // String container\n",
    "    generic_container #(string) string_container;\n",
    "    \n",
    "    // Custom type container\n",
    "    generic_container #(person_t) person_container;\n",
    "    \n",
    "    initial begin\n",
    "        int_container = new(5);\n",
    "        string_container = new(3);\n",
    "        person_container = new(2);\n",
    "        \n",
    "        // Test integer container\n",
    "        int_container.add(10);\n",
    "        int_container.add(20);\n",
    "        int_container.add(30);\n",
    "        int_container.display();\n",
    "        \n",
    "        // Test string container\n",
    "        string_container.add(\"Hello\");\n",
    "        string_container.add(\"World\");\n",
    "        string_container.display();\n",
    "        \n",
    "        // Test custom type container\n",
    "        person_t p1 = '{\"Alice\", 30, 50000.0};\n",
    "        person_t p2 = '{\"Bob\", 25, 45000.0};\n",
    "        person_container.add(p1);\n",
    "        person_container.add(p2);\n",
    "        person_container.display();\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "855b8c5a",
   "metadata": {},
   "source": [
    "#### 11.2 Nested Classes\n",
    "\n",
    "Nested classes allow you to define classes within other classes, providing better encapsulation and organization."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "944f39f1",
   "metadata": {},
   "source": [
    "##### 11.2.1 Basic Nested Classes\n",
    "\n",
    "```systemverilog\n",
    "class outer_class;\n",
    "    int outer_data;\n",
    "    \n",
    "    // Nested class definition\n",
    "    class inner_class;\n",
    "        int inner_data;\n",
    "        \n",
    "        function new(int data);\n",
    "            inner_data = data;\n",
    "        endfunction\n",
    "        \n",
    "        function void display();\n",
    "            $display(\"Inner class data: %0d\", inner_data);\n",
    "        endfunction\n",
    "    endclass\n",
    "    \n",
    "    inner_class inner_obj;\n",
    "    \n",
    "    function new(int outer_val, int inner_val);\n",
    "        outer_data = outer_val;\n",
    "        inner_obj = new(inner_val);\n",
    "    endfunction\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"Outer class data: %0d\", outer_data);\n",
    "        inner_obj.display();\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "module test_nested_classes;\n",
    "    outer_class obj;\n",
    "    \n",
    "    initial begin\n",
    "        obj = new(100, 200);\n",
    "        obj.display();\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "29b7e754",
   "metadata": {},
   "source": [
    "##### 11.2.2 Complex Nested Class Example - Packet with Headers\n",
    "\n",
    "```systemverilog\n",
    "class ethernet_packet;\n",
    "    // Ethernet header nested class\n",
    "    class eth_header;\n",
    "        bit [47:0] dest_mac;\n",
    "        bit [47:0] src_mac;\n",
    "        bit [15:0] ether_type;\n",
    "        \n",
    "        function new();\n",
    "            dest_mac = $random();\n",
    "            src_mac = $random();\n",
    "            ether_type = 16'h0800; // IP\n",
    "        endfunction\n",
    "        \n",
    "        function void randomize_header();\n",
    "            dest_mac = $random();\n",
    "            src_mac = $random();\n",
    "        endfunction\n",
    "        \n",
    "        function void display();\n",
    "            $display(\"Ethernet Header:\");\n",
    "            $display(\"  Dest MAC: %012h\", dest_mac);\n",
    "            $display(\"  Src MAC:  %012h\", src_mac);\n",
    "            $display(\"  Type:     %04h\", ether_type);\n",
    "        endfunction\n",
    "    endclass\n",
    "    \n",
    "    // IP header nested class\n",
    "    class ip_header;\n",
    "        bit [3:0]  version;\n",
    "        bit [3:0]  header_length;\n",
    "        bit [7:0]  tos;\n",
    "        bit [15:0] total_length;\n",
    "        bit [15:0] identification;\n",
    "        bit [2:0]  flags;\n",
    "        bit [12:0] fragment_offset;\n",
    "        bit [7:0]  ttl;\n",
    "        bit [7:0]  protocol;\n",
    "        bit [15:0] checksum;\n",
    "        bit [31:0] src_ip;\n",
    "        bit [31:0] dest_ip;\n",
    "        \n",
    "        function new();\n",
    "            version = 4;\n",
    "            header_length = 5;\n",
    "            tos = 0;\n",
    "            ttl = 64;\n",
    "            protocol = 8'h06; // TCP\n",
    "            src_ip = $random();\n",
    "            dest_ip = $random();\n",
    "        endfunction\n",
    "        \n",
    "        function void display();\n",
    "            $display(\"IP Header:\");\n",
    "            $display(\"  Version: %0d\", version);\n",
    "            $display(\"  Src IP:  %0d.%0d.%0d.%0d\", \n",
    "                    src_ip[31:24], src_ip[23:16], src_ip[15:8], src_ip[7:0]);\n",
    "            $display(\"  Dest IP: %0d.%0d.%0d.%0d\", \n",
    "                    dest_ip[31:24], dest_ip[23:16], dest_ip[15:8], dest_ip[7:0]);\n",
    "            $display(\"  Protocol: %02h\", protocol);\n",
    "        endfunction\n",
    "    endclass\n",
    "    \n",
    "    eth_header eth_hdr;\n",
    "    ip_header ip_hdr;\n",
    "    bit [7:0] payload[];\n",
    "    \n",
    "    function new(int payload_size = 64);\n",
    "        eth_hdr = new();\n",
    "        ip_hdr = new(); \n",
    "        payload = new[payload_size];\n",
    "        \n",
    "        // Initialize payload with random data\n",
    "        foreach(payload[i]) begin\n",
    "            payload[i] = $random();\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"=== Ethernet Packet ===\");\n",
    "        eth_hdr.display();\n",
    "        ip_hdr.display();\n",
    "        $display(\"Payload size: %0d bytes\", payload.size());\n",
    "    endfunction\n",
    "    \n",
    "    function void randomize_packet();\n",
    "        eth_hdr.randomize_header();\n",
    "        ip_hdr.src_ip = $random();\n",
    "        ip_hdr.dest_ip = $random();\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6a4add5b",
   "metadata": {},
   "source": [
    "#### 11.3 Copy Constructors\n",
    "\n",
    "Copy constructors provide a way to create copies of objects, which is essential for proper object management in verification environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "22f8c8f3",
   "metadata": {},
   "source": [
    "##### 11.3.1 Basic Copy Constructor Implementation\n",
    "\n",
    "```systemverilog\n",
    "class transaction;\n",
    "    int id;\n",
    "    string name;\n",
    "    bit [31:0] data[];\n",
    "    real timestamp;\n",
    "    \n",
    "    function new(int _id = 0, string _name = \"default\");\n",
    "        id = _id;\n",
    "        name = _name;\n",
    "        timestamp = $realtime;\n",
    "        data = new[8]; // Default size\n",
    "        \n",
    "        // Initialize with random data\n",
    "        foreach(data[i]) begin\n",
    "            data[i] = $random();\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    // Copy constructor\n",
    "    function new_copy(transaction original);\n",
    "        if (original == null) begin\n",
    "            $error(\"Cannot copy null transaction\");\n",
    "            return;\n",
    "        end\n",
    "        \n",
    "        this.id = original.id;\n",
    "        this.name = original.name;\n",
    "        this.timestamp = $realtime; // New timestamp\n",
    "        \n",
    "        // Deep copy of dynamic array\n",
    "        this.data = new[original.data.size()];\n",
    "        this.data = original.data; // Copy contents\n",
    "    endfunction\n",
    "    \n",
    "    // Alternative copy method\n",
    "    function transaction copy();\n",
    "        transaction new_trans = new();\n",
    "        new_trans.new_copy(this);\n",
    "        return new_trans;\n",
    "    endfunction\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"Transaction ID: %0d, Name: %s\", id, name);\n",
    "        $display(\"Timestamp: %0t\", timestamp);\n",
    "        $display(\"Data size: %0d\", data.size());\n",
    "        $write(\"Data: \");\n",
    "        foreach(data[i]) begin\n",
    "            $write(\"%08h \", data[i]);\n",
    "        end\n",
    "        $display(\"\");\n",
    "    endfunction\n",
    "    \n",
    "    function void modify_data(int index, bit [31:0] value);\n",
    "        if (index >= 0 && index < data.size()) begin\n",
    "            data[index] = value;\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "module test_copy_constructor;\n",
    "    transaction original, copy1, copy2;\n",
    "    \n",
    "    initial begin\n",
    "        // Create original transaction\n",
    "        original = new(1, \"original_trans\");\n",
    "        $display(\"=== Original Transaction ===\");\n",
    "        original.display();\n",
    "        \n",
    "        // Create copy using copy constructor\n",
    "        copy1 = new();\n",
    "        copy1.new_copy(original);\n",
    "        $display(\"\\n=== Copy 1 (using copy constructor) ===\");\n",
    "        copy1.display();\n",
    "        \n",
    "        // Create copy using copy method\n",
    "        copy2 = original.copy();\n",
    "        $display(\"\\n=== Copy 2 (using copy method) ===\");\n",
    "        copy2.display();\n",
    "        \n",
    "        // Modify original and show independence\n",
    "        original.modify_data(0, 32'hDEADBEEF);\n",
    "        original.name = \"modified_original\";\n",
    "        \n",
    "        $display(\"\\n=== After modifying original ===\");\n",
    "        $display(\"Original:\");\n",
    "        original.display();\n",
    "        $display(\"Copy 1 (should be unchanged):\");\n",
    "        copy1.display();\n",
    "        $display(\"Copy 2 (should be unchanged):\");\n",
    "        copy2.display();\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "15647307",
   "metadata": {},
   "source": [
    "#### 11.4 Shallow vs. Deep Copy\n",
    "\n",
    "Understanding the difference between shallow and deep copying is crucial for proper object management."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f3de2f4c",
   "metadata": {},
   "source": [
    "##### 11.4.1 Demonstrating Shallow vs. Deep Copy\n",
    "\n",
    "```systemverilog\n",
    "class inner_data;\n",
    "    int value;\n",
    "    string tag;\n",
    "    \n",
    "    function new(int v = 0, string t = \"default\");\n",
    "        value = v;\n",
    "        tag = t;\n",
    "    endfunction\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"    Inner data - Value: %0d, Tag: %s\", value, tag);\n",
    "    endfunction\n",
    "    \n",
    "    function inner_data copy();\n",
    "        inner_data new_inner = new(this.value, this.tag);\n",
    "        return new_inner;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class container;\n",
    "    int id;\n",
    "    inner_data inner_obj;\n",
    "    int simple_array[];\n",
    "    \n",
    "    function new(int _id = 0);\n",
    "        id = _id;\n",
    "        inner_obj = new(100, \"inner\");\n",
    "        simple_array = new[5];\n",
    "        \n",
    "        foreach(simple_array[i]) begin\n",
    "            simple_array[i] = i * 10;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    // Shallow copy - copies references, not objects\n",
    "    function container shallow_copy();\n",
    "        container new_container = new();\n",
    "        new_container.id = this.id;\n",
    "        new_container.inner_obj = this.inner_obj; // Same reference!\n",
    "        new_container.simple_array = this.simple_array; // Same reference!\n",
    "        return new_container;\n",
    "    endfunction\n",
    "    \n",
    "    // Deep copy - creates new objects\n",
    "    function container deep_copy();\n",
    "        container new_container = new();\n",
    "        new_container.id = this.id;\n",
    "        \n",
    "        // Create new inner object\n",
    "        new_container.inner_obj = this.inner_obj.copy();\n",
    "        \n",
    "        // Create new array and copy contents\n",
    "        new_container.simple_array = new[this.simple_array.size()];\n",
    "        new_container.simple_array = this.simple_array;\n",
    "        \n",
    "        return new_container;\n",
    "    endfunction\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"Container ID: %0d\", id);\n",
    "        inner_obj.display();\n",
    "        $write(\"  Array: \");\n",
    "        foreach(simple_array[i]) begin\n",
    "            $write(\"%0d \", simple_array[i]);\n",
    "        end\n",
    "        $display(\"\");\n",
    "    endfunction\n",
    "    \n",
    "    function void modify_inner(int new_value, string new_tag);\n",
    "        inner_obj.value = new_value;\n",
    "        inner_obj.tag = new_tag;\n",
    "    endfunction\n",
    "    \n",
    "    function void modify_array(int index, int value);\n",
    "        if (index >= 0 && index < simple_array.size()) begin\n",
    "            simple_array[index] = value;\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "module test_shallow_vs_deep_copy;\n",
    "    container original, shallow_copy, deep_copy;\n",
    "    \n",
    "    initial begin\n",
    "        // Create original\n",
    "        original = new(1);\n",
    "        $display(\"=== Original Container ===\");\n",
    "        original.display();\n",
    "        \n",
    "        // Create shallow copy\n",
    "        shallow_copy = original.shallow_copy();\n",
    "        $display(\"\\n=== Shallow Copy ===\");\n",
    "        shallow_copy.display();\n",
    "        \n",
    "        // Create deep copy\n",
    "        deep_copy = original.deep_copy();\n",
    "        $display(\"\\n=== Deep Copy ===\");\n",
    "        deep_copy.display();\n",
    "        \n",
    "        $display(\"\\n=== Modifying Original ===\");\n",
    "        original.modify_inner(999, \"modified\");\n",
    "        original.modify_array(0, 555);\n",
    "        \n",
    "        $display(\"Original after modification:\");\n",
    "        original.display();\n",
    "        \n",
    "        $display(\"Shallow copy (affected by modification):\");\n",
    "        shallow_copy.display();\n",
    "        \n",
    "        $display(\"Deep copy (unaffected by modification):\");\n",
    "        deep_copy.display();\n",
    "        \n",
    "        // Demonstrate the problem with shallow copy\n",
    "        $display(\"\\n=== The Shallow Copy Problem ===\");\n",
    "        $display(\"Shallow copy shares the same inner object and array!\");\n",
    "        $display(\"Original inner_obj handle: %p\", original.inner_obj);\n",
    "        $display(\"Shallow copy inner_obj handle: %p\", shallow_copy.inner_obj);\n",
    "        $display(\"Deep copy inner_obj handle: %p\", deep_copy.inner_obj);\n",
    "        \n",
    "        $display(\"Handles are %s\", \n",
    "                (original.inner_obj == shallow_copy.inner_obj) ? \"SAME\" : \"DIFFERENT\");\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "dec9f231",
   "metadata": {},
   "source": [
    "#### 11.5 Class Handles and References\n",
    "\n",
    "Understanding class handles and references is fundamental to working with objects in SystemVerilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7f07d9b2",
   "metadata": {},
   "source": [
    "##### 11.5.1 Class Handle Basics\n",
    "\n",
    "```systemverilog\n",
    "class simple_class;\n",
    "    int data;\n",
    "    string name;\n",
    "    \n",
    "    function new(int d = 0, string n = \"default\");\n",
    "        data = d;\n",
    "        name = n;\n",
    "    endfunction\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"Object: %s, Data: %0d, Handle: %p\", name, data, this);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "module test_class_handles;\n",
    "    simple_class obj1, obj2, obj3;\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"=== Class Handle Demonstration ===\");\n",
    "        \n",
    "        // Initially all handles are null\n",
    "        $display(\"Initial handle values:\");\n",
    "        $display(\"obj1: %p\", obj1);\n",
    "        $display(\"obj2: %p\", obj2);\n",
    "        $display(\"obj3: %p\", obj3);\n",
    "        \n",
    "        // Create objects\n",
    "        obj1 = new(10, \"first\");\n",
    "        obj2 = new(20, \"second\");\n",
    "        \n",
    "        $display(\"\\nAfter creating objects:\");\n",
    "        obj1.display();\n",
    "        obj2.display();\n",
    "        \n",
    "        // Handle assignment (not copying the object!)\n",
    "        obj3 = obj1;\n",
    "        $display(\"\\nAfter obj3 = obj1:\");\n",
    "        obj1.display();\n",
    "        obj3.display();\n",
    "        \n",
    "        // Modifying through one handle affects the other\n",
    "        obj3.data = 999;\n",
    "        obj3.name = \"modified\";\n",
    "        \n",
    "        $display(\"\\nAfter modifying through obj3:\");\n",
    "        obj1.display();\n",
    "        obj3.display();\n",
    "        \n",
    "        // Handle comparison\n",
    "        $display(\"\\nHandle comparisons:\");\n",
    "        $display(\"obj1 == obj2: %b\", obj1 == obj2);\n",
    "        $display(\"obj1 == obj3: %b\", obj1 == obj3);\n",
    "        $display(\"obj1 === obj3: %b\", obj1 === obj3);\n",
    "        \n",
    "        // Setting handle to null\n",
    "        obj1 = null;\n",
    "        $display(\"\\nAfter obj1 = null:\");\n",
    "        $display(\"obj1: %p\", obj1);\n",
    "        $display(\"obj3: %p\", obj3);\n",
    "        obj3.display(); // Still works because object exists\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "fa98859d",
   "metadata": {},
   "source": [
    "##### 11.5.2 Advanced Handle Management\n",
    "\n",
    "```systemverilog\n",
    "class managed_object;\n",
    "    static int object_count = 0;\n",
    "    int object_id;\n",
    "    string name;\n",
    "    \n",
    "    function new(string n = \"unnamed\");\n",
    "        object_count++;\n",
    "        object_id = object_count;\n",
    "        name = n;\n",
    "        $display(\"Created object %0d: %s\", object_id, name);\n",
    "    endfunction\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"Object %0d (%s) - Handle: %p\", object_id, name, this);\n",
    "    endfunction\n",
    "    \n",
    "    static function int get_object_count();\n",
    "        return object_count;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class handle_manager;\n",
    "    managed_object objects[];\n",
    "    int count;\n",
    "    \n",
    "    function new(int max_objects = 10);\n",
    "        objects = new[max_objects];\n",
    "        count = 0;\n",
    "    endfunction\n",
    "    \n",
    "    function int add_object(managed_object obj);\n",
    "        if (count >= objects.size()) begin\n",
    "            $display(\"Handle manager full!\");\n",
    "            return -1;\n",
    "        end\n",
    "        \n",
    "        objects[count] = obj;\n",
    "        count++;\n",
    "        return count - 1;\n",
    "    endfunction\n",
    "    \n",
    "    function managed_object get_object(int index);\n",
    "        if (index >= 0 && index < count) begin\n",
    "            return objects[index];\n",
    "        end\n",
    "        return null;\n",
    "    endfunction\n",
    "    \n",
    "    function void remove_object(int index);\n",
    "        if (index >= 0 && index < count) begin\n",
    "            // Shift remaining objects\n",
    "            for (int i = index; i < count - 1; i++) begin\n",
    "                objects[i] = objects[i + 1];\n",
    "            end\n",
    "            objects[count - 1] = null;\n",
    "            count--;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function void display_all();\n",
    "        $display(\"Handle Manager contains %0d objects:\", count);\n",
    "        for (int i = 0; i < count; i++) begin\n",
    "            if (objects[i] != null) begin\n",
    "                $write(\"  [%0d]: \", i);\n",
    "                objects[i].display();\n",
    "            end\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function void cleanup();\n",
    "        for (int i = 0; i < objects.size(); i++) begin\n",
    "            objects[i] = null;\n",
    "        end\n",
    "        count = 0;\n",
    "        $display(\"Handle manager cleaned up\");\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "module test_handle_management;\n",
    "    handle_manager manager;\n",
    "    managed_object obj1, obj2, obj3, obj4;\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"=== Handle Management Test ===\");\n",
    "        \n",
    "        manager = new(5);\n",
    "        \n",
    "        // Create and add objects\n",
    "        obj1 = new(\"Alpha\");\n",
    "        obj2 = new(\"Beta\");\n",
    "        obj3 = new(\"Gamma\");\n",
    "        \n",
    "        manager.add_object(obj1);\n",
    "        manager.add_object(obj2);\n",
    "        manager.add_object(obj3);\n",
    "        \n",
    "        $display(\"\\nTotal objects created: %0d\", \n",
    "                managed_object::get_object_count());\n",
    "        \n",
    "        manager.display_all();\n",
    "        \n",
    "        // Get object by index\n",
    "        obj4 = manager.get_object(1);\n",
    "        if (obj4 != null) begin\n",
    "            $display(\"\\nRetrieved object at index 1:\");\n",
    "            obj4.display();\n",
    "        end\n",
    "        \n",
    "        // Remove object\n",
    "        $display(\"\\nRemoving object at index 1:\");\n",
    "        manager.remove_object(1);\n",
    "        manager.display_all();\n",
    "        \n",
    "        // Cleanup\n",
    "        $display(\"\\nCleaning up manager:\");\n",
    "        manager.cleanup();\n",
    "        manager.display_all();\n",
    "        \n",
    "        $display(\"\\nFinal object count: %0d\", \n",
    "                managed_object::get_object_count());\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f5f5009b",
   "metadata": {},
   "source": [
    "##### 11.5.3 Reference Counting and Smart Pointers Pattern\n",
    "\n",
    "```systemverilog\n",
    "class ref_counted_object;\n",
    "    static int total_objects = 0;\n",
    "    int object_id;\n",
    "    string data;\n",
    "    int ref_count;\n",
    "    \n",
    "    function new(string d = \"default\");\n",
    "        total_objects++;\n",
    "        object_id = total_objects;\n",
    "        data = d;\n",
    "        ref_count = 1; // Creator gets first reference\n",
    "        $display(\"Created object %0d with data '%s'\", object_id, data);\n",
    "    endfunction\n",
    "    \n",
    "    function void add_ref();\n",
    "        ref_count++;\n",
    "        $display(\"Object %0d ref count increased to %0d\", object_id, ref_count);\n",
    "    endfunction\n",
    "    \n",
    "    function void release_ref();\n",
    "        ref_count--;\n",
    "        $display(\"Object %0d ref count decreased to %0d\", object_id, ref_count);\n",
    "        if (ref_count <= 0) begin\n",
    "            $display(\"Object %0d being destroyed\", object_id);\n",
    "            // In real implementation, this would trigger cleanup\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function int get_ref_count();\n",
    "        return ref_count;\n",
    "    endfunction\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"Object %0d: '%s' (refs: %0d)\", object_id, data, ref_count);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class smart_pointer;\n",
    "    ref_counted_object obj;\n",
    "    \n",
    "    function new(ref_counted_object o = null);\n",
    "        if (o != null) begin\n",
    "            obj = o;\n",
    "            obj.add_ref();\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function void assign(ref_counted_object o);\n",
    "        // Release current object\n",
    "        if (obj != null) begin\n",
    "            obj.release_ref();\n",
    "        end\n",
    "        \n",
    "        // Assign new object\n",
    "        obj = o;\n",
    "        if (obj != null) begin\n",
    "            obj.add_ref();\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function ref_counted_object get();\n",
    "        return obj;\n",
    "    endfunction\n",
    "    \n",
    "    function void reset();\n",
    "        if (obj != null) begin\n",
    "            obj.release_ref();\n",
    "            obj = null;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    // Destructor simulation\n",
    "    function void cleanup();\n",
    "        reset();\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "module test_reference_counting;\n",
    "    ref_counted_object obj1;\n",
    "    smart_pointer ptr1, ptr2, ptr3;\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"=== Reference Counting Test ===\");\n",
    "        \n",
    "        // Create object\n",
    "        obj1 = new(\"Test Data\");\n",
    "        obj1.display();\n",
    "        \n",
    "        // Create smart pointers\n",
    "        ptr1 = new(obj1);\n",
    "        ptr2 = new();\n",
    "        ptr3 = new();\n",
    "        \n",
    "        obj1.display();\n",
    "        \n",
    "        // Assign to other pointers\n",
    "        ptr2.assign(obj1);\n",
    "        ptr3.assign(obj1);\n",
    "        \n",
    "        obj1.display();\n",
    "        \n",
    "        // Release one pointer\n",
    "        $display(\"\\nReleasing ptr1:\");\n",
    "        ptr1.reset();\n",
    "        obj1.display();\n",
    "        \n",
    "        // Release another pointer\n",
    "        $display(\"\\nReleasing ptr2:\");\n",
    "        ptr2.cleanup();\n",
    "        obj1.display();\n",
    "        \n",
    "        // Release last pointer\n",
    "        $display(\"\\nReleasing ptr3:\");\n",
    "        ptr3.cleanup();\n",
    "        obj1.display();\n",
    "        \n",
    "        // Release original reference\n",
    "        $display(\"\\nReleasing original reference:\");\n",
    "        obj1.release_ref();\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "63265bcf",
   "metadata": {},
   "source": [
    "#### 11.6 Best Practices and Common Patterns"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "31c31861",
   "metadata": {},
   "source": [
    "##### 11.6.1 Factory Pattern with Parameterized Classes\n",
    "\n",
    "```systemverilog\n",
    "// Base transaction class\n",
    "virtual class base_transaction;\n",
    "    int id;\n",
    "    real timestamp;\n",
    "    \n",
    "    function new(int _id = 0);\n",
    "        id = _id;\n",
    "        timestamp = $realtime;\n",
    "    endfunction\n",
    "    \n",
    "    pure virtual function void display();\n",
    "    pure virtual function base_transaction copy();\n",
    "endclass\n",
    "\n",
    "// Specific transaction types\n",
    "class read_transaction extends base_transaction;\n",
    "    bit [31:0] address;\n",
    "    \n",
    "    function new(int _id = 0, bit [31:0] addr = 0);\n",
    "        super.new(_id);\n",
    "        address = addr;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display();\n",
    "        $display(\"Read Transaction - ID: %0d, Addr: 0x%08h, Time: %0t\", \n",
    "                id, address, timestamp);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function base_transaction copy();\n",
    "        read_transaction new_trans = new(this.id, this.address);\n",
    "        return new_trans;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class write_transaction extends base_transaction;\n",
    "    bit [31:0] address;\n",
    "    bit [31:0] data;\n",
    "    \n",
    "    function new(int _id = 0, bit [31:0] addr = 0, bit [31:0] d = 0);\n",
    "        super.new(_id);\n",
    "        address = addr;\n",
    "        data = d;\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void display();\n",
    "        $display(\"Write Transaction - ID: %0d, Addr: 0x%08h, Data: 0x%08h, Time: %0t\", \n",
    "                id, address, data, timestamp);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function base_transaction copy();\n",
    "        write_transaction new_trans = new(this.id, this.address, this.data);\n",
    "        return new_trans;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Transaction factory\n",
    "class transaction_factory #(type T = base_transaction);\n",
    "    static int next_id = 1;\n",
    "    \n",
    "    static function T create();\n",
    "        T trans = new(next_id++);\n",
    "        return trans;\n",
    "    endfunction\n",
    "    \n",
    "    static function T create_with_id(int id);\n",
    "        T trans = new(id);\n",
    "        return trans;\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "module test_factory_pattern;\n",
    "    // Specialized factories\n",
    "    transaction_factory #(read_transaction) read_factory;\n",
    "    transaction_factory #(write_transaction) write_factory;\n",
    "    \n",
    "    read_transaction rd_trans;\n",
    "    write_transaction wr_trans;\n",
    "    base_transaction trans_array[];\n",
    "    \n",
    "    initial begin\n",
    "        $display(\"=== Factory Pattern Test ===\");\n",
    "        \n",
    "        trans_array = new[4];\n",
    "        \n",
    "        // Create transactions using factories\n",
    "        rd_trans = read_factory::create();\n",
    "        rd_trans.address = 32'h1000;\n",
    "        trans_array[0] = rd_trans;\n",
    "        \n",
    "        wr_trans = write_factory::create();\n",
    "        wr_trans.address = 32'h2000;\n",
    "        wr_trans.data = 32'hDEADBEEF;\n",
    "        trans_array[1] = wr_trans;\n",
    "        \n",
    "        rd_trans = read_factory::create();\n",
    "        rd_trans.address = 32'h3000;\n",
    "        trans_array[2] = rd_trans;\n",
    "        \n",
    "        wr_trans = write_factory::create();\n",
    "        wr_trans.address = 32'h4000;\n",
    "        wr_trans.data = 32'hCAFEBABE;\n",
    "        trans_array[3] = wr_trans;\n",
    "        \n",
    "        // Display all transactions\n",
    "        foreach(trans_array[i]) begin\n",
    "            trans_array[i].display();\n",
    "        end\n",
    "        \n",
    "        // Test copying\n",
    "        $display(\"\\n=== Testing Copy ===\");\n",
    "        base_transaction copied = trans_array[1].copy();\n",
    "        copied.display();\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "This comprehensive chapter covers the advanced OOP concepts in SystemVerilog that are essential for building sophisticated verification environments. These concepts enable the creation of flexible, reusable, and maintainable verification components that can handle complex scenarios in modern SoC verification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "446de399",
   "metadata": {},
   "source": [
    "## Part IV: Verification Features"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2ec17078",
   "metadata": {},
   "source": [
    "### Chapter 12: Assertions\n",
    "\n",
    "SystemVerilog Assertions (SVA) provide a powerful declarative way to specify and verify design behavior. Assertions help catch bugs early, document design intent, and improve verification quality by expressing temporal relationships and protocol requirements."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "89b89e56",
   "metadata": {},
   "source": [
    "#### 12.1 Introduction to Assertions\n",
    "\n",
    "Assertions are statements that specify expected behavior of a design. They can be used for:\n",
    "- **Verification**: Detecting violations during simulation\n",
    "- **Documentation**: Capturing design intent and protocols\n",
    "- **Formal verification**: Mathematical proof of properties\n",
    "- **Coverage**: Measuring verification completeness\n",
    "\n",
    "```systemverilog\n",
    "// Basic assertion syntax\n",
    "assert (condition) else $error(\"Assertion failed\");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a6edf0ba",
   "metadata": {},
   "source": [
    "#### 12.2 Immediate Assertions\n",
    "\n",
    "Immediate assertions are evaluated immediately when encountered during simulation, similar to if-statements."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4c7cdaae",
   "metadata": {},
   "source": [
    "##### 12.2.1 Basic Immediate Assertions\n",
    "\n",
    "```systemverilog\n",
    "module immediate_assertions_example;\n",
    "    logic clk, reset, valid, ready;\n",
    "    logic [7:0] data;\n",
    "    \n",
    "    // Simple immediate assertion\n",
    "    always_comb begin\n",
    "        assert (data <= 8'hFF) \n",
    "        else $error(\"Data exceeds maximum value\");\n",
    "    end\n",
    "    \n",
    "    // Assertion with custom message\n",
    "    always @(posedge clk) begin\n",
    "        if (valid) begin\n",
    "            assert (ready) \n",
    "            else $error(\"Ready must be high when valid is asserted at time %t\", $time);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Assertion with severity levels\n",
    "    initial begin\n",
    "        assert (reset === 1'b0) \n",
    "        else $fatal(\"Reset must be deasserted at start\");\n",
    "        \n",
    "        assert (clk !== 1'bx) \n",
    "        else $warning(\"Clock should not be unknown\");\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "53f16572",
   "metadata": {},
   "source": [
    "##### 12.2.2 Immediate Assertion Actions\n",
    "\n",
    "```systemverilog\n",
    "module assertion_actions;\n",
    "    logic [3:0] counter;\n",
    "    logic enable, overflow;\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        // Assertion with pass and fail actions\n",
    "        assert (counter < 4'hF)\n",
    "            $display(\"Counter check passed: %d\", counter);\n",
    "        else begin\n",
    "            $error(\"Counter overflow detected: %d\", counter);\n",
    "            overflow = 1'b1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Assertion with only fail action\n",
    "    always_comb begin\n",
    "        assert (!overflow || !enable) \n",
    "        else $error(\"Enable should be low during overflow\");\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b48cd5fe",
   "metadata": {},
   "source": [
    "#### 12.3 Concurrent Assertions\n",
    "\n",
    "Concurrent assertions evaluate continuously over time and can express complex temporal relationships using sequences and properties."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "96b1d632",
   "metadata": {},
   "source": [
    "##### 12.3.1 Basic Concurrent Assertions\n",
    "\n",
    "```systemverilog\n",
    "module concurrent_assertions_example;\n",
    "    logic clk, reset_n;\n",
    "    logic req, ack, valid, ready;\n",
    "    logic [7:0] data;\n",
    "    \n",
    "    // Simple concurrent assertion\n",
    "    property req_followed_by_ack;\n",
    "        @(posedge clk) req |-> ##[1:3] ack;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (req_followed_by_ack)\n",
    "    else $error(\"Request not acknowledged within 3 cycles\");\n",
    "    \n",
    "    // Assertion with reset handling\n",
    "    property valid_data_stable;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> $stable(data);\n",
    "    endproperty\n",
    "    \n",
    "    assert property (valid_data_stable);\n",
    "    \n",
    "    // Multiple cycle relationship\n",
    "    property handshake_protocol;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req && !ack |=> ack within 5;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (handshake_protocol)\n",
    "    else $error(\"Handshake protocol violation\");\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3f77cd9b",
   "metadata": {},
   "source": [
    "##### 12.3.2 Temporal Operators\n",
    "\n",
    "```systemverilog\n",
    "module temporal_operators;\n",
    "    logic clk, reset_n, start, done, busy;\n",
    "    logic [2:0] state;\n",
    "    \n",
    "    // Next cycle operator ##\n",
    "    property next_cycle;\n",
    "        @(posedge clk) start |-> ##1 busy;\n",
    "    endproperty\n",
    "    \n",
    "    // Range of cycles ##[min:max]\n",
    "    property completion_time;\n",
    "        @(posedge clk) start |-> ##[5:10] done;\n",
    "    endproperty\n",
    "    \n",
    "    // Eventually operator (unbounded)\n",
    "    property eventually_done;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> ##[1:$] done;\n",
    "    endproperty\n",
    "    \n",
    "    // Throughout operator\n",
    "    property busy_throughout;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> (busy throughout ##[1:5] done);\n",
    "    endproperty\n",
    "    \n",
    "    // Until operator\n",
    "    property state_until_done;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> (state == 3'b001) until done;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (next_cycle);\n",
    "    assert property (completion_time);\n",
    "    assert property (eventually_done);\n",
    "    assert property (busy_throughout);\n",
    "    assert property (state_until_done);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b9fddce7",
   "metadata": {},
   "source": [
    "#### 12.4 Sequence Declarations\n",
    "\n",
    "Sequences define temporal patterns that can be reused in multiple properties."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "51b51a71",
   "metadata": {},
   "source": [
    "##### 12.4.1 Basic Sequences\n",
    "\n",
    "```systemverilog\n",
    "module sequence_examples;\n",
    "    logic clk, reset_n;\n",
    "    logic valid, ready, start, done;\n",
    "    logic [1:0] cmd;\n",
    "    \n",
    "    // Simple sequence declaration\n",
    "    sequence handshake;\n",
    "        @(posedge clk) valid ##1 ready;\n",
    "    endsequence\n",
    "    \n",
    "    // Parameterized sequence\n",
    "    sequence wait_cycles(int cycles);\n",
    "        @(posedge clk) ##cycles 1'b1;\n",
    "    endsequence\n",
    "    \n",
    "    // Sequence with data matching\n",
    "    sequence read_cmd;\n",
    "        @(posedge clk) valid && (cmd == 2'b01);\n",
    "    endsequence\n",
    "    \n",
    "    sequence write_cmd;\n",
    "        @(posedge clk) valid && (cmd == 2'b10);\n",
    "    endsequence\n",
    "    \n",
    "    // Complex sequence with repetition\n",
    "    sequence burst_transfer(int length);\n",
    "        @(posedge clk) start ##1 (valid && ready)[*length] ##1 done;\n",
    "    endsequence\n",
    "    \n",
    "    // Using sequences in properties\n",
    "    property handshake_followed_by_data;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        handshake |-> ##1 $rose(valid);\n",
    "    endproperty\n",
    "    \n",
    "    property read_burst_4;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        read_cmd |-> burst_transfer(4);\n",
    "    endproperty\n",
    "    \n",
    "    assert property (handshake_followed_by_data);\n",
    "    assert property (read_burst_4);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "951800f8",
   "metadata": {},
   "source": [
    "##### 12.4.2 Sequence Operators\n",
    "\n",
    "```systemverilog\n",
    "module sequence_operators;\n",
    "    logic clk, a, b, c, d, valid;\n",
    "    logic [7:0] data;\n",
    "    \n",
    "    // Concatenation\n",
    "    sequence seq_concat;\n",
    "        @(posedge clk) a ##1 b ##2 c;\n",
    "    endsequence\n",
    "    \n",
    "    // Repetition operators\n",
    "    sequence seq_repetition;\n",
    "        @(posedge clk) a ##1 b[*3] ##1 c;  // b repeats exactly 3 times\n",
    "    endsequence\n",
    "    \n",
    "    sequence seq_range_rep;\n",
    "        @(posedge clk) a ##1 b[*2:5] ##1 c;  // b repeats 2 to 5 times\n",
    "    endsequence\n",
    "    \n",
    "    sequence seq_goto_rep;\n",
    "        @(posedge clk) a ##1 b[->3] ##1 c;  // 3 occurrences of b (not consecutive)\n",
    "    endsequence\n",
    "    \n",
    "    sequence seq_nonconsec_rep;\n",
    "        @(posedge clk) a ##1 b[=3] ##1 c;   // exactly 3 b's, last one triggers\n",
    "    endsequence\n",
    "    \n",
    "    // Sequence intersection\n",
    "    sequence seq_and;\n",
    "        @(posedge clk) (a ##1 b ##1 c) and (valid throughout ##3 1);\n",
    "    endsequence\n",
    "    \n",
    "    // Sequence union\n",
    "    sequence seq_or;\n",
    "        @(posedge clk) (a ##2 b) or (c ##1 d);\n",
    "    endsequence\n",
    "    \n",
    "    // First match\n",
    "    sequence first_match_seq;\n",
    "        @(posedge clk) first_match(a ##[1:5] b);\n",
    "    endsequence\n",
    "    \n",
    "    // Example properties using these sequences\n",
    "    property test_concat;\n",
    "        @(posedge clk) seq_concat |-> ##1 valid;\n",
    "    endproperty\n",
    "    \n",
    "    property test_repetition;\n",
    "        @(posedge clk) seq_repetition |-> ##1 (data != 8'h00);\n",
    "    endproperty\n",
    "    \n",
    "    assert property (test_concat);\n",
    "    assert property (test_repetition);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0cd3731d",
   "metadata": {},
   "source": [
    "#### 12.5 Property Declarations\n",
    "\n",
    "Properties combine sequences with logical and temporal operators to express complex requirements."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "773eedab",
   "metadata": {},
   "source": [
    "##### 12.5.1 Property Structure\n",
    "\n",
    "```systemverilog\n",
    "module property_examples;\n",
    "    logic clk, reset_n;\n",
    "    logic req, gnt, valid, ready, busy;\n",
    "    logic [3:0] id;\n",
    "    \n",
    "    // Basic property structure\n",
    "    property basic_prop;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req |-> ##[1:3] gnt;\n",
    "    endproperty\n",
    "    \n",
    "    // Property with antecedent and consequent\n",
    "    property req_gnt_protocol;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (req && !gnt) |=> (req until gnt);\n",
    "    endproperty\n",
    "    \n",
    "    // Property with multiple conditions\n",
    "    property valid_ready_handshake;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid && !ready |-> ##[1:$] (valid && ready);\n",
    "    endproperty\n",
    "    \n",
    "    // Property with data relationships\n",
    "    property id_stable_during_req;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req |-> $stable(id) throughout (req ##[1:$] gnt);\n",
    "    endproperty\n",
    "    \n",
    "    // Parameterized property\n",
    "    property timeout_property(int max_cycles);\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req |-> ##[1:max_cycles] gnt;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (basic_prop);\n",
    "    assert property (req_gnt_protocol);\n",
    "    assert property (valid_ready_handshake);\n",
    "    assert property (id_stable_during_req);\n",
    "    assert property (timeout_property(10));\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8b8bce9a",
   "metadata": {},
   "source": [
    "##### 12.5.2 Property Operators\n",
    "\n",
    "```systemverilog\n",
    "module property_operators;\n",
    "    logic clk, reset_n;\n",
    "    logic start, done, error, valid, ack;\n",
    "    logic [2:0] state;\n",
    "    \n",
    "    // Implication operators\n",
    "    property overlap_implication;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> ##2 done;  // Overlapping implication\n",
    "    endproperty\n",
    "    \n",
    "    property non_overlap_implication;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |=> ##1 done;  // Non-overlapping implication\n",
    "    endproperty\n",
    "    \n",
    "    // Logical operators in properties\n",
    "    property and_property;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (start |-> ##2 done) and (valid |-> ##1 ack);\n",
    "    endproperty\n",
    "    \n",
    "    property or_property;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (start |-> ##[1:5] done) or (error |-> ##1 reset_n);\n",
    "    endproperty\n",
    "    \n",
    "    // Not operator\n",
    "    property not_property;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> not (error throughout ##[1:10] done);\n",
    "    endproperty\n",
    "    \n",
    "    // If-else in properties\n",
    "    property conditional_property;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        if (state == 3'b001)\n",
    "            start |-> ##[2:5] done\n",
    "        else\n",
    "            start |-> ##1 done;\n",
    "    endproperty\n",
    "    \n",
    "    // Case in properties\n",
    "    property case_property;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        case (state)\n",
    "            3'b001: start |-> ##2 done;\n",
    "            3'b010: start |-> ##3 done;\n",
    "            3'b100: start |-> ##1 done;\n",
    "            default: 1'b1;  // Always true for other states\n",
    "        endcase\n",
    "    endproperty\n",
    "    \n",
    "    assert property (overlap_implication);\n",
    "    assert property (non_overlap_implication);\n",
    "    assert property (and_property);\n",
    "    assert property (conditional_property);\n",
    "    assert property (case_property);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f281053a",
   "metadata": {},
   "source": [
    "#### 12.6 Assert, Assume, Cover Statements\n",
    "\n",
    "Different types of assertions serve different purposes in verification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "21183123",
   "metadata": {},
   "source": [
    "##### 12.6.1 Assert Statements\n",
    "\n",
    "```systemverilog\n",
    "module assert_statements;\n",
    "    logic clk, reset_n, valid, ready, error;\n",
    "    logic [7:0] data;\n",
    "    \n",
    "    // Basic assert\n",
    "    assert property (@(posedge clk) valid |-> ready)\n",
    "    else $error(\"Ready not asserted when valid is true\");\n",
    "    \n",
    "    // Assert with pass action\n",
    "    assert property (@(posedge clk) disable iff (!reset_n) \n",
    "                    valid |-> ##[1:3] ready)\n",
    "        $display(\"Handshake completed successfully at time %t\", $time);\n",
    "    else \n",
    "        $error(\"Handshake timeout at time %t\", $time);\n",
    "    \n",
    "    // Named assertion for better debugging\n",
    "    property data_range_check;\n",
    "        @(posedge clk) valid |-> (data inside {[0:127]});\n",
    "    endproperty\n",
    "    \n",
    "    data_range_assertion: assert property (data_range_check)\n",
    "    else $error(\"Data %d is out of valid range\", data);\n",
    "    \n",
    "    // Assertion with severity control\n",
    "    property no_error_during_valid;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> !error;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (no_error_during_valid)\n",
    "    else begin\n",
    "        $error(\"Error occurred during valid transaction\");\n",
    "        $finish;  // Stop simulation on critical error\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8bf5481c",
   "metadata": {},
   "source": [
    "##### 12.6.2 Assume Statements\n",
    "\n",
    "```systemverilog\n",
    "module assume_statements;\n",
    "    logic clk, reset_n, req, gnt, valid, ready;\n",
    "    \n",
    "    // Environment assumptions\n",
    "    assume property (@(posedge clk) disable iff (!reset_n)\n",
    "                    req |-> ##[1:5] !req);  // Request deasserts within 5 cycles\n",
    "    \n",
    "    // Input constraints for formal verification\n",
    "    assume property (@(posedge clk) disable iff (!reset_n)\n",
    "                    $rose(valid) |-> ##[1:3] $rose(ready));\n",
    "    \n",
    "    // Reset assumption\n",
    "    assume property (!reset_n |=> ##[1:10] reset_n);  // Reset active for max 10 cycles\n",
    "    \n",
    "    // Clock assumption for formal tools\n",
    "    assume property ($rose(clk) ##[1:1] $fell(clk));  // Proper clock behavior\n",
    "    \n",
    "    // Data stability assumption\n",
    "    assume property (@(posedge clk) disable iff (!reset_n)\n",
    "                    valid && !ready |=> $stable(valid));\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "059b8b63",
   "metadata": {},
   "source": [
    "##### 12.6.3 Cover Statements\n",
    "\n",
    "```systemverilog\n",
    "module cover_statements;\n",
    "    logic clk, reset_n, start, done, error, retry;\n",
    "    logic [1:0] cmd_type;\n",
    "    \n",
    "    // Basic coverage\n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start ##[5:10] done);  // Cover normal completion\n",
    "    \n",
    "    // Corner case coverage\n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start ##1 error ##[1:3] retry ##[2:5] done);  // Cover retry scenario\n",
    "    \n",
    "    // Multiple command types coverage\n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start && (cmd_type == 2'b00));  // Read command\n",
    "    \n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start && (cmd_type == 2'b01));  // Write command\n",
    "    \n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start && (cmd_type == 2'b10));  // Special command\n",
    "    \n",
    "    // Back-to-back transactions\n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start ##[3:5] done ##1 start ##[3:5] done);\n",
    "    \n",
    "    // Maximum delay coverage\n",
    "    cover property (@(posedge clk) disable iff (!reset_n)\n",
    "                   start ##10 done);  // Cover maximum delay case\n",
    "    \n",
    "    // Named cover for better tracking\n",
    "    sequence error_recovery;\n",
    "        @(posedge clk) error ##[1:2] retry ##[1:5] done;\n",
    "    endsequence\n",
    "    \n",
    "    error_recovery_cover: cover property (error_recovery);\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 12.7 Clocking and Disable Conditions\n",
    "\n",
    "Proper clocking and reset handling are crucial for robust assertions.\n",
    "\n",
    "##### 12.7.1 Clocking Specification\n",
    "\n",
    "```systemverilog\n",
    "module clocking_examples;\n",
    "    logic clk, fast_clk, slow_clk, reset_n;\n",
    "    logic data_valid, ack, req, gnt;\n",
    "    \n",
    "    // Default clocking\n",
    "    default clocking cb @(posedge clk);\n",
    "    endclocking\n",
    "    \n",
    "    // Using default clocking in assertions\n",
    "    property default_clock_prop;\n",
    "        data_valid |-> ##2 ack;  // Uses default clocking\n",
    "    endproperty\n",
    "    \n",
    "    // Explicit clocking\n",
    "    property explicit_clock_prop;\n",
    "        @(posedge fast_clk) req |-> ##[1:3] gnt;\n",
    "    endproperty\n",
    "    \n",
    "    // Different clocks for different signals\n",
    "    property cross_clock_prop;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        data_valid |-> @(posedge fast_clk) ##[1:2] ack;\n",
    "    endproperty\n",
    "    \n",
    "    // Negative edge clocking\n",
    "    property negedge_prop;\n",
    "        @(negedge clk) disable iff (!reset_n)\n",
    "        req |-> ##1 $stable(gnt);\n",
    "    endproperty\n",
    "    \n",
    "    // Dual edge clocking\n",
    "    property dual_edge_prop;\n",
    "        @(edge clk) disable iff (!reset_n)  // Both edges\n",
    "        $changed(data_valid) |-> ##1 ack;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (default_clock_prop);\n",
    "    assert property (explicit_clock_prop);\n",
    "    assert property (cross_clock_prop);\n",
    "    assert property (negedge_prop);\n",
    "    assert property (dual_edge_prop);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "75c705e5",
   "metadata": {},
   "source": [
    "##### 12.7.2 Disable Conditions\n",
    "\n",
    "```systemverilog\n",
    "module disable_conditions;\n",
    "    logic clk, reset_n, soft_reset, error_mode, debug_mode;\n",
    "    logic valid, ready, start, done;\n",
    "    \n",
    "    // Basic disable condition\n",
    "    property basic_disable;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> ##1 ready;\n",
    "    endproperty\n",
    "    \n",
    "    // Multiple disable conditions\n",
    "    property multi_disable;\n",
    "        @(posedge clk) disable iff (!reset_n || soft_reset || error_mode)\n",
    "        start |-> ##[2:10] done;\n",
    "    endproperty\n",
    "    \n",
    "    // Conditional disable\n",
    "    property conditional_disable;\n",
    "        @(posedge clk) disable iff (!reset_n || (debug_mode && error_mode))\n",
    "        valid |-> ##1 ready;\n",
    "    endproperty\n",
    "    \n",
    "    // Complex disable condition\n",
    "    logic system_halt, maintenance_mode;\n",
    "    \n",
    "    property complex_disable;\n",
    "        @(posedge clk) disable iff (!reset_n || \n",
    "                                   system_halt || \n",
    "                                   maintenance_mode ||\n",
    "                                   (error_mode && !debug_mode))\n",
    "        start |-> ##[1:5] done;\n",
    "    endproperty\n",
    "    \n",
    "    // Disable with sequence\n",
    "    sequence normal_operation;\n",
    "        @(posedge clk) !error_mode && !maintenance_mode;\n",
    "    endsequence\n",
    "    \n",
    "    property sequence_based_disable;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        normal_operation |-> (valid |-> ##1 ready);\n",
    "    endproperty\n",
    "    \n",
    "    assert property (basic_disable);\n",
    "    assert property (multi_disable);\n",
    "    assert property (conditional_disable);\n",
    "    assert property (complex_disable);\n",
    "    assert property (sequence_based_disable);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b2cfd1cb",
   "metadata": {},
   "source": [
    "#### 12.8 Advanced Assertion Techniques"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2e23950b",
   "metadata": {},
   "source": [
    "##### 12.8.1 Local Variables in Assertions\n",
    "\n",
    "```systemverilog\n",
    "module local_variables;\n",
    "    logic clk, reset_n, start, done;\n",
    "    logic [7:0] data_in, data_out;\n",
    "    logic [3:0] id;\n",
    "    \n",
    "    // Local variable to capture data\n",
    "    property data_integrity;\n",
    "        logic [7:0] captured_data;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (start, captured_data = data_in) |-> \n",
    "        ##[1:5] (done && (data_out == captured_data));\n",
    "    endproperty\n",
    "    \n",
    "    // Local variable for ID tracking\n",
    "    property id_consistency;\n",
    "        logic [3:0] start_id;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (start, start_id = id) |->\n",
    "        (id == start_id) throughout ##[1:$] done;\n",
    "    endproperty\n",
    "    \n",
    "    // Multiple local variables\n",
    "    property transaction_tracking;\n",
    "        logic [7:0] req_data;\n",
    "        logic [3:0] req_id;\n",
    "        logic req_time;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (start, req_data = data_in, req_id = id, req_time = $time) |->\n",
    "        ##[1:10] (done && (data_out == req_data) && (id == req_id));\n",
    "    endproperty\n",
    "    \n",
    "    assert property (data_integrity);\n",
    "    assert property (id_consistency);\n",
    "    assert property (transaction_tracking);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3a985a2b",
   "metadata": {},
   "source": [
    "##### 12.8.2 Assertion Subroutines\n",
    "\n",
    "```systemverilog\n",
    "module assertion_subroutines;\n",
    "    logic clk, reset_n, valid, ready, error;\n",
    "    logic [7:0] data;\n",
    "    logic [3:0] cmd;\n",
    "    \n",
    "    // Function for complex data checking\n",
    "    function bit valid_data_format(logic [7:0] d);\n",
    "        return (d[7:4] != 4'h0) && (d[3:0] != 4'hF);\n",
    "    endfunction\n",
    "    \n",
    "    // Function for command validation\n",
    "    function bit valid_command(logic [3:0] c);\n",
    "        return (c inside {4'h1, 4'h2, 4'h4, 4'h8});\n",
    "    endfunction\n",
    "    \n",
    "    // Using functions in assertions\n",
    "    property data_format_check;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> valid_data_format(data);\n",
    "    endproperty\n",
    "    \n",
    "    property command_check;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> valid_command(cmd);\n",
    "    endproperty\n",
    "    \n",
    "    // Task for error reporting\n",
    "    task report_protocol_error(string msg, logic [7:0] d, logic [3:0] c);\n",
    "        $error(\"%s: data=0x%h, cmd=0x%h at time %t\", msg, d, c, $time);\n",
    "    endtask\n",
    "    \n",
    "    // Complex assertion with subroutine\n",
    "    property protocol_compliance;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> (valid_data_format(data) && valid_command(cmd));\n",
    "    endproperty\n",
    "    \n",
    "    assert property (protocol_compliance)\n",
    "    else report_protocol_error(\"Protocol violation\", data, cmd);\n",
    "    \n",
    "    assert property (data_format_check);\n",
    "    assert property (command_check);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d868b2af",
   "metadata": {},
   "source": [
    "#### 12.9 Practical Assertion Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3d6fd251",
   "metadata": {},
   "source": [
    "##### 12.9.1 Bus Protocol Assertions\n",
    "\n",
    "```systemverilog\n",
    "module bus_protocol_assertions;\n",
    "    logic clk, reset_n;\n",
    "    logic req, gnt, valid, ready, last;\n",
    "    logic [31:0] addr, data;\n",
    "    logic [1:0] burst_type;\n",
    "    \n",
    "    // Basic handshake\n",
    "    property req_gnt_handshake;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req && !gnt |=> req until gnt;\n",
    "    endproperty\n",
    "    \n",
    "    // Address stability during transaction\n",
    "    property addr_stable;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req |-> $stable(addr) throughout (req ##[0:$] gnt);\n",
    "    endproperty\n",
    "    \n",
    "    // Burst transaction\n",
    "    property burst_completion;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        gnt && (burst_type != 2'b00) |-> \n",
    "        ##1 (valid && ready)[+] ##1 last;\n",
    "    endproperty\n",
    "    \n",
    "    // No grant without request\n",
    "    property no_spurious_grant;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        !req |-> !gnt;\n",
    "    endproperty\n",
    "    \n",
    "    // Valid-ready protocol\n",
    "    property valid_ready_protocol;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid && !ready |=> valid;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (req_gnt_handshake);\n",
    "    assert property (addr_stable);\n",
    "    assert property (burst_completion);\n",
    "    assert property (no_spurious_grant);\n",
    "    assert property (valid_ready_protocol);\n",
    "    \n",
    "    // Coverage for different burst types\n",
    "    cover property (@(posedge clk) gnt && burst_type == 2'b01);  // INCR\n",
    "    cover property (@(posedge clk) gnt && burst_type == 2'b10);  // WRAP\n",
    "    cover property (@(posedge clk) gnt && burst_type == 2'b11);  // FIXED\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "59a26af2",
   "metadata": {},
   "source": [
    "##### 12.9.2 FIFO Assertions\n",
    "\n",
    "```systemverilog\n",
    "module fifo_assertions \n",
    "    #(parameter DEPTH = 8, ADDR_WIDTH = 3)\n",
    "    (\n",
    "    input logic clk, reset_n,\n",
    "    input logic push, pop,\n",
    "    input logic [7:0] data_in,\n",
    "    input logic full, empty,\n",
    "    input logic [ADDR_WIDTH:0] count,\n",
    "    output logic [7:0] data_out\n",
    ");\n",
    "    \n",
    "    // FIFO never overflows\n",
    "    property no_overflow;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        full |-> !push;\n",
    "    endproperty\n",
    "    \n",
    "    // FIFO never underflows\n",
    "    property no_underflow;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        empty |-> !pop;\n",
    "    endproperty\n",
    "    \n",
    "    // Count consistency\n",
    "    property count_max;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        count <= DEPTH;\n",
    "    endproperty\n",
    "    \n",
    "    // Empty and full mutual exclusion (except when DEPTH=0)\n",
    "    property empty_full_mutex;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        !(empty && full) || (DEPTH == 0);\n",
    "    endproperty\n",
    "    \n",
    "    // Empty when count is 0\n",
    "    property empty_when_zero;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (count == 0) |-> empty;\n",
    "    endproperty\n",
    "    \n",
    "    // Full when count is max\n",
    "    property full_when_max;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (count == DEPTH) |-> full;\n",
    "    endproperty\n",
    "    \n",
    "    // Count increment on push (when not full)\n",
    "    property count_increment;\n",
    "        logic [ADDR_WIDTH:0] prev_count;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (push && !pop && !full, prev_count = count) |=>\n",
    "        (count == prev_count + 1);\n",
    "    endproperty\n",
    "    \n",
    "    // Count decrement on pop (when not empty)\n",
    "    property count_decrement;\n",
    "        logic [ADDR_WIDTH:0] prev_count;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (!push && pop && !empty, prev_count = count) |=>\n",
    "        (count == prev_count - 1);\n",
    "    endproperty\n",
    "    \n",
    "    assert property (no_overflow);\n",
    "    assert property (no_underflow);\n",
    "    assert property (count_max);\n",
    "    assert property (empty_full_mutex);\n",
    "    assert property (empty_when_zero);\n",
    "    assert property (full_when_max);\n",
    "    assert property (count_increment);\n",
    "    assert property (count_decrement);\n",
    "    \n",
    "    // Coverage\n",
    "    cover property (@(posedge clk) push && pop && !full && !empty);  // Simultaneous\n",
    "    cover property (@(posedge clk) full);  // Full condition\n",
    "    cover property (@(posedge clk) empty);  // Empty condition\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "535dce59",
   "metadata": {},
   "source": [
    "#### 12.10 Best Practices and Guidelines"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "aadf3b23",
   "metadata": {},
   "source": [
    "##### 12.10.1 Assertion Writing Guidelines\n",
    "\n",
    "```systemverilog\n",
    "// GOOD: Clear, specific assertion\n",
    "property good_timeout;\n",
    "    @(posedge clk) disable iff (!reset_n)\n",
    "    start_req |-> ##[1:MAX_TIMEOUT_CYCLES] ack_resp;\n",
    "endproperty\n",
    "\n",
    "// BAD: Vague, hard to debug\n",
    "property bad_timeout;\n",
    "    @(posedge clk) start_req |-> ##[1:1000] ack_resp;\n",
    "endproperty\n",
    "\n",
    "// GOOD: Named sequences for reusability\n",
    "sequence valid_handshake;\n",
    "    @(posedge clk) valid ##1 ready;\n",
    "endsequence\n",
    "\n",
    "property protocol_check;\n",
    "    @(posedge clk) disable iff (!reset_n)\n",
    "    start |-> valid_handshake;\n",
    "endproperty\n",
    "\n",
    "// GOOD: Appropriate use of local variables\n",
    "property data_consistency;\n",
    "    logic [31:0] saved_data;\n",
    "    @(posedge clk) disable iff (!reset_n)\n",
    "    (write_req, saved_data = write_data) |->\n",
    "    ##[1:5] (read_req && (read_data == saved_data));\n",
    "endproperty\n",
    "\n",
    "// GOOD: Comprehensive disable conditions\n",
    "property robust_assertion;\n",
    "    @(posedge clk) disable iff (!reset_n || error_state || debug_mode)\n",
    "    normal_operation |-> expected_response;\n",
    "endproperty\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8eae0a8b",
   "metadata": {},
   "source": [
    "##### 12.10.2 Performance Considerations\n",
    "\n",
    "```systemverilog\n",
    "module performance_tips;\n",
    "    logic clk, reset_n, a, b, c;\n",
    "    \n",
    "    // GOOD: Efficient range specification\n",
    "    property efficient_range;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        a |-> ##[1:5] b;  // Bounded range\n",
    "    endproperty\n",
    "    \n",
    "    // BAD: Unbounded eventually (expensive)\n",
    "    property expensive_eventually;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        a |-> ##[1:$] b;  // Use sparingly\n",
    "    endproperty\n",
    "    \n",
    "    // GOOD: Use first_match for efficiency\n",
    "    property efficient_first_match;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        a |-> first_match(##[1:10] b);\n",
    "    endproperty\n",
    "    \n",
    "    // GOOD: Avoid complex expressions in hot paths\n",
    "    logic complex_condition;\n",
    "    always_comb complex_condition = (a && b) || (c && !a);\n",
    "    \n",
    "    property efficient_complex;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        complex_condition |-> ##1 b;\n",
    "    endproperty\n",
    "    \n",
    "    // BAD: Complex expression inline\n",
    "    property inefficient_complex;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        ((a && b) || (c && !a)) |-> ##1 b;\n",
    "    endproperty\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "17311f32",
   "metadata": {},
   "source": [
    "#### 12.11 Debugging Assertions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a40c66b0",
   "metadata": {},
   "source": [
    "##### 12.11.1 Assertion Debugging Techniques\n",
    "\n",
    "```systemverilog\n",
    "module assertion_debugging;\n",
    "    logic clk, reset_n, req, gnt, valid, ready;\n",
    "    logic [7:0] data;\n",
    "    logic [3:0] state;\n",
    "    \n",
    "    // Add debug information to assertions\n",
    "    property debug_handshake;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req |-> ##[1:3] gnt;\n",
    "    endproperty\n",
    "    \n",
    "    assert property (debug_handshake)\n",
    "        $display(\"Handshake completed: req=%b, gnt=%b at time %t\", req, gnt, $time);\n",
    "    else begin\n",
    "        $error(\"Handshake failed: req=%b, gnt=%b, state=%h at time %t\", \n",
    "               req, gnt, state, $time);\n",
    "        $display(\"Additional debug info: valid=%b, ready=%b, data=%h\", \n",
    "                 valid, ready, data);\n",
    "    end\n",
    "    \n",
    "    // Use local variables for debugging\n",
    "    property debug_with_locals;\n",
    "        logic [7:0] captured_data;\n",
    "        int start_time;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (valid, captured_data = data, start_time = $time) |->\n",
    "        ##[1:5] (ready && (data == captured_data));\n",
    "    endproperty\n",
    "    \n",
    "    assert property (debug_with_locals)\n",
    "        $display(\"Data transfer OK: data=%h, duration=%0d cycles\", \n",
    "                 data, ($time - start_time)/10);\n",
    "    else\n",
    "        $error(\"Data mismatch or timeout: expected=%h, got=%h, time=%0d\", \n",
    "               captured_data, data, $time - start_time);\n",
    "    \n",
    "    // Incremental assertion building\n",
    "    sequence req_phase;\n",
    "        @(posedge clk) req && !gnt;\n",
    "    endsequence\n",
    "    \n",
    "    sequence wait_phase;\n",
    "        @(posedge clk) ##[1:2] 1;\n",
    "    endsequence\n",
    "    \n",
    "    sequence gnt_phase;\n",
    "        @(posedge clk) gnt;\n",
    "    endsequence\n",
    "    \n",
    "    property incremental_debug;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req_phase ##0 wait_phase ##0 gnt_phase;\n",
    "    endproperty\n",
    "    \n",
    "    // Cover intermediate steps for debugging\n",
    "    cover property (@(posedge clk) req_phase);\n",
    "    cover property (@(posedge clk) req_phase ##0 wait_phase);\n",
    "    cover property (@(posedge clk) incremental_debug);\n",
    "    \n",
    "    assert property (incremental_debug);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "eaa71853",
   "metadata": {},
   "source": [
    "##### 12.11.2 Assertion Reporting and Analysis\n",
    "\n",
    "```systemverilog\n",
    "module assertion_reporting;\n",
    "    logic clk, reset_n, start, done, error;\n",
    "    logic [15:0] transaction_count;\n",
    "    \n",
    "    // Custom severity levels\n",
    "    `define ASSERT_ERROR(prop, msg) \\\n",
    "        assert property (prop) else begin \\\n",
    "            $error(\"[ASSERTION_ERROR] %s at time %t\", msg, $time); \\\n",
    "            error_count++; \\\n",
    "        end\n",
    "    \n",
    "    `define ASSERT_WARNING(prop, msg) \\\n",
    "        assert property (prop) else \\\n",
    "            $warning(\"[ASSERTION_WARNING] %s at time %t\", msg, $time);\n",
    "    \n",
    "    `define ASSERT_INFO(prop, msg) \\\n",
    "        assert property (prop) else \\\n",
    "            $info(\"[ASSERTION_INFO] %s at time %t\", msg, $time);\n",
    "    \n",
    "    int error_count = 0;\n",
    "    int warning_count = 0;\n",
    "    \n",
    "    // Usage examples\n",
    "    property critical_timing;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> ##[2:4] done;\n",
    "    endproperty\n",
    "    \n",
    "    property performance_hint;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        start |-> ##[1:2] done;  // Prefer faster completion\n",
    "    endproperty\n",
    "    \n",
    "    `ASSERT_ERROR(critical_timing, \"Critical timing violation\")\n",
    "    `ASSERT_WARNING(performance_hint, \"Performance could be improved\")\n",
    "    \n",
    "    // Assertion statistics\n",
    "    always @(posedge clk) begin\n",
    "        if (reset_n && done) begin\n",
    "            transaction_count++;\n",
    "            if (transaction_count % 1000 == 0) begin\n",
    "                $display(\"Progress: %0d transactions completed\", transaction_count);\n",
    "                $display(\"Assertion stats: %0d errors, %0d warnings\", \n",
    "                         error_count, warning_count);\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Final report\n",
    "    final begin\n",
    "        $display(\"=== ASSERTION SUMMARY ===\");\n",
    "        $display(\"Total transactions: %0d\", transaction_count);\n",
    "        $display(\"Total errors: %0d\", error_count);\n",
    "        $display(\"Total warnings: %0d\", warning_count);\n",
    "        if (error_count > 0) begin\n",
    "            $display(\" TEST FAILED with %0d assertion errors \", error_count);\n",
    "        end else begin\n",
    "            $display(\" TEST PASSED - No assertion errors \");\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ce85cf5a",
   "metadata": {},
   "source": [
    "#### 12.12 Formal Verification with Assertions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c78738cd",
   "metadata": {},
   "source": [
    "##### 12.12.1 Formal-Friendly Assertions\n",
    "\n",
    "```systemverilog\n",
    "module formal_verification_example;\n",
    "    logic clk, reset_n;\n",
    "    logic [3:0] counter;\n",
    "    logic enable, overflow;\n",
    "    \n",
    "    // Counter implementation\n",
    "    always @(posedge clk or negedge reset_n) begin\n",
    "        if (!reset_n) begin\n",
    "            counter <= 4'b0;\n",
    "            overflow <= 1'b0;\n",
    "        end else if (enable) begin\n",
    "            if (counter == 4'hF) begin\n",
    "                counter <= 4'b0;\n",
    "                overflow <= 1'b1;\n",
    "            end else begin\n",
    "                counter <= counter + 1'b1;\n",
    "                overflow <= 1'b0;\n",
    "            end\n",
    "        end else begin\n",
    "            overflow <= 1'b0;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Formal verification properties\n",
    "    \n",
    "    // Safety property: counter never exceeds maximum\n",
    "    property counter_bound;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        counter <= 4'hF;\n",
    "    endproperty\n",
    "    \n",
    "    // Liveness property: if enabled, counter eventually reaches max\n",
    "    property counter_progress;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        enable |-> ##[1:16] (counter == 4'hF);\n",
    "    endproperty\n",
    "    \n",
    "    // Invariant: overflow only when counter wraps\n",
    "    property overflow_condition;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        overflow |-> ($past(counter) == 4'hF && $past(enable));\n",
    "    endproperty\n",
    "    \n",
    "    // Reset property\n",
    "    property reset_behavior;\n",
    "        @(posedge clk) !reset_n |=> (counter == 4'b0 && !overflow);\n",
    "    endproperty\n",
    "    \n",
    "    // Formal directives\n",
    "    assert property (counter_bound);\n",
    "    assert property (overflow_condition);\n",
    "    assert property (reset_behavior);\n",
    "    \n",
    "    // For bounded model checking\n",
    "    assume property (@(posedge clk) disable iff (!reset_n) \n",
    "                    enable |-> ##[1:5] !enable);  // Bound enable duration\n",
    "    \n",
    "    // Cover properties for formal exploration\n",
    "    cover property (@(posedge clk) counter == 4'hF);\n",
    "    cover property (@(posedge clk) overflow);\n",
    "    cover property (@(posedge clk) counter == 4'h0 && enable);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0608611c",
   "metadata": {},
   "source": [
    "#### 12.13 Common Assertion Patterns"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "139a1b31",
   "metadata": {},
   "source": [
    "##### 12.13.1 Standard Protocol Patterns\n",
    "\n",
    "```systemverilog\n",
    "module common_assertion_patterns;\n",
    "    logic clk, reset_n;\n",
    "    \n",
    "    // Pattern 1: Request-Acknowledge\n",
    "    logic req, ack;\n",
    "    \n",
    "    // Basic handshake\n",
    "    property req_ack_basic;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req |-> ##[1:$] ack;\n",
    "    endproperty\n",
    "    \n",
    "    // Persistent request\n",
    "    property req_until_ack;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        req && !ack |=> req until ack;\n",
    "    endproperty\n",
    "    \n",
    "    // Pattern 2: Valid-Ready Protocol\n",
    "    logic valid, ready;\n",
    "    logic [31:0] data;\n",
    "    \n",
    "    // Valid-ready handshake\n",
    "    property valid_ready_handshake;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid && !ready |=> $stable(valid) && $stable(data);\n",
    "    endproperty\n",
    "    \n",
    "    property ready_response;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        valid |-> ##[0:MAX_READY_DELAY] ready;\n",
    "    endproperty\n",
    "    \n",
    "    // Pattern 3: Credit-based flow control\n",
    "    logic [3:0] credits;\n",
    "    logic send, receive;\n",
    "    \n",
    "    property credit_conservation;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        credits <= MAX_CREDITS;\n",
    "    endproperty\n",
    "    \n",
    "    property no_send_without_credit;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        send |-> (credits > 0);\n",
    "    endproperty\n",
    "    \n",
    "    // Pattern 4: State machine assertions\n",
    "    typedef enum logic [1:0] {IDLE, ACTIVE, WAIT, DONE} state_t;\n",
    "    state_t current_state, next_state;\n",
    "    \n",
    "    property valid_state_transitions;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        (current_state == IDLE && next_state != IDLE) |-> \n",
    "        (next_state == ACTIVE);\n",
    "    endproperty\n",
    "    \n",
    "    property state_coverage;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        current_state inside {IDLE, ACTIVE, WAIT, DONE};\n",
    "    endproperty\n",
    "    \n",
    "    // Pattern 5: Mutex and resource sharing\n",
    "    logic [3:0] resource_grant;\n",
    "    \n",
    "    property mutex_exclusive;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        $onehot0(resource_grant);  // At most one grant\n",
    "    endproperty\n",
    "    \n",
    "    property no_grant_without_request;\n",
    "        logic [3:0] resource_req;\n",
    "        @(posedge clk) disable iff (!reset_n)\n",
    "        |(resource_grant) |-> |(resource_req);\n",
    "    endproperty\n",
    "    \n",
    "    // Define MAX constants for compilation\n",
    "    parameter MAX_READY_DELAY = 10;\n",
    "    parameter MAX_CREDITS = 8;\n",
    "    \n",
    "    // Assert all patterns\n",
    "    assert property (req_ack_basic);\n",
    "    assert property (req_until_ack);\n",
    "    assert property (valid_ready_handshake);\n",
    "    assert property (ready_response);\n",
    "    assert property (credit_conservation);\n",
    "    assert property (no_send_without_credit);\n",
    "    assert property (valid_state_transitions);\n",
    "    assert property (state_coverage);\n",
    "    assert property (mutex_exclusive);\n",
    "    assert property (no_grant_without_request);\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "766ef63e",
   "metadata": {},
   "source": [
    "#### 12.14 Summary and Key Takeaways\n",
    "\n",
    "SystemVerilog Assertions provide a powerful mechanism for specification and verification of design behavior. Key points to remember:\n",
    "\n",
    "**Immediate vs Concurrent Assertions:**\n",
    "- Immediate assertions: Evaluated like procedural code, good for simple checks\n",
    "- Concurrent assertions: Evaluated over time, essential for temporal relationships\n",
    "\n",
    "**Building Blocks:**\n",
    "- **Sequences**: Define temporal patterns, highly reusable\n",
    "- **Properties**: Combine sequences with logical relationships\n",
    "- **Assertions**: Assert, assume, or cover properties\n",
    "\n",
    "**Best Practices:**\n",
    "1. Use meaningful names for assertions and properties\n",
    "2. Include appropriate disable conditions (reset, error states)\n",
    "3. Add informative error messages and debugging information\n",
    "4. Start simple and build complex assertions incrementally\n",
    "5. Use local variables to capture data for comparison\n",
    "6. Consider performance implications of unbounded operators\n",
    "7. Write both positive and negative test cases\n",
    "8. Use cover statements to ensure assertions are exercised\n",
    "\n",
    "**Common Applications:**\n",
    "- Protocol verification (handshakes, state machines)\n",
    "- Data integrity checking\n",
    "- Timing constraint verification\n",
    "- Resource sharing and mutex verification\n",
    "- Interface compliance checking\n",
    "\n",
    "**Tools Integration:**\n",
    "- Simulation: Runtime checking and coverage collection\n",
    "- Formal verification: Mathematical proof of properties\n",
    "- Lint tools: Static analysis of assertion syntax and semantics\n",
    "\n",
    "Assertions are essential for modern verification methodologies, enabling early bug detection, comprehensive coverage analysis, and formal verification. They serve as executable specifications that bridge the gap between design intent and implementation verification."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7602a0cd",
   "metadata": {},
   "source": [
    "### Chapter 13: Constrained Random Verification\n",
    "\n",
    "Constrained Random Verification (CRV) is one of the most powerful features of SystemVerilog for creating comprehensive testbenches. It allows you to generate random stimulus while maintaining control over the test scenarios through constraints."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6108456b",
   "metadata": {},
   "source": [
    "#### 13.1 Introduction to Random Variables\n",
    "\n",
    "SystemVerilog provides two types of random variables:\n",
    "- `rand` - Random variable\n",
    "- `randc` - Random cyclic variable"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "01500005",
   "metadata": {},
   "source": [
    "##### Basic Random Variables\n",
    "\n",
    "```systemverilog\n",
    "class packet;\n",
    "    rand bit [7:0] length;     // Random 8-bit value\n",
    "    rand bit [31:0] data;      // Random 32-bit value\n",
    "    randc bit [3:0] ptype;     // Random cyclic 4-bit value\n",
    "    \n",
    "    // Non-random variables\n",
    "    bit [15:0] checksum;       // Regular variable\n",
    "    \n",
    "    function void post_randomize();\n",
    "        checksum = calculate_checksum();\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1001932a",
   "metadata": {},
   "source": [
    "##### rand vs randc\n",
    "\n",
    "```systemverilog\n",
    "class example;\n",
    "    rand bit [2:0] rand_var;    // Can repeat values\n",
    "    randc bit [2:0] randc_var;  // Cycles through all values before repeating\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"rand_var = %0d, randc_var = %0d\", rand_var, randc_var);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Test the difference\n",
    "example ex = new();\n",
    "for(int i = 0; i < 10; i++) begin\n",
    "    ex.randomize();\n",
    "    ex.display();\n",
    "end\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bd731ca1",
   "metadata": {},
   "source": [
    "#### 13.2 Constraint Blocks\n",
    "\n",
    "Constraints define the legal space for random variable generation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9ce18797",
   "metadata": {},
   "source": [
    "##### Basic Constraint Syntax\n",
    "\n",
    "```systemverilog\n",
    "class ethernet_frame;\n",
    "    rand bit [15:0] length;\n",
    "    rand bit [7:0] frame_type;\n",
    "    rand bit [47:0] dest_addr;\n",
    "    rand bit [47:0] src_addr;\n",
    "    \n",
    "    // Constraint block\n",
    "    constraint valid_length {\n",
    "        length >= 64;\n",
    "        length <= 1518;\n",
    "    }\n",
    "    \n",
    "    constraint valid_frame_type {\n",
    "        frame_type inside {8'h08, 8'h06, 8'h35, 8'h86};\n",
    "    }\n",
    "    \n",
    "    constraint addr_constraint {\n",
    "        dest_addr != src_addr;  // Source and destination must be different\n",
    "        dest_addr[0] == 1'b0;   // Unicast destination\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3f231851",
   "metadata": {},
   "source": [
    "##### Multiple Constraints\n",
    "\n",
    "```systemverilog\n",
    "class transaction;\n",
    "    rand bit [31:0] addr;\n",
    "    rand bit [7:0] data;\n",
    "    rand bit [3:0] burst_length;\n",
    "    \n",
    "    constraint addr_align {\n",
    "        addr[1:0] == 2'b00;  // Word aligned\n",
    "    }\n",
    "    \n",
    "    constraint addr_range {\n",
    "        addr >= 32'h1000_0000;\n",
    "        addr <= 32'h2000_0000;\n",
    "    }\n",
    "    \n",
    "    constraint burst_size {\n",
    "        burst_length inside {1, 2, 4, 8, 16};\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5945fc90",
   "metadata": {},
   "source": [
    "#### 13.3 Constraint Expressions\n",
    "\n",
    "SystemVerilog supports various types of constraint expressions."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "47252dc5",
   "metadata": {},
   "source": [
    "##### Arithmetic Constraints\n",
    "\n",
    "```systemverilog\n",
    "class math_constraints;\n",
    "    rand int a, b, c;\n",
    "    \n",
    "    constraint arithmetic {\n",
    "        a + b == c;\n",
    "        a > 0;\n",
    "        b > 0;\n",
    "        c < 1000;\n",
    "    }\n",
    "    \n",
    "    constraint modulo {\n",
    "        a % 4 == 0;  // a must be divisible by 4\n",
    "    }\n",
    "    \n",
    "    constraint power_of_two {\n",
    "        $countones(b) == 1;  // b must be power of 2\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1aa378ff",
   "metadata": {},
   "source": [
    "##### Logical Constraints\n",
    "\n",
    "```systemverilog\n",
    "class logic_constraints;\n",
    "    rand bit [7:0] opcode;\n",
    "    rand bit enable;\n",
    "    rand bit [3:0] mode;\n",
    "    \n",
    "    constraint logic_rules {\n",
    "        // Implication\n",
    "        (opcode == 8'hFF) -> (enable == 1'b1);\n",
    "        \n",
    "        // Equivalence\n",
    "        (mode == 4'h0) <-> (enable == 1'b0);\n",
    "        \n",
    "        // Complex logical expression\n",
    "        (opcode inside {8'h10, 8'h20}) && (mode != 4'hF);\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "249a0144",
   "metadata": {},
   "source": [
    "##### Set Membership Constraints\n",
    "\n",
    "```systemverilog\n",
    "class membership_example;\n",
    "    rand bit [7:0] priority;\n",
    "    rand bit [3:0] category;\n",
    "    \n",
    "    constraint priority_levels {\n",
    "        priority inside {1, 2, 4, 8, 16, 32};\n",
    "    }\n",
    "    \n",
    "    constraint category_constraint {\n",
    "        // Exclude certain values\n",
    "        !(category inside {4'h0, 4'hF});\n",
    "        \n",
    "        // Weighted inside\n",
    "        category dist {\n",
    "            [1:3]   := 50,  // Values 1-3 with weight 50 each\n",
    "            [4:6]   :/ 30,  // Values 4-6 sharing total weight 30\n",
    "            [7:14]  := 10   // Values 7-14 with weight 10 each\n",
    "        };\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3c03da70",
   "metadata": {},
   "source": [
    "#### 13.4 Distribution Constraints\n",
    "\n",
    "Distribution constraints control the probability of random value generation."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1e7c45a1",
   "metadata": {},
   "source": [
    "##### Basic Distribution\n",
    "\n",
    "```systemverilog\n",
    "class packet_generator;\n",
    "    rand bit [1:0] packet_type;\n",
    "    rand bit [7:0] packet_size;\n",
    "    \n",
    "    constraint packet_distribution {\n",
    "        // := assigns weight to each value/range\n",
    "        packet_type dist {\n",
    "            2'b00 := 40,  // 40% probability\n",
    "            2'b01 := 30,  // 30% probability\n",
    "            2'b10 := 20,  // 20% probability\n",
    "            2'b11 := 10   // 10% probability\n",
    "        };\n",
    "        \n",
    "        // :/ divides total weight among range\n",
    "        packet_size dist {\n",
    "            [1:64]    :/ 50,  // Small packets: 50% total\n",
    "            [65:256]  :/ 30,  // Medium packets: 30% total\n",
    "            [257:512] :/ 20   // Large packets: 20% total\n",
    "        };\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b4bd5b88",
   "metadata": {},
   "source": [
    "##### Advanced Distribution Examples\n",
    "\n",
    "```systemverilog\n",
    "class advanced_distribution;\n",
    "    rand bit [31:0] address;\n",
    "    rand bit [7:0] burst_length;\n",
    "    rand bit error_inject;\n",
    "    \n",
    "    constraint address_dist {\n",
    "        address dist {\n",
    "            [32'h0000_0000 : 32'h0FFF_FFFF] := 60,  // Low memory\n",
    "            [32'h1000_0000 : 32'h1FFF_FFFF] := 30,  // Mid memory\n",
    "            [32'h2000_0000 : 32'h2FFF_FFFF] := 10   // High memory\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    constraint burst_dist {\n",
    "        burst_length dist {\n",
    "            1       := 40,  // Single beat most common\n",
    "            [2:4]   :/ 30,  // Short bursts\n",
    "            [5:8]   :/ 20,  // Medium bursts\n",
    "            [9:16]  :/ 10   // Long bursts least common\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    constraint error_rate {\n",
    "        error_inject dist {\n",
    "            1'b0 := 95,  // 95% no error\n",
    "            1'b1 := 5    // 5% error injection\n",
    "        };\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bf92890c",
   "metadata": {},
   "source": [
    "#### 13.5 Constraint Inheritance\n",
    "\n",
    "Classes can inherit and modify constraints from parent classes.\n",
    "\n",
    "##### Basic Inheritance\n",
    "\n",
    "```systemverilog\n",
    "class base_packet;\n",
    "    rand bit [7:0] length;\n",
    "    rand bit [3:0] ptype;\n",
    "    \n",
    "    constraint base_length {\n",
    "        length >= 8;\n",
    "        length <= 64;\n",
    "    }\n",
    "    \n",
    "    constraint base_type {\n",
    "        ptype inside {4'h1, 4'h2, 4'h3};\n",
    "    }\n",
    "endclass\n",
    "\n",
    "class extended_packet extends base_packet;\n",
    "    rand bit [15:0] extended_field;\n",
    "    \n",
    "    // Override parent constraint\n",
    "    constraint base_length {\n",
    "        length >= 16;    // More restrictive\n",
    "        length <= 128;   // Less restrictive\n",
    "    }\n",
    "    \n",
    "    // Add new constraint\n",
    "    constraint extended_constraint {\n",
    "        extended_field != 16'h0000;\n",
    "        extended_field != 16'hFFFF;\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6aeac0fe",
   "metadata": {},
   "source": [
    "##### Constraint Mode Control\n",
    "\n",
    "```systemverilog\n",
    "class configurable_packet;\n",
    "    rand bit [7:0] data;\n",
    "    rand bit [3:0] cmd;\n",
    "    \n",
    "    constraint data_range {\n",
    "        data inside {[1:100]};\n",
    "    }\n",
    "    \n",
    "    constraint cmd_constraint {\n",
    "        cmd != 4'h0;\n",
    "        cmd != 4'hF;\n",
    "    }\n",
    "    \n",
    "    function void configure_for_debug();\n",
    "        // Disable constraints for debug mode\n",
    "        data_range.constraint_mode(0);\n",
    "        cmd_constraint.constraint_mode(0);\n",
    "    endfunction\n",
    "    \n",
    "    function void configure_for_normal();\n",
    "        // Re-enable constraints\n",
    "        data_range.constraint_mode(1);\n",
    "        cmd_constraint.constraint_mode(1);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7e3b7df2",
   "metadata": {},
   "source": [
    "#### 13.6 solve...before Constraints\n",
    "\n",
    "The `solve...before` construct controls the order of variable solving."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "83ee671e",
   "metadata": {},
   "source": [
    "##### Basic solve...before\n",
    "\n",
    "```systemverilog\n",
    "class ordered_solving;\n",
    "    rand bit [7:0] x, y, z;\n",
    "    \n",
    "    constraint order_constraint {\n",
    "        solve x before y;\n",
    "        solve y before z;\n",
    "        \n",
    "        x + y == z;\n",
    "        x inside {[1:10]};\n",
    "        y inside {[1:10]};\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cf2d1633",
   "metadata": {},
   "source": [
    "##### Complex Ordering Example\n",
    "\n",
    "```systemverilog\n",
    "class memory_transaction;\n",
    "    rand bit [31:0] base_addr;\n",
    "    rand bit [31:0] offset;\n",
    "    rand bit [31:0] final_addr;\n",
    "    rand bit [7:0] burst_length;\n",
    "    rand bit [2:0] burst_size;\n",
    "    \n",
    "    constraint solve_order {\n",
    "        solve base_addr before offset;\n",
    "        solve offset before final_addr;\n",
    "        solve burst_size before burst_length;\n",
    "    }\n",
    "    \n",
    "    constraint address_calc {\n",
    "        final_addr == base_addr + offset;\n",
    "        base_addr % 4096 == 0;  // Page aligned\n",
    "        offset < 4096;          // Within page\n",
    "    }\n",
    "    \n",
    "    constraint burst_relationship {\n",
    "        burst_length <= (8 << burst_size);  // burst_size determines max length\n",
    "        burst_length inside {1, 2, 4, 8, 16};\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6b9b2419",
   "metadata": {},
   "source": [
    "#### 13.7 Advanced Constraint Techniques"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c9748edc",
   "metadata": {},
   "source": [
    "##### Conditional Constraints\n",
    "\n",
    "```systemverilog\n",
    "class conditional_packet;\n",
    "    rand bit [1:0] packet_type;\n",
    "    rand bit [7:0] length;\n",
    "    rand bit [15:0] payload_length;\n",
    "    rand bit has_header;\n",
    "    \n",
    "    constraint conditional_logic {\n",
    "        // If-else constraint\n",
    "        if (packet_type == 2'b00) {\n",
    "            length inside {[8:16]};\n",
    "            has_header == 1'b0;\n",
    "        } else if (packet_type == 2'b01) {\n",
    "            length inside {[17:64]};\n",
    "            has_header == 1'b1;\n",
    "        } else {\n",
    "            length inside {[65:255]};\n",
    "            has_header == 1'b1;\n",
    "        }\n",
    "        \n",
    "        // Implication constraint\n",
    "        has_header -> (payload_length == length - 8);\n",
    "        !has_header -> (payload_length == length);\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "62f1ec2b",
   "metadata": {},
   "source": [
    "##### Array Constraints\n",
    "\n",
    "```systemverilog\n",
    "class array_constraints;\n",
    "    rand bit [7:0] data[];\n",
    "    rand int size;\n",
    "    \n",
    "    constraint array_size {\n",
    "        size inside {[4:16]};\n",
    "        data.size() == size;\n",
    "    }\n",
    "    \n",
    "    constraint array_content {\n",
    "        foreach(data[i]) {\n",
    "            data[i] != 8'h00;\n",
    "            data[i] != 8'hFF;\n",
    "            if (i > 0) data[i] != data[i-1];  // No consecutive duplicates\n",
    "        }\n",
    "    }\n",
    "    \n",
    "    constraint array_sum {\n",
    "        data.sum() with (int'(item)) < 1000;\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "873e5337",
   "metadata": {},
   "source": [
    "##### Constraint Functions\n",
    "\n",
    "```systemverilog\n",
    "class function_constraints;\n",
    "    rand bit [7:0] value1, value2, value3;\n",
    "    \n",
    "    function bit is_prime(int n);\n",
    "        if (n < 2) return 0;\n",
    "        for (int i = 2; i * i <= n; i++) begin\n",
    "            if (n % i == 0) return 0;\n",
    "        end\n",
    "        return 1;\n",
    "    endfunction\n",
    "    \n",
    "    constraint using_functions {\n",
    "        is_prime(value1);\n",
    "        value2 == fibonacci(value1);  // Assuming fibonacci function exists\n",
    "        value3 inside {get_valid_values()};  // Function returning array\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d167fb40",
   "metadata": {},
   "source": [
    "#### 13.8 Practical Examples"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4650c3dd",
   "metadata": {},
   "source": [
    "##### Complete Test Environment\n",
    "\n",
    "```systemverilog\n",
    "class network_packet;\n",
    "    rand bit [47:0] dest_mac;\n",
    "    rand bit [47:0] src_mac;\n",
    "    rand bit [15:0] ether_type;\n",
    "    rand bit [7:0] payload[];\n",
    "    rand int payload_size;\n",
    "    \n",
    "    // Ethernet constraints\n",
    "    constraint mac_constraints {\n",
    "        dest_mac[0] == 1'b0;  // Unicast\n",
    "        src_mac != dest_mac;\n",
    "        src_mac != 48'h0;\n",
    "    }\n",
    "    \n",
    "    constraint ether_type_constraint {\n",
    "        ether_type dist {\n",
    "            16'h0800 := 60,  // IPv4\n",
    "            16'h0806 := 20,  // ARP\n",
    "            16'h86DD := 15,  // IPv6\n",
    "            16'h8100 := 5    // VLAN\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    constraint payload_constraint {\n",
    "        payload_size inside {[46:1500]};  // Ethernet payload range\n",
    "        payload.size() == payload_size;\n",
    "        foreach(payload[i]) {\n",
    "            payload[i] != 8'h00;  // Avoid null bytes\n",
    "        }\n",
    "    }\n",
    "    \n",
    "    function void post_randomize();\n",
    "        $display(\"Generated packet: dest=%h, src=%h, type=%h, size=%0d\",\n",
    "                dest_mac, src_mac, ether_type, payload_size);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Test program\n",
    "program test_random_packets;\n",
    "    network_packet pkt;\n",
    "    \n",
    "    initial begin\n",
    "        pkt = new();\n",
    "        \n",
    "        repeat(10) begin\n",
    "            if (pkt.randomize()) begin\n",
    "                // Use the packet\n",
    "                send_packet(pkt);\n",
    "            end else begin\n",
    "                $error(\"Randomization failed!\");\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endprogram\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "90fc8446",
   "metadata": {},
   "source": [
    "##### Constraint Debugging\n",
    "\n",
    "```systemverilog\n",
    "class debug_constraints;\n",
    "    rand bit [7:0] a, b, c;\n",
    "    \n",
    "    constraint debug_c1 {\n",
    "        a + b == c;\n",
    "    }\n",
    "    \n",
    "    constraint debug_c2 {\n",
    "        a inside {[10:20]};\n",
    "    }\n",
    "    \n",
    "    constraint debug_c3 {\n",
    "        b inside {[30:40]};\n",
    "    }\n",
    "    \n",
    "    constraint debug_c4 {\n",
    "        c inside {[35:45]};  // This might over-constrain\n",
    "    }\n",
    "    \n",
    "    function void debug_randomization();\n",
    "        int success_count = 0;\n",
    "        \n",
    "        for (int i = 0; i < 100; i++) begin\n",
    "            if (this.randomize()) begin\n",
    "                success_count++;\n",
    "                $display(\"Success %0d: a=%0d, b=%0d, c=%0d\", \n",
    "                        success_count, a, b, c);\n",
    "            end else begin\n",
    "                $display(\"Randomization failed at attempt %0d\", i);\n",
    "                // Try disabling constraints one by one to debug\n",
    "                debug_c4.constraint_mode(0);\n",
    "                if (this.randomize()) begin\n",
    "                    $display(\"Issue was with debug_c4 constraint\");\n",
    "                end\n",
    "                debug_c4.constraint_mode(1);\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        $display(\"Success rate: %0d%%\", success_count);\n",
    "    endfunction\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a4d256c9",
   "metadata": {},
   "source": [
    "#### 13.9 Best Practices"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3348059e",
   "metadata": {},
   "source": [
    "##### 1. Constraint Organization\n",
    "- Group related constraints together\n",
    "- Use meaningful constraint names\n",
    "- Document complex constraint logic"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "79deffba",
   "metadata": {},
   "source": [
    "##### 2. Performance Considerations\n",
    "```systemverilog\n",
    "class performance_tips;\n",
    "    rand bit [31:0] addr;\n",
    "    rand bit [7:0] data[];\n",
    "    \n",
    "    // Good: Simple, efficient constraint\n",
    "    constraint addr_align {\n",
    "        addr[1:0] == 2'b00;\n",
    "    }\n",
    "    \n",
    "    // Avoid: Complex constraint that's hard to solve\n",
    "    constraint complex_bad {\n",
    "        foreach(data[i]) {\n",
    "            foreach(data[j]) {\n",
    "                if (i != j) data[i] != data[j];  // Very expensive\n",
    "            }\n",
    "        }\n",
    "    }\n",
    "    \n",
    "    // Better: More efficient uniqueness constraint\n",
    "    constraint unique_data {\n",
    "        foreach(data[i]) {\n",
    "            foreach(data[j]) {\n",
    "                (i < j) -> (data[i] != data[j]);\n",
    "            }\n",
    "        }\n",
    "    }\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "2d4c67b1",
   "metadata": {},
   "source": [
    "##### 3. Debugging Strategies\n",
    "- Use constraint_mode() to isolate issues\n",
    "- Implement good post_randomize() functions\n",
    "- Add constraint guards for impossible conditions"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5e0b9ef7",
   "metadata": {},
   "source": [
    "#### 13.10 Summary\n",
    "\n",
    "Constrained Random Verification provides powerful capabilities for generating comprehensive test scenarios:\n",
    "\n",
    "- **Random Variables**: Use `rand` for general randomization, `randc` for cyclic coverage\n",
    "- **Constraints**: Define legal value spaces with various expression types\n",
    "- **Distributions**: Control probability of value generation\n",
    "- **Inheritance**: Extend and modify constraints in derived classes\n",
    "- **solve...before**: Control variable solving order\n",
    "- **Advanced Techniques**: Conditional constraints, arrays, and functions\n",
    "\n",
    "The key to effective CRV is balancing randomness with meaningful constraints that create realistic and comprehensive test scenarios while maintaining solver efficiency.\n",
    "\n",
    "This completes Chapter 13 on Constrained Random Verification, providing the foundation for building sophisticated verification environments in SystemVerilog."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a43d975f",
   "metadata": {},
   "source": [
    "### Chapter 14: Functional Coverage"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d2dce025",
   "metadata": {},
   "source": [
    "#### Introduction to Functional Coverage\n",
    "\n",
    "Functional coverage is a critical aspect of verification that measures how well your testbench exercises the design's functionality. Unlike code coverage, which measures structural coverage, functional coverage focuses on the design's behavior and specification requirements."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b6b40d4e",
   "metadata": {},
   "source": [
    "#### 14.1 Covergroups and Coverpoints"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9a3b8309",
   "metadata": {},
   "source": [
    "##### What are Covergroups?\n",
    "\n",
    "A covergroup is a user-defined coverage model that specifies what needs to be covered during verification. It contains coverpoints that define the specific conditions or events to be monitored."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4190ce0a",
   "metadata": {},
   "source": [
    "##### Basic Covergroup Syntax\n",
    "\n",
    "```systemverilog\n",
    "covergroup cg_name @(posedge clk);\n",
    "    option.per_instance = 1;\n",
    "    option.name = \"coverage_group_name\";\n",
    "    \n",
    "    coverpoint variable_name {\n",
    "        bins bin_name[] = {[0:15]};\n",
    "    }\n",
    "endgroup\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4702575f",
   "metadata": {},
   "source": [
    "##### Practical Example - Basic Covergroup\n",
    "\n",
    "```systemverilog\n",
    "module coverage_example;\n",
    "    logic [3:0] addr;\n",
    "    logic [7:0] data;\n",
    "    logic clk, reset;\n",
    "    \n",
    "    // Define covergroup\n",
    "    covergroup address_coverage @(posedge clk);\n",
    "        option.per_instance = 1;\n",
    "        option.comment = \"Address Coverage Model\";\n",
    "        \n",
    "        // Basic coverpoint for address\n",
    "        cp_addr: coverpoint addr {\n",
    "            bins low_addr  = {[0:7]};\n",
    "            bins high_addr = {[8:15]};\n",
    "        }\n",
    "        \n",
    "        // Data coverpoint with automatic bins\n",
    "        cp_data: coverpoint data {\n",
    "            bins auto_bins[] = {[0:255]};\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    // Instantiate covergroup\n",
    "    address_coverage addr_cov = new();\n",
    "    \n",
    "    // Clock generation\n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        reset = 1;\n",
    "        #10 reset = 0;\n",
    "        \n",
    "        // Generate test scenarios\n",
    "        repeat(100) begin\n",
    "            @(posedge clk);\n",
    "            addr = $random;\n",
    "            data = $random;\n",
    "        end\n",
    "        \n",
    "        // Display coverage results\n",
    "        $display(\"Address Coverage: %0.2f%%\", addr_cov.get_coverage());\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "307b4182",
   "metadata": {},
   "source": [
    "#### 14.2 Bins and Cross Coverage"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bf144252",
   "metadata": {},
   "source": [
    "##### Types of Bins\n",
    "\n",
    "1. **Explicit Bins**: Manually defined value ranges\n",
    "2. **Automatic Bins**: System-generated bins\n",
    "3. **Wildcard Bins**: Pattern-based bins\n",
    "4. **Illegal Bins**: Values that should never occur\n",
    "5. **Ignore Bins**: Values to exclude from coverage"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5e9f0382",
   "metadata": {},
   "source": [
    "##### Bin Examples\n",
    "\n",
    "```systemverilog\n",
    "covergroup advanced_bins_example @(posedge clk);\n",
    "    \n",
    "    coverpoint addr {\n",
    "        // Explicit bins\n",
    "        bins zero = {0};\n",
    "        bins low = {[1:10]};\n",
    "        bins mid = {[11:20]};\n",
    "        bins high = {[21:31]};\n",
    "        \n",
    "        // Wildcard bins (using ? for don't care)\n",
    "        bins pattern_x0x = {4'b?0?};\n",
    "        \n",
    "        // Illegal bins (should never occur)\n",
    "        illegal_bins forbidden = {[60:63]};\n",
    "        \n",
    "        // Ignore bins (exclude from coverage calculation)\n",
    "        ignore_bins unused = {[32:59]};\n",
    "    }\n",
    "    \n",
    "    coverpoint opcode {\n",
    "        // Automatic bins with maximum number\n",
    "        bins auto_ops[4] = {[0:15]};\n",
    "    }\n",
    "    \n",
    "    // Transition coverage\n",
    "    coverpoint state {\n",
    "        bins idle_to_active = (IDLE => ACTIVE);\n",
    "        bins active_to_done = (ACTIVE => DONE);\n",
    "        bins state_sequence = (IDLE => ACTIVE => DONE => IDLE);\n",
    "    }\n",
    "    \n",
    "endgroup\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9a7b0d10",
   "metadata": {},
   "source": [
    "##### Cross Coverage\n",
    "\n",
    "Cross coverage captures the interaction between multiple coverpoints, ensuring all combinations are tested.\n",
    "\n",
    "```systemverilog\n",
    "module cross_coverage_example;\n",
    "    typedef enum {READ, WRITE, IDLE} operation_t;\n",
    "    typedef enum {CACHE, MEMORY, IO} target_t;\n",
    "    \n",
    "    operation_t operation;\n",
    "    target_t target;\n",
    "    logic [1:0] priority;\n",
    "    logic clk;\n",
    "    \n",
    "    covergroup transaction_coverage @(posedge clk);\n",
    "        \n",
    "        cp_operation: coverpoint operation;\n",
    "        cp_target: coverpoint target;\n",
    "        cp_priority: coverpoint priority {\n",
    "            bins low = {0};\n",
    "            bins med = {[1:2]};\n",
    "            bins high = {3};\n",
    "        }\n",
    "        \n",
    "        // Cross coverage between operation and target\n",
    "        cross_op_target: cross cp_operation, cp_target {\n",
    "            // Exclude impossible combinations\n",
    "            illegal_bins no_idle_io = binsof(cp_operation) intersect {IDLE} &&\n",
    "                                     binsof(cp_target) intersect {IO};\n",
    "        }\n",
    "        \n",
    "        // Three-way cross coverage\n",
    "        cross_all: cross cp_operation, cp_target, cp_priority {\n",
    "            // Only interested in high priority operations\n",
    "            bins high_priority_ops = binsof(cp_priority) intersect {3};\n",
    "        }\n",
    "        \n",
    "    endgroup\n",
    "    \n",
    "    transaction_coverage trans_cov = new();\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    initial begin\n",
    "        clk = 0;\n",
    "        \n",
    "        repeat(200) begin\n",
    "            @(posedge clk);\n",
    "            operation = operation_t'($urandom_range(0, 2));\n",
    "            target = target_t'($urandom_range(0, 2));\n",
    "            priority = $urandom_range(0, 3);\n",
    "        end\n",
    "        \n",
    "        $display(\"Transaction Coverage: %0.2f%%\", trans_cov.get_coverage());\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "96c31143",
   "metadata": {},
   "source": [
    "#### 14.3 Coverage Options\n",
    "\n",
    "Coverage options control how coverage is collected and reported."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "ef302740",
   "metadata": {},
   "source": [
    "##### Common Coverage Options\n",
    "\n",
    "```systemverilog\n",
    "covergroup coverage_options_example @(posedge clk);\n",
    "    \n",
    "    // Global options\n",
    "    option.per_instance = 1;           // Separate coverage per instance\n",
    "    option.name = \"my_coverage\";       // Coverage name\n",
    "    option.comment = \"Example coverage model\";\n",
    "    option.at_least = 5;               // Minimum hits required\n",
    "    option.auto_bin_max = 64;          // Maximum automatic bins\n",
    "    option.cross_num_print_missing = 10; // Print missing cross bins\n",
    "    \n",
    "    coverpoint data {\n",
    "        option.at_least = 3;           // Override global at_least\n",
    "        option.auto_bin_max = 16;      // Override global auto_bin_max\n",
    "        \n",
    "        bins low = {[0:63]};\n",
    "        bins high = {[64:127]};\n",
    "    }\n",
    "    \n",
    "    coverpoint addr {\n",
    "        option.weight = 2;             // Double weight for this coverpoint\n",
    "        bins addr_bins[] = {[0:31]};\n",
    "    }\n",
    "    \n",
    "endgroup\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "0c5eeb23",
   "metadata": {},
   "source": [
    "##### Dynamic Coverage Control\n",
    "\n",
    "```systemverilog\n",
    "module dynamic_coverage_control;\n",
    "    logic [7:0] data;\n",
    "    logic clk, enable_coverage;\n",
    "    \n",
    "    covergroup dynamic_cg @(posedge clk iff enable_coverage);\n",
    "        cp_data: coverpoint data {\n",
    "            bins data_bins[] = {[0:255]};\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    dynamic_cg dyn_cov;\n",
    "    \n",
    "    initial begin\n",
    "        dyn_cov = new();\n",
    "        clk = 0;\n",
    "        enable_coverage = 0;\n",
    "        \n",
    "        // Start coverage collection after some delay\n",
    "        #100 enable_coverage = 1;\n",
    "        \n",
    "        repeat(50) begin\n",
    "            @(posedge clk);\n",
    "            data = $random;\n",
    "        end\n",
    "        \n",
    "        // Stop coverage collection\n",
    "        enable_coverage = 0;\n",
    "        dyn_cov.stop();\n",
    "        \n",
    "        $display(\"Coverage: %0.2f%%\", dyn_cov.get_coverage());\n",
    "    end\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c22187bb",
   "metadata": {},
   "source": [
    "#### 14.4 Coverage-Driven Verification\n",
    "\n",
    "Coverage-driven verification uses coverage metrics to guide test generation and determine when sufficient testing has been achieved."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c7c25095",
   "metadata": {},
   "source": [
    "##### Coverage-Driven Test Strategy\n",
    "\n",
    "```systemverilog\n",
    "class coverage_driven_test;\n",
    "    \n",
    "    // Coverage model\n",
    "    covergroup protocol_coverage;\n",
    "        cp_cmd: coverpoint cmd {\n",
    "            bins read_ops = {READ, READ_BURST};\n",
    "            bins write_ops = {WRITE, WRITE_BURST};\n",
    "            bins config_ops = {CONFIG, STATUS};\n",
    "        }\n",
    "        \n",
    "        cp_size: coverpoint transfer_size {\n",
    "            bins small = {[1:4]};\n",
    "            bins medium = {[5:16]};\n",
    "            bins large = {[17:64]};\n",
    "        }\n",
    "        \n",
    "        cross_cmd_size: cross cp_cmd, cp_size;\n",
    "    endgroup\n",
    "    \n",
    "    protocol_coverage prot_cov;\n",
    "    \n",
    "    function new();\n",
    "        prot_cov = new();\n",
    "    endfunction\n",
    "    \n",
    "    // Coverage-driven test generation\n",
    "    task run_coverage_driven_test();\n",
    "        int coverage_goal = 95;\n",
    "        int max_iterations = 1000;\n",
    "        int iteration = 0;\n",
    "        \n",
    "        while (prot_cov.get_coverage() < coverage_goal && \n",
    "               iteration < max_iterations) begin\n",
    "            \n",
    "            // Generate biased random stimulus based on coverage holes\n",
    "            generate_targeted_stimulus();\n",
    "            \n",
    "            // Execute test\n",
    "            execute_transaction();\n",
    "            \n",
    "            // Check coverage periodically\n",
    "            if (iteration % 10 == 0) begin\n",
    "                real current_coverage = prot_cov.get_coverage();\n",
    "                $display(\"Iteration %0d: Coverage = %0.2f%%\", \n",
    "                        iteration, current_coverage);\n",
    "                \n",
    "                // Analyze coverage holes\n",
    "                analyze_coverage_holes();\n",
    "            end\n",
    "            \n",
    "            iteration++;\n",
    "        end\n",
    "        \n",
    "        if (prot_cov.get_coverage() >= coverage_goal) begin\n",
    "            $display(\"Coverage goal achieved: %0.2f%%\", prot_cov.get_coverage());\n",
    "        end else begin\n",
    "            $display(\"Maximum iterations reached. Final coverage: %0.2f%%\", \n",
    "                    prot_cov.get_coverage());\n",
    "        end\n",
    "        \n",
    "    endtask\n",
    "    \n",
    "    task generate_targeted_stimulus();\n",
    "        // Implement smart stimulus generation based on coverage holes\n",
    "        // This would analyze which bins haven't been hit and bias\n",
    "        // random generation towards those scenarios\n",
    "    endtask\n",
    "    \n",
    "    task execute_transaction();\n",
    "        // Execute the actual test transaction\n",
    "    endtask\n",
    "    \n",
    "    task analyze_coverage_holes();\n",
    "        // Analyze which coverage points need more hits\n",
    "        // Adjust stimulus generation accordingly\n",
    "    endtask\n",
    "    \n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3eee9a9e",
   "metadata": {},
   "source": [
    "##### Coverage Callbacks and Reporting\n",
    "\n",
    "```systemverilog\n",
    "class coverage_reporter;\n",
    "    \n",
    "    covergroup detailed_coverage @(posedge clk);\n",
    "        cp_addr: coverpoint addr {\n",
    "            bins addr_range[] = {[0:31]};\n",
    "        }\n",
    "        \n",
    "        cp_data: coverpoint data {\n",
    "            bins data_range[] = {[0:255]};\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    detailed_coverage det_cov;\n",
    "    \n",
    "    function new();\n",
    "        det_cov = new();\n",
    "    endfunction\n",
    "    \n",
    "    // Custom coverage analysis\n",
    "    function void report_coverage();\n",
    "        real total_coverage;\n",
    "        real addr_coverage;\n",
    "        real data_coverage;\n",
    "        \n",
    "        total_coverage = det_cov.get_coverage();\n",
    "        addr_coverage = det_cov.cp_addr.get_coverage();\n",
    "        data_coverage = det_cov.cp_data.get_coverage();\n",
    "        \n",
    "        $display(\"=== Coverage Report ===\");\n",
    "        $display(\"Total Coverage: %0.2f%%\", total_coverage);\n",
    "        $display(\"Address Coverage: %0.2f%%\", addr_coverage);\n",
    "        $display(\"Data Coverage: %0.2f%%\", data_coverage);\n",
    "        \n",
    "        // Report uncovered bins\n",
    "        if (addr_coverage < 100.0) begin\n",
    "            $display(\"Address coverage incomplete - check stimulus generation\");\n",
    "        end\n",
    "        \n",
    "        if (data_coverage < 100.0) begin\n",
    "            $display(\"Data coverage incomplete - expand data patterns\");\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c558348c",
   "metadata": {},
   "source": [
    "#### 14.5 Assertion-Based Coverage\n",
    "\n",
    "Assertion-based coverage combines functional coverage with assertions to create comprehensive verification closure."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3dc1f483",
   "metadata": {},
   "source": [
    "##### SVA with Coverage\n",
    "\n",
    "```systemverilog\n",
    "module assertion_coverage_example (\n",
    "    input clk, reset,\n",
    "    input logic req, ack, gnt,\n",
    "    input logic [7:0] data\n",
    ");\n",
    "    \n",
    "    // Assertion for protocol compliance\n",
    "    property req_ack_protocol;\n",
    "        @(posedge clk) disable iff (reset)\n",
    "        req |-> ##[1:5] ack;\n",
    "    endproperty\n",
    "    \n",
    "    assert_req_ack: assert property (req_ack_protocol)\n",
    "        else $error(\"Request-Acknowledge protocol violation\");\n",
    "    \n",
    "    // Coverage for assertion\n",
    "    cover_req_ack: cover property (req_ack_protocol);\n",
    "    \n",
    "    // Functional coverage integrated with assertions\n",
    "    covergroup assertion_coverage @(posedge clk);\n",
    "        \n",
    "        // Cover different request patterns\n",
    "        cp_req_pattern: coverpoint req {\n",
    "            bins req_asserted = {1};\n",
    "            bins req_deasserted = {0};\n",
    "        }\n",
    "        \n",
    "        // Cover acknowledge delays\n",
    "        cp_ack_delay: coverpoint $past(req, 1) && ack {\n",
    "            bins ack_delay_1 = {1} iff ($past(req, 1) && !$past(ack, 1));\n",
    "            bins ack_delay_2 = {1} iff ($past(req, 2) && !$past(ack, 1));\n",
    "            // Add more delay bins as needed\n",
    "        }\n",
    "        \n",
    "        // Cross coverage of protocol states\n",
    "        cross_protocol: cross cp_req_pattern, cp_ack_delay;\n",
    "        \n",
    "    endgroup\n",
    "    \n",
    "    assertion_coverage assert_cov = new();\n",
    "    \n",
    "    // Assertion-based coverage tracking\n",
    "    always @(posedge clk) begin\n",
    "        if (req && ##[1:5] ack) begin\n",
    "            // This path was covered by assertion\n",
    "            // Additional functional verification can be added here\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "66e76405",
   "metadata": {},
   "source": [
    "##### Advanced Coverage Techniques\n",
    "\n",
    "```systemverilog\n",
    "// Coverage for complex scenarios\n",
    "class advanced_coverage_model;\n",
    "    \n",
    "    // State-based coverage\n",
    "    typedef enum {IDLE, SETUP, ACTIVE, CLEANUP, ERROR} state_t;\n",
    "    state_t current_state, next_state;\n",
    "    \n",
    "    covergroup state_coverage @(posedge clk);\n",
    "        cp_state: coverpoint current_state;\n",
    "        \n",
    "        // State transition coverage\n",
    "        cp_transitions: coverpoint current_state {\n",
    "            bins idle_to_setup = (IDLE => SETUP);\n",
    "            bins setup_to_active = (SETUP => ACTIVE);\n",
    "            bins active_to_cleanup = (ACTIVE => CLEANUP);\n",
    "            bins cleanup_to_idle = (CLEANUP => IDLE);\n",
    "            bins error_recovery[] = (ERROR => IDLE, SETUP, ACTIVE);\n",
    "            \n",
    "            // Invalid transitions\n",
    "            illegal_bins invalid_trans = (IDLE => ACTIVE, CLEANUP);\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    // Temporal coverage\n",
    "    covergroup temporal_coverage @(posedge clk);\n",
    "        cp_event_sequence: coverpoint {req, gnt, done} {\n",
    "            bins normal_flow = {3'b100, 3'b110, 3'b111, 3'b001};\n",
    "            bins error_flow = {3'b100, 3'b101};\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    // Performance coverage\n",
    "    covergroup performance_coverage @(posedge clk);\n",
    "        cp_latency: coverpoint latency_counter {\n",
    "            bins low_latency = {[1:10]};\n",
    "            bins med_latency = {[11:50]};\n",
    "            bins high_latency = {[51:100]};\n",
    "            illegal_bins timeout = {[101:$]};\n",
    "        }\n",
    "        \n",
    "        cp_throughput: coverpoint transactions_per_cycle {\n",
    "            bins low_throughput = {[0:2]};\n",
    "            bins high_throughput = {[3:8]};\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    state_coverage state_cov;\n",
    "    temporal_coverage temp_cov;\n",
    "    performance_coverage perf_cov;\n",
    "    \n",
    "    function new();\n",
    "        state_cov = new();\n",
    "        temp_cov = new();\n",
    "        perf_cov = new();\n",
    "    endfunction\n",
    "    \n",
    "    function void report_all_coverage();\n",
    "        $display(\"State Coverage: %0.2f%%\", state_cov.get_coverage());\n",
    "        $display(\"Temporal Coverage: %0.2f%%\", temp_cov.get_coverage());\n",
    "        $display(\"Performance Coverage: %0.2f%%\", perf_cov.get_coverage());\n",
    "    endfunction\n",
    "    \n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "17f86c67",
   "metadata": {},
   "source": [
    "#### Best Practices for Functional Coverage\n",
    "\n",
    "1. **Plan Coverage Early**: Define coverage models during test planning phase\n",
    "2. **Align with Specification**: Ensure coverage points match design requirements\n",
    "3. **Use Hierarchical Coverage**: Organize coverage in logical groups\n",
    "4. **Monitor Coverage Continuously**: Track coverage throughout verification\n",
    "5. **Analyze Coverage Holes**: Understand why certain scenarios aren't covered\n",
    "6. **Balance Automation and Manual Review**: Use tools but verify coverage quality\n",
    "7. **Document Coverage Strategy**: Maintain clear coverage specifications"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d5cecdd4",
   "metadata": {},
   "source": [
    "#### Coverage Analysis and Debugging\n",
    "\n",
    "```systemverilog\n",
    "// Coverage debugging utilities\n",
    "module coverage_debug;\n",
    "    \n",
    "    covergroup debug_coverage @(posedge clk);\n",
    "        option.name = \"debug_model\";\n",
    "        \n",
    "        cp_debug: coverpoint debug_signal {\n",
    "            bins debug_bins[] = {[0:15]};\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    debug_coverage debug_cov = new();\n",
    "    \n",
    "    // Coverage analysis task\n",
    "    task analyze_coverage();\n",
    "        real coverage_percent;\n",
    "        int total_bins, covered_bins;\n",
    "        \n",
    "        coverage_percent = debug_cov.get_coverage();\n",
    "        \n",
    "        // Get detailed bin information (pseudo-code)\n",
    "        // In practice, you'd use vendor-specific APIs\n",
    "        $display(\"Detailed Coverage Analysis:\");\n",
    "        $display(\"Overall Coverage: %0.2f%%\", coverage_percent);\n",
    "        \n",
    "        // Identify uncovered scenarios\n",
    "        if (coverage_percent < 100.0) begin\n",
    "            $display(\"Uncovered scenarios detected\");\n",
    "            // Implement detailed analysis\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "This comprehensive coverage model provides the foundation for robust verification closure, ensuring that all important design scenarios are thoroughly tested and verified."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a9c2dc10",
   "metadata": {},
   "source": [
    "### Chapter 15: Interfaces and Modports"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9c40bc59",
   "metadata": {},
   "source": [
    "#### Introduction\n",
    "\n",
    "Interfaces are one of SystemVerilog's most powerful features for creating reusable, hierarchical designs. They encapsulate communication protocols between modules, making designs more modular, readable, and maintainable. Modports define directional views of interfaces, ensuring proper connectivity and access control."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "975b2e2e",
   "metadata": {},
   "source": [
    "#### 15.1 Interface Declarations\n",
    "\n",
    "An interface is a named bundle of signals that can be shared between modules. It acts as a communication channel that groups related signals together."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "27e6eeee",
   "metadata": {},
   "source": [
    "##### Basic Interface Syntax\n",
    "\n",
    "```systemverilog\n",
    "interface interface_name [parameter_list] [port_list];\n",
    "    // Signal declarations\n",
    "    // Always blocks\n",
    "    // Tasks and functions\n",
    "    // Modport declarations\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b8d66d12",
   "metadata": {},
   "source": [
    "##### Simple Interface Example\n",
    "\n",
    "```systemverilog\n",
    "// Basic memory interface\n",
    "interface memory_if;\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] data;\n",
    "    logic        we;     // write enable\n",
    "    logic        re;     // read enable\n",
    "    logic        ready;\n",
    "    logic        valid;\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d38444f3",
   "metadata": {},
   "source": [
    "##### Interface with Clock and Reset\n",
    "\n",
    "```systemverilog\n",
    "interface cpu_bus_if (input logic clk, input logic rst_n);\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic [3:0]  be;      // byte enable\n",
    "    logic        req;\n",
    "    logic        ack;\n",
    "    logic        we;\n",
    "    \n",
    "    // Clocking block for synchronous operations\n",
    "    clocking cb @(posedge clk);\n",
    "        default input #1step output #0;\n",
    "        output addr, wdata, be, req, we;\n",
    "        input  rdata, ack;\n",
    "    endclocking\n",
    "    \n",
    "    // Reset logic\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            req <= 1'b0;\n",
    "        end\n",
    "    end\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "1cdf687b",
   "metadata": {},
   "source": [
    "#### 15.2 Modport Definitions\n",
    "\n",
    "Modports define different views of an interface, specifying signal directions from the perspective of different modules. They provide access control and improve code readability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8e2897de",
   "metadata": {},
   "source": [
    "##### Basic Modport Syntax\n",
    "\n",
    "```systemverilog\n",
    "modport modport_name (\n",
    "    input  signal_list,\n",
    "    output signal_list,\n",
    "    inout  signal_list,\n",
    "    ref    signal_list,\n",
    "    import task_function_list\n",
    ");\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a9abe6bc",
   "metadata": {},
   "source": [
    "##### Memory Interface with Modports\n",
    "\n",
    "```systemverilog\n",
    "interface memory_if;\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic        we;\n",
    "    logic        re;\n",
    "    logic        ready;\n",
    "    logic        valid;\n",
    "    \n",
    "    // Master modport (CPU side)\n",
    "    modport master (\n",
    "        output addr, wdata, we, re,\n",
    "        input  rdata, ready\n",
    "    );\n",
    "    \n",
    "    // Slave modport (Memory side)\n",
    "    modport slave (\n",
    "        input  addr, wdata, we, re,\n",
    "        output rdata, ready\n",
    "    );\n",
    "    \n",
    "    // Monitor modport (for verification)\n",
    "    modport monitor (\n",
    "        input addr, wdata, rdata, we, re, ready\n",
    "    );\n",
    "    \n",
    "    // Tasks accessible through modports\n",
    "    task write_data(input [31:0] address, input [31:0] data);\n",
    "        @(posedge clk);\n",
    "        addr  = address;\n",
    "        wdata = data;\n",
    "        we    = 1'b1;\n",
    "        re    = 1'b0;\n",
    "        wait(ready);\n",
    "        @(posedge clk);\n",
    "        we = 1'b0;\n",
    "    endtask\n",
    "    \n",
    "    modport master_with_tasks (\n",
    "        output addr, wdata, we, re,\n",
    "        input  rdata, ready,\n",
    "        import write_data\n",
    "    );\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "20fbc824",
   "metadata": {},
   "source": [
    "#### 15.3 Interface Instantiation\n",
    "\n",
    "Interfaces are instantiated like modules and can be connected to multiple modules simultaneously."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e6260442",
   "metadata": {},
   "source": [
    "##### Module Using Interface\n",
    "\n",
    "```systemverilog\n",
    "// CPU module using memory interface\n",
    "module cpu (\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    memory_if.master mem_bus  // Using master modport\n",
    ");\n",
    "    \n",
    "    typedef enum logic [2:0] {\n",
    "        IDLE, FETCH, DECODE, EXECUTE, WRITEBACK\n",
    "    } cpu_state_t;\n",
    "    \n",
    "    cpu_state_t state, next_state;\n",
    "    logic [31:0] pc;\n",
    "    logic [31:0] instruction;\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            state <= IDLE;\n",
    "            pc <= 32'h0;\n",
    "        end else begin\n",
    "            state <= next_state;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_comb begin\n",
    "        next_state = state;\n",
    "        mem_bus.addr = 32'h0;\n",
    "        mem_bus.wdata = 32'h0;\n",
    "        mem_bus.we = 1'b0;\n",
    "        mem_bus.re = 1'b0;\n",
    "        \n",
    "        case (state)\n",
    "            IDLE: begin\n",
    "                next_state = FETCH;\n",
    "            end\n",
    "            \n",
    "            FETCH: begin\n",
    "                mem_bus.addr = pc;\n",
    "                mem_bus.re = 1'b1;\n",
    "                if (mem_bus.ready) begin\n",
    "                    instruction = mem_bus.rdata;\n",
    "                    pc = pc + 4;\n",
    "                    next_state = DECODE;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            DECODE: begin\n",
    "                // Decode logic here\n",
    "                next_state = EXECUTE;\n",
    "            end\n",
    "            \n",
    "            EXECUTE: begin\n",
    "                // Execute logic here\n",
    "                next_state = WRITEBACK;\n",
    "            end\n",
    "            \n",
    "            WRITEBACK: begin\n",
    "                // Writeback logic here\n",
    "                next_state = FETCH;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "// Memory module using interface\n",
    "module memory (\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    memory_if.slave mem_bus  // Using slave modport\n",
    ");\n",
    "    \n",
    "    logic [31:0] mem_array [0:1023];\n",
    "    logic [9:0]  addr_index;\n",
    "    \n",
    "    assign addr_index = mem_bus.addr[11:2];  // Word addressing\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            mem_bus.ready <= 1'b0;\n",
    "            mem_bus.rdata <= 32'h0;\n",
    "        end else begin\n",
    "            mem_bus.ready <= 1'b0;\n",
    "            \n",
    "            if (mem_bus.we) begin\n",
    "                mem_array[addr_index] <= mem_bus.wdata;\n",
    "                mem_bus.ready <= 1'b1;\n",
    "            end else if (mem_bus.re) begin\n",
    "                mem_bus.rdata <= mem_array[addr_index];\n",
    "                mem_bus.ready <= 1'b1;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "b38f78d1",
   "metadata": {},
   "source": [
    "##### Top-level Module with Interface\n",
    "\n",
    "```systemverilog\n",
    "module top;\n",
    "    logic clk = 0;\n",
    "    logic rst_n;\n",
    "    \n",
    "    // Clock generation\n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Reset generation\n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        #20 rst_n = 1;\n",
    "    end\n",
    "    \n",
    "    // Interface instantiation\n",
    "    memory_if mem_bus();\n",
    "    \n",
    "    // Module instantiations\n",
    "    cpu cpu_inst (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .mem_bus(mem_bus.master)\n",
    "    );\n",
    "    \n",
    "    memory mem_inst (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .mem_bus(mem_bus.slave)\n",
    "    );\n",
    "    \n",
    "    // Monitor for verification\n",
    "    initial begin\n",
    "        $monitor(\"Time:%0t, Addr:%h, WData:%h, RData:%h, WE:%b, RE:%b, Ready:%b\",\n",
    "                 $time, mem_bus.addr, mem_bus.wdata, mem_bus.rdata,\n",
    "                 mem_bus.we, mem_bus.re, mem_bus.ready);\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "893216f8",
   "metadata": {},
   "source": [
    "#### 15.4 Parameterized Interfaces\n",
    "\n",
    "Interfaces can be parameterized to create flexible, reusable communication protocols."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "137922d2",
   "metadata": {},
   "source": [
    "##### Parameterized Bus Interface\n",
    "\n",
    "```systemverilog\n",
    "interface axi_if #(\n",
    "    parameter int ADDR_WIDTH = 32,\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int ID_WIDTH   = 4\n",
    ") (\n",
    "    input logic aclk,\n",
    "    input logic aresetn\n",
    ");\n",
    "    \n",
    "    // Write Address Channel\n",
    "    logic [ID_WIDTH-1:0]     awid;\n",
    "    logic [ADDR_WIDTH-1:0]   awaddr;\n",
    "    logic [7:0]              awlen;\n",
    "    logic [2:0]              awsize;\n",
    "    logic [1:0]              awburst;\n",
    "    logic                    awvalid;\n",
    "    logic                    awready;\n",
    "    \n",
    "    // Write Data Channel\n",
    "    logic [DATA_WIDTH-1:0]   wdata;\n",
    "    logic [DATA_WIDTH/8-1:0] wstrb;\n",
    "    logic                    wlast;\n",
    "    logic                    wvalid;\n",
    "    logic                    wready;\n",
    "    \n",
    "    // Write Response Channel\n",
    "    logic [ID_WIDTH-1:0]     bid;\n",
    "    logic [1:0]              bresp;\n",
    "    logic                    bvalid;\n",
    "    logic                    bready;\n",
    "    \n",
    "    // Read Address Channel\n",
    "    logic [ID_WIDTH-1:0]     arid;\n",
    "    logic [ADDR_WIDTH-1:0]   araddr;\n",
    "    logic [7:0]              arlen;\n",
    "    logic [2:0]              arsize;\n",
    "    logic [1:0]              arburst;\n",
    "    logic                    arvalid;\n",
    "    logic                    arready;\n",
    "    \n",
    "    // Read Data Channel\n",
    "    logic [ID_WIDTH-1:0]     rid;\n",
    "    logic [DATA_WIDTH-1:0]   rdata;\n",
    "    logic [1:0]              rresp;\n",
    "    logic                    rlast;\n",
    "    logic                    rvalid;\n",
    "    logic                    rready;\n",
    "    \n",
    "    // Master modport\n",
    "    modport master (\n",
    "        output awid, awaddr, awlen, awsize, awburst, awvalid,\n",
    "        input  awready,\n",
    "        output wdata, wstrb, wlast, wvalid,\n",
    "        input  wready,\n",
    "        input  bid, bresp, bvalid,\n",
    "        output bready,\n",
    "        output arid, araddr, arlen, arsize, arburst, arvalid,\n",
    "        input  arready,\n",
    "        input  rid, rdata, rresp, rlast, rvalid,\n",
    "        output rready\n",
    "    );\n",
    "    \n",
    "    // Slave modport\n",
    "    modport slave (\n",
    "        input  awid, awaddr, awlen, awsize, awburst, awvalid,\n",
    "        output awready,\n",
    "        input  wdata, wstrb, wlast, wvalid,\n",
    "        output wready,\n",
    "        output bid, bresp, bvalid,\n",
    "        input  bready,\n",
    "        input  arid, araddr, arlen, arsize, arburst, arvalid,\n",
    "        output arready,\n",
    "        output rid, rdata, rresp, rlast, rvalid,\n",
    "        input  rready\n",
    "    );\n",
    "    \n",
    "    // Clocking blocks for verification\n",
    "    clocking master_cb @(posedge aclk);\n",
    "        default input #1step output #0;\n",
    "        output awid, awaddr, awlen, awsize, awburst, awvalid;\n",
    "        input  awready;\n",
    "        output wdata, wstrb, wlast, wvalid;\n",
    "        input  wready;\n",
    "        input  bid, bresp, bvalid;\n",
    "        output bready;\n",
    "        output arid, araddr, arlen, arsize, arburst, arvalid;\n",
    "        input  arready;\n",
    "        input  rid, rdata, rresp, rlast, rvalid;\n",
    "        output rready;\n",
    "    endclocking\n",
    "    \n",
    "    modport master_tb (clocking master_cb);\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "3f0c58e1",
   "metadata": {},
   "source": [
    "##### Using Parameterized Interface\n",
    "\n",
    "```systemverilog\n",
    "module axi_master #(\n",
    "    parameter int ADDR_WIDTH = 32,\n",
    "    parameter int DATA_WIDTH = 64\n",
    ") (\n",
    "    axi_if.master axi_bus\n",
    ");\n",
    "    // Implementation using the parameterized interface\n",
    "    // The interface parameters are automatically matched\n",
    "endmodule\n",
    "\n",
    "module system_top;\n",
    "    logic clk = 0;\n",
    "    logic rst_n;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Instantiate parameterized interface\n",
    "    axi_if #(\n",
    "        .ADDR_WIDTH(32),\n",
    "        .DATA_WIDTH(64),\n",
    "        .ID_WIDTH(8)\n",
    "    ) axi_bus (\n",
    "        .aclk(clk),\n",
    "        .aresetn(rst_n)\n",
    "    );\n",
    "    \n",
    "    // Connect master with matching parameters\n",
    "    axi_master #(\n",
    "        .ADDR_WIDTH(32),\n",
    "        .DATA_WIDTH(64)\n",
    "    ) master_inst (\n",
    "        .axi_bus(axi_bus.master)\n",
    "    );\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a463031e",
   "metadata": {},
   "source": [
    "#### 15.5 Interface Arrays\n",
    "\n",
    "SystemVerilog supports arrays of interfaces, useful for multi-port designs or interconnect fabrics."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9e268092",
   "metadata": {},
   "source": [
    "##### Interface Array Declaration\n",
    "\n",
    "```systemverilog\n",
    "interface simple_bus_if;\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] data;\n",
    "    logic        valid;\n",
    "    logic        ready;\n",
    "    \n",
    "    modport master (output addr, data, valid, input ready);\n",
    "    modport slave  (input addr, data, valid, output ready);\n",
    "endinterface\n",
    "\n",
    "module multi_port_memory (\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    simple_bus_if.slave ports [4]  // Array of 4 interface instances\n",
    ");\n",
    "    \n",
    "    logic [31:0] memory [0:1023];\n",
    "    \n",
    "    // Handle each port independently\n",
    "    genvar i;\n",
    "    generate\n",
    "        for (i = 0; i < 4; i++) begin : port_handler\n",
    "            always_ff @(posedge clk) begin\n",
    "                if (ports[i].valid) begin\n",
    "                    if (ports[i].addr[31]) begin\n",
    "                        // Write operation\n",
    "                        memory[ports[i].addr[11:2]] <= ports[i].data;\n",
    "                    end else begin\n",
    "                        // Read operation\n",
    "                        ports[i].data <= memory[ports[i].addr[11:2]];\n",
    "                    end\n",
    "                    ports[i].ready <= 1'b1;\n",
    "                end else begin\n",
    "                    ports[i].ready <= 1'b0;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endgenerate\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "5cc24f00",
   "metadata": {},
   "source": [
    "##### Multi-Master System\n",
    "\n",
    "```systemverilog\n",
    "module multi_master_system;\n",
    "    logic clk = 0;\n",
    "    logic rst_n;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Array of interfaces\n",
    "    simple_bus_if bus_array [4]();\n",
    "    \n",
    "    // Multiple masters\n",
    "    genvar i;\n",
    "    generate\n",
    "        for (i = 0; i < 4; i++) begin : masters\n",
    "            cpu_core #(.CORE_ID(i)) cpu_inst (\n",
    "                .clk(clk),\n",
    "                .rst_n(rst_n),\n",
    "                .bus(bus_array[i].master)\n",
    "            );\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "    // Shared memory with multiple ports\n",
    "    multi_port_memory memory_inst (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .ports(bus_array)  // Pass entire array\n",
    "    );\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c2d5f6a1",
   "metadata": {},
   "source": [
    "#### 15.6 Virtual Interfaces\n",
    "\n",
    "Virtual interfaces provide a mechanism to access interface handles in classes, enabling dynamic interface access in object-oriented testbenches."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6a83d6c6",
   "metadata": {},
   "source": [
    "##### Virtual Interface in Classes\n",
    "\n",
    "```systemverilog\n",
    "interface spi_if (input logic clk);\n",
    "    logic       cs_n;\n",
    "    logic       sclk;\n",
    "    logic       mosi;\n",
    "    logic       miso;\n",
    "    \n",
    "    modport master (output cs_n, sclk, mosi, input miso);\n",
    "    modport slave  (input cs_n, sclk, mosi, output miso);\n",
    "    \n",
    "    task send_byte(input [7:0] data);\n",
    "        cs_n = 1'b0;\n",
    "        for (int i = 7; i >= 0; i--) begin\n",
    "            @(posedge clk);\n",
    "            sclk = 1'b0;\n",
    "            mosi = data[i];\n",
    "            @(posedge clk);\n",
    "            sclk = 1'b1;\n",
    "        end\n",
    "        @(posedge clk);\n",
    "        cs_n = 1'b1;\n",
    "    endtask\n",
    "    \n",
    "    modport master_with_tasks (\n",
    "        output cs_n, sclk, mosi,\n",
    "        input miso,\n",
    "        import send_byte\n",
    "    );\n",
    "endinterface\n",
    "\n",
    "// Driver class using virtual interface\n",
    "class spi_driver;\n",
    "    virtual spi_if.master_with_tasks vif;\n",
    "    \n",
    "    function new(virtual spi_if.master_with_tasks vif);\n",
    "        this.vif = vif;\n",
    "    endfunction\n",
    "    \n",
    "    task drive_transaction(input [7:0] data);\n",
    "        vif.send_byte(data);\n",
    "    endtask\n",
    "    \n",
    "    task reset_interface();\n",
    "        vif.cs_n = 1'b1;\n",
    "        vif.sclk = 1'b0;\n",
    "        vif.mosi = 1'b0;\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Monitor class\n",
    "class spi_monitor;\n",
    "    virtual spi_if.slave vif;\n",
    "    \n",
    "    function new(virtual spi_if.slave vif);\n",
    "        this.vif = vif;\n",
    "    endfunction\n",
    "    \n",
    "    task monitor_transactions();\n",
    "        logic [7:0] received_data;\n",
    "        \n",
    "        forever begin\n",
    "            @(negedge vif.cs_n);  // Wait for transaction start\n",
    "            received_data = 8'h0;\n",
    "            \n",
    "            for (int i = 7; i >= 0; i--) begin\n",
    "                @(posedge vif.sclk);\n",
    "                received_data[i] = vif.mosi;\n",
    "            end\n",
    "            \n",
    "            $display(\"Monitor: Received data = 0x%02h at time %0t\", \n",
    "                     received_data, $time);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "f460421e",
   "metadata": {},
   "source": [
    "##### Testbench Using Virtual Interfaces\n",
    "\n",
    "```systemverilog\n",
    "module spi_testbench;\n",
    "    logic clk = 0;\n",
    "    logic rst_n;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Interface instantiation\n",
    "    spi_if spi_bus(clk);\n",
    "    \n",
    "    // DUT instantiation\n",
    "    spi_slave dut (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .spi(spi_bus.slave)\n",
    "    );\n",
    "    \n",
    "    // Testbench components\n",
    "    spi_driver driver;\n",
    "    spi_monitor monitor;\n",
    "    \n",
    "    initial begin\n",
    "        // Create driver and monitor with virtual interfaces\n",
    "        driver = new(spi_bus.master_with_tasks);\n",
    "        monitor = new(spi_bus.slave);\n",
    "        \n",
    "        // Reset sequence\n",
    "        rst_n = 0;\n",
    "        driver.reset_interface();\n",
    "        #20 rst_n = 1;\n",
    "        \n",
    "        // Start monitor\n",
    "        fork\n",
    "            monitor.monitor_transactions();\n",
    "        join_none\n",
    "        \n",
    "        // Drive test transactions\n",
    "        #100;\n",
    "        driver.drive_transaction(8'hA5);\n",
    "        #50;\n",
    "        driver.drive_transaction(8'h3C);\n",
    "        #50;\n",
    "        driver.drive_transaction(8'hFF);\n",
    "        \n",
    "        #200 $finish;\n",
    "    end\n",
    "endmodule\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "cf1a7e05",
   "metadata": {},
   "source": [
    "#### Advanced Interface Concepts"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "04450625",
   "metadata": {},
   "source": [
    "##### Interface with Assertions\n",
    "\n",
    "```systemverilog\n",
    "interface protocol_if (input logic clk, input logic rst_n);\n",
    "    logic       req;\n",
    "    logic       ack;\n",
    "    logic [7:0] data;\n",
    "    logic       valid;\n",
    "    \n",
    "    // Protocol assertions\n",
    "    property req_ack_protocol;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        req |-> ##[1:5] ack;\n",
    "    endproperty\n",
    "    \n",
    "    property valid_data;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        valid |-> (data !== 8'hxx);\n",
    "    endproperty\n",
    "    \n",
    "    assert_req_ack: assert property (req_ack_protocol)\n",
    "        else $error(\"Request not acknowledged within 5 cycles\");\n",
    "    \n",
    "    assert_valid_data: assert property (valid_data)\n",
    "        else $error(\"Invalid data when valid is asserted\");\n",
    "    \n",
    "    // Coverage\n",
    "    covergroup protocol_cg @(posedge clk);\n",
    "        req_cp: coverpoint req;\n",
    "        ack_cp: coverpoint ack;\n",
    "        data_cp: coverpoint data {\n",
    "            bins low = {[0:63]};\n",
    "            bins high = {[64:127]};\n",
    "            bins max = {[128:255]};\n",
    "        }\n",
    "        \n",
    "        req_ack_cross: cross req_cp, ack_cp;\n",
    "    endgroup\n",
    "    \n",
    "    protocol_cg cg_inst = new();\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "038dbe72",
   "metadata": {},
   "source": [
    "#### Best Practices for Interfaces\n",
    "\n",
    "1. **Use Modports Consistently**: Always define appropriate modports to clarify signal directions and access rights.\n",
    "2. **Parameterize for Reusability**: Make interfaces parameterizable for width and other configurable aspects.\n",
    "3. **Include Protocol Tasks**: Embed common protocol operations as tasks within interfaces.\n",
    "4. **Add Assertions**: Include protocol checking and coverage within interfaces.\n",
    "5. **Hierarchical Interface Design**: Use interfaces at appropriate abstraction levels.\n",
    "\n",
    "```systemverilog\n",
    "// Good practice: Hierarchical interface design\n",
    "interface chip_level_if;\n",
    "    cpu_bus_if cpu_bus();\n",
    "    memory_if  mem_bus();\n",
    "    peripheral_if periph_bus[8]();\n",
    "    \n",
    "    // Interconnect logic\n",
    "    always_comb begin\n",
    "        // Address decoding and routing\n",
    "        case (cpu_bus.addr[31:28])\n",
    "            4'h0: begin\n",
    "                // Route to memory\n",
    "                mem_bus.addr = cpu_bus.addr;\n",
    "                mem_bus.wdata = cpu_bus.wdata;\n",
    "                // ... more connections\n",
    "            end\n",
    "            4'h1: begin\n",
    "                // Route to peripherals\n",
    "                // ... peripheral routing logic\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "endinterface\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "03f55bd2",
   "metadata": {},
   "source": [
    "#### Summary\n",
    "\n",
    "Interfaces and modports are fundamental to modern SystemVerilog design methodology. They provide:\n",
    "\n",
    "- **Modularity**: Clean separation of communication protocols from module implementation\n",
    "- **Reusability**: Parameterized interfaces can be reused across different designs\n",
    "- **Maintainability**: Changes to protocols are localized to interface definitions\n",
    "- **Verification**: Virtual interfaces enable sophisticated testbench architectures\n",
    "- **Protocol Checking**: Built-in assertions and coverage for protocol validation\n",
    "\n",
    "Understanding and effectively using interfaces is crucial for creating scalable, maintainable SystemVerilog designs and verification environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "a1d51352",
   "metadata": {},
   "source": [
    "## Part V: Advanced Verification"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6648f442",
   "metadata": {},
   "source": [
    "### Chapter 16: Testbench Architecture\n",
    "\n",
    "#### Introduction\n",
    "\n",
    "Modern testbench architecture is crucial for creating maintainable, reusable, and scalable verification environments. This chapter explores the layered testbench methodology and key components that form the backbone of professional verification environments.\n",
    "\n",
    "#### 16.1 Layered Testbench Methodology\n",
    "\n",
    "The layered testbench approach separates concerns into distinct layers, each with specific responsibilities:\n",
    "\n",
    "##### 16.1.1 Test Layer\n",
    "The highest layer that defines test scenarios and configurations.\n",
    "\n",
    "```systemverilog\n",
    "// Base test class\n",
    "class base_test extends uvm_test;\n",
    "    `uvm_component_utils(base_test)\n",
    "    \n",
    "    env_config cfg;\n",
    "    my_env env;\n",
    "    \n",
    "    function new(string name = \"base_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create configuration\n",
    "        cfg = env_config::type_id::create(\"cfg\");\n",
    "        cfg.randomize();\n",
    "        \n",
    "        // Set configuration in database\n",
    "        uvm_config_db#(env_config)::set(this, \"*\", \"cfg\", cfg);\n",
    "        \n",
    "        // Create environment\n",
    "        env = my_env::type_id::create(\"env\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void end_of_elaboration_phase(uvm_phase phase);\n",
    "        uvm_top.print_topology();\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Specific test extending base test\n",
    "class directed_test extends base_test;\n",
    "    `uvm_component_utils(directed_test)\n",
    "    \n",
    "    function new(string name = \"directed_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Override specific configuration for this test\n",
    "        cfg.num_transactions = 100;\n",
    "        cfg.enable_error_injection = 0;\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### 16.1.2 Environment Layer\n",
    "Contains agents, scoreboards, and other verification components.\n",
    "\n",
    "```systemverilog\n",
    "class my_env extends uvm_env;\n",
    "    `uvm_component_utils(my_env)\n",
    "    \n",
    "    my_agent agent;\n",
    "    my_scoreboard sb;\n",
    "    env_config cfg;\n",
    "    \n",
    "    function new(string name = \"my_env\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Get configuration\n",
    "        if (!uvm_config_db#(env_config)::get(this, \"\", \"cfg\", cfg))\n",
    "            `uvm_fatal(\"CONFIG\", \"Cannot get configuration\")\n",
    "        \n",
    "        // Create components\n",
    "        agent = my_agent::type_id::create(\"agent\", this);\n",
    "        sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        // Connect agent monitor to scoreboard\n",
    "        agent.monitor.analysis_port.connect(sb.analysis_export);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### 16.1.3 Agent Layer\n",
    "Groups driver, monitor, and sequencer into reusable verification IP.\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "    `uvm_component_utils(my_agent)\n",
    "    \n",
    "    my_driver driver;\n",
    "    my_monitor monitor;\n",
    "    my_sequencer sequencer;\n",
    "    \n",
    "    uvm_analysis_port#(my_transaction) analysis_port;\n",
    "    \n",
    "    function new(string name = \"my_agent\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "        \n",
    "        if (get_is_active() == UVM_ACTIVE) begin\n",
    "            driver = my_driver::type_id::create(\"driver\", this);\n",
    "            sequencer = my_sequencer::type_id::create(\"sequencer\", this);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        \n",
    "        analysis_port = monitor.analysis_port;\n",
    "        \n",
    "        if (get_is_active() == UVM_ACTIVE) begin\n",
    "            driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 16.2 Driver Implementation\n",
    "\n",
    "The driver converts transaction-level operations into pin-level activity.\n",
    "\n",
    "```systemverilog\n",
    "class my_driver extends uvm_driver#(my_transaction);\n",
    "    `uvm_component_utils(my_driver)\n",
    "    \n",
    "    virtual my_interface vif;\n",
    "    \n",
    "    function new(string name = \"my_driver\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(virtual my_interface)::get(this, \"\", \"vif\", vif))\n",
    "            `uvm_fatal(\"DRIVER\", \"Cannot get virtual interface\")\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction tr;\n",
    "        \n",
    "        forever begin\n",
    "            seq_item_port.get_next_item(tr);\n",
    "            drive_transaction(tr);\n",
    "            seq_item_port.item_done();\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual task drive_transaction(my_transaction tr);\n",
    "        // Wait for clock edge\n",
    "        @(posedge vif.clk);\n",
    "        \n",
    "        // Drive signals based on transaction\n",
    "        vif.valid <= 1'b1;\n",
    "        vif.data <= tr.data;\n",
    "        vif.addr <= tr.addr;\n",
    "        vif.cmd <= tr.cmd;\n",
    "        \n",
    "        // Wait for ready\n",
    "        wait(vif.ready);\n",
    "        @(posedge vif.clk);\n",
    "        \n",
    "        // Clear valid\n",
    "        vif.valid <= 1'b0;\n",
    "        \n",
    "        `uvm_info(\"DRIVER\", $sformatf(\"Drove transaction: %s\", tr.convert2string()), UVM_MEDIUM)\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 16.3 Monitor Implementation\n",
    "\n",
    "The monitor observes pin-level activity and converts it to transaction-level objects.\n",
    "\n",
    "```systemverilog\n",
    "class my_monitor extends uvm_monitor;\n",
    "    `uvm_component_utils(my_monitor)\n",
    "    \n",
    "    virtual my_interface vif;\n",
    "    uvm_analysis_port#(my_transaction) analysis_port;\n",
    "    \n",
    "    function new(string name = \"my_monitor\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        analysis_port = new(\"analysis_port\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        if (!uvm_config_db#(virtual my_interface)::get(this, \"\", \"vif\", vif))\n",
    "            `uvm_fatal(\"MONITOR\", \"Cannot get virtual interface\")\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction tr;\n",
    "        \n",
    "        forever begin\n",
    "            // Wait for valid transaction\n",
    "            @(posedge vif.clk iff (vif.valid && vif.ready));\n",
    "            \n",
    "            // Create transaction object\n",
    "            tr = my_transaction::type_id::create(\"tr\");\n",
    "            \n",
    "            // Capture transaction data\n",
    "            tr.data = vif.data;\n",
    "            tr.addr = vif.addr;\n",
    "            tr.cmd = vif.cmd;\n",
    "            tr.timestamp = $time;\n",
    "            \n",
    "            // Send to analysis port\n",
    "            analysis_port.write(tr);\n",
    "            \n",
    "            `uvm_info(\"MONITOR\", $sformatf(\"Captured transaction: %s\", tr.convert2string()), UVM_MEDIUM)\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 16.4 Scoreboard Implementation\n",
    "\n",
    "The scoreboard compares expected vs. actual results and tracks coverage.\n",
    "\n",
    "```systemverilog\n",
    "class my_scoreboard extends uvm_scoreboard;\n",
    "    `uvm_component_utils(my_scoreboard)\n",
    "    \n",
    "    uvm_analysis_export#(my_transaction) analysis_export;\n",
    "    uvm_tlm_analysis_fifo#(my_transaction) analysis_fifo;\n",
    "    \n",
    "    // Reference model\n",
    "    my_reference_model ref_model;\n",
    "    \n",
    "    // Statistics\n",
    "    int transactions_processed;\n",
    "    int transactions_passed;\n",
    "    int transactions_failed;\n",
    "    \n",
    "    function new(string name = \"my_scoreboard\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        analysis_export = new(\"analysis_export\", this);\n",
    "        analysis_fifo = new(\"analysis_fifo\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        ref_model = my_reference_model::type_id::create(\"ref_model\", this);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void connect_phase(uvm_phase phase);\n",
    "        super.connect_phase(phase);\n",
    "        analysis_export.connect(analysis_fifo.analysis_export);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        my_transaction tr;\n",
    "        my_transaction expected_tr;\n",
    "        \n",
    "        forever begin\n",
    "            analysis_fifo.get(tr);\n",
    "            \n",
    "            // Get expected result from reference model\n",
    "            expected_tr = ref_model.predict(tr);\n",
    "            \n",
    "            // Compare actual vs expected\n",
    "            if (compare_transactions(tr, expected_tr)) begin\n",
    "                transactions_passed++;\n",
    "                `uvm_info(\"SCOREBOARD\", \"Transaction PASSED\", UVM_MEDIUM)\n",
    "            end else begin\n",
    "                transactions_failed++;\n",
    "                `uvm_error(\"SCOREBOARD\", $sformatf(\"Transaction FAILED\\nActual: %s\\nExpected: %s\", \n",
    "                          tr.convert2string(), expected_tr.convert2string()))\n",
    "            end\n",
    "            \n",
    "            transactions_processed++;\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    virtual function bit compare_transactions(my_transaction actual, my_transaction expected);\n",
    "        return (actual.data == expected.data && \n",
    "                actual.addr == expected.addr && \n",
    "                actual.cmd == expected.cmd);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void report_phase(uvm_phase phase);\n",
    "        `uvm_info(\"SCOREBOARD\", $sformatf(\"Final Results: %0d processed, %0d passed, %0d failed\", \n",
    "                  transactions_processed, transactions_passed, transactions_failed), UVM_LOW)\n",
    "        \n",
    "        if (transactions_failed > 0) begin\n",
    "            `uvm_error(\"SCOREBOARD\", \"Test FAILED - errors detected\")\n",
    "        end else begin\n",
    "            `uvm_info(\"SCOREBOARD\", \"Test PASSED - no errors detected\", UVM_LOW)\n",
    "        end\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 16.5 Test Sequences and Scenarios\n",
    "\n",
    "Sequences define the stimulus patterns sent to the DUT.\n",
    "\n",
    "##### 16.5.1 Base Sequence\n",
    "\n",
    "```systemverilog\n",
    "class base_sequence extends uvm_sequence#(my_transaction);\n",
    "    `uvm_object_utils(base_sequence)\n",
    "    \n",
    "    int num_transactions = 10;\n",
    "    \n",
    "    function new(string name = \"base_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction tr;\n",
    "        \n",
    "        for (int i = 0; i < num_transactions; i++) begin\n",
    "            tr = my_transaction::type_id::create(\"tr\");\n",
    "            \n",
    "            start_item(tr);\n",
    "            assert(tr.randomize());\n",
    "            finish_item(tr);\n",
    "            \n",
    "            `uvm_info(\"SEQUENCE\", $sformatf(\"Generated transaction %0d: %s\", i, tr.convert2string()), UVM_MEDIUM)\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### 16.5.2 Directed Sequences\n",
    "\n",
    "```systemverilog\n",
    "class write_sequence extends base_sequence;\n",
    "    `uvm_object_utils(write_sequence)\n",
    "    \n",
    "    function new(string name = \"write_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction tr;\n",
    "        \n",
    "        for (int i = 0; i < num_transactions; i++) begin\n",
    "            tr = my_transaction::type_id::create(\"tr\");\n",
    "            \n",
    "            start_item(tr);\n",
    "            assert(tr.randomize() with {\n",
    "                cmd == WRITE;\n",
    "                addr inside {[0:255]};\n",
    "            });\n",
    "            finish_item(tr);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class burst_sequence extends base_sequence;\n",
    "    `uvm_object_utils(burst_sequence)\n",
    "    \n",
    "    int burst_length = 8;\n",
    "    \n",
    "    function new(string name = \"burst_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        my_transaction tr;\n",
    "        bit [31:0] base_addr;\n",
    "        \n",
    "        base_addr = $urandom_range(0, 1024);\n",
    "        \n",
    "        for (int i = 0; i < burst_length; i++) begin\n",
    "            tr = my_transaction::type_id::create(\"tr\");\n",
    "            \n",
    "            start_item(tr);\n",
    "            assert(tr.randomize() with {\n",
    "                addr == base_addr + i*4;\n",
    "                cmd == WRITE;\n",
    "            });\n",
    "            finish_item(tr);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### 16.5.3 Virtual Sequences\n",
    "\n",
    "Virtual sequences coordinate multiple sequences across different sequencers.\n",
    "\n",
    "```systemverilog\n",
    "class virtual_sequence extends uvm_sequence;\n",
    "    `uvm_object_utils(virtual_sequence)\n",
    "    \n",
    "    my_sequencer cpu_sequencer;\n",
    "    my_sequencer dma_sequencer;\n",
    "    \n",
    "    function new(string name = \"virtual_sequence\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task body();\n",
    "        write_sequence cpu_seq;\n",
    "        burst_sequence dma_seq;\n",
    "        \n",
    "        // Start CPU sequence\n",
    "        cpu_seq = write_sequence::type_id::create(\"cpu_seq\");\n",
    "        cpu_seq.num_transactions = 20;\n",
    "        \n",
    "        // Start DMA sequence\n",
    "        dma_seq = burst_sequence::type_id::create(\"dma_seq\");\n",
    "        dma_seq.burst_length = 16;\n",
    "        \n",
    "        // Run sequences in parallel\n",
    "        fork\n",
    "            cpu_seq.start(cpu_sequencer);\n",
    "            dma_seq.start(dma_sequencer);\n",
    "        join\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 16.6 Configuration and Factory Patterns\n",
    "\n",
    "##### 16.6.1 Configuration Objects\n",
    "\n",
    "Configuration objects encapsulate testbench settings and can be overridden per test.\n",
    "\n",
    "```systemverilog\n",
    "class env_config extends uvm_object;\n",
    "    `uvm_object_utils(env_config)\n",
    "    \n",
    "    // Interface configurations\n",
    "    virtual my_interface cpu_vif;\n",
    "    virtual my_interface dma_vif;\n",
    "    \n",
    "    // Test parameters\n",
    "    int num_transactions = 100;\n",
    "    int timeout_cycles = 1000;\n",
    "    bit enable_coverage = 1;\n",
    "    bit enable_error_injection = 0;\n",
    "    \n",
    "    // Agent configurations\n",
    "    uvm_active_passive_enum cpu_agent_active = UVM_ACTIVE;\n",
    "    uvm_active_passive_enum dma_agent_active = UVM_ACTIVE;\n",
    "    \n",
    "    function new(string name = \"env_config\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void do_print(uvm_printer printer);\n",
    "        super.do_print(printer);\n",
    "        printer.print_int(\"num_transactions\", num_transactions, $bits(num_transactions));\n",
    "        printer.print_int(\"timeout_cycles\", timeout_cycles, $bits(timeout_cycles));\n",
    "        printer.print_int(\"enable_coverage\", enable_coverage, $bits(enable_coverage));\n",
    "        printer.print_int(\"enable_error_injection\", enable_error_injection, $bits(enable_error_injection));\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### 16.6.2 Factory Pattern Usage\n",
    "\n",
    "The factory pattern enables runtime object creation and type overriding.\n",
    "\n",
    "```systemverilog\n",
    "class factory_test extends base_test;\n",
    "    `uvm_component_utils(factory_test)\n",
    "    \n",
    "    function new(string name = \"factory_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        // Override driver with enhanced version\n",
    "        my_driver::type_id::set_type_override(enhanced_driver::get_type());\n",
    "        \n",
    "        // Override specific sequence\n",
    "        base_sequence::type_id::set_inst_override(stress_sequence::get_type(), \"*.sequencer.stress_seq\");\n",
    "        \n",
    "        super.build_phase(phase);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Enhanced driver with additional features\n",
    "class enhanced_driver extends my_driver;\n",
    "    `uvm_component_utils(enhanced_driver)\n",
    "    \n",
    "    bit enable_delay_injection = 1;\n",
    "    \n",
    "    function new(string name = \"enhanced_driver\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task drive_transaction(my_transaction tr);\n",
    "        if (enable_delay_injection && ($urandom_range(1, 100) <= 10)) begin\n",
    "            // Inject random delay 10% of the time\n",
    "            repeat($urandom_range(1, 10)) @(posedge vif.clk);\n",
    "        end\n",
    "        \n",
    "        super.drive_transaction(tr);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 16.7 Advanced Testbench Patterns\n",
    "\n",
    "##### 16.7.1 Callback Pattern\n",
    "\n",
    "Callbacks allow test-specific customization without modifying base classes.\n",
    "\n",
    "```systemverilog\n",
    "// Driver callback class\n",
    "class driver_callback extends uvm_callback;\n",
    "    `uvm_object_utils(driver_callback)\n",
    "    \n",
    "    function new(string name = \"driver_callback\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task pre_drive(my_driver driver, my_transaction tr);\n",
    "        // Default implementation - do nothing\n",
    "    endtask\n",
    "    \n",
    "    virtual task post_drive(my_driver driver, my_transaction tr);\n",
    "        // Default implementation - do nothing\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Modified driver with callback support\n",
    "class callback_driver extends my_driver;\n",
    "    `uvm_component_utils(callback_driver)\n",
    "    `uvm_register_cb(callback_driver, driver_callback)\n",
    "    \n",
    "    function new(string name = \"callback_driver\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task drive_transaction(my_transaction tr);\n",
    "        // Execute pre-drive callbacks\n",
    "        `uvm_do_callbacks(callback_driver, driver_callback, pre_drive(this, tr))\n",
    "        \n",
    "        super.drive_transaction(tr);\n",
    "        \n",
    "        // Execute post-drive callbacks\n",
    "        `uvm_do_callbacks(callback_driver, driver_callback, post_drive(this, tr))\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Test-specific callback\n",
    "class error_injection_callback extends driver_callback;\n",
    "    `uvm_object_utils(error_injection_callback)\n",
    "    \n",
    "    int error_rate = 5; // 5% error injection rate\n",
    "    \n",
    "    function new(string name = \"error_injection_callback\");\n",
    "        super.new(name);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task pre_drive(my_driver driver, my_transaction tr);\n",
    "        if ($urandom_range(1, 100) <= error_rate) begin\n",
    "            `uvm_info(\"CALLBACK\", \"Injecting error into transaction\", UVM_MEDIUM)\n",
    "            tr.data = ~tr.data; // Corrupt data\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### 16.7.2 Register Model Integration\n",
    "\n",
    "Integrating register models for memory-mapped interfaces.\n",
    "\n",
    "```systemverilog\n",
    "class reg_test extends base_test;\n",
    "    `uvm_component_utils(reg_test)\n",
    "    \n",
    "    my_reg_model reg_model;\n",
    "    uvm_reg_sequence reg_seq;\n",
    "    \n",
    "    function new(string name = \"reg_test\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void build_phase(uvm_phase phase);\n",
    "        super.build_phase(phase);\n",
    "        \n",
    "        // Create register model\n",
    "        reg_model = my_reg_model::type_id::create(\"reg_model\");\n",
    "        reg_model.build();\n",
    "        reg_model.lock_model();\n",
    "        \n",
    "        // Set register model in config database\n",
    "        uvm_config_db#(my_reg_model)::set(this, \"*\", \"reg_model\", reg_model);\n",
    "    endfunction\n",
    "    \n",
    "    virtual task run_phase(uvm_phase phase);\n",
    "        uvm_reg_hw_reset_seq reset_seq;\n",
    "        uvm_reg_bit_bash_seq bit_bash_seq;\n",
    "        \n",
    "        phase.raise_objection(this);\n",
    "        \n",
    "        // Reset sequence\n",
    "        reset_seq = uvm_reg_hw_reset_seq::type_id::create(\"reset_seq\");\n",
    "        reset_seq.model = reg_model;\n",
    "        reset_seq.start(env.agent.sequencer);\n",
    "        \n",
    "        // Bit bash sequence\n",
    "        bit_bash_seq = uvm_reg_bit_bash_seq::type_id::create(\"bit_bash_seq\");\n",
    "        bit_bash_seq.model = reg_model;\n",
    "        bit_bash_seq.start(env.agent.sequencer);\n",
    "        \n",
    "        phase.drop_objection(this);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 16.8 Coverage-Driven Verification\n",
    "\n",
    "Integrating functional coverage into the testbench architecture.\n",
    "\n",
    "```systemverilog\n",
    "class coverage_collector extends uvm_subscriber#(my_transaction);\n",
    "    `uvm_component_utils(coverage_collector)\n",
    "    \n",
    "    my_transaction tr;\n",
    "    \n",
    "    covergroup transaction_cg;\n",
    "        cmd_cp: coverpoint tr.cmd {\n",
    "            bins write_cmd = {WRITE};\n",
    "            bins read_cmd = {READ};\n",
    "            bins idle_cmd = {IDLE};\n",
    "        }\n",
    "        \n",
    "        addr_cp: coverpoint tr.addr {\n",
    "            bins low_addr = {[0:255]};\n",
    "            bins mid_addr = {[256:511]};\n",
    "            bins high_addr = {[512:1023]};\n",
    "        }\n",
    "        \n",
    "        data_cp: coverpoint tr.data {\n",
    "            bins all_zeros = {32'h0};\n",
    "            bins all_ones = {32'hFFFFFFFF};\n",
    "            bins others = default;\n",
    "        }\n",
    "        \n",
    "        cmd_addr_cross: cross cmd_cp, addr_cp;\n",
    "    endgroup\n",
    "    \n",
    "    function new(string name = \"coverage_collector\", uvm_component parent = null);\n",
    "        super.new(name, parent);\n",
    "        transaction_cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void write(my_transaction t);\n",
    "        tr = t;\n",
    "        transaction_cg.sample();\n",
    "    endfunction\n",
    "    \n",
    "    virtual function void report_phase(uvm_phase phase);\n",
    "        `uvm_info(\"COVERAGE\", $sformatf(\"Transaction coverage: %.2f%%\", transaction_cg.get_coverage()), UVM_LOW)\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Summary\n",
    "\n",
    "This chapter covered the essential components of modern testbench architecture:\n",
    "\n",
    "**Key Concepts:**\n",
    "- Layered methodology separates concerns and improves maintainability\n",
    "- Driver converts transactions to pin-level activity\n",
    "- Monitor observes and captures pin-level activity\n",
    "- Scoreboard compares actual vs expected results\n",
    "- Sequences define stimulus patterns\n",
    "- Configuration objects enable test customization\n",
    "- Factory patterns allow runtime type overriding\n",
    "\n",
    "**Best Practices:**\n",
    "- Use consistent naming conventions\n",
    "- Implement proper error handling and reporting\n",
    "- Leverage callbacks for test-specific customization\n",
    "- Integrate coverage collection throughout verification\n",
    "- Design for reusability across projects\n",
    "- Maintain clear separation between test intent and implementation\n",
    "\n",
    "The layered testbench methodology provides a solid foundation for creating scalable verification environments that can handle complex SoC designs while maintaining code quality and reusability."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "c6928f0f",
   "metadata": {},
   "source": [
    "### Chapter 17: Universal Verification Methodology (UVM)\n",
    "\n",
    "#### 17.1 UVM Overview and Benefits\n",
    "\n",
    "The Universal Verification Methodology (UVM) is a standardized methodology for verification of integrated circuits. Built on top of SystemVerilog, UVM provides a comprehensive framework for creating reusable, scalable, and maintainable verification environments.\n",
    "\n",
    "##### What is UVM?\n",
    "\n",
    "UVM is a library of SystemVerilog classes and utilities that provides:\n",
    "- A standardized approach to verification\n",
    "- Reusable verification components\n",
    "- Consistent coding practices across teams\n",
    "- Built-in automation and configuration mechanisms\n",
    "\n",
    "##### Key Benefits of UVM\n",
    "\n",
    "**Reusability**: UVM components can be easily reused across different projects and levels of verification (block, chip, system).\n",
    "\n",
    "**Scalability**: The methodology scales from simple block-level testbenches to complex system-level verification environments.\n",
    "\n",
    "**Standardization**: UVM provides industry-standard base classes and methodologies, ensuring consistency across teams and companies.\n",
    "\n",
    "**Automation**: Built-in automation features reduce manual coding and increase productivity.\n",
    "\n",
    "**Debugging Support**: Comprehensive reporting and messaging system aids in debugging complex verification scenarios.\n",
    "\n",
    "##### UVM Architecture Overview\n",
    "\n",
    "```systemverilog\n",
    "// Basic UVM test structure\n",
    "class my_test extends uvm_test;\n",
    "  `uvm_component_utils(my_test)\n",
    "  \n",
    "  my_env env;\n",
    "  \n",
    "  function new(string name = \"my_test\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    env = my_env::type_id::create(\"env\", this);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 17.2 UVM Base Classes\n",
    "\n",
    "UVM provides several fundamental base classes that form the foundation of any UVM testbench:\n",
    "\n",
    "##### uvm_object\n",
    "\n",
    "The base class for all UVM data objects. Provides basic functionality like copying, comparing, and printing.\n",
    "\n",
    "```systemverilog\n",
    "class my_transaction extends uvm_sequence_item;\n",
    "  rand bit [31:0] data;\n",
    "  rand bit [7:0]  addr;\n",
    "  rand bit        we;\n",
    "  \n",
    "  `uvm_object_utils_begin(my_transaction)\n",
    "    `uvm_field_int(data, UVM_ALL_ON)\n",
    "    `uvm_field_int(addr, UVM_ALL_ON)\n",
    "    `uvm_field_int(we, UVM_ALL_ON)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  function new(string name = \"my_transaction\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  constraint valid_addr { addr inside {[0:15]}; }\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### uvm_component\n",
    "\n",
    "The base class for all testbench components. Provides the phase mechanism and hierarchy management.\n",
    "\n",
    "```systemverilog\n",
    "class my_driver extends uvm_driver #(my_transaction);\n",
    "  `uvm_component_utils(my_driver)\n",
    "  \n",
    "  virtual interface my_if vif;\n",
    "  \n",
    "  function new(string name = \"my_driver\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    if (!uvm_config_db#(virtual my_if)::get(this, \"\", \"vif\", vif))\n",
    "      `uvm_fatal(\"NOVIF\", \"Virtual interface not set\")\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    forever begin\n",
    "      seq_item_port.get_next_item(req);\n",
    "      drive_transaction(req);\n",
    "      seq_item_port.item_done();\n",
    "    end\n",
    "  endtask\n",
    "  \n",
    "  virtual task drive_transaction(my_transaction tr);\n",
    "    @(posedge vif.clk);\n",
    "    vif.data <= tr.data;\n",
    "    vif.addr <= tr.addr;\n",
    "    vif.we   <= tr.we;\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### uvm_sequence_item\n",
    "\n",
    "Base class for transaction objects that flow through the testbench.\n",
    "\n",
    "##### uvm_sequence\n",
    "\n",
    "Base class for stimulus generation sequences.\n",
    "\n",
    "```systemverilog\n",
    "class my_sequence extends uvm_sequence #(my_transaction);\n",
    "  `uvm_object_utils(my_sequence)\n",
    "  \n",
    "  function new(string name = \"my_sequence\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task body();\n",
    "    repeat(10) begin\n",
    "      req = my_transaction::type_id::create(\"req\");\n",
    "      start_item(req);\n",
    "      if (!req.randomize())\n",
    "        `uvm_error(\"SEQ\", \"Randomization failed\")\n",
    "      finish_item(req);\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 17.3 Test, Environment, Agent Structure\n",
    "\n",
    "UVM follows a hierarchical structure that promotes reusability and maintainability:\n",
    "\n",
    "##### Test Level\n",
    "\n",
    "The test is the top-level component that configures the environment and starts sequences.\n",
    "\n",
    "```systemverilog\n",
    "class basic_test extends uvm_test;\n",
    "  `uvm_component_utils(basic_test)\n",
    "  \n",
    "  my_env env;\n",
    "  my_sequence seq;\n",
    "  \n",
    "  function new(string name = \"basic_test\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    env = my_env::type_id::create(\"env\", this);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    phase.raise_objection(this);\n",
    "    seq = my_sequence::type_id::create(\"seq\");\n",
    "    seq.start(env.agent.sequencer);\n",
    "    phase.drop_objection(this);\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Environment Level\n",
    "\n",
    "The environment contains agents and other verification components.\n",
    "\n",
    "```systemverilog\n",
    "class my_env extends uvm_env;\n",
    "  `uvm_component_utils(my_env)\n",
    "  \n",
    "  my_agent agent;\n",
    "  my_scoreboard sb;\n",
    "  \n",
    "  function new(string name = \"my_env\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    agent = my_agent::type_id::create(\"agent\", this);\n",
    "    sb = my_scoreboard::type_id::create(\"sb\", this);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    agent.monitor.ap.connect(sb.analysis_export);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Agent Level\n",
    "\n",
    "An agent encapsulates driver, monitor, and sequencer for a specific interface.\n",
    "\n",
    "```systemverilog\n",
    "class my_agent extends uvm_agent;\n",
    "  `uvm_component_utils(my_agent)\n",
    "  \n",
    "  my_driver driver;\n",
    "  my_monitor monitor;\n",
    "  uvm_sequencer #(my_transaction) sequencer;\n",
    "  \n",
    "  function new(string name = \"my_agent\", uvm_component parent = null);\n",
    "    super.new(name, parent);\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    monitor = my_monitor::type_id::create(\"monitor\", this);\n",
    "    \n",
    "    if (get_is_active() == UVM_ACTIVE) begin\n",
    "      driver = my_driver::type_id::create(\"driver\", this);\n",
    "      sequencer = uvm_sequencer#(my_transaction)::type_id::create(\"sequencer\", this);\n",
    "    end\n",
    "  endfunction\n",
    "  \n",
    "  virtual function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    if (get_is_active() == UVM_ACTIVE) begin\n",
    "      driver.seq_item_port.connect(sequencer.seq_item_export);\n",
    "    end\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 17.4 Sequences and Sequence Items\n",
    "\n",
    "Sequences are the primary mechanism for generating stimulus in UVM.\n",
    "\n",
    "##### Sequence Items (Transactions)\n",
    "\n",
    "```systemverilog\n",
    "class bus_transaction extends uvm_sequence_item;\n",
    "  rand bit [31:0] addr;\n",
    "  rand bit [31:0] data;\n",
    "  rand bit [3:0]  byte_en;\n",
    "  rand operation_t op;\n",
    "  \n",
    "  `uvm_object_utils_begin(bus_transaction)\n",
    "    `uvm_field_int(addr, UVM_ALL_ON)\n",
    "    `uvm_field_int(data, UVM_ALL_ON)\n",
    "    `uvm_field_int(byte_en, UVM_ALL_ON)\n",
    "    `uvm_field_enum(operation_t, op, UVM_ALL_ON)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  constraint valid_addr_c { \n",
    "    addr[1:0] == 2'b00; // Word aligned\n",
    "    addr < 32'h1000;    // Valid address range\n",
    "  }\n",
    "  \n",
    "  constraint byte_en_c {\n",
    "    $countones(byte_en) > 0; // At least one byte enabled\n",
    "  }\n",
    "  \n",
    "  function new(string name = \"bus_transaction\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Basic Sequences\n",
    "\n",
    "```systemverilog\n",
    "class write_sequence extends uvm_sequence #(bus_transaction);\n",
    "  `uvm_object_utils(write_sequence)\n",
    "  \n",
    "  rand int num_transactions;\n",
    "  constraint num_trans_c { num_transactions inside {[5:20]}; }\n",
    "  \n",
    "  function new(string name = \"write_sequence\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task body();\n",
    "    repeat(num_transactions) begin\n",
    "      req = bus_transaction::type_id::create(\"req\");\n",
    "      start_item(req);\n",
    "      if (!req.randomize() with { op == WRITE; })\n",
    "        `uvm_error(\"SEQ\", \"Randomization failed\")\n",
    "      finish_item(req);\n",
    "    end\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Virtual Sequences\n",
    "\n",
    "Virtual sequences coordinate multiple sequences across different sequencers.\n",
    "\n",
    "```systemverilog\n",
    "class virtual_sequence extends uvm_sequence;\n",
    "  `uvm_object_utils(virtual_sequence)\n",
    "  \n",
    "  uvm_sequencer #(bus_transaction) bus_seqr;\n",
    "  uvm_sequencer #(interrupt_transaction) int_seqr;\n",
    "  \n",
    "  function new(string name = \"virtual_sequence\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "  \n",
    "  virtual task body();\n",
    "    write_sequence wr_seq;\n",
    "    interrupt_sequence int_seq;\n",
    "    \n",
    "    fork\n",
    "      begin\n",
    "        wr_seq = write_sequence::type_id::create(\"wr_seq\");\n",
    "        wr_seq.start(bus_seqr);\n",
    "      end\n",
    "      begin\n",
    "        #100;\n",
    "        int_seq = interrupt_sequence::type_id::create(\"int_seq\");\n",
    "        int_seq.start(int_seqr);\n",
    "      end\n",
    "    join\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 17.5 UVM Phases and Objections\n",
    "\n",
    "UVM uses a phase-based approach to coordinate testbench execution.\n",
    "\n",
    "##### Build-Time Phases\n",
    "\n",
    "These phases construct the testbench hierarchy:\n",
    "\n",
    "```systemverilog\n",
    "class my_component extends uvm_component;\n",
    "  `uvm_component_utils(my_component)\n",
    "  \n",
    "  // Build phase - create child components\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    // Create and configure child components\n",
    "    child_comp = child_type::type_id::create(\"child_comp\", this);\n",
    "  endfunction\n",
    "  \n",
    "  // Connect phase - connect ports and exports\n",
    "  virtual function void connect_phase(uvm_phase phase);\n",
    "    super.connect_phase(phase);\n",
    "    // Connect TLM ports\n",
    "    producer.analysis_port.connect(consumer.analysis_export);\n",
    "  endfunction\n",
    "  \n",
    "  // End of elaboration phase - final configuration\n",
    "  virtual function void end_of_elaboration_phase(uvm_phase phase);\n",
    "    super.end_of_elaboration_phase(phase);\n",
    "    // Print topology, final checks\n",
    "    uvm_top.print_topology();\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Run-Time Phases\n",
    "\n",
    "These phases execute the actual test:\n",
    "\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "  `uvm_component_utils(my_test)\n",
    "  \n",
    "  // Start of simulation phase\n",
    "  virtual task start_of_simulation_phase(uvm_phase phase);\n",
    "    super.start_of_simulation_phase(phase);\n",
    "    `uvm_info(\"TEST\", \"Starting simulation\", UVM_LOW)\n",
    "  endtask\n",
    "  \n",
    "  // Main run phase\n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    my_sequence seq;\n",
    "    \n",
    "    phase.raise_objection(this, \"Running main sequence\");\n",
    "    \n",
    "    seq = my_sequence::type_id::create(\"seq\");\n",
    "    seq.start(env.agent.sequencer);\n",
    "    \n",
    "    #1000; // Additional delay\n",
    "    \n",
    "    phase.drop_objection(this, \"Main sequence completed\");\n",
    "  endtask\n",
    "  \n",
    "  // Extract phase - collect coverage and results\n",
    "  virtual function void extract_phase(uvm_phase phase);\n",
    "    super.extract_phase(phase);\n",
    "    // Extract coverage, final statistics\n",
    "  endfunction\n",
    "  \n",
    "  // Check phase - verify test results\n",
    "  virtual function void check_phase(uvm_phase phase);\n",
    "    super.check_phase(phase);\n",
    "    // Check for errors, validate results\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Objections Mechanism\n",
    "\n",
    "Objections control when phases end:\n",
    "\n",
    "```systemverilog\n",
    "class my_monitor extends uvm_monitor;\n",
    "  `uvm_component_utils(my_monitor)\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    // Raise objection to keep phase active\n",
    "    phase.raise_objection(this, \"Monitor active\");\n",
    "    \n",
    "    fork\n",
    "      // Main monitoring loop\n",
    "      forever begin\n",
    "        monitor_transaction();\n",
    "      end\n",
    "      \n",
    "      // Timeout mechanism\n",
    "      begin\n",
    "        #10000;\n",
    "        `uvm_info(\"MONITOR\", \"Timeout reached\", UVM_LOW)\n",
    "      end\n",
    "    join_any\n",
    "    \n",
    "    // Drop objection to allow phase to end\n",
    "    phase.drop_objection(this, \"Monitor finished\");\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 17.6 UVM Factory and Configuration\n",
    "\n",
    "The UVM factory enables runtime object creation and configuration.\n",
    "\n",
    "##### Factory Registration\n",
    "\n",
    "```systemverilog\n",
    "class base_driver extends uvm_driver #(my_transaction);\n",
    "  `uvm_component_utils(base_driver)\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    `uvm_info(\"DRIVER\", \"Base driver running\", UVM_LOW)\n",
    "  endtask\n",
    "endclass\n",
    "\n",
    "class enhanced_driver extends base_driver;\n",
    "  `uvm_component_utils(enhanced_driver)\n",
    "  \n",
    "  virtual task run_phase(uvm_phase phase);\n",
    "    `uvm_info(\"DRIVER\", \"Enhanced driver running\", UVM_LOW)\n",
    "    // Additional functionality\n",
    "  endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Factory Override\n",
    "\n",
    "```systemverilog\n",
    "class my_test extends uvm_test;\n",
    "  `uvm_component_utils(my_test)\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    // Override default driver with enhanced version\n",
    "    base_driver::type_id::set_type_override(enhanced_driver::get_type());\n",
    "    \n",
    "    // Override only for specific instance\n",
    "    set_type_override_by_name(\"env.agent.driver\", \n",
    "                              enhanced_driver::get_type());\n",
    "    \n",
    "    super.build_phase(phase);\n",
    "    env = my_env::type_id::create(\"env\", this);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Configuration Database\n",
    "\n",
    "The configuration database provides a way to pass configuration data throughout the testbench:\n",
    "\n",
    "```systemverilog\n",
    "// Setting configuration\n",
    "class my_test extends uvm_test;\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    // Set virtual interface\n",
    "    uvm_config_db#(virtual my_if)::set(this, \"env.agent.*\", \"vif\", top.dut_if);\n",
    "    \n",
    "    // Set configuration parameters\n",
    "    uvm_config_db#(int)::set(this, \"env.agent\", \"num_transactions\", 100);\n",
    "    uvm_config_db#(bit)::set(this, \"*\", \"enable_coverage\", 1);\n",
    "    \n",
    "    super.build_phase(phase);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Getting configuration\n",
    "class my_agent extends uvm_agent;\n",
    "  virtual my_if vif;\n",
    "  int num_transactions = 10; // default value\n",
    "  \n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    super.build_phase(phase);\n",
    "    \n",
    "    // Get virtual interface (required)\n",
    "    if (!uvm_config_db#(virtual my_if)::get(this, \"\", \"vif\", vif))\n",
    "      `uvm_fatal(\"CONFIG\", \"Virtual interface not configured\")\n",
    "    \n",
    "    // Get optional configuration\n",
    "    uvm_config_db#(int)::get(this, \"\", \"num_transactions\", num_transactions);\n",
    "    \n",
    "    // Pass to children\n",
    "    uvm_config_db#(virtual my_if)::set(this, \"driver\", \"vif\", vif);\n",
    "    uvm_config_db#(virtual my_if)::set(this, \"monitor\", \"vif\", vif);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "##### Advanced Configuration Patterns\n",
    "\n",
    "```systemverilog\n",
    "// Configuration object approach\n",
    "class agent_config extends uvm_object;\n",
    "  bit is_active = 1;\n",
    "  int num_transactions = 50;\n",
    "  bit enable_coverage = 1;\n",
    "  virtual my_if vif;\n",
    "  \n",
    "  `uvm_object_utils_begin(agent_config)\n",
    "    `uvm_field_int(is_active, UVM_ALL_ON)\n",
    "    `uvm_field_int(num_transactions, UVM_ALL_ON)\n",
    "    `uvm_field_int(enable_coverage, UVM_ALL_ON)\n",
    "  `uvm_object_utils_end\n",
    "  \n",
    "  function new(string name = \"agent_config\");\n",
    "    super.new(name);\n",
    "  endfunction\n",
    "endclass\n",
    "\n",
    "// Using configuration object\n",
    "class my_test extends uvm_test;\n",
    "  virtual function void build_phase(uvm_phase phase);\n",
    "    agent_config cfg;\n",
    "    \n",
    "    cfg = agent_config::type_id::create(\"cfg\");\n",
    "    cfg.is_active = 1;\n",
    "    cfg.num_transactions = 200;\n",
    "    cfg.vif = top.dut_if;\n",
    "    \n",
    "    uvm_config_db#(agent_config)::set(this, \"env.agent\", \"cfg\", cfg);\n",
    "    super.build_phase(phase);\n",
    "  endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Summary\n",
    "\n",
    "UVM provides a powerful and standardized framework for verification. Key takeaways:\n",
    "\n",
    "- **Structure**: Follow the test-environment-agent hierarchy for reusable components\n",
    "- **Phases**: Use UVM phases to coordinate testbench execution properly\n",
    "- **Factory**: Leverage the factory for flexible object creation and override capability\n",
    "- **Configuration**: Use the configuration database for parameterizable testbenches\n",
    "- **Sequences**: Create reusable stimulus patterns with sequences and sequence items\n",
    "\n",
    "UVM's strength lies in its standardization and reusability features. While it has a learning curve, mastering UVM concepts pays dividends in creating maintainable and scalable verification environments.\n",
    "\n",
    "The methodology continues to evolve, with new features and best practices emerging from the verification community. Understanding these fundamentals provides the foundation for advanced UVM techniques and patterns."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6005b785",
   "metadata": {},
   "source": [
    "### Chapter 18: Communication and Synchronization\n",
    "\n",
    "Communication and synchronization are fundamental aspects of SystemVerilog testbenches, enabling coordination between different processes, threads, and verification components. This chapter covers the essential mechanisms for inter-process communication and synchronization.\n",
    "\n",
    "#### 18.1 Mailboxes for Inter-Process Communication\n",
    "\n",
    "Mailboxes provide a mechanism for passing data between processes in a FIFO (First-In-First-Out) manner. They are particularly useful in testbench environments where different components need to exchange information asynchronously.\n",
    "\n",
    "##### 18.1.1 Basic Mailbox Operations\n",
    "\n",
    "```systemverilog\n",
    "// Mailbox declaration\n",
    "mailbox mb;\n",
    "\n",
    "// Parameterized mailbox for type safety\n",
    "mailbox #(int) int_mb;\n",
    "mailbox #(packet_t) packet_mb;\n",
    "\n",
    "// Basic mailbox operations\n",
    "initial begin\n",
    "    mb = new();  // Create unbounded mailbox\n",
    "    \n",
    "    // Put data into mailbox\n",
    "    mb.put(42);\n",
    "    mb.put(\"Hello\");\n",
    "    \n",
    "    // Get data from mailbox\n",
    "    int value;\n",
    "    string msg;\n",
    "    mb.get(value);  // Blocking get\n",
    "    mb.get(msg);\n",
    "    \n",
    "    $display(\"Received: %0d, %s\", value, msg);\n",
    "end\n",
    "```\n",
    "\n",
    "##### 18.1.2 Bounded Mailboxes\n",
    "\n",
    "```systemverilog\n",
    "// Bounded mailbox with size limit\n",
    "mailbox #(int) bounded_mb;\n",
    "\n",
    "initial begin\n",
    "    bounded_mb = new(5);  // Mailbox with capacity of 5\n",
    "    \n",
    "    // Fill the mailbox\n",
    "    for (int i = 0; i < 5; i++) begin\n",
    "        bounded_mb.put(i);\n",
    "        $display(\"Put %0d into mailbox\", i);\n",
    "    end\n",
    "    \n",
    "    // This will block until space is available\n",
    "    fork\n",
    "        bounded_mb.put(99);  // Will block\n",
    "    join_none\n",
    "    \n",
    "    // Make space by getting an item\n",
    "    int data;\n",
    "    bounded_mb.get(data);\n",
    "    $display(\"Got %0d from mailbox\", data);\n",
    "end\n",
    "```\n",
    "\n",
    "##### 18.1.3 Non-blocking Mailbox Operations\n",
    "\n",
    "```systemverilog\n",
    "mailbox #(int) nb_mb;\n",
    "\n",
    "initial begin\n",
    "    nb_mb = new(3);\n",
    "    \n",
    "    // Non-blocking put\n",
    "    if (nb_mb.try_put(10))\n",
    "        $display(\"Successfully put 10\");\n",
    "    else\n",
    "        $display(\"Mailbox full, couldn't put 10\");\n",
    "    \n",
    "    // Non-blocking get\n",
    "    int data;\n",
    "    if (nb_mb.try_get(data))\n",
    "        $display(\"Got %0d from mailbox\", data);\n",
    "    else\n",
    "        $display(\"Mailbox empty, nothing to get\");\n",
    "    \n",
    "    // Peek at next item without removing it\n",
    "    if (nb_mb.try_peek(data))\n",
    "        $display(\"Next item is %0d\", data);\n",
    "end\n",
    "```\n",
    "\n",
    "##### 18.1.4 Producer-Consumer Example\n",
    "\n",
    "```systemverilog\n",
    "typedef struct {\n",
    "    int id;\n",
    "    string data;\n",
    "    bit [31:0] timestamp;\n",
    "} transaction_t;\n",
    "\n",
    "mailbox #(transaction_t) txn_mb;\n",
    "\n",
    "// Producer process\n",
    "task producer();\n",
    "    transaction_t txn;\n",
    "    for (int i = 0; i < 10; i++) begin\n",
    "        txn.id = i;\n",
    "        txn.data = $sformatf(\"Transaction_%0d\", i);\n",
    "        txn.timestamp = $time;\n",
    "        txn_mb.put(txn);\n",
    "        $display(\"[%0t] Producer: Generated transaction %0d\", $time, i);\n",
    "        #10;\n",
    "    end\n",
    "endtask\n",
    "\n",
    "// Consumer process\n",
    "task consumer();\n",
    "    transaction_t txn;\n",
    "    forever begin\n",
    "        txn_mb.get(txn);\n",
    "        $display(\"[%0t] Consumer: Processing transaction %0d: %s\", \n",
    "                 $time, txn.id, txn.data);\n",
    "        #5;  // Processing time\n",
    "    end\n",
    "endtask\n",
    "\n",
    "initial begin\n",
    "    txn_mb = new();\n",
    "    fork\n",
    "        producer();\n",
    "        consumer();\n",
    "    join_any\n",
    "    #200;\n",
    "    $finish;\n",
    "end\n",
    "```\n",
    "\n",
    "#### 18.2 Semaphores for Resource Sharing\n",
    "\n",
    "Semaphores control access to shared resources by maintaining a count of available resources. They are essential for preventing race conditions and managing resource allocation.\n",
    "\n",
    "##### 18.2.1 Basic Semaphore Operations\n",
    "\n",
    "```systemverilog\n",
    "// Semaphore declaration\n",
    "semaphore sem;\n",
    "\n",
    "initial begin\n",
    "    sem = new(2);  // Semaphore with 2 keys (resources)\n",
    "    \n",
    "    fork\n",
    "        // Process 1\n",
    "        begin\n",
    "            sem.get(1);  // Acquire 1 key\n",
    "            $display(\"[%0t] Process 1: Got semaphore\", $time);\n",
    "            #20;\n",
    "            sem.put(1);  // Release 1 key\n",
    "            $display(\"[%0t] Process 1: Released semaphore\", $time);\n",
    "        end\n",
    "        \n",
    "        // Process 2\n",
    "        begin\n",
    "            #5;\n",
    "            sem.get(1);  // Acquire 1 key\n",
    "            $display(\"[%0t] Process 2: Got semaphore\", $time);\n",
    "            #15;\n",
    "            sem.put(1);  // Release 1 key\n",
    "            $display(\"[%0t] Process 2: Released semaphore\", $time);\n",
    "        end\n",
    "        \n",
    "        // Process 3 (will wait)\n",
    "        begin\n",
    "            #10;\n",
    "            sem.get(1);  // Will block until resource available\n",
    "            $display(\"[%0t] Process 3: Got semaphore\", $time);\n",
    "            #10;\n",
    "            sem.put(1);\n",
    "            $display(\"[%0t] Process 3: Released semaphore\", $time);\n",
    "        end\n",
    "    join\n",
    "end\n",
    "```\n",
    "\n",
    "##### 18.2.2 Non-blocking Semaphore Operations\n",
    "\n",
    "```systemverilog\n",
    "semaphore resource_sem;\n",
    "\n",
    "task try_access_resource(int process_id);\n",
    "    if (resource_sem.try_get(1)) begin\n",
    "        $display(\"[%0t] Process %0d: Acquired resource\", $time, process_id);\n",
    "        #($urandom_range(10, 30));  // Use resource\n",
    "        resource_sem.put(1);\n",
    "        $display(\"[%0t] Process %0d: Released resource\", $time, process_id);\n",
    "    end else begin\n",
    "        $display(\"[%0t] Process %0d: Resource busy, trying later\", $time, process_id);\n",
    "        #5;\n",
    "        try_access_resource(process_id);  // Retry\n",
    "    end\n",
    "endtask\n",
    "\n",
    "initial begin\n",
    "    resource_sem = new(1);  // Single resource\n",
    "    \n",
    "    fork\n",
    "        try_access_resource(1);\n",
    "        try_access_resource(2);\n",
    "        try_access_resource(3);\n",
    "    join\n",
    "end\n",
    "```\n",
    "\n",
    "##### 18.2.3 Multiple Resource Acquisition\n",
    "\n",
    "```systemverilog\n",
    "semaphore multi_sem;\n",
    "\n",
    "task acquire_multiple_resources(int count, int process_id);\n",
    "    $display(\"[%0t] Process %0d: Requesting %0d resources\", $time, process_id, count);\n",
    "    multi_sem.get(count);  // Acquire multiple resources\n",
    "    $display(\"[%0t] Process %0d: Acquired %0d resources\", $time, process_id, count);\n",
    "    #20;  // Use resources\n",
    "    multi_sem.put(count);  // Release all resources\n",
    "    $display(\"[%0t] Process %0d: Released %0d resources\", $time, process_id, count);\n",
    "endtask\n",
    "\n",
    "initial begin\n",
    "    multi_sem = new(5);  // 5 available resources\n",
    "    \n",
    "    fork\n",
    "        acquire_multiple_resources(2, 1);\n",
    "        acquire_multiple_resources(3, 2);\n",
    "        acquire_multiple_resources(2, 3);\n",
    "    join\n",
    "end\n",
    "```\n",
    "\n",
    "#### 18.3 Events for Synchronization\n",
    "\n",
    "Events provide a mechanism for synchronization between processes. They can be triggered and waited upon, enabling coordination of activities across different threads.\n",
    "\n",
    "##### 18.3.1 Basic Event Operations\n",
    "\n",
    "```systemverilog\n",
    "// Event declaration\n",
    "event start_event;\n",
    "event done_event;\n",
    "\n",
    "// Triggering events\n",
    "initial begin\n",
    "    #10;\n",
    "    -> start_event;  // Trigger event\n",
    "    $display(\"[%0t] Start event triggered\", $time);\n",
    "    \n",
    "    wait(done_event.triggered);\n",
    "    $display(\"[%0t] Done event detected\", $time);\n",
    "end\n",
    "\n",
    "// Waiting for events\n",
    "initial begin\n",
    "    @(start_event);  // Wait for event\n",
    "    $display(\"[%0t] Received start signal\", $time);\n",
    "    #15;\n",
    "    -> done_event;   // Trigger completion\n",
    "end\n",
    "```\n",
    "\n",
    "##### 18.3.2 Event Synchronization Patterns\n",
    "\n",
    "```systemverilog\n",
    "event phase1_done, phase2_done, all_done;\n",
    "\n",
    "// Multiple processes synchronized by events\n",
    "initial begin\n",
    "    fork\n",
    "        // Process A\n",
    "        begin\n",
    "            $display(\"[%0t] Process A: Starting phase 1\", $time);\n",
    "            #20;\n",
    "            $display(\"[%0t] Process A: Phase 1 complete\", $time);\n",
    "            -> phase1_done;\n",
    "            \n",
    "            @(phase2_done);  // Wait for phase 2\n",
    "            $display(\"[%0t] Process A: Continuing after phase 2\", $time);\n",
    "            #10;\n",
    "            -> all_done;\n",
    "        end\n",
    "        \n",
    "        // Process B\n",
    "        begin\n",
    "            @(phase1_done);  // Wait for phase 1\n",
    "            $display(\"[%0t] Process B: Starting phase 2\", $time);\n",
    "            #15;\n",
    "            $display(\"[%0t] Process B: Phase 2 complete\", $time);\n",
    "            -> phase2_done;\n",
    "            \n",
    "            @(all_done);\n",
    "            $display(\"[%0t] Process B: All phases complete\", $time);\n",
    "        end\n",
    "    join\n",
    "end\n",
    "```\n",
    "\n",
    "##### 18.3.3 Event Arrays and Dynamic Events\n",
    "\n",
    "```systemverilog\n",
    "// Array of events\n",
    "event worker_done[4];\n",
    "event all_workers_done;\n",
    "\n",
    "initial begin\n",
    "    // Start multiple workers\n",
    "    fork\n",
    "        for (int i = 0; i < 4; i++) begin\n",
    "            automatic int worker_id = i;\n",
    "            fork\n",
    "                begin\n",
    "                    $display(\"[%0t] Worker %0d: Starting\", $time, worker_id);\n",
    "                    #($urandom_range(10, 30));\n",
    "                    $display(\"[%0t] Worker %0d: Done\", $time, worker_id);\n",
    "                    -> worker_done[worker_id];\n",
    "                end\n",
    "            join_none\n",
    "        end\n",
    "    join_none\n",
    "    \n",
    "    // Wait for all workers\n",
    "    fork\n",
    "        begin\n",
    "            for (int i = 0; i < 4; i++) begin\n",
    "                @(worker_done[i]);\n",
    "                $display(\"[%0t] Worker %0d completion detected\", $time, i);\n",
    "            end\n",
    "            -> all_workers_done;\n",
    "        end\n",
    "    join_none\n",
    "    \n",
    "    @(all_workers_done);\n",
    "    $display(\"[%0t] All workers completed\", $time);\n",
    "end\n",
    "```\n",
    "\n",
    "#### 18.4 Fork-Join Constructs\n",
    "\n",
    "Fork-join constructs enable parallel execution of processes with different synchronization behaviors.\n",
    "\n",
    "##### 18.4.1 Fork-Join Types\n",
    "\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $display(\"=== Fork-Join Demo ===\");\n",
    "    \n",
    "    // fork-join: Wait for ALL processes to complete\n",
    "    $display(\"[%0t] Starting fork-join\", $time);\n",
    "    fork\n",
    "        begin #10; $display(\"[%0t] Process 1 done\", $time); end\n",
    "        begin #20; $display(\"[%0t] Process 2 done\", $time); end\n",
    "        begin #15; $display(\"[%0t] Process 3 done\", $time); end\n",
    "    join\n",
    "    $display(\"[%0t] All processes in fork-join completed\", $time);\n",
    "    \n",
    "    // fork-join_any: Wait for ANY process to complete\n",
    "    $display(\"[%0t] Starting fork-join_any\", $time);\n",
    "    fork\n",
    "        begin #10; $display(\"[%0t] Fast process done\", $time); end\n",
    "        begin #30; $display(\"[%0t] Slow process done\", $time); end\n",
    "    join_any\n",
    "    $display(\"[%0t] First process in fork-join_any completed\", $time);\n",
    "    \n",
    "    // fork-join_none: Don't wait for any process\n",
    "    $display(\"[%0t] Starting fork-join_none\", $time);\n",
    "    fork\n",
    "        begin #5; $display(\"[%0t] Background process 1\", $time); end\n",
    "        begin #8; $display(\"[%0t] Background process 2\", $time); end\n",
    "    join_none\n",
    "    $display(\"[%0t] Continuing without waiting\", $time);\n",
    "    \n",
    "    #40;  // Wait to see background processes\n",
    "    $display(\"[%0t] End of demo\", $time);\n",
    "end\n",
    "```\n",
    "\n",
    "##### 18.4.2 Nested Fork-Join\n",
    "\n",
    "```systemverilog\n",
    "initial begin\n",
    "    $display(\"=== Nested Fork-Join ===\");\n",
    "    \n",
    "    fork\n",
    "        // Parallel branch 1\n",
    "        begin\n",
    "            $display(\"[%0t] Branch 1: Starting\", $time);\n",
    "            fork\n",
    "                begin #5; $display(\"[%0t] Branch 1.1 done\", $time); end\n",
    "                begin #8; $display(\"[%0t] Branch 1.2 done\", $time); end\n",
    "            join\n",
    "            $display(\"[%0t] Branch 1: All sub-processes done\", $time);\n",
    "        end\n",
    "        \n",
    "        // Parallel branch 2\n",
    "        begin\n",
    "            $display(\"[%0t] Branch 2: Starting\", $time);\n",
    "            fork\n",
    "                begin #12; $display(\"[%0t] Branch 2.1 done\", $time); end\n",
    "                begin #6;  $display(\"[%0t] Branch 2.2 done\", $time); end\n",
    "            join_any\n",
    "            $display(\"[%0t] Branch 2: First sub-process done\", $time);\n",
    "        end\n",
    "    join\n",
    "    \n",
    "    $display(\"[%0t] All main branches completed\", $time);\n",
    "end\n",
    "```\n",
    "\n",
    "##### 18.4.3 Process Control with Fork-Join\n",
    "\n",
    "```systemverilog\n",
    "process main_proc;\n",
    "process monitor_proc;\n",
    "\n",
    "initial begin\n",
    "    fork\n",
    "        // Main process\n",
    "        begin\n",
    "            main_proc = process::self();\n",
    "            $display(\"[%0t] Main process starting\", $time);\n",
    "            for (int i = 0; i < 100; i++) begin\n",
    "                #1;\n",
    "                if (i == 50) begin\n",
    "                    $display(\"[%0t] Main process halfway\", $time);\n",
    "                end\n",
    "            end\n",
    "            $display(\"[%0t] Main process completed\", $time);\n",
    "        end\n",
    "        \n",
    "        // Monitor process\n",
    "        begin\n",
    "            monitor_proc = process::self();\n",
    "            #25;\n",
    "            $display(\"[%0t] Monitor: Killing main process\", $time);\n",
    "            main_proc.kill();\n",
    "        end\n",
    "    join_any\n",
    "    \n",
    "    $display(\"[%0t] Fork-join_any completed\", $time);\n",
    "end\n",
    "```\n",
    "\n",
    "#### 18.5 Process Control\n",
    "\n",
    "SystemVerilog provides mechanisms to control process execution, including suspension, resumption, and termination.\n",
    "\n",
    "##### 18.5.1 Process Handle Operations\n",
    "\n",
    "```systemverilog\n",
    "process worker_process;\n",
    "process monitor_process;\n",
    "\n",
    "task worker_task();\n",
    "    worker_process = process::self();\n",
    "    for (int i = 0; i < 20; i++) begin\n",
    "        $display(\"[%0t] Worker: Step %0d\", $time, i);\n",
    "        #5;\n",
    "        \n",
    "        // Check if process should be suspended\n",
    "        if (worker_process.status() == process::SUSPENDED) begin\n",
    "            $display(\"[%0t] Worker: Process suspended\", $time);\n",
    "            wait(worker_process.status() != process::SUSPENDED);\n",
    "            $display(\"[%0t] Worker: Process resumed\", $time);\n",
    "        end\n",
    "    end\n",
    "    $display(\"[%0t] Worker: Task completed\", $time);\n",
    "endtask\n",
    "\n",
    "initial begin\n",
    "    fork\n",
    "        worker_task();\n",
    "        \n",
    "        // Control process\n",
    "        begin\n",
    "            monitor_process = process::self();\n",
    "            #30;\n",
    "            $display(\"[%0t] Monitor: Suspending worker\", $time);\n",
    "            worker_process.suspend();\n",
    "            \n",
    "            #20;\n",
    "            $display(\"[%0t] Monitor: Resuming worker\", $time);\n",
    "            worker_process.resume();\n",
    "            \n",
    "            #40;\n",
    "            if (worker_process.status() == process::RUNNING) begin\n",
    "                $display(\"[%0t] Monitor: Killing worker\", $time);\n",
    "                worker_process.kill();\n",
    "            end\n",
    "        end\n",
    "    join_any\n",
    "end\n",
    "```\n",
    "\n",
    "##### 18.5.2 Process Status Monitoring\n",
    "\n",
    "```systemverilog\n",
    "process test_processes[3];\n",
    "\n",
    "task monitor_processes();\n",
    "    forever begin\n",
    "        #10;\n",
    "        $display(\"[%0t] Process Status Report:\", $time);\n",
    "        for (int i = 0; i < 3; i++) begin\n",
    "            if (test_processes[i] != null) begin\n",
    "                case (test_processes[i].status())\n",
    "                    process::RUNNING:   $display(\"  Process %0d: RUNNING\", i);\n",
    "                    process::WAITING:   $display(\"  Process %0d: WAITING\", i);\n",
    "                    process::SUSPENDED: $display(\"  Process %0d: SUSPENDED\", i);\n",
    "                    process::KILLED:    $display(\"  Process %0d: KILLED\", i);\n",
    "                    process::FINISHED:  $display(\"  Process %0d: FINISHED\", i);\n",
    "                endcase\n",
    "            end\n",
    "        end\n",
    "        $display(\"\");\n",
    "    end\n",
    "endtask\n",
    "\n",
    "initial begin\n",
    "    fork\n",
    "        // Start test processes\n",
    "        for (int i = 0; i < 3; i++) begin\n",
    "            automatic int proc_id = i;\n",
    "            fork\n",
    "                begin\n",
    "                    test_processes[proc_id] = process::self();\n",
    "                    $display(\"[%0t] Process %0d starting\", $time, proc_id);\n",
    "                    #($urandom_range(20, 50));\n",
    "                    $display(\"[%0t] Process %0d finished\", $time, proc_id);\n",
    "                end\n",
    "            join_none\n",
    "        end\n",
    "        \n",
    "        monitor_processes();\n",
    "        \n",
    "        // Control logic\n",
    "        begin\n",
    "            #25;\n",
    "            if (test_processes[1] != null)\n",
    "                test_processes[1].suspend();\n",
    "            \n",
    "            #15;\n",
    "            if (test_processes[0] != null)\n",
    "                test_processes[0].kill();\n",
    "            \n",
    "            #10;\n",
    "            if (test_processes[1] != null)\n",
    "                test_processes[1].resume();\n",
    "        end\n",
    "    join_any\n",
    "    \n",
    "    #100;\n",
    "    $finish;\n",
    "end\n",
    "```\n",
    "\n",
    "#### 18.6 Complete Communication Example\n",
    "\n",
    "Here's a comprehensive example demonstrating multiple communication and synchronization mechanisms:\n",
    "\n",
    "```systemverilog\n",
    "// Data structures\n",
    "typedef struct packed {\n",
    "    int id;\n",
    "    bit [31:0] data;\n",
    "    bit [7:0] priority;\n",
    "} message_t;\n",
    "\n",
    "// Communication objects\n",
    "mailbox #(message_t) msg_queue;\n",
    "semaphore bus_semaphore;\n",
    "event config_done, test_start, test_complete;\n",
    "\n",
    "// Producer class\n",
    "class Producer;\n",
    "    int producer_id;\n",
    "    \n",
    "    function new(int id);\n",
    "        this.producer_id = id;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        message_t msg;\n",
    "        for (int i = 0; i < 5; i++) begin\n",
    "            msg.id = producer_id * 100 + i;\n",
    "            msg.data = $urandom();\n",
    "            msg.priority = $urandom_range(1, 10);\n",
    "            \n",
    "            msg_queue.put(msg);\n",
    "            $display(\"[%0t] Producer %0d: Sent message %0d (priority=%0d)\", \n",
    "                     $time, producer_id, msg.id, msg.priority);\n",
    "            #($urandom_range(5, 15));\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Consumer class\n",
    "class Consumer;\n",
    "    int consumer_id;\n",
    "    \n",
    "    function new(int id);\n",
    "        this.consumer_id = id;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        message_t msg;\n",
    "        repeat(7) begin  // Process some messages\n",
    "            msg_queue.get(msg);\n",
    "            \n",
    "            // Acquire bus for processing\n",
    "            bus_semaphore.get(1);\n",
    "            $display(\"[%0t] Consumer %0d: Processing message %0d (priority=%0d)\", \n",
    "                     $time, consumer_id, msg.id, msg.priority);\n",
    "            #($urandom_range(3, 8));  // Processing time\n",
    "            bus_semaphore.put(1);\n",
    "            \n",
    "            $display(\"[%0t] Consumer %0d: Completed message %0d\", \n",
    "                     $time, consumer_id, msg.id);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "// Main test\n",
    "initial begin\n",
    "    Producer prod1, prod2;\n",
    "    Consumer cons1, cons2;\n",
    "    \n",
    "    // Initialize communication objects\n",
    "    msg_queue = new();\n",
    "    bus_semaphore = new(2);  // 2 bus resources\n",
    "    \n",
    "    // Create objects\n",
    "    prod1 = new(1);\n",
    "    prod2 = new(2);\n",
    "    cons1 = new(1);\n",
    "    cons2 = new(2);\n",
    "    \n",
    "    $display(\"[%0t] Starting communication test\", $time);\n",
    "    \n",
    "    fork\n",
    "        // Configuration phase\n",
    "        begin\n",
    "            $display(\"[%0t] Configuration starting\", $time);\n",
    "            #5;\n",
    "            -> config_done;\n",
    "            $display(\"[%0t] Configuration complete\", $time);\n",
    "        end\n",
    "        \n",
    "        // Wait for configuration, then start test\n",
    "        begin\n",
    "            @(config_done);\n",
    "            -> test_start;\n",
    "            $display(\"[%0t] Test phase starting\", $time);\n",
    "        end\n",
    "        \n",
    "        // Producers (wait for test start)\n",
    "        begin\n",
    "            @(test_start);\n",
    "            fork\n",
    "                prod1.run();\n",
    "                prod2.run();\n",
    "            join\n",
    "            $display(\"[%0t] All producers finished\", $time);\n",
    "        end\n",
    "        \n",
    "        // Consumers (wait for test start)\n",
    "        begin\n",
    "            @(test_start);\n",
    "            fork\n",
    "                cons1.run();\n",
    "                cons2.run();\n",
    "            join\n",
    "            $display(\"[%0t] All consumers finished\", $time);\n",
    "            -> test_complete;\n",
    "        end\n",
    "        \n",
    "        // Watchdog\n",
    "        begin\n",
    "            #200;\n",
    "            $display(\"[%0t] Watchdog timeout!\", $time);\n",
    "            -> test_complete;\n",
    "        end\n",
    "    join_any\n",
    "    \n",
    "    @(test_complete);\n",
    "    $display(\"[%0t] Test completed\", $time);\n",
    "    \n",
    "    // Display final statistics\n",
    "    $display(\"Messages remaining in queue: %0d\", msg_queue.num());\n",
    "    \n",
    "    $finish;\n",
    "end\n",
    "```\n",
    "\n",
    "#### 18.7 Best Practices\n",
    "\n",
    "##### Communication and Synchronization Guidelines\n",
    "\n",
    "1. **Choose appropriate mechanisms**: Use mailboxes for data passing, semaphores for resource control, and events for synchronization signals\n",
    "\n",
    "2. **Avoid race conditions**: Always use proper synchronization when accessing shared resources\n",
    "\n",
    "3. **Handle blocking operations**: Consider using non-blocking operations where appropriate to avoid deadlocks\n",
    "\n",
    "4. **Resource cleanup**: Ensure proper release of semaphore keys and cleanup of communication objects\n",
    "\n",
    "5. **Timeout mechanisms**: Implement timeouts for potentially blocking operations\n",
    "\n",
    "6. **Process lifecycle management**: Properly manage process creation, suspension, and termination\n",
    "\n",
    "This chapter covers the essential communication and synchronization mechanisms in SystemVerilog. These constructs are fundamental for building robust, coordinated testbenches and verification environments that can handle complex parallel operations while maintaining proper synchronization and data integrity."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "00f6b0db",
   "metadata": {},
   "source": [
    "### Chapter 19: Advanced SystemVerilog Features\n",
    "\n",
    "This chapter covers advanced SystemVerilog features that provide powerful capabilities for complex design and verification scenarios. These features enable efficient data manipulation, interface with external languages, and provide sophisticated control mechanisms.\n",
    "\n",
    "#### 19.1 Packed Unions\n",
    "\n",
    "Packed unions allow multiple data types to share the same memory space, enabling efficient memory usage and type conversion.\n",
    "\n",
    "##### Basic Packed Union Syntax\n",
    "\n",
    "```systemverilog\n",
    "typedef union packed {\n",
    "    logic [31:0] word;\n",
    "    logic [15:0] half_word[2];\n",
    "    logic [7:0]  byte_data[4];\n",
    "    struct packed {\n",
    "        logic [7:0] a, b, c, d;\n",
    "    } bytes;\n",
    "} data_union_t;\n",
    "\n",
    "module packed_union_example;\n",
    "    data_union_t data;\n",
    "    \n",
    "    initial begin\n",
    "        // Write as word\n",
    "        data.word = 32'h12345678;\n",
    "        $display(\"Word: %h\", data.word);\n",
    "        \n",
    "        // Read as half words\n",
    "        $display(\"Half words: %h %h\", data.half_word[1], data.half_word[0]);\n",
    "        \n",
    "        // Read as bytes\n",
    "        $display(\"Bytes: %h %h %h %h\", \n",
    "                 data.byte_data[3], data.byte_data[2], \n",
    "                 data.byte_data[1], data.byte_data[0]);\n",
    "        \n",
    "        // Access struct members\n",
    "        $display(\"Struct bytes: a=%h, b=%h, c=%h, d=%h\",\n",
    "                 data.bytes.a, data.bytes.b, data.bytes.c, data.bytes.d);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Packed Union with Different Data Types\n",
    "\n",
    "```systemverilog\n",
    "typedef union packed {\n",
    "    logic [31:0] instruction;\n",
    "    struct packed {\n",
    "        logic [5:0]  opcode;\n",
    "        logic [4:0]  rs;\n",
    "        logic [4:0]  rt;\n",
    "        logic [4:0]  rd;\n",
    "        logic [4:0]  shamt;\n",
    "        logic [5:0]  funct;\n",
    "    } r_type;\n",
    "    struct packed {\n",
    "        logic [5:0]  opcode;\n",
    "        logic [4:0]  rs;\n",
    "        logic [4:0]  rt;\n",
    "        logic [15:0] immediate;\n",
    "    } i_type;\n",
    "    struct packed {\n",
    "        logic [5:0]  opcode;\n",
    "        logic [25:0] address;\n",
    "    } j_type;\n",
    "} instruction_t;\n",
    "\n",
    "module instruction_decoder;\n",
    "    instruction_t instr;\n",
    "    \n",
    "    task decode_instruction(input logic [31:0] raw_instr);\n",
    "        instr.instruction = raw_instr;\n",
    "        \n",
    "        case (instr.r_type.opcode)\n",
    "            6'b000000: begin // R-type\n",
    "                $display(\"R-type: rs=%d, rt=%d, rd=%d, funct=%b\",\n",
    "                        instr.r_type.rs, instr.r_type.rt, \n",
    "                        instr.r_type.rd, instr.r_type.funct);\n",
    "            end\n",
    "            6'b001000: begin // I-type (ADDI)\n",
    "                $display(\"I-type: rs=%d, rt=%d, imm=%d\",\n",
    "                        instr.i_type.rs, instr.i_type.rt, \n",
    "                        $signed(instr.i_type.immediate));\n",
    "            end\n",
    "            6'b000010: begin // J-type (JUMP)\n",
    "                $display(\"J-type: address=%h\", instr.j_type.address);\n",
    "            end\n",
    "        endcase\n",
    "    endtask\n",
    "    \n",
    "    initial begin\n",
    "        decode_instruction(32'h00851020); // ADD R2, R4, R5\n",
    "        decode_instruction(32'h20420005); // ADDI R2, R2, 5\n",
    "        decode_instruction(32'h08000100); // J 0x400\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 19.2 Tagged Unions\n",
    "\n",
    "Tagged unions provide type safety by maintaining information about which member is currently active.\n",
    "\n",
    "##### Basic Tagged Union\n",
    "\n",
    "```systemverilog\n",
    "typedef union tagged {\n",
    "    void Invalid;\n",
    "    int Integer;\n",
    "    real Real;\n",
    "    string String;\n",
    "} value_t;\n",
    "\n",
    "module tagged_union_example;\n",
    "    value_t values[4];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize tagged union members\n",
    "        values[0] = tagged Invalid;\n",
    "        values[1] = tagged Integer 42;\n",
    "        values[2] = tagged Real 3.14159;\n",
    "        values[3] = tagged String \"Hello World\";\n",
    "        \n",
    "        // Process each value\n",
    "        foreach (values[i]) begin\n",
    "            $display(\"Value[%0d]: \", i);\n",
    "            case (values[i]) matches\n",
    "                tagged Invalid: \n",
    "                    $display(\"  Invalid value\");\n",
    "                tagged Integer .n: \n",
    "                    $display(\"  Integer: %0d\", n);\n",
    "                tagged Real .r: \n",
    "                    $display(\"  Real: %f\", r);\n",
    "                tagged String .s: \n",
    "                    $display(\"  String: %s\", s);\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Complex Tagged Union Example\n",
    "\n",
    "```systemverilog\n",
    "typedef union tagged {\n",
    "    void Empty;\n",
    "    struct {\n",
    "        int x, y;\n",
    "    } Point;\n",
    "    struct {\n",
    "        int x, y, width, height;\n",
    "    } Rectangle;\n",
    "    struct {\n",
    "        int x, y, radius;\n",
    "    } Circle;\n",
    "} shape_t;\n",
    "\n",
    "module shape_processor;\n",
    "    shape_t shapes[$];\n",
    "    \n",
    "    function real calculate_area(shape_t shape);\n",
    "        case (shape) matches\n",
    "            tagged Empty: return 0.0;\n",
    "            tagged Point: return 0.0;\n",
    "            tagged Rectangle .r: \n",
    "                return real'(r.width * r.height);\n",
    "            tagged Circle .c: \n",
    "                return 3.14159 * real'(c.radius * c.radius);\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    initial begin\n",
    "        // Create different shapes\n",
    "        shapes.push_back(tagged Point '{10, 20});\n",
    "        shapes.push_back(tagged Rectangle '{0, 0, 50, 30});\n",
    "        shapes.push_back(tagged Circle '{25, 25, 10});\n",
    "        \n",
    "        foreach (shapes[i]) begin\n",
    "            $display(\"Shape %0d area: %f\", i, calculate_area(shapes[i]));\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 19.3 Streaming Operators\n",
    "\n",
    "Streaming operators provide efficient ways to pack and unpack data structures.\n",
    "\n",
    "##### Pack and Unpack Operations\n",
    "\n",
    "```systemverilog\n",
    "module streaming_operators_example;\n",
    "    typedef struct packed {\n",
    "        logic [7:0] header;\n",
    "        logic [15:0] data;\n",
    "        logic [7:0] checksum;\n",
    "    } packet_t;\n",
    "    \n",
    "    packet_t packet;\n",
    "    logic [31:0] packed_data;\n",
    "    logic [7:0] byte_array[4];\n",
    "    \n",
    "    initial begin\n",
    "        // Initialize packet\n",
    "        packet.header = 8'hAA;\n",
    "        packet.data = 16'h1234;\n",
    "        packet.checksum = 8'h55;\n",
    "        \n",
    "        // Pack using streaming operator\n",
    "        packed_data = {>>{packet}};\n",
    "        $display(\"Packed data: %h\", packed_data);\n",
    "        \n",
    "        // Unpack using streaming operator\n",
    "        {>>{packet}} = packed_data;\n",
    "        $display(\"Unpacked - Header: %h, Data: %h, Checksum: %h\",\n",
    "                 packet.header, packet.data, packet.checksum);\n",
    "        \n",
    "        // Pack into byte array\n",
    "        {>>{byte_array}} = packet;\n",
    "        $display(\"Byte array: %h %h %h %h\", \n",
    "                 byte_array[0], byte_array[1], byte_array[2], byte_array[3]);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Streaming with Different Sizes\n",
    "\n",
    "```systemverilog\n",
    "module streaming_sizes_example;\n",
    "    logic [63:0] data64;\n",
    "    logic [31:0] data32[2];\n",
    "    logic [15:0] data16[4];\n",
    "    logic [7:0]  data8[8];\n",
    "    \n",
    "    initial begin\n",
    "        data64 = 64'h123456789ABCDEF0;\n",
    "        \n",
    "        // Stream to different sizes\n",
    "        {>>{data32}} = data64;\n",
    "        {>>{data16}} = data64;\n",
    "        {>>{data8}}  = data64;\n",
    "        \n",
    "        $display(\"Original: %h\", data64);\n",
    "        $display(\"32-bit chunks: %h %h\", data32[0], data32[1]);\n",
    "        $display(\"16-bit chunks: %h %h %h %h\", \n",
    "                 data16[0], data16[1], data16[2], data16[3]);\n",
    "        $display(\"8-bit chunks: %h %h %h %h %h %h %h %h\",\n",
    "                 data8[0], data8[1], data8[2], data8[3],\n",
    "                 data8[4], data8[5], data8[6], data8[7]);\n",
    "        \n",
    "        // Stream back\n",
    "        logic [63:0] reconstructed;\n",
    "        {>>{reconstructed}} = data8;\n",
    "        $display(\"Reconstructed: %h\", reconstructed);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 19.4 DPI (Direct Programming Interface)\n",
    "\n",
    "DPI allows SystemVerilog to interface with C/C++ functions, enabling powerful mixed-language simulation.\n",
    "\n",
    "##### Basic DPI Import\n",
    "\n",
    "```systemverilog\n",
    "// DPI function declarations\n",
    "import \"DPI-C\" function int c_add(input int a, input int b);\n",
    "import \"DPI-C\" function void c_print_message(input string msg);\n",
    "import \"DPI-C\" function real c_sqrt(input real x);\n",
    "\n",
    "module dpi_example;\n",
    "    initial begin\n",
    "        int result;\n",
    "        real sqrt_result;\n",
    "        \n",
    "        // Call C functions\n",
    "        result = c_add(10, 20);\n",
    "        $display(\"C add result: %0d\", result);\n",
    "        \n",
    "        c_print_message(\"Hello from SystemVerilog!\");\n",
    "        \n",
    "        sqrt_result = c_sqrt(16.0);\n",
    "        $display(\"Square root of 16: %f\", sqrt_result);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### DPI Export (SystemVerilog to C)\n",
    "\n",
    "```systemverilog\n",
    "// Export SystemVerilog functions to C\n",
    "export \"DPI-C\" function sv_callback;\n",
    "export \"DPI-C\" task sv_display_data;\n",
    "\n",
    "// Import C function that will call back\n",
    "import \"DPI-C\" function void c_process_with_callback();\n",
    "\n",
    "function int sv_callback(input int value);\n",
    "    $display(\"SV callback called with: %0d\", value);\n",
    "    return value * 2;\n",
    "endfunction\n",
    "\n",
    "task sv_display_data(input int data[], input int size);\n",
    "    $display(\"Displaying %0d elements:\", size);\n",
    "    for (int i = 0; i < size; i++) begin\n",
    "        $display(\"  [%0d] = %0d\", i, data[i]);\n",
    "    end\n",
    "endtask\n",
    "\n",
    "module dpi_export_example;\n",
    "    initial begin\n",
    "        c_process_with_callback();\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### DPI with Complex Data Types\n",
    "\n",
    "```systemverilog\n",
    "typedef struct {\n",
    "    int id;\n",
    "    real value;\n",
    "    string name;\n",
    "} record_t;\n",
    "\n",
    "// DPI functions with complex types\n",
    "import \"DPI-C\" function void c_process_record(input record_t rec);\n",
    "import \"DPI-C\" function record_t c_create_record(input int id);\n",
    "\n",
    "module dpi_complex_example;\n",
    "    record_t my_record;\n",
    "    \n",
    "    initial begin\n",
    "        // Create record in C\n",
    "        my_record = c_create_record(123);\n",
    "        $display(\"Created record: id=%0d, value=%f, name=%s\",\n",
    "                 my_record.id, my_record.value, my_record.name);\n",
    "        \n",
    "        // Modify and send to C\n",
    "        my_record.value = 42.5;\n",
    "        my_record.name = \"Modified\";\n",
    "        c_process_record(my_record);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 19.5 System Tasks and Functions\n",
    "\n",
    "SystemVerilog provides numerous built-in system tasks and functions for various purposes.\n",
    "\n",
    "##### File I/O System Tasks\n",
    "\n",
    "```systemverilog\n",
    "module file_io_example;\n",
    "    int file_handle;\n",
    "    string filename = \"output.txt\";\n",
    "    int data_array[10] = '{0,1,2,3,4,5,6,7,8,9};\n",
    "    \n",
    "    initial begin\n",
    "        // Open file for writing\n",
    "        file_handle = $fopen(filename, \"w\");\n",
    "        if (file_handle == 0) begin\n",
    "            $error(\"Failed to open file: %s\", filename);\n",
    "            $finish;\n",
    "        end\n",
    "        \n",
    "        // Write data to file\n",
    "        $fwrite(file_handle, \"Data Array Contents:\\n\");\n",
    "        foreach (data_array[i]) begin\n",
    "            $fwrite(file_handle, \"data[%0d] = %0d\\n\", i, data_array[i]);\n",
    "        end\n",
    "        \n",
    "        // Close file\n",
    "        $fclose(file_handle);\n",
    "        \n",
    "        // Read file back\n",
    "        file_handle = $fopen(filename, \"r\");\n",
    "        if (file_handle != 0) begin\n",
    "            string line;\n",
    "            $display(\"File contents:\");\n",
    "            while (!$feof(file_handle)) begin\n",
    "                $fgets(line, file_handle);\n",
    "                $write(\"%s\", line);\n",
    "            end\n",
    "            $fclose(file_handle);\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Memory and String System Functions\n",
    "\n",
    "```systemverilog\n",
    "module system_functions_example;\n",
    "    string str1 = \"Hello\";\n",
    "    string str2 = \"World\";\n",
    "    string result;\n",
    "    \n",
    "    int memory[1024];\n",
    "    \n",
    "    initial begin\n",
    "        // String functions\n",
    "        result = {str1, \" \", str2};\n",
    "        $display(\"Concatenated: %s\", result);\n",
    "        $display(\"Length of '%s': %0d\", result, result.len());\n",
    "        $display(\"Substring: %s\", result.substr(0, 4));\n",
    "        \n",
    "        // Case conversion\n",
    "        $display(\"Upper case: %s\", result.toupper());\n",
    "        $display(\"Lower case: %s\", result.tolower());\n",
    "        \n",
    "        // Memory functions\n",
    "        $display(\"Memory size: %0d bytes\", $bits(memory));\n",
    "        $display(\"Array size: %0d elements\", $size(memory));\n",
    "        \n",
    "        // Random number generation\n",
    "        $display(\"Random numbers:\");\n",
    "        for (int i = 0; i < 5; i++) begin\n",
    "            $display(\"  %0d\", $urandom_range(1, 100));\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Assertion System Tasks\n",
    "\n",
    "```systemverilog\n",
    "module assertion_system_tasks;\n",
    "    logic clk = 0;\n",
    "    logic reset = 1;\n",
    "    logic [7:0] counter = 0;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    initial begin\n",
    "        #20 reset = 0;\n",
    "        #200 $finish;\n",
    "    end\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        if (reset) begin\n",
    "            counter <= 0;\n",
    "        end else begin\n",
    "            counter <= counter + 1;\n",
    "            \n",
    "            // Assertion system tasks\n",
    "            if (counter < 100) begin\n",
    "                $info(\"Counter value: %0d\", counter);\n",
    "            end else if (counter < 200) begin\n",
    "                $warning(\"Counter getting high: %0d\", counter);\n",
    "            end else begin\n",
    "                $error(\"Counter overflow: %0d\", counter);\n",
    "                $fatal(\"Simulation terminated due to counter overflow\");\n",
    "            end\n",
    "            \n",
    "            // Immediate assertions\n",
    "            assert (counter <= 255) else \n",
    "                $error(\"Counter exceeded maximum value\");\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 19.6 Compiler Directives\n",
    "\n",
    "Compiler directives control compilation behavior and provide conditional compilation capabilities.\n",
    "\n",
    "##### Conditional Compilation\n",
    "\n",
    "```systemverilog\n",
    "`define DEBUG_MODE\n",
    "`define SYNTHESIS_MODE\n",
    "\n",
    "`ifdef DEBUG_MODE\n",
    "    `define DBG_PRINT(msg) $display(\"[DEBUG] %s\", msg)\n",
    "`else\n",
    "    `define DBG_PRINT(msg)\n",
    "`endif\n",
    "\n",
    "module compiler_directives_example;\n",
    "    logic [31:0] data;\n",
    "    \n",
    "    initial begin\n",
    "        data = 32'h12345678;\n",
    "        \n",
    "        `DBG_PRINT(\"Starting simulation\")\n",
    "        \n",
    "        `ifdef SYNTHESIS_MODE\n",
    "            $display(\"Synthesis mode enabled\");\n",
    "        `else\n",
    "            $display(\"Simulation mode\");\n",
    "        `endif\n",
    "        \n",
    "        `ifndef FAST_SIM\n",
    "            #100; // Add delay only if FAST_SIM not defined\n",
    "        `endif\n",
    "        \n",
    "        `DBG_PRINT(\"Simulation complete\")\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Macro Definitions\n",
    "\n",
    "```systemverilog\n",
    "// Function-like macros\n",
    "`define MAX(a,b) ((a) > (b) ? (a) : (b))\n",
    "`define MIN(a,b) ((a) < (b) ? (a) : (b))\n",
    "`define CLAMP(val,min,max) `MIN(`MAX(val,min),max)\n",
    "\n",
    "// Multi-line macros\n",
    "`define ASSERT_CLK(clk, cond, msg) \\\n",
    "    always @(posedge clk) begin \\\n",
    "        assert(cond) else $error(msg); \\\n",
    "    end\n",
    "\n",
    "// Parameterized macros\n",
    "`define REG_ARRAY(name, width, depth) \\\n",
    "    logic [width-1:0] name [depth-1:0]\n",
    "\n",
    "module macro_example;\n",
    "    `REG_ARRAY(memory, 32, 1024);\n",
    "    \n",
    "    logic clk = 0;\n",
    "    logic [7:0] value = 0;\n",
    "    \n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    `ASSERT_CLK(clk, value < 200, \"Value exceeded limit\")\n",
    "    \n",
    "    initial begin\n",
    "        int a = 10, b = 20, c = 15;\n",
    "        \n",
    "        $display(\"MAX(%0d, %0d) = %0d\", a, b, `MAX(a, b));\n",
    "        $display(\"MIN(%0d, %0d) = %0d\", a, b, `MIN(a, b));\n",
    "        $display(\"CLAMP(%0d, %0d, %0d) = %0d\", 25, a, b, `CLAMP(25, a, b));\n",
    "        \n",
    "        repeat (10) @(posedge clk) value++;\n",
    "        \n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Include and Timescale Directives\n",
    "\n",
    "```systemverilog\n",
    "// File: common_defines.sv\n",
    "`ifndef COMMON_DEFINES_SV\n",
    "`define COMMON_DEFINES_SV\n",
    "\n",
    "`define ADDR_WIDTH 32\n",
    "`define DATA_WIDTH 64\n",
    "`define CACHE_SIZE 1024\n",
    "\n",
    "typedef logic [`ADDR_WIDTH-1:0] addr_t;\n",
    "typedef logic [`DATA_WIDTH-1:0] data_t;\n",
    "\n",
    "`endif // COMMON_DEFINES_SV\n",
    "\n",
    "// File: main_module.sv\n",
    "`timescale 1ns/1ps\n",
    "\n",
    "`include \"common_defines.sv\"\n",
    "\n",
    "module main_module;\n",
    "    addr_t address;\n",
    "    data_t data;\n",
    "    \n",
    "    initial begin\n",
    "        address = `ADDR_WIDTH'h12345678;\n",
    "        data = `DATA_WIDTH'h123456789ABCDEF0;\n",
    "        \n",
    "        $display(\"Address width: %0d bits\", `ADDR_WIDTH);\n",
    "        $display(\"Data width: %0d bits\", `DATA_WIDTH);\n",
    "        $display(\"Cache size: %0d entries\", `CACHE_SIZE);\n",
    "        \n",
    "        #1.5 $display(\"Time: %t\", $time);\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Pragma Directives\n",
    "\n",
    "```systemverilog\n",
    "module pragma_example;\n",
    "    // Synthesis pragmas\n",
    "    (* synthesis, keep *) logic important_signal;\n",
    "    (* synthesis, dont_touch *) logic critical_path;\n",
    "    \n",
    "    // Simulation pragmas\n",
    "    (* simulator, translate_off *)\n",
    "    initial begin\n",
    "        $display(\"This code only runs in simulation\");\n",
    "    end\n",
    "    (* simulator, translate_on *)\n",
    "    \n",
    "    // Coverage pragmas\n",
    "    logic [3:0] state;\n",
    "    \n",
    "    always @* begin\n",
    "        case (state)\n",
    "            4'b0000: important_signal = 1'b0;\n",
    "            4'b0001: important_signal = 1'b1;\n",
    "            // synthesis translate_off\n",
    "            default: $error(\"Invalid state: %b\", state);\n",
    "            // synthesis translate_on\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Lint pragmas\n",
    "    //synopsys translate_off\n",
    "    always @(important_signal) begin\n",
    "        if (important_signal)\n",
    "            $display(\"Important signal asserted\");\n",
    "    end\n",
    "    //synopsys translate_on\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Summary\n",
    "\n",
    "This chapter covered advanced SystemVerilog features that provide powerful capabilities for complex designs:\n",
    "\n",
    "- **Packed Unions**: Enable efficient memory usage and type conversion by allowing multiple data types to share memory space\n",
    "- **Tagged Unions**: Provide type-safe unions with runtime type information\n",
    "- **Streaming Operators**: Offer efficient data packing and unpacking capabilities\n",
    "- **DPI**: Enables seamless integration with C/C++ code for enhanced functionality\n",
    "- **System Tasks and Functions**: Provide built-in capabilities for file I/O, debugging, and simulation control\n",
    "- **Compiler Directives**: Enable conditional compilation, macro definition, and compilation control\n",
    "\n",
    "These advanced features are essential for creating sophisticated verification environments, implementing complex data structures, and interfacing with external tools and languages. They enable SystemVerilog to be used effectively in large-scale, professional verification and design projects."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "8cef651f",
   "metadata": {},
   "source": [
    "## Part VI: Practical Applications"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "d6f02046",
   "metadata": {},
   "source": [
    "### Chapter 20: Design Examples\n",
    "\n",
    "This chapter provides comprehensive examples of real-world digital design implementations using SystemVerilog. Each example demonstrates best practices and advanced SystemVerilog features in practical applications.\n",
    "\n",
    "#### 20.1 Combinational Logic Designs\n",
    "\n",
    "##### 20.1.1 Arithmetic Logic Unit (ALU)\n",
    "\n",
    "```systemverilog\n",
    "// 8-bit ALU with multiple operations\n",
    "module alu_8bit #(\n",
    "    parameter WIDTH = 8\n",
    ")(\n",
    "    input logic [WIDTH-1:0] a, b,\n",
    "    input logic [3:0] op_sel,\n",
    "    input logic cin,\n",
    "    output logic [WIDTH-1:0] result,\n",
    "    output logic cout, zero, negative, overflow\n",
    ");\n",
    "\n",
    "    logic [WIDTH:0] temp_result;\n",
    "    \n",
    "    always_comb begin\n",
    "        temp_result = '0;\n",
    "        cout = 1'b0;\n",
    "        \n",
    "        case (op_sel)\n",
    "            4'b0000: temp_result = a + b;           // ADD\n",
    "            4'b0001: temp_result = a + b + cin;     // ADC (Add with carry)\n",
    "            4'b0010: temp_result = a - b;           // SUB\n",
    "            4'b0011: temp_result = a - b - cin;     // SBC (Sub with borrow)\n",
    "            4'b0100: temp_result = a & b;           // AND\n",
    "            4'b0101: temp_result = a | b;           // OR\n",
    "            4'b0110: temp_result = a ^ b;           // XOR\n",
    "            4'b0111: temp_result = ~a;              // NOT\n",
    "            4'b1000: temp_result = a << 1;          // Shift left\n",
    "            4'b1001: temp_result = a >> 1;          // Shift right\n",
    "            4'b1010: temp_result = $signed(a) >>> 1; // Arithmetic shift right\n",
    "            4'b1011: temp_result = {a[WIDTH-2:0], a[WIDTH-1]}; // Rotate left\n",
    "            4'b1100: temp_result = {a[0], a[WIDTH-1:1]};       // Rotate right\n",
    "            4'b1101: temp_result = (a < b) ? 1 : 0; // Compare less than\n",
    "            4'b1110: temp_result = (a == b) ? 1 : 0; // Compare equal\n",
    "            4'b1111: temp_result = a;               // Pass through A\n",
    "            default: temp_result = '0;\n",
    "        endcase\n",
    "        \n",
    "        result = temp_result[WIDTH-1:0];\n",
    "        cout = temp_result[WIDTH];\n",
    "        zero = (result == '0);\n",
    "        negative = result[WIDTH-1];\n",
    "        \n",
    "        // Overflow detection for addition/subtraction\n",
    "        if (op_sel == 4'b0000 || op_sel == 4'b0001) // ADD operations\n",
    "            overflow = (a[WIDTH-1] == b[WIDTH-1]) && (result[WIDTH-1] != a[WIDTH-1]);\n",
    "        else if (op_sel == 4'b0010 || op_sel == 4'b0011) // SUB operations\n",
    "            overflow = (a[WIDTH-1] != b[WIDTH-1]) && (result[WIDTH-1] != a[WIDTH-1]);\n",
    "        else\n",
    "            overflow = 1'b0;\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 20.1.2 Priority Encoder\n",
    "\n",
    "```systemverilog\n",
    "// Parameterized priority encoder\n",
    "module priority_encoder #(\n",
    "    parameter WIDTH = 8,\n",
    "    parameter OUT_WIDTH = $clog2(WIDTH)\n",
    ")(\n",
    "    input logic [WIDTH-1:0] data_in,\n",
    "    output logic [OUT_WIDTH-1:0] encoded_out,\n",
    "    output logic valid\n",
    ");\n",
    "\n",
    "    always_comb begin\n",
    "        encoded_out = '0;\n",
    "        valid = 1'b0;\n",
    "        \n",
    "        // Priority encoding - highest bit has priority\n",
    "        for (int i = WIDTH-1; i >= 0; i--) begin\n",
    "            if (data_in[i]) begin\n",
    "                encoded_out = i;\n",
    "                valid = 1'b1;\n",
    "                break;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 20.1.3 Barrel Shifter\n",
    "\n",
    "```systemverilog\n",
    "// Configurable barrel shifter\n",
    "module barrel_shifter #(\n",
    "    parameter WIDTH = 8,\n",
    "    parameter SHIFT_WIDTH = $clog2(WIDTH)\n",
    ")(\n",
    "    input logic [WIDTH-1:0] data_in,\n",
    "    input logic [SHIFT_WIDTH-1:0] shift_amount,\n",
    "    input logic shift_left,\n",
    "    input logic arithmetic,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "    always_comb begin\n",
    "        if (shift_left) begin\n",
    "            data_out = data_in << shift_amount;\n",
    "        end else begin\n",
    "            if (arithmetic) begin\n",
    "                data_out = $signed(data_in) >>> shift_amount;\n",
    "            end else begin\n",
    "                data_out = data_in >> shift_amount;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 20.2 Sequential Logic (Counters, State Machines)\n",
    "\n",
    "##### 20.2.1 Universal Counter\n",
    "\n",
    "```systemverilog\n",
    "// Configurable up/down counter with load, enable, and terminal count\n",
    "module universal_counter #(\n",
    "    parameter WIDTH = 8,\n",
    "    parameter RESET_VALUE = 0\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic enable,\n",
    "    input logic load,\n",
    "    input logic up_down,  // 1 = up, 0 = down\n",
    "    input logic [WIDTH-1:0] load_data,\n",
    "    input logic [WIDTH-1:0] terminal_count,\n",
    "    output logic [WIDTH-1:0] count,\n",
    "    output logic tc_reached\n",
    ");\n",
    "\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            count <= RESET_VALUE;\n",
    "        end else if (load) begin\n",
    "            count <= load_data;\n",
    "        end else if (enable) begin\n",
    "            if (up_down) begin\n",
    "                count <= count + 1;\n",
    "            end else begin\n",
    "                count <= count - 1;\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign tc_reached = (count == terminal_count);\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 20.2.2 Advanced State Machine - UART Transmitter\n",
    "\n",
    "```systemverilog\n",
    "// UART Transmitter with configurable baud rate\n",
    "module uart_transmitter #(\n",
    "    parameter CLOCK_FREQ = 50_000_000,\n",
    "    parameter BAUD_RATE = 115200,\n",
    "    parameter DATA_BITS = 8\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic [DATA_BITS-1:0] tx_data,\n",
    "    input logic tx_start,\n",
    "    output logic tx_ready,\n",
    "    output logic tx_out\n",
    ");\n",
    "\n",
    "    localparam BAUD_TICK = CLOCK_FREQ / BAUD_RATE;\n",
    "    localparam BAUD_WIDTH = $clog2(BAUD_TICK);\n",
    "    \n",
    "    typedef enum logic [2:0] {\n",
    "        IDLE,\n",
    "        START_BIT,\n",
    "        DATA_BITS_STATE,\n",
    "        PARITY_BIT,\n",
    "        STOP_BIT\n",
    "    } uart_state_t;\n",
    "    \n",
    "    uart_state_t current_state, next_state;\n",
    "    \n",
    "    logic [BAUD_WIDTH-1:0] baud_counter;\n",
    "    logic [3:0] bit_counter;\n",
    "    logic [DATA_BITS-1:0] shift_reg;\n",
    "    logic baud_tick;\n",
    "    logic parity_bit;\n",
    "    \n",
    "    // Baud rate generator\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            baud_counter <= '0;\n",
    "        end else if (current_state == IDLE) begin\n",
    "            baud_counter <= '0;\n",
    "        end else if (baud_counter == BAUD_TICK - 1) begin\n",
    "            baud_counter <= '0;\n",
    "        end else begin\n",
    "            baud_counter <= baud_counter + 1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign baud_tick = (baud_counter == BAUD_TICK - 1);\n",
    "    \n",
    "    // State register\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            current_state <= IDLE;\n",
    "        end else begin\n",
    "            current_state <= next_state;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Next state logic\n",
    "    always_comb begin\n",
    "        next_state = current_state;\n",
    "        \n",
    "        case (current_state)\n",
    "            IDLE: begin\n",
    "                if (tx_start) begin\n",
    "                    next_state = START_BIT;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            START_BIT: begin\n",
    "                if (baud_tick) begin\n",
    "                    next_state = DATA_BITS_STATE;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            DATA_BITS_STATE: begin\n",
    "                if (baud_tick && (bit_counter == DATA_BITS - 1)) begin\n",
    "                    next_state = PARITY_BIT;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            PARITY_BIT: begin\n",
    "                if (baud_tick) begin\n",
    "                    next_state = STOP_BIT;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            STOP_BIT: begin\n",
    "                if (baud_tick) begin\n",
    "                    next_state = IDLE;\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Data path\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            shift_reg <= '0;\n",
    "            bit_counter <= '0;\n",
    "            parity_bit <= '0;\n",
    "        end else begin\n",
    "            case (current_state)\n",
    "                IDLE: begin\n",
    "                    if (tx_start) begin\n",
    "                        shift_reg <= tx_data;\n",
    "                        parity_bit <= ^tx_data; // Even parity\n",
    "                        bit_counter <= '0;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                DATA_BITS_STATE: begin\n",
    "                    if (baud_tick) begin\n",
    "                        shift_reg <= {1'b0, shift_reg[DATA_BITS-1:1]};\n",
    "                        bit_counter <= bit_counter + 1;\n",
    "                    end\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Output logic\n",
    "    always_comb begin\n",
    "        case (current_state)\n",
    "            IDLE: tx_out = 1'b1;\n",
    "            START_BIT: tx_out = 1'b0;\n",
    "            DATA_BITS_STATE: tx_out = shift_reg[0];\n",
    "            PARITY_BIT: tx_out = parity_bit;\n",
    "            STOP_BIT: tx_out = 1'b1;\n",
    "            default: tx_out = 1'b1;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    assign tx_ready = (current_state == IDLE);\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 20.3 Memory Models\n",
    "\n",
    "##### 20.3.1 Dual-Port RAM\n",
    "\n",
    "```systemverilog\n",
    "// True dual-port RAM with byte enables\n",
    "module dual_port_ram #(\n",
    "    parameter ADDR_WIDTH = 10,\n",
    "    parameter DATA_WIDTH = 32,\n",
    "    parameter BYTE_WIDTH = 8,\n",
    "    parameter NUM_BYTES = DATA_WIDTH / BYTE_WIDTH\n",
    ")(\n",
    "    // Port A\n",
    "    input logic clk_a,\n",
    "    input logic [ADDR_WIDTH-1:0] addr_a,\n",
    "    input logic [DATA_WIDTH-1:0] data_in_a,\n",
    "    input logic [NUM_BYTES-1:0] byte_en_a,\n",
    "    input logic we_a,\n",
    "    input logic en_a,\n",
    "    output logic [DATA_WIDTH-1:0] data_out_a,\n",
    "    \n",
    "    // Port B\n",
    "    input logic clk_b,\n",
    "    input logic [ADDR_WIDTH-1:0] addr_b,\n",
    "    input logic [DATA_WIDTH-1:0] data_in_b,\n",
    "    input logic [NUM_BYTES-1:0] byte_en_b,\n",
    "    input logic we_b,\n",
    "    input logic en_b,\n",
    "    output logic [DATA_WIDTH-1:0] data_out_b\n",
    ");\n",
    "\n",
    "    localparam MEM_DEPTH = 2**ADDR_WIDTH;\n",
    "    \n",
    "    logic [DATA_WIDTH-1:0] memory [MEM_DEPTH];\n",
    "    \n",
    "    // Port A operations\n",
    "    always_ff @(posedge clk_a) begin\n",
    "        if (en_a) begin\n",
    "            if (we_a) begin\n",
    "                for (int i = 0; i < NUM_BYTES; i++) begin\n",
    "                    if (byte_en_a[i]) begin\n",
    "                        memory[addr_a][i*BYTE_WIDTH +: BYTE_WIDTH] <= \n",
    "                            data_in_a[i*BYTE_WIDTH +: BYTE_WIDTH];\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            data_out_a <= memory[addr_a];\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Port B operations\n",
    "    always_ff @(posedge clk_b) begin\n",
    "        if (en_b) begin\n",
    "            if (we_b) begin\n",
    "                for (int i = 0; i < NUM_BYTES; i++) begin\n",
    "                    if (byte_en_b[i]) begin\n",
    "                        memory[addr_b][i*BYTE_WIDTH +: BYTE_WIDTH] <= \n",
    "                            data_in_b[i*BYTE_WIDTH +: BYTE_WIDTH];\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            data_out_b <= memory[addr_b];\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 20.3.2 FIFO Buffer\n",
    "\n",
    "```systemverilog\n",
    "// Synchronous FIFO with configurable depth and width\n",
    "module sync_fifo #(\n",
    "    parameter DATA_WIDTH = 32,\n",
    "    parameter FIFO_DEPTH = 16,\n",
    "    parameter ADDR_WIDTH = $clog2(FIFO_DEPTH)\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // Write interface\n",
    "    input logic wr_en,\n",
    "    input logic [DATA_WIDTH-1:0] wr_data,\n",
    "    output logic full,\n",
    "    output logic almost_full,\n",
    "    \n",
    "    // Read interface\n",
    "    input logic rd_en,\n",
    "    output logic [DATA_WIDTH-1:0] rd_data,\n",
    "    output logic empty,\n",
    "    output logic almost_empty,\n",
    "    \n",
    "    // Status\n",
    "    output logic [ADDR_WIDTH:0] data_count\n",
    ");\n",
    "\n",
    "    logic [DATA_WIDTH-1:0] memory [FIFO_DEPTH];\n",
    "    logic [ADDR_WIDTH:0] wr_ptr, rd_ptr;\n",
    "    logic [ADDR_WIDTH:0] count;\n",
    "    \n",
    "    // Pointer management\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            wr_ptr <= '0;\n",
    "        end else if (wr_en && !full) begin\n",
    "            wr_ptr <= (wr_ptr == FIFO_DEPTH - 1) ? '0 : wr_ptr + 1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            rd_ptr <= '0;\n",
    "        end else if (rd_en && !empty) begin\n",
    "            rd_ptr <= (rd_ptr == FIFO_DEPTH - 1) ? '0 : rd_ptr + 1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Data count\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            count <= '0;\n",
    "        end else begin\n",
    "            case ({wr_en && !full, rd_en && !empty})\n",
    "                2'b10: count <= count + 1;  // Write only\n",
    "                2'b01: count <= count - 1;  // Read only\n",
    "                default: count <= count;    // Both or neither\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Memory operations\n",
    "    always_ff @(posedge clk) begin\n",
    "        if (wr_en && !full) begin\n",
    "            memory[wr_ptr[ADDR_WIDTH-1:0]] <= wr_data;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign rd_data = memory[rd_ptr[ADDR_WIDTH-1:0]];\n",
    "    \n",
    "    // Status flags\n",
    "    assign empty = (count == '0);\n",
    "    assign full = (count == FIFO_DEPTH);\n",
    "    assign almost_empty = (count <= 1);\n",
    "    assign almost_full = (count >= FIFO_DEPTH - 1);\n",
    "    assign data_count = count;\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 20.4 Bus Protocols\n",
    "\n",
    "##### 20.4.1 AXI4-Lite Master Interface\n",
    "\n",
    "```systemverilog\n",
    "// AXI4-Lite Master Interface\n",
    "module axi4_lite_master #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input logic aclk,\n",
    "    input logic aresetn,\n",
    "    \n",
    "    // User interface\n",
    "    input logic req_valid,\n",
    "    input logic req_write,\n",
    "    input logic [ADDR_WIDTH-1:0] req_addr,\n",
    "    input logic [DATA_WIDTH-1:0] req_wdata,\n",
    "    input logic [DATA_WIDTH/8-1:0] req_wstrb,\n",
    "    output logic req_ready,\n",
    "    output logic resp_valid,\n",
    "    output logic [DATA_WIDTH-1:0] resp_rdata,\n",
    "    output logic [1:0] resp_status,\n",
    "    input logic resp_ready,\n",
    "    \n",
    "    // AXI4-Lite Master Interface\n",
    "    // Write Address Channel\n",
    "    output logic [ADDR_WIDTH-1:0] m_axi_awaddr,\n",
    "    output logic [2:0] m_axi_awprot,\n",
    "    output logic m_axi_awvalid,\n",
    "    input logic m_axi_awready,\n",
    "    \n",
    "    // Write Data Channel\n",
    "    output logic [DATA_WIDTH-1:0] m_axi_wdata,\n",
    "    output logic [DATA_WIDTH/8-1:0] m_axi_wstrb,\n",
    "    output logic m_axi_wvalid,\n",
    "    input logic m_axi_wready,\n",
    "    \n",
    "    // Write Response Channel\n",
    "    input logic [1:0] m_axi_bresp,\n",
    "    input logic m_axi_bvalid,\n",
    "    output logic m_axi_bready,\n",
    "    \n",
    "    // Read Address Channel\n",
    "    output logic [ADDR_WIDTH-1:0] m_axi_araddr,\n",
    "    output logic [2:0] m_axi_arprot,\n",
    "    output logic m_axi_arvalid,\n",
    "    input logic m_axi_arready,\n",
    "    \n",
    "    // Read Data Channel\n",
    "    input logic [DATA_WIDTH-1:0] m_axi_rdata,\n",
    "    input logic [1:0] m_axi_rresp,\n",
    "    input logic m_axi_rvalid,\n",
    "    output logic m_axi_rready\n",
    ");\n",
    "\n",
    "    typedef enum logic [2:0] {\n",
    "        IDLE,\n",
    "        WRITE_ADDR,\n",
    "        WRITE_DATA,\n",
    "        WRITE_RESP,\n",
    "        READ_ADDR,\n",
    "        READ_DATA\n",
    "    } axi_state_t;\n",
    "    \n",
    "    axi_state_t current_state, next_state;\n",
    "    \n",
    "    logic [ADDR_WIDTH-1:0] addr_reg;\n",
    "    logic [DATA_WIDTH-1:0] wdata_reg;\n",
    "    logic [DATA_WIDTH/8-1:0] wstrb_reg;\n",
    "    logic write_req;\n",
    "    \n",
    "    // State machine\n",
    "    always_ff @(posedge aclk or negedge aresetn) begin\n",
    "        if (!aresetn) begin\n",
    "            current_state <= IDLE;\n",
    "        end else begin\n",
    "            current_state <= next_state;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Next state logic\n",
    "    always_comb begin\n",
    "        next_state = current_state;\n",
    "        \n",
    "        case (current_state)\n",
    "            IDLE: begin\n",
    "                if (req_valid && req_ready) begin\n",
    "                    if (req_write) begin\n",
    "                        next_state = WRITE_ADDR;\n",
    "                    end else begin\n",
    "                        next_state = READ_ADDR;\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            WRITE_ADDR: begin\n",
    "                if (m_axi_awvalid && m_axi_awready) begin\n",
    "                    next_state = WRITE_DATA;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            WRITE_DATA: begin\n",
    "                if (m_axi_wvalid && m_axi_wready) begin\n",
    "                    next_state = WRITE_RESP;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            WRITE_RESP: begin\n",
    "                if (m_axi_bvalid && m_axi_bready) begin\n",
    "                    next_state = IDLE;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            READ_ADDR: begin\n",
    "                if (m_axi_arvalid && m_axi_arready) begin\n",
    "                    next_state = READ_DATA;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            READ_DATA: begin\n",
    "                if (m_axi_rvalid && m_axi_rready) begin\n",
    "                    next_state = IDLE;\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Register request\n",
    "    always_ff @(posedge aclk or negedge aresetn) begin\n",
    "        if (!aresetn) begin\n",
    "            addr_reg <= '0;\n",
    "            wdata_reg <= '0;\n",
    "            wstrb_reg <= '0;\n",
    "            write_req <= 1'b0;\n",
    "        end else if (req_valid && req_ready) begin\n",
    "            addr_reg <= req_addr;\n",
    "            wdata_reg <= req_wdata;\n",
    "            wstrb_reg <= req_wstrb;\n",
    "            write_req <= req_write;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // AXI signal assignments\n",
    "    assign m_axi_awaddr = addr_reg;\n",
    "    assign m_axi_awprot = 3'b000;\n",
    "    assign m_axi_awvalid = (current_state == WRITE_ADDR);\n",
    "    \n",
    "    assign m_axi_wdata = wdata_reg;\n",
    "    assign m_axi_wstrb = wstrb_reg;\n",
    "    assign m_axi_wvalid = (current_state == WRITE_DATA);\n",
    "    \n",
    "    assign m_axi_bready = (current_state == WRITE_RESP) && resp_ready;\n",
    "    \n",
    "    assign m_axi_araddr = addr_reg;\n",
    "    assign m_axi_arprot = 3'b000;\n",
    "    assign m_axi_arvalid = (current_state == READ_ADDR);\n",
    "    \n",
    "    assign m_axi_rready = (current_state == READ_DATA) && resp_ready;\n",
    "    \n",
    "    // User interface\n",
    "    assign req_ready = (current_state == IDLE);\n",
    "    assign resp_valid = (current_state == WRITE_RESP && m_axi_bvalid) ||\n",
    "                       (current_state == READ_DATA && m_axi_rvalid);\n",
    "    assign resp_rdata = m_axi_rdata;\n",
    "    assign resp_status = write_req ? m_axi_bresp : m_axi_rresp;\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 20.5 Processor Components\n",
    "\n",
    "##### 20.5.1 Simple RISC-V CPU Core\n",
    "\n",
    "```systemverilog\n",
    "// Simplified RISC-V RV32I CPU Core\n",
    "module riscv_core #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // Instruction Memory Interface\n",
    "    output logic [ADDR_WIDTH-1:0] imem_addr,\n",
    "    input logic [DATA_WIDTH-1:0] imem_data,\n",
    "    output logic imem_req,\n",
    "    \n",
    "    // Data Memory Interface\n",
    "    output logic [ADDR_WIDTH-1:0] dmem_addr,\n",
    "    output logic [DATA_WIDTH-1:0] dmem_wdata,\n",
    "    input logic [DATA_WIDTH-1:0] dmem_rdata,\n",
    "    output logic [3:0] dmem_be,\n",
    "    output logic dmem_we,\n",
    "    output logic dmem_req\n",
    ");\n",
    "\n",
    "    // Register file\n",
    "    logic [DATA_WIDTH-1:0] registers [32];\n",
    "    \n",
    "    // Pipeline registers\n",
    "    logic [ADDR_WIDTH-1:0] pc, pc_next;\n",
    "    logic [DATA_WIDTH-1:0] instruction;\n",
    "    logic [DATA_WIDTH-1:0] alu_result;\n",
    "    logic [DATA_WIDTH-1:0] reg_data1, reg_data2;\n",
    "    \n",
    "    // Instruction decode\n",
    "    logic [6:0] opcode;\n",
    "    logic [4:0] rd, rs1, rs2;\n",
    "    logic [2:0] funct3;\n",
    "    logic [6:0] funct7;\n",
    "    logic [DATA_WIDTH-1:0] immediate;\n",
    "    \n",
    "    // Control signals\n",
    "    logic reg_write;\n",
    "    logic [1:0] alu_op;\n",
    "    logic alu_src;\n",
    "    logic mem_read, mem_write;\n",
    "    logic [1:0] mem_to_reg;\n",
    "    logic branch, jump;\n",
    "    logic [3:0] alu_control;\n",
    "    \n",
    "    // Instruction fetch\n",
    "    assign imem_addr = pc;\n",
    "    assign imem_req = 1'b1;\n",
    "    assign instruction = imem_data;\n",
    "    \n",
    "    // Instruction decode\n",
    "    assign opcode = instruction[6:0];\n",
    "    assign rd = instruction[11:7];\n",
    "    assign funct3 = instruction[14:12];\n",
    "    assign rs1 = instruction[19:15];\n",
    "    assign rs2 = instruction[24:20];\n",
    "    assign funct7 = instruction[31:25];\n",
    "    \n",
    "    // Immediate generation\n",
    "    always_comb begin\n",
    "        case (opcode)\n",
    "            7'b0010011, 7'b0000011: // I-type\n",
    "                immediate = {{20{instruction[31]}}, instruction[31:20]};\n",
    "            7'b0100011: // S-type\n",
    "                immediate = {{20{instruction[31]}}, instruction[31:25], instruction[11:7]};\n",
    "            7'b1100011: // B-type\n",
    "                immediate = {{19{instruction[31]}}, instruction[31], instruction[7], \n",
    "                           instruction[30:25], instruction[11:8], 1'b0};\n",
    "            7'b0110111, 7'b0010111: // U-type\n",
    "                immediate = {instruction[31:12], 12'b0};\n",
    "            7'b1101111: // J-type\n",
    "                immediate = {{11{instruction[31]}}, instruction[31], instruction[19:12],\n",
    "                           instruction[20], instruction[30:21], 1'b0};\n",
    "            default:\n",
    "                immediate = 32'b0;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Control unit\n",
    "    always_comb begin\n",
    "        // Default values\n",
    "        reg_write = 1'b0;\n",
    "        alu_op = 2'b00;\n",
    "        alu_src = 1'b0;\n",
    "        mem_read = 1'b0;\n",
    "        mem_write = 1'b0;\n",
    "        mem_to_reg = 2'b00;\n",
    "        branch = 1'b0;\n",
    "        jump = 1'b0;\n",
    "        \n",
    "        case (opcode)\n",
    "            7'b0110011: begin // R-type\n",
    "                reg_write = 1'b1;\n",
    "                alu_op = 2'b10;\n",
    "            end\n",
    "            7'b0010011: begin // I-type ALU\n",
    "                reg_write = 1'b1;\n",
    "                alu_src = 1'b1;\n",
    "                alu_op = 2'b10;\n",
    "            end\n",
    "            7'b0000011: begin // Load\n",
    "                reg_write = 1'b1;\n",
    "                alu_src = 1'b1;\n",
    "                mem_read = 1'b1;\n",
    "                mem_to_reg = 2'b01;\n",
    "            end\n",
    "            7'b0100011: begin // Store\n",
    "                alu_src = 1'b1;\n",
    "                mem_write = 1'b1;\n",
    "            end\n",
    "            7'b1100011: begin // Branch\n",
    "                alu_op = 2'b01;\n",
    "                branch = 1'b1;\n",
    "            end\n",
    "            7'b1101111: begin // JAL\n",
    "                reg_write = 1'b1;\n",
    "                mem_to_reg = 2'b10;\n",
    "                jump = 1'b1;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // ALU control\n",
    "    always_comb begin\n",
    "        case (alu_op)\n",
    "            2'b00: alu_control = 4'b0010; // ADD\n",
    "            2'b01: alu_control = 4'b0110; // SUB (for branch)\n",
    "            2'b10: begin\n",
    "                case (funct3)\n",
    "                    3'b000: alu_control = (funct7[5] && opcode[5]) ? 4'b0110 : 4'b0010; // SUB : ADD\n",
    "                    3'b010: alu_control = 4'b0111; // SLT\n",
    "                    3'b110: alu_control = 4'b0001; // OR\n",
    "                    3'b111: alu_control = 4'b0000; // AND\n",
    "                    default: alu_control = 4'b0010;\n",
    "                endcase\n",
    "            end\n",
    "            default: alu_control = 4'b0010;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Register file read\n",
    "    assign reg_data1 = (rs1 == 5'b0) ? 32'b0 : registers[rs1];\n",
    "    assign reg_data2 = (rs2 == 5'b0) ? 32'b0 : registers[rs2];\n",
    "    \n",
    "    // ALU\n",
    "    logic [DATA_WIDTH-1:0] alu_input2;\n",
    "    logic alu_zero;\n",
    "    \n",
    "    assign alu_input2 = alu_src ? immediate : reg_data2;\n",
    "    \n",
    "    always_comb begin\n",
    "        case (alu_control)\n",
    "            4'b0000: alu_result = reg_data1 & alu_input2; // AND\n",
    "            4'b0001: alu_result = reg_data1 | alu_input2; // OR\n",
    "            4'b0010: alu_result = reg_data1 + alu_input2; // ADD\n",
    "            4'b0110: alu_result = reg_data1 - alu_input2; // SUB\n",
    "            4'b0111: alu_result = ($signed(reg_data1) < $signed(alu_input2)) ? 1 : 0; // SLT\n",
    "            default: alu_result = 32'b0;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    assign alu_zero = (alu_result == 32'b0);\n",
    "    \n",
    "    // Data memory interface\n",
    "    assign dmem_addr = alu_result;\n",
    "    assign dmem_wdata = reg_data2;\n",
    "    assign dmem_be = 4'b1111; // Word access\n",
    "    assign dmem_we = mem_write;\n",
    "    assign dmem_req = mem_read || mem_write;\n",
    "    \n",
    "    // Write back\n",
    "    logic [DATA_WIDTH-1:0] write_data;\n",
    "    \n",
    "    always_comb begin\n",
    "        case (mem_to_reg)\n",
    "            2'b00: write_data = alu_result;\n",
    "            2'b01: write_data = dmem_rdata;\n",
    "            2'b10: write_data = pc + 4; // For JAL\n",
    "            default: write_data = alu_result;\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Register file write\n",
    "    always_ff @(posedge clk) begin\n",
    "        if (reg_write && (rd != 5'b0)) begin\n",
    "            registers[rd] <= write_data;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // PC update\n",
    "    logic pc_src;\n",
    "    assign pc_src = (branch && alu_zero) || jump;\n",
    "    \n",
    "    always_comb begin\n",
    "        if (pc_src) begin\n",
    "            pc_next = pc + immediate;\n",
    "        end else begin\n",
    "            pc_next = pc + 4;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            pc <= 32'h0000_0000;\n",
    "        end else begin\n",
    "            pc <= pc_next;\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 20.5.2 Cache Memory Controller\n",
    "\n",
    "```systemverilog\n",
    "// Direct-mapped cache controller\n",
    "module cache_controller #(\n",
    "    parameter CACHE_SIZE = 1024,     // Cache size in bytes\n",
    "    parameter BLOCK_SIZE = 64,       // Block size in bytes\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // Processor interface\n",
    "    input logic [ADDR_WIDTH-1:0] cpu_addr,\n",
    "    input logic [DATA_WIDTH-1:0] cpu_wdata,\n",
    "    output logic [DATA_WIDTH-1:0] cpu_rdata,\n",
    "    input logic cpu_req,\n",
    "    input logic cpu_we,\n",
    "    output logic cpu_ready,\n",
    "    \n",
    "    // Memory interface\n",
    "    output logic [ADDR_WIDTH-1:0] mem_addr,\n",
    "    output logic [DATA_WIDTH-1:0] mem_wdata,\n",
    "    input logic [DATA_WIDTH-1:0] mem_rdata,\n",
    "    output logic mem_req,\n",
    "    output logic mem_we,\n",
    "    input logic mem_ready\n",
    ");\n",
    "\n",
    "    localparam NUM_BLOCKS = CACHE_SIZE / BLOCK_SIZE;\n",
    "    localparam WORDS_PER_BLOCK = BLOCK_SIZE / (DATA_WIDTH / 8);\n",
    "    localparam INDEX_WIDTH = $clog2(NUM_BLOCKS);\n",
    "    localparam OFFSET_WIDTH = $clog2(WORDS_PER_BLOCK);\n",
    "    localparam TAG_WIDTH = ADDR_WIDTH - INDEX_WIDTH - OFFSET_WIDTH - 2;\n",
    "    \n",
    "    // Cache memory arrays\n",
    "    logic [DATA_WIDTH-1:0] cache_data [NUM_BLOCKS][WORDS_PER_BLOCK];\n",
    "    logic [TAG_WIDTH-1:0] cache_tags [NUM_BLOCKS];\n",
    "    logic cache_valid [NUM_BLOCKS];\n",
    "    logic cache_dirty [NUM_BLOCKS];\n",
    "    \n",
    "    // Address breakdown\n",
    "    logic [TAG_WIDTH-1:0] addr_tag;\n",
    "    logic [INDEX_WIDTH-1:0] addr_index;\n",
    "    logic [OFFSET_WIDTH-1:0] addr_offset;\n",
    "    \n",
    "    assign {addr_tag, addr_index, addr_offset} = cpu_addr[ADDR_WIDTH-1:2];\n",
    "    \n",
    "    // Cache state machine\n",
    "    typedef enum logic [2:0] {\n",
    "        IDLE,\n",
    "        COMPARE_TAG,\n",
    "        ALLOCATE,\n",
    "        WRITEBACK,\n",
    "        REFILL\n",
    "    } cache_state_t;\n",
    "    \n",
    "    cache_state_t current_state, next_state;\n",
    "    \n",
    "    // Cache lookup\n",
    "    logic hit, miss;\n",
    "    logic [OFFSET_WIDTH-1:0] refill_counter;\n",
    "    logic [ADDR_WIDTH-1:0] refill_addr;\n",
    "    \n",
    "    assign hit = cache_valid[addr_index] && \n",
    "                (cache_tags[addr_index] == addr_tag);\n",
    "    assign miss = !hit;\n",
    "    \n",
    "    // State machine\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            current_state <= IDLE;\n",
    "        end else begin\n",
    "            current_state <= next_state;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_comb begin\n",
    "        next_state = current_state;\n",
    "        \n",
    "        case (current_state)\n",
    "            IDLE: begin\n",
    "                if (cpu_req) begin\n",
    "                    next_state = COMPARE_TAG;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            COMPARE_TAG: begin\n",
    "                if (hit) begin\n",
    "                    next_state = IDLE;\n",
    "                end else begin\n",
    "                    if (cache_valid[addr_index] && cache_dirty[addr_index]) begin\n",
    "                        next_state = WRITEBACK;\n",
    "                    end else begin\n",
    "                        next_state = ALLOCATE;\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            WRITEBACK: begin\n",
    "                if (mem_ready && (refill_counter == WORDS_PER_BLOCK - 1)) begin\n",
    "                    next_state = ALLOCATE;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            ALLOCATE: begin\n",
    "                next_state = REFILL;\n",
    "            end\n",
    "            \n",
    "            REFILL: begin\n",
    "                if (mem_ready && (refill_counter == WORDS_PER_BLOCK - 1)) begin\n",
    "                    next_state = COMPARE_TAG;\n",
    "                end\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // Refill counter\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            refill_counter <= '0;\n",
    "        end else begin\n",
    "            case (current_state)\n",
    "                WRITEBACK, REFILL: begin\n",
    "                    if (mem_ready) begin\n",
    "                        refill_counter <= refill_counter + 1;\n",
    "                    end\n",
    "                end\n",
    "                default: begin\n",
    "                    refill_counter <= '0;\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Cache data management\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            for (int i = 0; i < NUM_BLOCKS; i++) begin\n",
    "                cache_valid[i] <= 1'b0;\n",
    "                cache_dirty[i] <= 1'b0;\n",
    "                cache_tags[i] <= '0;\n",
    "            end\n",
    "        end else begin\n",
    "            case (current_state)\n",
    "                COMPARE_TAG: begin\n",
    "                    if (hit && cpu_we) begin\n",
    "                        cache_data[addr_index][addr_offset] <= cpu_wdata;\n",
    "                        cache_dirty[addr_index] <= 1'b1;\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                REFILL: begin\n",
    "                    if (mem_ready) begin\n",
    "                        cache_data[addr_index][refill_counter] <= mem_rdata;\n",
    "                        if (refill_counter == WORDS_PER_BLOCK - 1) begin\n",
    "                            cache_valid[addr_index] <= 1'b1;\n",
    "                            cache_dirty[addr_index] <= 1'b0;\n",
    "                            cache_tags[addr_index] <= addr_tag;\n",
    "                        end\n",
    "                    end\n",
    "                end\n",
    "                \n",
    "                ALLOCATE: begin\n",
    "                    cache_valid[addr_index] <= 1'b0;\n",
    "                end\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Memory interface\n",
    "    always_comb begin\n",
    "        mem_req = 1'b0;\n",
    "        mem_we = 1'b0;\n",
    "        mem_addr = '0;\n",
    "        mem_wdata = '0;\n",
    "        refill_addr = {addr_tag, addr_index, {OFFSET_WIDTH{1'b0}}, 2'b00};\n",
    "        \n",
    "        case (current_state)\n",
    "            WRITEBACK: begin\n",
    "                mem_req = 1'b1;\n",
    "                mem_we = 1'b1;\n",
    "                mem_addr = {cache_tags[addr_index], addr_index, \n",
    "                           refill_counter, 2'b00};\n",
    "                mem_wdata = cache_data[addr_index][refill_counter];\n",
    "            end\n",
    "            \n",
    "            REFILL: begin\n",
    "                mem_req = 1'b1;\n",
    "                mem_we = 1'b0;\n",
    "                mem_addr = refill_addr + (refill_counter << 2);\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "    \n",
    "    // CPU interface\n",
    "    assign cpu_rdata = cache_data[addr_index][addr_offset];\n",
    "    assign cpu_ready = (current_state == COMPARE_TAG && hit) ||\n",
    "                      (current_state == IDLE && !cpu_req);\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 20.5.3 Pipeline Controller with Hazard Detection\n",
    "\n",
    "```systemverilog\n",
    "// 5-stage pipeline controller with hazard detection and forwarding\n",
    "module pipeline_controller (\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // Instruction decode stage\n",
    "    input logic [4:0] id_rs1, id_rs2, id_rd,\n",
    "    input logic id_reg_write,\n",
    "    input logic id_mem_read,\n",
    "    \n",
    "    // Execute stage\n",
    "    input logic [4:0] ex_rs1, ex_rs2, ex_rd,\n",
    "    input logic ex_reg_write,\n",
    "    input logic ex_mem_read,\n",
    "    \n",
    "    // Memory stage\n",
    "    input logic [4:0] mem_rd,\n",
    "    input logic mem_reg_write,\n",
    "    \n",
    "    // Write-back stage\n",
    "    input logic [4:0] wb_rd,\n",
    "    input logic wb_reg_write,\n",
    "    \n",
    "    // Control outputs\n",
    "    output logic pc_write,\n",
    "    output logic if_id_write,\n",
    "    output logic id_ex_flush,\n",
    "    output logic [1:0] forward_a,\n",
    "    output logic [1:0] forward_b,\n",
    "    output logic stall\n",
    ");\n",
    "\n",
    "    // Hazard detection\n",
    "    logic load_use_hazard;\n",
    "    logic control_hazard;\n",
    "    \n",
    "    // Load-use hazard detection\n",
    "    assign load_use_hazard = ex_mem_read && \n",
    "                           ((ex_rd == id_rs1) || (ex_rd == id_rs2)) &&\n",
    "                           (ex_rd != 5'b0);\n",
    "    \n",
    "    // Data forwarding logic\n",
    "    always_comb begin\n",
    "        // Forward A (ALU input A)\n",
    "        if (mem_reg_write && (mem_rd != 5'b0) && (mem_rd == ex_rs1)) begin\n",
    "            forward_a = 2'b10; // Forward from MEM stage\n",
    "        end else if (wb_reg_write && (wb_rd != 5'b0) && (wb_rd == ex_rs1)) begin\n",
    "            forward_a = 2'b01; // Forward from WB stage\n",
    "        end else begin\n",
    "            forward_a = 2'b00; // No forwarding\n",
    "        end\n",
    "        \n",
    "        // Forward B (ALU input B)\n",
    "        if (mem_reg_write && (mem_rd != 5'b0) && (mem_rd == ex_rs2)) begin\n",
    "            forward_b = 2'b10; // Forward from MEM stage\n",
    "        end else if (wb_reg_write && (wb_rd != 5'b0) && (wb_rd == ex_rs2)) begin\n",
    "            forward_b = 2'b01; // Forward from WB stage\n",
    "        end else begin\n",
    "            forward_b = 2'b00; // No forwarding\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Stall logic\n",
    "    assign stall = load_use_hazard;\n",
    "    \n",
    "    // Pipeline control\n",
    "    assign pc_write = !stall;\n",
    "    assign if_id_write = !stall;\n",
    "    assign id_ex_flush = stall || control_hazard;\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 20.6 Complete System Integration Example\n",
    "\n",
    "##### 20.6.1 Simple SoC (System on Chip)\n",
    "\n",
    "```systemverilog\n",
    "// Simple SoC integrating CPU, memory, and peripherals\n",
    "module simple_soc #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    \n",
    "    // GPIO\n",
    "    input logic [15:0] gpio_in,\n",
    "    output logic [15:0] gpio_out,\n",
    "    \n",
    "    // UART\n",
    "    input logic uart_rx,\n",
    "    output logic uart_tx,\n",
    "    \n",
    "    // External memory interface\n",
    "    output logic [ADDR_WIDTH-1:0] ext_mem_addr,\n",
    "    output logic [DATA_WIDTH-1:0] ext_mem_wdata,\n",
    "    input logic [DATA_WIDTH-1:0] ext_mem_rdata,\n",
    "    output logic [3:0] ext_mem_be,\n",
    "    output logic ext_mem_we,\n",
    "    output logic ext_mem_req,\n",
    "    input logic ext_mem_ready\n",
    ");\n",
    "\n",
    "    // Memory map\n",
    "    localparam IMEM_BASE = 32'h0000_0000;\n",
    "    localparam IMEM_SIZE = 32'h0000_4000; // 16KB\n",
    "    localparam DMEM_BASE = 32'h0001_0000;\n",
    "    localparam DMEM_SIZE = 32'h0000_4000; // 16KB\n",
    "    localparam GPIO_BASE = 32'h4000_0000;\n",
    "    localparam UART_BASE = 32'h4000_1000;\n",
    "    localparam EXT_MEM_BASE = 32'h8000_0000;\n",
    "    \n",
    "    // CPU signals\n",
    "    logic [ADDR_WIDTH-1:0] cpu_imem_addr, cpu_dmem_addr;\n",
    "    logic [DATA_WIDTH-1:0] cpu_imem_data, cpu_dmem_wdata, cpu_dmem_rdata;\n",
    "    logic [3:0] cpu_dmem_be;\n",
    "    logic cpu_dmem_we, cpu_imem_req, cpu_dmem_req;\n",
    "    \n",
    "    // Memory select signals\n",
    "    logic sel_imem, sel_dmem, sel_gpio, sel_uart, sel_ext_mem;\n",
    "    \n",
    "    // Address decode\n",
    "    always_comb begin\n",
    "        sel_imem = (cpu_imem_addr >= IMEM_BASE) && \n",
    "                  (cpu_imem_addr < IMEM_BASE + IMEM_SIZE);\n",
    "        sel_dmem = (cpu_dmem_addr >= DMEM_BASE) && \n",
    "                  (cpu_dmem_addr < DMEM_BASE + DMEM_SIZE);\n",
    "        sel_gpio = (cpu_dmem_addr >= GPIO_BASE) && \n",
    "                  (cpu_dmem_addr < GPIO_BASE + 32'h1000);\n",
    "        sel_uart = (cpu_dmem_addr >= UART_BASE) && \n",
    "                  (cpu_dmem_addr < UART_BASE + 32'h1000);\n",
    "        sel_ext_mem = (cpu_dmem_addr >= EXT_MEM_BASE);\n",
    "    end\n",
    "    \n",
    "    // CPU instantiation\n",
    "    riscv_core cpu (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .imem_addr(cpu_imem_addr),\n",
    "        .imem_data(cpu_imem_data),\n",
    "        .imem_req(cpu_imem_req),\n",
    "        .dmem_addr(cpu_dmem_addr),\n",
    "        .dmem_wdata(cpu_dmem_wdata),\n",
    "        .dmem_rdata(cpu_dmem_rdata),\n",
    "        .dmem_be(cpu_dmem_be),\n",
    "        .dmem_we(cpu_dmem_we),\n",
    "        .dmem_req(cpu_dmem_req)\n",
    "    );\n",
    "    \n",
    "    // Instruction memory\n",
    "    logic [DATA_WIDTH-1:0] imem_rdata;\n",
    "    \n",
    "    dual_port_ram #(\n",
    "        .ADDR_WIDTH(12),\n",
    "        .DATA_WIDTH(DATA_WIDTH)\n",
    "    ) instruction_memory (\n",
    "        .clk_a(clk),\n",
    "        .addr_a(cpu_imem_addr[13:2]),\n",
    "        .data_in_a('0),\n",
    "        .byte_en_a('0),\n",
    "        .we_a(1'b0),\n",
    "        .en_a(sel_imem),\n",
    "        .data_out_a(imem_rdata),\n",
    "        .clk_b(clk),\n",
    "        .addr_b('0),\n",
    "        .data_in_b('0),\n",
    "        .byte_en_b('0),\n",
    "        .we_b(1'b0),\n",
    "        .en_b(1'b0),\n",
    "        .data_out_b()\n",
    "    );\n",
    "    \n",
    "    // Data memory\n",
    "    logic [DATA_WIDTH-1:0] dmem_rdata;\n",
    "    \n",
    "    dual_port_ram #(\n",
    "        .ADDR_WIDTH(12),\n",
    "        .DATA_WIDTH(DATA_WIDTH)\n",
    "    ) data_memory (\n",
    "        .clk_a(clk),\n",
    "        .addr_a(cpu_dmem_addr[13:2]),\n",
    "        .data_in_a(cpu_dmem_wdata),\n",
    "        .byte_en_a(cpu_dmem_be),\n",
    "        .we_a(cpu_dmem_we && sel_dmem),\n",
    "        .en_a(sel_dmem),\n",
    "        .data_out_a(dmem_rdata),\n",
    "        .clk_b(clk),\n",
    "        .addr_b('0),\n",
    "        .data_in_b('0),\n",
    "        .byte_en_b('0),\n",
    "        .we_b(1'b0),\n",
    "        .en_b(1'b0),\n",
    "        .data_out_b()\n",
    "    );\n",
    "    \n",
    "    // GPIO controller\n",
    "    logic [DATA_WIDTH-1:0] gpio_rdata;\n",
    "    \n",
    "    gpio_controller gpio_ctrl (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .addr(cpu_dmem_addr[3:2]),\n",
    "        .wdata(cpu_dmem_wdata),\n",
    "        .rdata(gpio_rdata),\n",
    "        .we(cpu_dmem_we && sel_gpio),\n",
    "        .en(sel_gpio),\n",
    "        .gpio_in(gpio_in),\n",
    "        .gpio_out(gpio_out)\n",
    "    );\n",
    "    \n",
    "    // UART controller\n",
    "    logic [DATA_WIDTH-1:0] uart_rdata;\n",
    "    \n",
    "    uart_controller uart_ctrl (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .addr(cpu_dmem_addr[3:2]),\n",
    "        .wdata(cpu_dmem_wdata),\n",
    "        .rdata(uart_rdata),\n",
    "        .we(cpu_dmem_we && sel_uart),\n",
    "        .en(sel_uart),\n",
    "        .uart_rx(uart_rx),\n",
    "        .uart_tx(uart_tx)\n",
    "    );\n",
    "    \n",
    "    // Data multiplexer\n",
    "    always_comb begin\n",
    "        if (sel_dmem) begin\n",
    "            cpu_dmem_rdata = dmem_rdata;\n",
    "        end else if (sel_gpio) begin\n",
    "            cpu_dmem_rdata = gpio_rdata;\n",
    "        end else if (sel_uart) begin\n",
    "            cpu_dmem_rdata = uart_rdata;\n",
    "        end else if (sel_ext_mem) begin\n",
    "            cpu_dmem_rdata = ext_mem_rdata;\n",
    "        end else begin\n",
    "            cpu_dmem_rdata = '0;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign cpu_imem_data = sel_imem ? imem_rdata : '0;\n",
    "    \n",
    "    // External memory interface\n",
    "    assign ext_mem_addr = cpu_dmem_addr;\n",
    "    assign ext_mem_wdata = cpu_dmem_wdata;\n",
    "    assign ext_mem_be = cpu_dmem_be;\n",
    "    assign ext_mem_we = cpu_dmem_we && sel_ext_mem;\n",
    "    assign ext_mem_req = cpu_dmem_req && sel_ext_mem;\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 20.7 Best Practices and Design Guidelines\n",
    "\n",
    "##### 20.7.1 Design Principles\n",
    "\n",
    "1. **Modularity**: Break complex designs into smaller, manageable modules\n",
    "2. **Parameterization**: Use parameters to make designs configurable and reusable\n",
    "3. **Clock Domain Crossing**: Properly handle signals crossing different clock domains\n",
    "4. **Reset Strategy**: Implement consistent reset strategies across all modules\n",
    "5. **Naming Conventions**: Use clear, consistent naming for signals and modules\n",
    "\n",
    "##### 20.7.2 Performance Optimization\n",
    "\n",
    "```systemverilog\n",
    "// Example of optimized design patterns\n",
    "\n",
    "// 1. Pipeline critical paths\n",
    "module optimized_multiplier #(\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic [WIDTH-1:0] a, b,\n",
    "    input logic valid_in,\n",
    "    output logic [2*WIDTH-1:0] product,\n",
    "    output logic valid_out\n",
    ");\n",
    "\n",
    "    // Pipeline stages for large multiplier\n",
    "    logic [WIDTH-1:0] a_reg1, b_reg1;\n",
    "    logic [2*WIDTH-1:0] partial_product;\n",
    "    logic valid_reg1, valid_reg2;\n",
    "    \n",
    "    // Stage 1: Register inputs\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            a_reg1 <= '0;\n",
    "            b_reg1 <= '0;\n",
    "            valid_reg1 <= 1'b0;\n",
    "        end else begin\n",
    "            a_reg1 <= a;\n",
    "            b_reg1 <= b;\n",
    "            valid_reg1 <= valid_in;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Stage 2: Multiplication\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            partial_product <= '0;\n",
    "            valid_reg2 <= 1'b0;\n",
    "        end else begin\n",
    "            partial_product <= a_reg1 * b_reg1;\n",
    "            valid_reg2 <= valid_reg1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Stage 3: Output\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            product <= '0;\n",
    "            valid_out <= 1'b0;\n",
    "        end else begin\n",
    "            product <= partial_product;\n",
    "            valid_out <= valid_reg2;\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "\n",
    "// 2. Resource sharing\n",
    "module shared_alu #(\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic [WIDTH-1:0] operand_a, operand_b,\n",
    "    input logic [1:0] operation,\n",
    "    input logic enable,\n",
    "    output logic [WIDTH-1:0] result\n",
    ");\n",
    "\n",
    "    // Shared ALU for multiple operations\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            result <= '0;\n",
    "        end else if (enable) begin\n",
    "            case (operation)\n",
    "                2'b00: result <= operand_a + operand_b;\n",
    "                2'b01: result <= operand_a - operand_b;\n",
    "                2'b10: result <= operand_a & operand_b;\n",
    "                2'b11: result <= operand_a | operand_b;\n",
    "            endcase\n",
    "        end\n",
    "    end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 20.7.3 Verification Considerations\n",
    "\n",
    "When designing these components, consider:\n",
    "\n",
    "1. **Testability**: Include test modes and observability points\n",
    "2. **Assertions**: Add SystemVerilog assertions for critical properties\n",
    "3. **Coverage**: Ensure all code paths and corner cases are testable\n",
    "4. **Formal Verification**: Design with formal verification in mind\n",
    "\n",
    "#### Summary\n",
    "\n",
    "This chapter demonstrated practical SystemVerilog implementations across various domains:\n",
    "\n",
    "- **Combinational Logic**: ALU, encoders, and barrel shifters showing advanced combinational design techniques\n",
    "- **Sequential Logic**: Counters and state machines with real-world UART example\n",
    "- **Memory Systems**: Dual-port RAM and FIFO implementations with proper handling of memory interfaces\n",
    "- **Bus Protocols**: AXI4-Lite master showing industry-standard communication protocols\n",
    "- **Processor Components**: RISC-V core, cache controller, and pipeline management demonstrating complex digital systems\n",
    "\n",
    "Each example incorporates SystemVerilog best practices including parameterization, proper clocking, reset handling, and modular design. These examples serve as templates for developing robust, scalable digital systems in real-world applications."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "339145e7",
   "metadata": {},
   "source": [
    "### Chapter 21: Verification Examples\n",
    "\n",
    "This chapter provides comprehensive verification examples using SystemVerilog, demonstrating industry-standard verification methodologies and best practices.\n",
    "\n",
    "#### 21.1 Testbench for ALU\n",
    "\n",
    "Let's start with a complete testbench for an Arithmetic Logic Unit (ALU) that demonstrates stimulus generation, checking, and coverage collection.\n",
    "\n",
    "##### ALU Design Under Test (DUT)\n",
    "\n",
    "```systemverilog\n",
    "module alu #(\n",
    "    parameter WIDTH = 8\n",
    ")(\n",
    "    input  logic [WIDTH-1:0] a,\n",
    "    input  logic [WIDTH-1:0] b,\n",
    "    input  logic [3:0]       op,\n",
    "    output logic [WIDTH-1:0] result,\n",
    "    output logic             zero,\n",
    "    output logic             overflow,\n",
    "    output logic             carry\n",
    ");\n",
    "\n",
    "    always_comb begin\n",
    "        {carry, result} = '0;\n",
    "        overflow = 1'b0;\n",
    "        \n",
    "        case (op)\n",
    "            4'b0000: {carry, result} = a + b;           // ADD\n",
    "            4'b0001: {carry, result} = a - b;           // SUB\n",
    "            4'b0010: result = a & b;                    // AND\n",
    "            4'b0011: result = a | b;                    // OR\n",
    "            4'b0100: result = a ^ b;                    // XOR\n",
    "            4'b0101: result = ~a;                       // NOT\n",
    "            4'b0110: {carry, result} = {1'b0, a} << 1; // SHL\n",
    "            4'b0111: result = a >> 1;                   // SHR\n",
    "            4'b1000: result = (a < b) ? 1 : 0;         // SLT\n",
    "            default: result = '0;\n",
    "        endcase\n",
    "        \n",
    "        zero = (result == 0);\n",
    "        \n",
    "        // Overflow detection for addition/subtraction\n",
    "        if (op == 4'b0000) // ADD\n",
    "            overflow = (a[WIDTH-1] == b[WIDTH-1]) && (result[WIDTH-1] != a[WIDTH-1]);\n",
    "        else if (op == 4'b0001) // SUB\n",
    "            overflow = (a[WIDTH-1] != b[WIDTH-1]) && (result[WIDTH-1] != a[WIDTH-1]);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Comprehensive ALU Testbench\n",
    "\n",
    "```systemverilog\n",
    "class alu_transaction;\n",
    "    rand logic [7:0] a;\n",
    "    rand logic [7:0] b;\n",
    "    rand logic [3:0] op;\n",
    "    \n",
    "    logic [7:0] result;\n",
    "    logic       zero;\n",
    "    logic       overflow;\n",
    "    logic       carry;\n",
    "    \n",
    "    // Constraints\n",
    "    constraint op_dist {\n",
    "        op dist {\n",
    "            4'b0000 := 20, // ADD\n",
    "            4'b0001 := 20, // SUB\n",
    "            4'b0010 := 10, // AND\n",
    "            4'b0011 := 10, // OR\n",
    "            4'b0100 := 10, // XOR\n",
    "            4'b0101 := 10, // NOT\n",
    "            4'b0110 := 10, // SHL\n",
    "            4'b0111 := 10, // SHR\n",
    "            4'b1000 := 10  // SLT\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    constraint operand_dist {\n",
    "        a dist {\n",
    "            8'h00       := 5,\n",
    "            8'hFF       := 5,\n",
    "            [8'h01:8'hFE] := 90\n",
    "        };\n",
    "        b dist {\n",
    "            8'h00       := 5,\n",
    "            8'hFF       := 5,\n",
    "            [8'h01:8'hFE] := 90\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    // Display function\n",
    "    function void display(string prefix = \"\");\n",
    "        $display(\"%s a=%02h, b=%02h, op=%b, result=%02h, z=%b, ov=%b, c=%b\",\n",
    "                 prefix, a, b, op, result, zero, overflow, carry);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class alu_driver;\n",
    "    virtual alu_if vif;\n",
    "    mailbox #(alu_transaction) gen2drv;\n",
    "    \n",
    "    function new(virtual alu_if vif, mailbox #(alu_transaction) gen2drv);\n",
    "        this.vif = vif;\n",
    "        this.gen2drv = gen2drv;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        alu_transaction trans;\n",
    "        forever begin\n",
    "            gen2drv.get(trans);\n",
    "            drive_transaction(trans);\n",
    "            #1ns; // Small delay for signal propagation\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task drive_transaction(alu_transaction trans);\n",
    "        vif.a <= trans.a;\n",
    "        vif.b <= trans.b;\n",
    "        vif.op <= trans.op;\n",
    "        @(posedge vif.clk);\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class alu_monitor;\n",
    "    virtual alu_if vif;\n",
    "    mailbox #(alu_transaction) mon2chk;\n",
    "    \n",
    "    function new(virtual alu_if vif, mailbox #(alu_transaction) mon2chk);\n",
    "        this.vif = vif;\n",
    "        this.mon2chk = mon2chk;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        alu_transaction trans;\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            trans = new();\n",
    "            trans.a = vif.a;\n",
    "            trans.b = vif.b;\n",
    "            trans.op = vif.op;\n",
    "            trans.result = vif.result;\n",
    "            trans.zero = vif.zero;\n",
    "            trans.overflow = vif.overflow;\n",
    "            trans.carry = vif.carry;\n",
    "            mon2chk.put(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class alu_scoreboard;\n",
    "    mailbox #(alu_transaction) mon2chk;\n",
    "    int pass_count = 0;\n",
    "    int fail_count = 0;\n",
    "    \n",
    "    function new(mailbox #(alu_transaction) mon2chk);\n",
    "        this.mon2chk = mon2chk;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        alu_transaction trans;\n",
    "        forever begin\n",
    "            mon2chk.get(trans);\n",
    "            check_result(trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task check_result(alu_transaction trans);\n",
    "        logic [8:0] expected_result;\n",
    "        logic expected_zero, expected_overflow, expected_carry;\n",
    "        \n",
    "        case (trans.op)\n",
    "            4'b0000: begin // ADD\n",
    "                {expected_carry, expected_result[7:0]} = trans.a + trans.b;\n",
    "                expected_overflow = (trans.a[7] == trans.b[7]) && \n",
    "                                  (expected_result[7] != trans.a[7]);\n",
    "            end\n",
    "            4'b0001: begin // SUB\n",
    "                {expected_carry, expected_result[7:0]} = trans.a - trans.b;\n",
    "                expected_overflow = (trans.a[7] != trans.b[7]) && \n",
    "                                  (expected_result[7] != trans.a[7]);\n",
    "            end\n",
    "            4'b0010: begin expected_result[7:0] = trans.a & trans.b; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b0011: begin expected_result[7:0] = trans.a | trans.b; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b0100: begin expected_result[7:0] = trans.a ^ trans.b; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b0101: begin expected_result[7:0] = ~trans.a; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b0110: begin {expected_carry, expected_result[7:0]} = {1'b0, trans.a} << 1; expected_overflow = 0; end\n",
    "            4'b0111: begin expected_result[7:0] = trans.a >> 1; expected_carry = 0; expected_overflow = 0; end\n",
    "            4'b1000: begin expected_result[7:0] = (trans.a < trans.b) ? 1 : 0; expected_carry = 0; expected_overflow = 0; end\n",
    "            default: begin expected_result[7:0] = 0; expected_carry = 0; expected_overflow = 0; end\n",
    "        endcase\n",
    "        \n",
    "        expected_zero = (expected_result[7:0] == 0);\n",
    "        \n",
    "        if (trans.result === expected_result[7:0] && \n",
    "            trans.zero === expected_zero && \n",
    "            trans.overflow === expected_overflow && \n",
    "            trans.carry === expected_carry) begin\n",
    "            pass_count++;\n",
    "            trans.display(\"PASS: \");\n",
    "        end else begin\n",
    "            fail_count++;\n",
    "            trans.display(\"FAIL: \");\n",
    "            $display(\"      Expected: result=%02h, z=%b, ov=%b, c=%b\", \n",
    "                     expected_result[7:0], expected_zero, expected_overflow, expected_carry);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    function void report();\n",
    "        $display(\"=== ALU Testbench Results ===\");\n",
    "        $display(\"PASS: %0d\", pass_count);\n",
    "        $display(\"FAIL: %0d\", fail_count);\n",
    "        $display(\"TOTAL: %0d\", pass_count + fail_count);\n",
    "        if (fail_count == 0)\n",
    "            $display(\" ALL TESTS PASSED \");\n",
    "        else\n",
    "            $display(\" %0d TESTS FAILED \", fail_count);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class alu_generator;\n",
    "    mailbox #(alu_transaction) gen2drv;\n",
    "    int num_trans = 1000;\n",
    "    \n",
    "    function new(mailbox #(alu_transaction) gen2drv);\n",
    "        this.gen2drv = gen2drv;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        alu_transaction trans;\n",
    "        repeat(num_trans) begin\n",
    "            trans = new();\n",
    "            assert(trans.randomize()) else $fatal(\"Randomization failed\");\n",
    "            gen2drv.put(trans);\n",
    "        end\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "interface alu_if(input logic clk);\n",
    "    logic [7:0] a;\n",
    "    logic [7:0] b;\n",
    "    logic [3:0] op;\n",
    "    logic [7:0] result;\n",
    "    logic       zero;\n",
    "    logic       overflow;\n",
    "    logic       carry;\n",
    "endinterface\n",
    "\n",
    "// Coverage\n",
    "covergroup alu_cg @(posedge alu_if.clk);\n",
    "    option.per_instance = 1;\n",
    "    \n",
    "    cp_a: coverpoint alu_if.a {\n",
    "        bins zero = {8'h00};\n",
    "        bins max = {8'hFF};\n",
    "        bins low = {[8'h01:8'h7F]};\n",
    "        bins high = {[8'h80:8'hFE]};\n",
    "    }\n",
    "    \n",
    "    cp_b: coverpoint alu_if.b {\n",
    "        bins zero = {8'h00};\n",
    "        bins max = {8'hFF};\n",
    "        bins low = {[8'h01:8'h7F]};\n",
    "        bins high = {[8'h80:8'hFE]};\n",
    "    }\n",
    "    \n",
    "    cp_op: coverpoint alu_if.op {\n",
    "        bins add = {4'b0000};\n",
    "        bins sub = {4'b0001};\n",
    "        bins and_op = {4'b0010};\n",
    "        bins or_op = {4'b0011};\n",
    "        bins xor_op = {4'b0100};\n",
    "        bins not_op = {4'b0101};\n",
    "        bins shl = {4'b0110};\n",
    "        bins shr = {4'b0111};\n",
    "        bins slt = {4'b1000};\n",
    "    }\n",
    "    \n",
    "    cp_flags: coverpoint {alu_if.zero, alu_if.overflow, alu_if.carry} {\n",
    "        bins no_flags = {3'b000};\n",
    "        bins zero_only = {3'b100};\n",
    "        bins carry_only = {3'b001};\n",
    "        bins overflow_only = {3'b010};\n",
    "        bins zero_carry = {3'b101};\n",
    "        bins zero_overflow = {3'b110};\n",
    "        bins carry_overflow = {3'b011};\n",
    "        bins all_flags = {3'b111};\n",
    "    }\n",
    "    \n",
    "    // Cross coverage\n",
    "    cross_op_flags: cross cp_op, cp_flags;\n",
    "endgroup\n",
    "\n",
    "module alu_testbench();\n",
    "    logic clk = 0;\n",
    "    always #5ns clk = ~clk;\n",
    "    \n",
    "    alu_if aif(clk);\n",
    "    alu_cg cg = new();\n",
    "    \n",
    "    alu #(.WIDTH(8)) dut (\n",
    "        .a(aif.a),\n",
    "        .b(aif.b),\n",
    "        .op(aif.op),\n",
    "        .result(aif.result),\n",
    "        .zero(aif.zero),\n",
    "        .overflow(aif.overflow),\n",
    "        .carry(aif.carry)\n",
    "    );\n",
    "    \n",
    "    initial begin\n",
    "        mailbox #(alu_transaction) gen2drv = new();\n",
    "        mailbox #(alu_transaction) mon2chk = new();\n",
    "        \n",
    "        alu_generator gen = new(gen2drv);\n",
    "        alu_driver drv = new(aif, gen2drv);\n",
    "        alu_monitor mon = new(aif, mon2chk);\n",
    "        alu_scoreboard sb = new(mon2chk);\n",
    "        \n",
    "        fork\n",
    "            gen.run();\n",
    "            drv.run();\n",
    "            mon.run();\n",
    "            sb.run();\n",
    "        join_any\n",
    "        \n",
    "        #100ns; // Allow final transactions to complete\n",
    "        sb.report();\n",
    "        $display(\"Coverage: %.2f%%\", cg.get_coverage());\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 21.2 Memory Controller Verification\n",
    "\n",
    "Memory controllers require sophisticated verification to ensure correct data integrity, timing, and protocol compliance.\n",
    "\n",
    "##### Memory Controller Interface\n",
    "\n",
    "```systemverilog\n",
    "interface mem_ctrl_if(input logic clk, rst_n);\n",
    "    // CPU Interface\n",
    "    logic [31:0] addr;\n",
    "    logic [31:0] wdata;\n",
    "    logic [31:0] rdata;\n",
    "    logic        we;\n",
    "    logic        re;\n",
    "    logic        ready;\n",
    "    logic        valid;\n",
    "    \n",
    "    // Memory Interface\n",
    "    logic [31:0] mem_addr;\n",
    "    logic [31:0] mem_wdata;\n",
    "    logic [31:0] mem_rdata;\n",
    "    logic        mem_we;\n",
    "    logic        mem_re;\n",
    "    logic        mem_ready;\n",
    "    \n",
    "    // Control signals\n",
    "    logic        refresh_req;\n",
    "    logic        refresh_ack;\n",
    "    \n",
    "    modport cpu (\n",
    "        output addr, wdata, we, re, valid,\n",
    "        input  rdata, ready\n",
    "    );\n",
    "    \n",
    "    modport mem (\n",
    "        input  mem_addr, mem_wdata, mem_we, mem_re,\n",
    "        output mem_rdata, mem_ready\n",
    "    );\n",
    "    \n",
    "    modport ctrl (\n",
    "        input  addr, wdata, we, re, valid, mem_rdata, mem_ready, refresh_req,\n",
    "        output rdata, ready, mem_addr, mem_wdata, mem_we, mem_re, refresh_ack\n",
    "    );\n",
    "endinterface\n",
    "\n",
    "class mem_transaction;\n",
    "    typedef enum {READ, WRITE, REFRESH} trans_type_e;\n",
    "    \n",
    "    rand trans_type_e trans_type;\n",
    "    rand logic [31:0] addr;\n",
    "    rand logic [31:0] data;\n",
    "    rand int          delay;\n",
    "    \n",
    "    logic [31:0] expected_data;\n",
    "    logic        error;\n",
    "    time         start_time;\n",
    "    time         end_time;\n",
    "    \n",
    "    constraint addr_align { addr[1:0] == 2'b00; } // Word aligned\n",
    "    constraint delay_range { delay inside {[0:10]}; }\n",
    "    constraint trans_dist {\n",
    "        trans_type dist {\n",
    "            READ    := 40,\n",
    "            WRITE   := 40,\n",
    "            REFRESH := 5\n",
    "        };\n",
    "    }\n",
    "    \n",
    "    function void display(string prefix = \"\");\n",
    "        $display(\"%s [%0t] Type=%s, Addr=%08h, Data=%08h, Delay=%0d\", \n",
    "                 prefix, $time, trans_type.name(), addr, data, delay);\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class mem_model;\n",
    "    logic [31:0] memory [logic [31:0]];\n",
    "    \n",
    "    function void write(logic [31:0] addr, logic [31:0] data);\n",
    "        memory[addr] = data;\n",
    "        $display(\"[MEM_MODEL] Write: Addr=%08h, Data=%08h\", addr, data);\n",
    "    endfunction\n",
    "    \n",
    "    function logic [31:0] read(logic [31:0] addr);\n",
    "        if (memory.exists(addr)) begin\n",
    "            $display(\"[MEM_MODEL] Read: Addr=%08h, Data=%08h\", addr, memory[addr]);\n",
    "            return memory[addr];\n",
    "        end else begin\n",
    "            $display(\"[MEM_MODEL] Read: Addr=%08h, Data=XXXXXXXX (uninitialized)\", addr);\n",
    "            return 32'hXXXXXXXX;\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    function void clear();\n",
    "        memory.delete();\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "class mem_driver;\n",
    "    virtual mem_ctrl_if.cpu vif;\n",
    "    mailbox #(mem_transaction) gen2drv;\n",
    "    mem_model mem_ref;\n",
    "    \n",
    "    function new(virtual mem_ctrl_if.cpu vif, mailbox #(mem_transaction) gen2drv, mem_model mem_ref);\n",
    "        this.vif = vif;\n",
    "        this.gen2drv = gen2drv;\n",
    "        this.mem_ref = mem_ref;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        mem_transaction trans;\n",
    "        forever begin\n",
    "            gen2drv.get(trans);\n",
    "            case (trans.trans_type)\n",
    "                mem_transaction::READ: drive_read(trans);\n",
    "                mem_transaction::WRITE: drive_write(trans);\n",
    "                mem_transaction::REFRESH: drive_refresh(trans);\n",
    "            endcase\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task drive_write(mem_transaction trans);\n",
    "        trans.start_time = $time;\n",
    "        \n",
    "        @(posedge vif.clk);\n",
    "        vif.addr <= trans.addr;\n",
    "        vif.wdata <= trans.data;\n",
    "        vif.we <= 1'b1;\n",
    "        vif.valid <= 1'b1;\n",
    "        \n",
    "        wait(vif.ready);\n",
    "        @(posedge vif.clk);\n",
    "        vif.we <= 1'b0;\n",
    "        vif.valid <= 1'b0;\n",
    "        \n",
    "        // Update reference model\n",
    "        mem_ref.write(trans.addr, trans.data);\n",
    "        trans.end_time = $time;\n",
    "        trans.display(\"WRITE: \");\n",
    "    endtask\n",
    "    \n",
    "    task drive_read(mem_transaction trans);\n",
    "        trans.start_time = $time;\n",
    "        \n",
    "        @(posedge vif.clk);\n",
    "        vif.addr <= trans.addr;\n",
    "        vif.re <= 1'b1;\n",
    "        vif.valid <= 1'b1;\n",
    "        \n",
    "        wait(vif.ready);\n",
    "        @(posedge vif.clk);\n",
    "        trans.data = vif.rdata;\n",
    "        vif.re <= 1'b0;\n",
    "        vif.valid <= 1'b0;\n",
    "        \n",
    "        trans.expected_data = mem_ref.read(trans.addr);\n",
    "        trans.end_time = $time;\n",
    "        trans.display(\"READ:  \");\n",
    "    endtask\n",
    "    \n",
    "    task drive_refresh(mem_transaction trans);\n",
    "        trans.start_time = $time;\n",
    "        // Refresh is typically handled by the controller internally\n",
    "        repeat(trans.delay) @(posedge vif.clk);\n",
    "        trans.end_time = $time;\n",
    "        trans.display(\"REFRESH: \");\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class mem_scoreboard;\n",
    "    mailbox #(mem_transaction) mon2chk;\n",
    "    int read_pass = 0, read_fail = 0;\n",
    "    int write_count = 0;\n",
    "    real avg_latency = 0;\n",
    "    int total_latency = 0;\n",
    "    \n",
    "    function new(mailbox #(mem_transaction) mon2chk);\n",
    "        this.mon2chk = mon2chk;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        mem_transaction trans;\n",
    "        forever begin\n",
    "            mon2chk.get(trans);\n",
    "            check_transaction(trans);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    task check_transaction(mem_transaction trans);\n",
    "        int latency = (trans.end_time - trans.start_time) / 1ns;\n",
    "        total_latency += latency;\n",
    "        \n",
    "        case (trans.trans_type)\n",
    "            mem_transaction::READ: begin\n",
    "                if (trans.data === trans.expected_data) begin\n",
    "                    read_pass++;\n",
    "                    $display(\"READ PASS: Addr=%08h, Data=%08h, Latency=%0d ns\", \n",
    "                             trans.addr, trans.data, latency);\n",
    "                end else begin\n",
    "                    read_fail++;\n",
    "                    $display(\"READ FAIL: Addr=%08h, Got=%08h, Expected=%08h\", \n",
    "                             trans.addr, trans.data, trans.expected_data);\n",
    "                end\n",
    "            end\n",
    "            mem_transaction::WRITE: begin\n",
    "                write_count++;\n",
    "                $display(\"WRITE: Addr=%08h, Data=%08h, Latency=%0d ns\", \n",
    "                         trans.addr, trans.data, latency);\n",
    "            end\n",
    "        endcase\n",
    "    endtask\n",
    "    \n",
    "    function void report();\n",
    "        $display(\"=== Memory Controller Test Results ===\");\n",
    "        $display(\"Reads  - Pass: %0d, Fail: %0d\", read_pass, read_fail);\n",
    "        $display(\"Writes - Count: %0d\", write_count);\n",
    "        if (read_pass + write_count > 0)\n",
    "            avg_latency = real'(total_latency) / real'(read_pass + write_count);\n",
    "        $display(\"Average Latency: %.1f ns\", avg_latency);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 21.3 Bus Protocol Checker\n",
    "\n",
    "Protocol checkers verify that bus transactions follow the specified protocol rules.\n",
    "\n",
    "##### AXI4-Lite Protocol Checker\n",
    "\n",
    "```systemverilog\n",
    "class axi4_lite_checker;\n",
    "    virtual axi4_lite_if vif;\n",
    "    \n",
    "    // Protocol violation counters\n",
    "    int addr_phase_violations = 0;\n",
    "    int data_phase_violations = 0;\n",
    "    int handshake_violations = 0;\n",
    "    \n",
    "    function new(virtual axi4_lite_if vif);\n",
    "        this.vif = vif;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        fork\n",
    "            check_write_address_channel();\n",
    "            check_write_data_channel();\n",
    "            check_write_response_channel();\n",
    "            check_read_address_channel();\n",
    "            check_read_data_channel();\n",
    "        join\n",
    "    endtask\n",
    "    \n",
    "    // Write Address Channel Checks\n",
    "    task check_write_address_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: AWVALID once asserted, must remain high until AWREADY\n",
    "            if (vif.awvalid && !vif.awready) begin\n",
    "                logic prev_awvalid = vif.awvalid;\n",
    "                logic [31:0] prev_awaddr = vif.awaddr;\n",
    "                logic [2:0] prev_awprot = vif.awprot;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (!vif.awvalid) begin\n",
    "                    $error(\"AXI4-Lite Violation: AWVALID deasserted before AWREADY\");\n",
    "                    addr_phase_violations++;\n",
    "                end\n",
    "                \n",
    "                if (vif.awvalid && (vif.awaddr !== prev_awaddr || vif.awprot !== prev_awprot)) begin\n",
    "                    $error(\"AXI4-Lite Violation: AW signals changed while AWVALID high\");\n",
    "                    addr_phase_violations++;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Check: Address alignment\n",
    "            if (vif.awvalid && vif.awaddr[1:0] !== 2'b00) begin\n",
    "                $error(\"AXI4-Lite Violation: Unaligned address %08h\", vif.awaddr);\n",
    "                addr_phase_violations++;\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Write Data Channel Checks\n",
    "    task check_write_data_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: WVALID stability\n",
    "            if (vif.wvalid && !vif.wready) begin\n",
    "                logic [31:0] prev_wdata = vif.wdata;\n",
    "                logic [3:0] prev_wstrb = vif.wstrb;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (vif.wvalid && (vif.wdata !== prev_wdata || vif.wstrb !== prev_wstrb)) begin\n",
    "                    $error(\"AXI4-Lite Violation: W signals changed while WVALID high\");\n",
    "                    data_phase_violations++;\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Check: Write strobe validity\n",
    "            if (vif.wvalid) begin\n",
    "                for (int i = 0; i < 4; i++) begin\n",
    "                    if (vif.wstrb[i] && vif.wdata[i*8+7:i*8] === 8'hXX) begin\n",
    "                        $warning(\"Write data contains X when strobe is active for byte %0d\", i);\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Write Response Channel Checks\n",
    "    task check_write_response_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: BVALID stability\n",
    "            if (vif.bvalid && !vif.bready) begin\n",
    "                logic [1:0] prev_bresp = vif.bresp;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (vif.bvalid && vif.bresp !== prev_bresp) begin\n",
    "                    $error(\"AXI4-Lite Violation: BRESP changed while BVALID high\");\n",
    "                    handshake_violations++;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Read Address Channel Checks\n",
    "    task check_read_address_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Similar checks as write address channel\n",
    "            if (vif.arvalid && !vif.arready) begin\n",
    "                logic [31:0] prev_araddr = vif.araddr;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (vif.arvalid && vif.araddr !== prev_araddr) begin\n",
    "                    $error(\"AXI4-Lite Violation: ARADDR changed while ARVALID high\");\n",
    "                    addr_phase_violations++;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // Read Data Channel Checks\n",
    "    task check_read_data_channel();\n",
    "        forever begin\n",
    "            @(posedge vif.clk);\n",
    "            \n",
    "            // Check: RVALID stability\n",
    "            if (vif.rvalid && !vif.rready) begin\n",
    "                logic [31:0] prev_rdata = vif.rdata;\n",
    "                logic [1:0] prev_rresp = vif.rresp;\n",
    "                \n",
    "                @(posedge vif.clk);\n",
    "                if (vif.rvalid && (vif.rdata !== prev_rdata || vif.rresp !== prev_rresp)) begin\n",
    "                    $error(\"AXI4-Lite Violation: R signals changed while RVALID high\");\n",
    "                    data_phase_violations++;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    function void report();\n",
    "        $display(\"=== AXI4-Lite Protocol Checker Results ===\");\n",
    "        $display(\"Address Phase Violations: %0d\", addr_phase_violations);\n",
    "        $display(\"Data Phase Violations: %0d\", data_phase_violations);\n",
    "        $display(\"Handshake Violations: %0d\", handshake_violations);\n",
    "        \n",
    "        int total_violations = addr_phase_violations + data_phase_violations + handshake_violations;\n",
    "        if (total_violations == 0)\n",
    "            $display(\" NO PROTOCOL VIOLATIONS DETECTED \");\n",
    "        else\n",
    "            $display(\" %0d TOTAL PROTOCOL VIOLATIONS \", total_violations);\n",
    "    endfunction\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 21.4 Coverage-Driven Test Scenarios\n",
    "\n",
    "Coverage-driven verification ensures comprehensive testing by measuring what has been tested and directing stimulus generation toward untested scenarios.\n",
    "\n",
    "##### Functional Coverage Example\n",
    "\n",
    "```systemverilog\n",
    "class cache_coverage;\n",
    "    // Cache parameters\n",
    "    parameter CACHE_SIZE = 1024;\n",
    "    parameter LINE_SIZE = 64;\n",
    "    parameter ASSOCIATIVITY = 4;\n",
    "    \n",
    "    // Coverage variables\n",
    "    logic [31:0] addr;\n",
    "    logic        hit;\n",
    "    logic        miss;\n",
    "    logic [1:0]  cache_state; // 00=Invalid, 01=Shared, 10=Exclusive, 11=Modified\n",
    "    logic [2:0]  operation;   // 000=Read, 001=Write, 010=Prefetch, etc.\n",
    "    \n",
    "    covergroup cache_cg @(posedge clk);\n",
    "        option.per_instance = 1;\n",
    "        option.name = \"cache_coverage\";\n",
    "        \n",
    "        // Basic operation coverage\n",
    "        cp_operation: coverpoint operation {\n",
    "            bins read = {3'b000};\n",
    "            bins write = {3'b001};\n",
    "            bins prefetch = {3'b010};\n",
    "            bins flush = {3'b011};\n",
    "            bins invalidate = {3'b100};\n",
    "        }\n",
    "        \n",
    "        // Cache state coverage\n",
    "        cp_state: coverpoint cache_state {\n",
    "            bins invalid = {2'b00};\n",
    "            bins shared = {2'b01};\n",
    "            bins exclusive = {2'b10};\n",
    "            bins modified = {2'b11};\n",
    "        }\n",
    "        \n",
    "        // Hit/Miss coverage\n",
    "        cp_hit_miss: coverpoint {hit, miss} {\n",
    "            bins hit_only = {2'b10};\n",
    "            bins miss_only = {2'b01};\n",
    "            illegal_bins both = {2'b11};\n",
    "            ignore_bins neither = {2'b00};\n",
    "        }\n",
    "        \n",
    "        // Address coverage - focus on cache line boundaries\n",
    "        cp_address: coverpoint addr[11:6] { // Cache line index\n",
    "            bins low_lines[] = {[0:15]};\n",
    "            bins mid_lines[] = {[16:47]};\n",
    "            bins high_lines[] = {[48:63]};\n",
    "        }\n",
    "        \n",
    "        // Cache set coverage\n",
    "        cp_cache_set: coverpoint addr[7:6] {\n",
    "            bins set[] = {[0:3]};\n",
    "        }\n",
    "        \n",
    "        // Cross coverage for state transitions\n",
    "        cross_state_op: cross cp_state, cp_operation {\n",
    "            bins read_hits = binsof(cp_operation) intersect {3'b000} && \n",
    "                           binsof(cp_state) intersect {2'b01, 2'b10, 2'b11};\n",
    "                           \n",
    "            bins write_hits = binsof(cp_operation) intersect {3'b001} && \n",
    "                            binsof(cp_state) intersect {2'b10, 2'b11};\n",
    "                            \n",
    "            bins cold_misses = binsof(cp_operation) intersect {3'b000, 3'b001} && \n",
    "                             binsof(cp_state) intersect {2'b00};\n",
    "                             \n",
    "            ignore_bins invalid_write = binsof(cp_operation) intersect {3'b001} && \n",
    "                                       binsof(cp_state) intersect {2'b00};\n",
    "        }\n",
    "        \n",
    "        // Transition coverage\n",
    "        cp_state_transitions: coverpoint cache_state {\n",
    "            bins invalid_to_shared = (2'b00 => 2'b01);\n",
    "            bins invalid_to_exclusive = (2'b00 => 2'b10);\n",
    "            bins shared_to_modified = (2'b01 => 2'b11);\n",
    "            bins exclusive_to_modified = (2'b10 => 2'b11);\n",
    "            bins modified_to_invalid = (2'b11 => 2'b00);\n",
    "            bins shared_to_invalid = (2'b01 => 2'b00);\n",
    "            bins exclusive_to_invalid = (2'b10 => 2'b00);\n",
    "        }\n",
    "        \n",
    "        // Address pattern coverage\n",
    "        cp_addr_patterns: coverpoint addr {\n",
    "            bins sequential[] = (addr[31:2] => addr[31:2] + 1);\n",
    "            bins stride_2[] = (addr[31:2] => addr[31:2] + 2);\n",
    "            bins stride_4[] = (addr[31:2] => addr[31:2] + 4);\n",
    "            bins random_access = default;\n",
    "        }\n",
    "        \n",
    "        // Bandwidth utilization coverage\n",
    "        cp_bandwidth: coverpoint get_bandwidth_utilization() {\n",
    "            bins low = {[0:25]};\n",
    "            bins medium = {[26:75]};\n",
    "            bins high = {[76:100]};\n",
    "        }\n",
    "    endgroup\n",
    "    \n",
    "    function int get_bandwidth_utilization();\n",
    "        // Implementation specific - measure actual bandwidth vs theoretical max\n",
    "        return $urandom_range(0, 100);\n",
    "    endfunction\n",
    "    \n",
    "    cache_cg cg;\n",
    "    \n",
    "    function new();\n",
    "        cg = new();\n",
    "    endfunction\n",
    "    \n",
    "    function void sample(logic [31:0] addr_in, logic hit_in, logic miss_in, \n",
    "                        logic [1:0] state_in, logic [2:0] op_in);\n",
    "        addr = addr_in;\n",
    "        hit = hit_in;\n",
    "        miss = miss_in;\n",
    "        cache_state = state_in;\n",
    "        operation = op_in;\n",
    "        cg.sample();\n",
    "    endfunction\n",
    "    \n",
    "    function real get_coverage();\n",
    "        return cg.get_coverage();\n",
    "    endfunction\n",
    "    \n",
    "    function void report();\n",
    "        $display(\"=== Cache Functional Coverage Report ===\");\n",
    "        $display(\"Overall Coverage: %.2f%%\", cg.get_coverage());\n",
    "        $display(\"Operation Coverage: %.2f%%\", cg.cp_operation.get_coverage());\n",
    "        $display(\"State Coverage: %.2f%%\", cg.cp_state.get_coverage());\n",
    "        $display(\"Hit/Miss Coverage: %.2f%%\", cg.cp_hit_miss.get_coverage());\n",
    "        $display(\"Cross Coverage: %.2f%%\", cg.cross_state_op.get_coverage());\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Coverage-driven test generator\n",
    "class coverage_driven_generator;\n",
    "    cache_coverage cov;\n",
    "    mailbox #(cache_transaction) gen2drv;\n",
    "    int target_coverage = 95;\n",
    "    int max_iterations = 10000;\n",
    "    \n",
    "    function new(cache_coverage cov, mailbox #(cache_transaction) gen2drv);\n",
    "        this.cov = cov;\n",
    "        this.gen2drv = gen2drv;\n",
    "    endfunction\n",
    "    \n",
    "    task run();\n",
    "        cache_transaction trans;\n",
    "        int iteration = 0;\n",
    "        \n",
    "        while (cov.get_coverage() < target_coverage && iteration < max_iterations) begin\n",
    "            trans = new();\n",
    "            \n",
    "            // Bias randomization toward uncovered scenarios\n",
    "            if (cov.cg.cp_operation.get_coverage() < 90) begin\n",
    "                // Focus on less covered operations\n",
    "                trans.constraint_mode(0);\n",
    "                trans.operation_bias.constraint_mode(1);\n",
    "            end\n",
    "            \n",
    "            if (cov.cg.cross_state_op.get_coverage() < 80) begin\n",
    "                // Focus on uncovered state/operation combinations\n",
    "                trans.state_bias.constraint_mode(1);\n",
    "            end\n",
    "            \n",
    "            assert(trans.randomize()) else $fatal(\"Randomization failed\");\n",
    "            gen2drv.put(trans);\n",
    "            \n",
    "            iteration++;\n",
    "            if (iteration % 100 == 0) begin\n",
    "                $display(\"Iteration %0d: Coverage = %.2f%%\", iteration, cov.get_coverage());\n",
    "            end\n",
    "        end\n",
    "        \n",
    "        $display(\"Coverage-driven generation complete:\");\n",
    "        $display(\"Final coverage: %.2f%% after %0d iterations\", cov.get_coverage(), iteration);\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 21.5 Assertion-Based Verification\n",
    "\n",
    "SystemVerilog Assertions (SVA) provide a powerful way to specify and verify design properties directly in the design or testbench.\n",
    "\n",
    "##### Comprehensive SVA Examples\n",
    "\n",
    "```systemverilog\n",
    "module fifo_assertions #(\n",
    "    parameter DEPTH = 16,\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    input logic wr_en,\n",
    "    input logic rd_en,\n",
    "    input logic [WIDTH-1:0] wr_data,\n",
    "    input logic [WIDTH-1:0] rd_data,\n",
    "    input logic full,\n",
    "    input logic empty,\n",
    "    input logic [$clog2(DEPTH):0] count\n",
    ");\n",
    "\n",
    "    // Basic protocol assertions\n",
    "    \n",
    "    // Assert: Reset behavior\n",
    "    property reset_behavior;\n",
    "        @(posedge clk) !rst_n |-> ##1 (empty && !full && count == 0);\n",
    "    endproperty\n",
    "    assert_reset: assert property (reset_behavior)\n",
    "        else $error(\"FIFO reset behavior violation at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Full and empty are mutually exclusive\n",
    "    property full_empty_exclusive;\n",
    "        @(posedge clk) !(full && empty);\n",
    "    endproperty\n",
    "    assert_full_empty: assert property (full_empty_exclusive)\n",
    "        else $error(\"FIFO full and empty both asserted at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Count consistency with full/empty flags\n",
    "    property count_consistency;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (count == 0) <-> empty;\n",
    "    endproperty\n",
    "    assert_count_empty: assert property (count_consistency)\n",
    "        else $error(\"Count/empty inconsistency: count=%0d, empty=%b at time %0t\", \n",
    "                   count, empty, $time);\n",
    "    \n",
    "    property count_full_consistency;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (count == DEPTH) <-> full;\n",
    "    endproperty\n",
    "    assert_count_full: assert property (count_full_consistency)\n",
    "        else $error(\"Count/full inconsistency: count=%0d, full=%b at time %0t\", \n",
    "                   count, full, $time);\n",
    "    \n",
    "    // Assert: No write when full\n",
    "    property no_write_when_full;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        full |-> !wr_en;\n",
    "    endproperty\n",
    "    assert_no_write_full: assert property (no_write_when_full)\n",
    "        else $error(\"Write attempted when FIFO full at time %0t\", $time);\n",
    "    \n",
    "    // Assert: No read when empty\n",
    "    property no_read_when_empty;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        empty |-> !rd_en;\n",
    "    endproperty\n",
    "    assert_no_read_empty: assert property (no_read_when_empty)\n",
    "        else $error(\"Read attempted when FIFO empty at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Count increment on write (when not full)\n",
    "    property count_increment_write;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (wr_en && !full && !rd_en) |=> (count == $past(count) + 1);\n",
    "    endproperty\n",
    "    assert_count_inc: assert property (count_increment_write)\n",
    "        else $error(\"Count did not increment on write at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Count decrement on read (when not empty)\n",
    "    property count_decrement_read;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (rd_en && !empty && !wr_en) |=> (count == $past(count) - 1);\n",
    "    endproperty\n",
    "    assert_count_dec: assert property (count_decrement_read)\n",
    "        else $error(\"Count did not decrement on read at time %0t\", $time);\n",
    "    \n",
    "    // Assert: Simultaneous read/write keeps count stable\n",
    "    property count_stable_rd_wr;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (wr_en && rd_en && !full && !empty) |=> (count == $past(count));\n",
    "    endproperty\n",
    "    assert_count_stable: assert property (count_stable_rd_wr)\n",
    "        else $error(\"Count not stable during simultaneous read/write at time %0t\", $time);\n",
    "    \n",
    "    // Data integrity assertion using associative array\n",
    "    logic [WIDTH-1:0] shadow_fifo [$];\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        if (!rst_n) begin\n",
    "            shadow_fifo.delete();\n",
    "        end else begin\n",
    "            // Track writes\n",
    "            if (wr_en && !full) begin\n",
    "                shadow_fifo.push_back(wr_data);\n",
    "            end\n",
    "            \n",
    "            // Check reads\n",
    "            if (rd_en && !empty) begin\n",
    "                logic [WIDTH-1:0] expected_data;\n",
    "                expected_data = shadow_fifo.pop_front();\n",
    "                \n",
    "                immediate assert (rd_data === expected_data)\n",
    "                    else $error(\"Data integrity violation: expected=%08h, got=%08h at time %0t\",\n",
    "                               expected_data, rd_data, $time);\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Liveness properties\n",
    "    \n",
    "    // Assert: Eventually empty after reset\n",
    "    property eventually_empty_after_reset;\n",
    "        @(posedge clk) $fell(rst_n) |-> ##[1:100] empty;\n",
    "    endproperty\n",
    "    assert_eventually_empty: assert property (eventually_empty_after_reset)\n",
    "        else $error(\"FIFO did not become empty within 100 cycles of reset\");\n",
    "    \n",
    "    // Assert: Data will eventually be read if FIFO is not empty\n",
    "    property data_eventually_read;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (!empty && !rd_en) |-> ##[1:50] (rd_en || empty);\n",
    "    endproperty\n",
    "    assert_data_read: assert property (data_eventually_read)\n",
    "        else $warning(\"Data remained unread for extended period\");\n",
    "    \n",
    "    // Coverage properties\n",
    "    cover_full: cover property (@(posedge clk) full);\n",
    "    cover_empty: cover property (@(posedge clk) empty);\n",
    "    cover_simultaneous_rd_wr: cover property (@(posedge clk) wr_en && rd_en);\n",
    "    cover_half_full: cover property (@(posedge clk) count == DEPTH/2);\n",
    "    \n",
    "    // Sequence-based assertions\n",
    "    \n",
    "    sequence write_sequence;\n",
    "        wr_en && !full;\n",
    "    endsequence\n",
    "    \n",
    "    sequence read_sequence;\n",
    "        rd_en && !empty;\n",
    "    endsequence\n",
    "    \n",
    "    // Assert: After 3 consecutive writes, count increases by 3\n",
    "    property three_writes_count;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (write_sequence ##1 write_sequence ##1 write_sequence) |=>\n",
    "        (count >= $past(count, 3) + 3);\n",
    "    endproperty\n",
    "    assert_three_writes: assert property (three_writes_count);\n",
    "    \n",
    "    // Performance assertions\n",
    "    \n",
    "    // Assert: Maximum latency for read after write\n",
    "    property write_read_latency;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (wr_en && !full && empty) |-> ##[1:5] rd_en;\n",
    "    endproperty\n",
    "    assert_wr_rd_latency: assert property (write_read_latency)\n",
    "        else $warning(\"Read latency exceeded 5 cycles after write to empty FIFO\");\n",
    "    \n",
    "    // Formal verification properties\n",
    "    \n",
    "    // Assume: Valid clock\n",
    "    assume_clock: assume property (@(posedge clk) 1);\n",
    "    \n",
    "    // Assume: Reset duration\n",
    "    assume_reset: assume property ($rose(rst_n) |-> $past(!rst_n, 2));\n",
    "    \n",
    "    // Assume: No X/Z values on control signals\n",
    "    assume_no_x_wr_en: assume property (@(posedge clk) !$isunknown(wr_en));\n",
    "    assume_no_x_rd_en: assume property (@(posedge clk) !$isunknown(rd_en));\n",
    "    \n",
    "endmodule\n",
    "\n",
    "// Bus protocol assertions\n",
    "interface axi_assertions_if(\n",
    "    input logic clk,\n",
    "    input logic rst_n,\n",
    "    axi4_lite_if.monitor axi\n",
    ");\n",
    "\n",
    "    // Write address channel assertions\n",
    "    property awvalid_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.awvalid && !axi.awready) |=> axi.awvalid;\n",
    "    endproperty\n",
    "    assert_awvalid_stable: assert property (awvalid_stable)\n",
    "        else $error(\"AWVALID not stable during handshake\");\n",
    "    \n",
    "    property aw_signals_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.awvalid && !axi.awready) |=> \n",
    "        ($stable(axi.awaddr) && $stable(axi.awprot));\n",
    "    endproperty\n",
    "    assert_aw_stable: assert property (aw_signals_stable)\n",
    "        else $error(\"AW channel signals changed during handshake\");\n",
    "    \n",
    "    // Write data channel assertions\n",
    "    property wvalid_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.wvalid && !axi.wready) |=> axi.wvalid;\n",
    "    endproperty\n",
    "    assert_wvalid_stable: assert property (wvalid_stable);\n",
    "    \n",
    "    property w_signals_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.wvalid && !axi.wready) |=> \n",
    "        ($stable(axi.wdata) && $stable(axi.wstrb));\n",
    "    endproperty\n",
    "    assert_w_stable: assert property (w_signals_stable);\n",
    "    \n",
    "    // Write response channel assertions\n",
    "    property bvalid_stable;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.bvalid && !axi.bready) |=> axi.bvalid;\n",
    "    endproperty\n",
    "    assert_bvalid_stable: assert property (bvalid_stable);\n",
    "    \n",
    "    // Transaction ordering assertions\n",
    "    property write_ordering;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        (axi.awvalid && axi.awready) ##1 (axi.wvalid && axi.wready) |->\n",
    "        ##[1:10] (axi.bvalid && axi.bready);\n",
    "    endproperty\n",
    "    assert_write_order: assert property (write_ordering)\n",
    "        else $error(\"Write response not received within expected time\");\n",
    "    \n",
    "    // Deadlock prevention\n",
    "    property no_deadlock;\n",
    "        @(posedge clk) disable iff (!rst_n)\n",
    "        always ##[1:100] (!axi.awvalid || axi.awready) && \n",
    "                         (!axi.wvalid || axi.wready) &&\n",
    "                         (!axi.arvalid || axi.arready);\n",
    "    endproperty\n",
    "    assert_no_deadlock: assert property (no_deadlock)\n",
    "        else $error(\"Potential deadlock detected - signals stuck\");\n",
    "    \n",
    "    // Coverage for interesting scenarios\n",
    "    cover_write_burst: cover property (\n",
    "        @(posedge clk) (axi.awvalid && axi.awready) ##1 (axi.wvalid && axi.wready)\n",
    "    );\n",
    "    \n",
    "    cover_back_to_back_writes: cover property (\n",
    "        @(posedge clk) (axi.bvalid && axi.bready) ##1 (axi.awvalid && axi.awready)\n",
    "    );\n",
    "    \n",
    "    cover_simultaneous_read_write: cover property (\n",
    "        @(posedge clk) (axi.awvalid && axi.arvalid)\n",
    "    );\n",
    "\n",
    "endinterface\n",
    "```\n",
    "\n",
    "#### 21.6 Complete Verification Environment Example\n",
    "\n",
    "Here's a complete verification environment that ties together all the concepts:\n",
    "\n",
    "```systemverilog\n",
    "// Top-level verification environment\n",
    "class complete_verification_env;\n",
    "    // Environment components\n",
    "    alu_generator gen;\n",
    "    alu_driver drv;\n",
    "    alu_monitor mon;\n",
    "    alu_scoreboard sb;\n",
    "    cache_coverage cov;\n",
    "    axi4_lite_checker protocol_chk;\n",
    "    \n",
    "    // Communication\n",
    "    mailbox #(alu_transaction) gen2drv;\n",
    "    mailbox #(alu_transaction) mon2sb;\n",
    "    \n",
    "    // Virtual interfaces\n",
    "    virtual alu_if alu_vif;\n",
    "    virtual axi4_lite_if axi_vif;\n",
    "    \n",
    "    // Configuration\n",
    "    verification_config cfg;\n",
    "    \n",
    "    function new(virtual alu_if alu_vif, virtual axi4_lite_if axi_vif);\n",
    "        this.alu_vif = alu_vif;\n",
    "        this.axi_vif = axi_vif;\n",
    "        \n",
    "        // Create mailboxes\n",
    "        gen2drv = new();\n",
    "        mon2sb = new();\n",
    "        \n",
    "        // Create components\n",
    "        gen = new(gen2drv);\n",
    "        drv = new(alu_vif, gen2drv);\n",
    "        mon = new(alu_vif, mon2sb);\n",
    "        sb = new(mon2sb);\n",
    "        cov = new();\n",
    "        protocol_chk = new(axi_vif);\n",
    "        \n",
    "        // Configuration\n",
    "        cfg = new();\n",
    "    endfunction\n",
    "    \n",
    "    task run_test();\n",
    "        $display(\"=== Starting Verification Environment ===\");\n",
    "        \n",
    "        fork\n",
    "            gen.run();\n",
    "            drv.run();\n",
    "            mon.run();\n",
    "            sb.run();\n",
    "            protocol_chk.run();\n",
    "            timeout_watchdog();\n",
    "        join_any\n",
    "        \n",
    "        // Wait for completion and report\n",
    "        #1000ns;\n",
    "        report_results();\n",
    "    endtask\n",
    "    \n",
    "    task timeout_watchdog();\n",
    "        #(cfg.timeout_ns * 1ns);\n",
    "        $display(\" TIMEOUT: Test exceeded %0d ns \", cfg.timeout_ns);\n",
    "        $finish;\n",
    "    endtask\n",
    "    \n",
    "    task report_results();\n",
    "        $display(\"\\n\" + \"=\"*50);\n",
    "        $display(\"VERIFICATION RESULTS SUMMARY\");\n",
    "        $display(\"=\"*50);\n",
    "        \n",
    "        sb.report();\n",
    "        cov.report();\n",
    "        protocol_chk.report();\n",
    "        \n",
    "        // Overall pass/fail determination\n",
    "        bit overall_pass = (sb.fail_count == 0) && \n",
    "                          (protocol_chk.addr_phase_violations == 0) &&\n",
    "                          (protocol_chk.data_phase_violations == 0) &&\n",
    "                          (protocol_chk.handshake_violations == 0) &&\n",
    "                          (cov.get_coverage() >= cfg.min_coverage);\n",
    "        \n",
    "        $display(\"\\n\" + \"=\"*30);\n",
    "        if (overall_pass) begin\n",
    "            $display(\" VERIFICATION PASSED \");\n",
    "        end else begin\n",
    "            $display(\" VERIFICATION FAILED \");\n",
    "        end\n",
    "        $display(\"=\"*30);\n",
    "        \n",
    "        $finish;\n",
    "    endtask\n",
    "endclass\n",
    "\n",
    "class verification_config;\n",
    "    int num_transactions = 1000;\n",
    "    int timeout_ns = 100000;\n",
    "    real min_coverage = 90.0;\n",
    "    bit enable_assertions = 1;\n",
    "    bit enable_coverage = 1;\n",
    "    \n",
    "    function void display();\n",
    "        $display(\"Verification Configuration:\");\n",
    "        $display(\"  Transactions: %0d\", num_transactions);\n",
    "        $display(\"  Timeout: %0d ns\", timeout_ns);\n",
    "        $display(\"  Min Coverage: %.1f%%\", min_coverage);\n",
    "        $display(\"  Assertions: %s\", enable_assertions ? \"ON\" : \"OFF\");\n",
    "        $display(\"  Coverage: %s\", enable_coverage ? \"ON\" : \"OFF\");\n",
    "    endfunction\n",
    "endclass\n",
    "\n",
    "// Top-level testbench module\n",
    "module complete_testbench();\n",
    "    logic clk = 0;\n",
    "    logic rst_n = 0;\n",
    "    \n",
    "    always #5ns clk = ~clk;\n",
    "    \n",
    "    initial begin\n",
    "        rst_n = 0;\n",
    "        #100ns rst_n = 1;\n",
    "    end\n",
    "    \n",
    "    // Interfaces\n",
    "    alu_if alu_vif(clk, rst_n);\n",
    "    axi4_lite_if axi_vif(clk, rst_n);\n",
    "    \n",
    "    // DUT instances\n",
    "    alu #(.WIDTH(8)) alu_dut (\n",
    "        .a(alu_vif.a),\n",
    "        .b(alu_vif.b),\n",
    "        .op(alu_vif.op),\n",
    "        .result(alu_vif.result),\n",
    "        .zero(alu_vif.zero),\n",
    "        .overflow(alu_vif.overflow),\n",
    "        .carry(alu_vif.carry)\n",
    "    );\n",
    "    \n",
    "    // Assertion bindings\n",
    "    bind alu_dut alu_assertions alu_assert_inst (\n",
    "        .clk(clk),\n",
    "        .rst_n(rst_n),\n",
    "        .a(a),\n",
    "        .b(b),\n",
    "        .op(op),\n",
    "        .result(result),\n",
    "        .zero(zero),\n",
    "        .overflow(overflow),\n",
    "        .carry(carry)\n",
    "    );\n",
    "    \n",
    "    // Verification environment\n",
    "    complete_verification_env env;\n",
    "    \n",
    "    initial begin\n",
    "        env = new(alu_vif, axi_vif);\n",
    "        env.cfg.display();\n",
    "        env.run_test();\n",
    "    end\n",
    "    \n",
    "    // Dump waves for debugging\n",
    "    initial begin\n",
    "        $dumpfile(\"verification.vcd\");\n",
    "        $dumpvars(0, complete_testbench);\n",
    "    end\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Summary\n",
    "\n",
    "This chapter provides comprehensive examples of SystemVerilog verification techniques, including:\n",
    "\n",
    "1. **Complete ALU testbench** with transaction-level modeling, driver, monitor, and scoreboard\n",
    "2. **Memory controller verification** with sophisticated protocol checking and reference modeling\n",
    "3. **Bus protocol checkers** using SVA for AXI4-Lite compliance verification\n",
    "4. **Coverage-driven verification** with functional coverage and directed test generation\n",
    "5. **Assertion-based verification** with comprehensive property specifications\n",
    "6. **Complete verification environment** that integrates all components\n",
    "\n",
    "These examples demonstrate industry-standard verification methodologies and can be adapted for various design verification projects. The code shows proper use of SystemVerilog OOP features, interfaces, assertions, and coverage constructs to create robust and maintainable verification environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "7fee44c7",
   "metadata": {},
   "source": [
    "### Chapter 22: Debugging and Best Practices\n",
    "\n",
    "#### 22.1 Common Coding Mistakes\n",
    "\n",
    "##### Clock Domain Crossing (CDC) Issues\n",
    "\n",
    "**Problem:** Improper handling of signals crossing clock domains can cause metastability.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Direct signal crossing without synchronization\n",
    "module bad_cdc (\n",
    "    input clk_a, clk_b, rst_n,\n",
    "    input data_a,\n",
    "    output logic data_b\n",
    ");\n",
    "    always_ff @(posedge clk_b or negedge rst_n) begin\n",
    "        if (!rst_n) data_b <= 1'b0;\n",
    "        else data_b <= data_a;  // Metastability risk!\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "// GOOD: Proper synchronization\n",
    "module good_cdc (\n",
    "    input clk_a, clk_b, rst_n,\n",
    "    input data_a,\n",
    "    output logic data_b\n",
    ");\n",
    "    logic sync_ff1, sync_ff2;\n",
    "    \n",
    "    always_ff @(posedge clk_b or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            sync_ff1 <= 1'b0;\n",
    "            sync_ff2 <= 1'b0;\n",
    "        end else begin\n",
    "            sync_ff1 <= data_a;\n",
    "            sync_ff2 <= sync_ff1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign data_b = sync_ff2;\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 2. Blocking vs Non-blocking Assignments\n",
    "\n",
    "**Problem:** Mixing blocking and non-blocking assignments incorrectly.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Race conditions and simulation/synthesis mismatch\n",
    "always_ff @(posedge clk) begin\n",
    "    a = b;      // Blocking - executes immediately\n",
    "    c <= a;     // Non-blocking - scheduled for end of time step\n",
    "end\n",
    "\n",
    "// GOOD: Consistent use of non-blocking for sequential logic\n",
    "always_ff @(posedge clk) begin\n",
    "    a <= b;     // All non-blocking\n",
    "    c <= a;     // Uses previous value of 'a'\n",
    "end\n",
    "\n",
    "// GOOD: Blocking for combinational logic\n",
    "always_comb begin\n",
    "    temp = a & b;\n",
    "    result = temp | c;\n",
    "end\n",
    "```\n",
    "\n",
    "##### 3. Incomplete Sensitivity Lists\n",
    "\n",
    "**Problem:** Missing signals in sensitivity lists can cause simulation issues.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Incomplete sensitivity list\n",
    "always @(a) begin  // Missing 'b' in sensitivity list\n",
    "    if (sel)\n",
    "        out = a;\n",
    "    else\n",
    "        out = b;   // Changes to 'b' won't trigger the block\n",
    "end\n",
    "\n",
    "// GOOD: Complete sensitivity list or use always_comb\n",
    "always_comb begin\n",
    "    if (sel)\n",
    "        out = a;\n",
    "    else\n",
    "        out = b;\n",
    "end\n",
    "```\n",
    "\n",
    "##### 4. Latch Inference\n",
    "\n",
    "**Problem:** Unintentional latch creation due to incomplete case statements.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Creates latches\n",
    "always_comb begin\n",
    "    case (sel)\n",
    "        2'b00: out = a;\n",
    "        2'b01: out = b;\n",
    "        // Missing cases cause latch inference\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// GOOD: Complete case statement\n",
    "always_comb begin\n",
    "    case (sel)\n",
    "        2'b00: out = a;\n",
    "        2'b01: out = b;\n",
    "        2'b10: out = c;\n",
    "        default: out = d;  // Always include default\n",
    "    endcase\n",
    "end\n",
    "```\n",
    "\n",
    "##### 5. Reset Strategy Issues\n",
    "\n",
    "**Problem:** Inconsistent or incomplete reset handling.\n",
    "\n",
    "```systemverilog\n",
    "// BAD: Incomplete reset\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        counter <= 0;\n",
    "        // Missing reset for 'flag' - creates mixed reset domains\n",
    "    end else begin\n",
    "        counter <= counter + 1;\n",
    "        flag <= (counter == 10);\n",
    "    end\n",
    "end\n",
    "\n",
    "// GOOD: Complete reset\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        counter <= 0;\n",
    "        flag <= 1'b0;\n",
    "    end else begin\n",
    "        counter <= counter + 1;\n",
    "        flag <= (counter == 10);\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 22.2 Debugging Techniques\n",
    "\n",
    "##### 1. Assertion-Based Verification\n",
    "\n",
    "Use SystemVerilog Assertions (SVA) to catch design errors early.\n",
    "\n",
    "```systemverilog\n",
    "module fifo_with_assertions #(\n",
    "    parameter DEPTH = 8,\n",
    "    parameter WIDTH = 32\n",
    ")(\n",
    "    input clk, rst_n,\n",
    "    input push, pop,\n",
    "    input [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out,\n",
    "    output logic full, empty\n",
    ");\n",
    "    \n",
    "    logic [$clog2(DEPTH):0] count;\n",
    "    \n",
    "    // Functional assertions\n",
    "    assert property (@(posedge clk) disable iff (!rst_n)\n",
    "        push && full |-> !push)\n",
    "        else $error(\"Push attempted when FIFO is full\");\n",
    "    \n",
    "    assert property (@(posedge clk) disable iff (!rst_n)\n",
    "        pop && empty |-> !pop)\n",
    "        else $error(\"Pop attempted when FIFO is empty\");\n",
    "    \n",
    "    // Cover properties to ensure scenarios are tested\n",
    "    cover property (@(posedge clk) disable iff (!rst_n)\n",
    "        $rose(full));\n",
    "    \n",
    "    cover property (@(posedge clk) disable iff (!rst_n)\n",
    "        $rose(empty));\n",
    "        \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 2. Debug Probes and Monitors\n",
    "\n",
    "Create reusable debug components for complex designs.\n",
    "\n",
    "```systemverilog\n",
    "// Debug monitor for AXI transactions\n",
    "module axi_debug_monitor #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input clk, rst_n,\n",
    "    // AXI interface\n",
    "    input [ADDR_WIDTH-1:0] awaddr,\n",
    "    input awvalid, awready,\n",
    "    input [DATA_WIDTH-1:0] wdata,\n",
    "    input wvalid, wready,\n",
    "    input bvalid, bready\n",
    ");\n",
    "    \n",
    "    // Transaction tracking\n",
    "    int write_count = 0;\n",
    "    int outstanding_writes = 0;\n",
    "    \n",
    "    // Monitor write address channel\n",
    "    always @(posedge clk) begin\n",
    "        if (awvalid && awready) begin\n",
    "            $display(\"Time %0t: Write Address: 0x%h\", $time, awaddr);\n",
    "            outstanding_writes++;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Monitor write data channel\n",
    "    always @(posedge clk) begin\n",
    "        if (wvalid && wready) begin\n",
    "            $display(\"Time %0t: Write Data: 0x%h\", $time, wdata);\n",
    "            write_count++;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Monitor write response\n",
    "    always @(posedge clk) begin\n",
    "        if (bvalid && bready) begin\n",
    "            outstanding_writes--;\n",
    "            $display(\"Time %0t: Write Complete, Outstanding: %0d\", \n",
    "                    $time, outstanding_writes);\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Deadlock detection\n",
    "    always @(posedge clk) begin\n",
    "        if (outstanding_writes > 0) begin\n",
    "            static int timeout_counter = 0;\n",
    "            timeout_counter++;\n",
    "            if (timeout_counter > 1000) begin\n",
    "                $error(\"Potential deadlock detected: %0d outstanding writes\", \n",
    "                       outstanding_writes);\n",
    "            end\n",
    "        end else begin\n",
    "            timeout_counter = 0;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 3. Waveform Analysis Techniques\n",
    "\n",
    "```systemverilog\n",
    "// Testbench with comprehensive waveform dumping\n",
    "module tb_processor;\n",
    "    \n",
    "    // DUT signals\n",
    "    logic clk, rst_n;\n",
    "    logic [31:0] instruction, pc;\n",
    "    \n",
    "    processor dut (.*);\n",
    "    \n",
    "    initial begin\n",
    "        // Configure waveform dumping\n",
    "        $dumpfile(\"processor_waves.vcd\");\n",
    "        $dumpvars(0, tb_processor);\n",
    "        \n",
    "        // Add specific signal groups for easier analysis\n",
    "        $dumpvars(1, dut.cpu_core);\n",
    "        $dumpvars(1, dut.cache);\n",
    "        $dumpvars(1, dut.memory_controller);\n",
    "        \n",
    "        // Test sequence\n",
    "        reset_sequence();\n",
    "        run_test_program();\n",
    "        \n",
    "        #1000 $finish;\n",
    "    end\n",
    "    \n",
    "    // Generate clock\n",
    "    always #5 clk = ~clk;\n",
    "    \n",
    "    // Reset sequence\n",
    "    task reset_sequence();\n",
    "        rst_n = 0;\n",
    "        repeat(10) @(posedge clk);\n",
    "        rst_n = 1;\n",
    "        $display(\"Reset complete at time %0t\", $time);\n",
    "    endtask\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 4. Debugging with $display and $monitor\n",
    "\n",
    "```systemverilog\n",
    "module debug_example;\n",
    "    \n",
    "    // Use hierarchical $display for complex designs\n",
    "    task debug_transaction(string phase, int id, logic [31:0] addr);\n",
    "        $display(\"[%0t] %s: Transaction %0d, Address: 0x%h\", \n",
    "                $time, phase, id, addr);\n",
    "    endtask\n",
    "    \n",
    "    // Conditional debugging\n",
    "    parameter DEBUG_LEVEL = 2;\n",
    "    \n",
    "    task debug_print(int level, string msg);\n",
    "        if (level <= DEBUG_LEVEL) begin\n",
    "            $display(\"[DEBUG L%0d] %s\", level, msg);\n",
    "        end\n",
    "    endtask\n",
    "    \n",
    "    // State machine debugging\n",
    "    typedef enum {IDLE, ACTIVE, WAIT, DONE} state_t;\n",
    "    state_t current_state, next_state;\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        if (current_state != next_state) begin\n",
    "            $display(\"State transition: %s -> %s\", \n",
    "                    current_state.name(), next_state.name());\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 22.3 Simulation and Synthesis Considerations\n",
    "\n",
    "##### 1. Simulation vs Synthesis Differences\n",
    "\n",
    "Understanding constructs that behave differently in simulation and synthesis.\n",
    "\n",
    "```systemverilog\n",
    "// Timing-sensitive code - simulation only\n",
    "module timing_sensitive_bad;\n",
    "    logic clk, data, output_reg;\n",
    "    \n",
    "    // BAD: Timing-dependent code\n",
    "    always @(posedge clk) begin\n",
    "        output_reg <= data;\n",
    "        #1 data <= ~data;  // Delay - simulation only\n",
    "    end\n",
    "endmodule\n",
    "\n",
    "// Synthesizable equivalent\n",
    "module timing_proper;\n",
    "    logic clk, data, output_reg;\n",
    "    logic data_delayed;\n",
    "    \n",
    "    always_ff @(posedge clk) begin\n",
    "        output_reg <= data;\n",
    "        data_delayed <= ~data;\n",
    "    end\n",
    "    \n",
    "    assign data = data_delayed;\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 2. Synthesis Attributes and Pragmas\n",
    "\n",
    "```systemverilog\n",
    "module synthesis_attributes;\n",
    "    \n",
    "    // Synthesis attributes for optimization\n",
    "    (* keep *) logic important_signal;\n",
    "    (* dont_touch *) logic debug_signal;\n",
    "    \n",
    "    // RAM inference with attributes\n",
    "    (* ram_style = \"block\" *) logic [31:0] memory [0:1023];\n",
    "    \n",
    "    // Clock domain crossing attribute\n",
    "    (* async_reg = \"true\" *) logic sync_ff1, sync_ff2;\n",
    "    \n",
    "    // FSM encoding\n",
    "    (* fsm_encoding = \"one_hot\" *)\n",
    "    typedef enum logic [3:0] {\n",
    "        IDLE   = 4'b0001,\n",
    "        ACTIVE = 4'b0010,\n",
    "        WAIT   = 4'b0100,\n",
    "        DONE   = 4'b1000\n",
    "    } state_t;\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 3. Simulation-Only Constructs\n",
    "\n",
    "```systemverilog\n",
    "module simulation_constructs;\n",
    "    \n",
    "    `ifdef SIMULATION\n",
    "        // Simulation-only code\n",
    "        initial begin\n",
    "            $timeformat(-9, 2, \" ns\", 10);\n",
    "            $display(\"Simulation started\");\n",
    "        end\n",
    "        \n",
    "        // Assertion for simulation\n",
    "        assert property (@(posedge clk) req |-> ##[1:3] ack)\n",
    "            else $error(\"Handshake protocol violation\");\n",
    "            \n",
    "    `endif\n",
    "    \n",
    "    // Synthesis pragma\n",
    "    // synthesis translate_off\n",
    "    always @(posedge clk) begin\n",
    "        if ($time > 10000) begin\n",
    "            $display(\"Long simulation detected\");\n",
    "        end\n",
    "    end\n",
    "    // synthesis translate_on\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 22.4 Coding Style Guidelines\n",
    "\n",
    "##### 1. Naming Conventions\n",
    "\n",
    "```systemverilog\n",
    "// Consistent naming conventions\n",
    "module memory_controller (\n",
    "    // Clock and reset (lowercase with underscores)\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    \n",
    "    // Interface signals (descriptive names)\n",
    "    input  logic        read_enable,\n",
    "    input  logic        write_enable,\n",
    "    input  logic [31:0] address,\n",
    "    input  logic [31:0] write_data,\n",
    "    output logic [31:0] read_data,\n",
    "    output logic        ready,\n",
    "    \n",
    "    // Bus interface (prefix for grouping)\n",
    "    output logic        mem_req,\n",
    "    output logic [31:0] mem_addr,\n",
    "    input  logic        mem_ack\n",
    ");\n",
    "\n",
    "    // Internal signals (clear, descriptive names)\n",
    "    logic        internal_busy;\n",
    "    logic [31:0] address_register;\n",
    "    logic [31:0] data_buffer;\n",
    "    \n",
    "    // State machine (enumerated type with meaningful names)\n",
    "    typedef enum logic [1:0] {\n",
    "        IDLE_STATE,\n",
    "        READ_STATE,\n",
    "        WRITE_STATE,\n",
    "        WAIT_STATE\n",
    "    } controller_state_t;\n",
    "    \n",
    "    controller_state_t current_state, next_state;\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 2. Code Organization and Structure\n",
    "\n",
    "```systemverilog\n",
    "// Well-structured module template\n",
    "module template_module #(\n",
    "    // Parameters first, with default values\n",
    "    parameter int WIDTH = 32,\n",
    "    parameter int DEPTH = 1024,\n",
    "    parameter bit ENABLE_DEBUG = 1'b0\n",
    ")(\n",
    "    // Port list organized by function\n",
    "    // Clock and reset first\n",
    "    input  logic                    clk,\n",
    "    input  logic                    rst_n,\n",
    "    \n",
    "    // Control signals\n",
    "    input  logic                    enable,\n",
    "    input  logic                    start,\n",
    "    output logic                    done,\n",
    "    output logic                    error,\n",
    "    \n",
    "    // Data interface\n",
    "    input  logic [WIDTH-1:0]        data_in,\n",
    "    output logic [WIDTH-1:0]        data_out,\n",
    "    input  logic                    valid_in,\n",
    "    output logic                    valid_out,\n",
    "    \n",
    "    // Memory interface\n",
    "    output logic [$clog2(DEPTH)-1:0] mem_addr,\n",
    "    output logic [WIDTH-1:0]        mem_data,\n",
    "    output logic                    mem_we\n",
    ");\n",
    "\n",
    "    // Local parameters\n",
    "    localparam int ADDR_WIDTH = $clog2(DEPTH);\n",
    "    \n",
    "    // Type definitions\n",
    "    typedef struct packed {\n",
    "        logic [WIDTH-1:0] data;\n",
    "        logic             valid;\n",
    "        logic             error;\n",
    "    } data_packet_t;\n",
    "    \n",
    "    // Internal signal declarations (grouped by function)\n",
    "    // Control signals\n",
    "    logic controller_enable;\n",
    "    logic operation_complete;\n",
    "    \n",
    "    // Data path signals\n",
    "    data_packet_t input_packet, output_packet;\n",
    "    logic [WIDTH-1:0] processed_data;\n",
    "    \n",
    "    // Memory interface signals\n",
    "    logic [ADDR_WIDTH-1:0] memory_address;\n",
    "    logic memory_write_enable;\n",
    "    \n",
    "    // Continuous assignments\n",
    "    assign data_out = output_packet.data;\n",
    "    assign valid_out = output_packet.valid;\n",
    "    \n",
    "    // Sequential logic blocks\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            // Reset logic\n",
    "        end else begin\n",
    "            // Main sequential logic\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Combinational logic blocks\n",
    "    always_comb begin\n",
    "        // Combinational logic\n",
    "    end\n",
    "    \n",
    "    // Generate blocks for parameterized structures\n",
    "    generate\n",
    "        if (ENABLE_DEBUG) begin : gen_debug\n",
    "            // Debug logic\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 3. Documentation Standards\n",
    "\n",
    "```systemverilog\n",
    "/**\n",
    " * Memory Controller Module\n",
    " * \n",
    " * Description:\n",
    " *   This module implements a memory controller with configurable width\n",
    " *   and depth. It provides a simple read/write interface with handshaking.\n",
    " * \n",
    " * Parameters:\n",
    " *   WIDTH       - Data width in bits (default: 32)\n",
    " *   DEPTH       - Memory depth in words (default: 1024)\n",
    " *   ENABLE_ECC  - Enable error correction (default: 0)\n",
    " * \n",
    " * Interfaces:\n",
    " *   - CPU Interface: Simple read/write with ready/valid handshaking\n",
    " *   - Memory Interface: Standard memory interface with address/data/control\n",
    " * \n",
    " * Author: Design Team\n",
    " * Date: 2024-01-15\n",
    " * Version: 1.2\n",
    " */\n",
    "module memory_controller #(\n",
    "    parameter int WIDTH = 32,        ///< Data bus width\n",
    "    parameter int DEPTH = 1024,      ///< Memory depth in words\n",
    "    parameter bit ENABLE_ECC = 1'b0  ///< Enable ECC protection\n",
    ")(\n",
    "    input  logic clk,                ///< System clock\n",
    "    input  logic rst_n,              ///< Active-low async reset\n",
    "    \n",
    "    // CPU Interface\n",
    "    input  logic        cpu_req,     ///< CPU request signal\n",
    "    input  logic        cpu_we,      ///< CPU write enable (1=write, 0=read)\n",
    "    input  logic [31:0] cpu_addr,    ///< CPU address\n",
    "    input  logic [31:0] cpu_wdata,   ///< CPU write data\n",
    "    output logic [31:0] cpu_rdata,   ///< CPU read data\n",
    "    output logic        cpu_ready    ///< CPU ready signal\n",
    ");\n",
    "\n",
    "    // Implementation details...\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "---\n",
    "\n",
    "#### 22.5 Performance Optimization\n",
    "\n",
    "##### 1. Pipeline Design Techniques\n",
    "\n",
    "```systemverilog\n",
    "// Efficient pipeline design\n",
    "module optimized_pipeline #(\n",
    "    parameter int STAGES = 4,\n",
    "    parameter int WIDTH = 32\n",
    ")(\n",
    "    input  logic clk, rst_n,\n",
    "    input  logic [WIDTH-1:0] data_in,\n",
    "    input  logic valid_in,\n",
    "    output logic [WIDTH-1:0] data_out,\n",
    "    output logic valid_out\n",
    ");\n",
    "\n",
    "    // Pipeline registers\n",
    "    logic [WIDTH-1:0] stage_data [STAGES-1:0];\n",
    "    logic             stage_valid [STAGES-1:0];\n",
    "    \n",
    "    // Optimized pipeline with generate\n",
    "    generate\n",
    "        for (genvar i = 0; i < STAGES; i++) begin : gen_stages\n",
    "            always_ff @(posedge clk or negedge rst_n) begin\n",
    "                if (!rst_n) begin\n",
    "                    stage_data[i] <= '0;\n",
    "                    stage_valid[i] <= 1'b0;\n",
    "                end else begin\n",
    "                    if (i == 0) begin\n",
    "                        stage_data[i] <= data_in;\n",
    "                        stage_valid[i] <= valid_in;\n",
    "                    end else begin\n",
    "                        stage_data[i] <= stage_data[i-1];\n",
    "                        stage_valid[i] <= stage_valid[i-1];\n",
    "                    end\n",
    "                end\n",
    "            end\n",
    "            \n",
    "            // Processing logic for each stage\n",
    "            if (i == 1) begin : stage1_process\n",
    "                // Stage 1 specific processing\n",
    "            end else if (i == 2) begin : stage2_process\n",
    "                // Stage 2 specific processing\n",
    "            end\n",
    "        end\n",
    "    endgenerate\n",
    "    \n",
    "    assign data_out = stage_data[STAGES-1];\n",
    "    assign valid_out = stage_valid[STAGES-1];\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 2. Resource Optimization\n",
    "\n",
    "```systemverilog\n",
    "// Efficient resource usage\n",
    "module resource_optimized #(\n",
    "    parameter int DATA_WIDTH = 32,\n",
    "    parameter int FIFO_DEPTH = 16\n",
    ")(\n",
    "    input logic clk, rst_n,\n",
    "    input logic push, pop,\n",
    "    input logic [DATA_WIDTH-1:0] data_in,\n",
    "    output logic [DATA_WIDTH-1:0] data_out,\n",
    "    output logic full, empty\n",
    ");\n",
    "\n",
    "    // Use power-of-2 depth for efficient address generation\n",
    "    localparam int ADDR_WIDTH = $clog2(FIFO_DEPTH);\n",
    "    \n",
    "    // Memory array\n",
    "    logic [DATA_WIDTH-1:0] memory [FIFO_DEPTH-1:0];\n",
    "    \n",
    "    // Efficient pointer management\n",
    "    logic [ADDR_WIDTH:0] write_ptr, read_ptr;  // Extra bit for full/empty detection\n",
    "    \n",
    "    // Optimized full/empty detection\n",
    "    assign full = (write_ptr == {~read_ptr[ADDR_WIDTH], read_ptr[ADDR_WIDTH-1:0]});\n",
    "    assign empty = (write_ptr == read_ptr);\n",
    "    \n",
    "    // Memory operations\n",
    "    always_ff @(posedge clk) begin\n",
    "        if (push && !full) begin\n",
    "            memory[write_ptr[ADDR_WIDTH-1:0]] <= data_in;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            write_ptr <= '0;\n",
    "            read_ptr <= '0;\n",
    "        end else begin\n",
    "            if (push && !full) write_ptr <= write_ptr + 1;\n",
    "            if (pop && !empty) read_ptr <= read_ptr + 1;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign data_out = memory[read_ptr[ADDR_WIDTH-1:0]];\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 3. Timing Optimization\n",
    "\n",
    "```systemverilog\n",
    "// Timing-optimized design\n",
    "module timing_optimized (\n",
    "    input logic clk, rst_n,\n",
    "    input logic [31:0] a, b, c, d,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "    // Pipeline complex operations\n",
    "    logic [31:0] stage1_result, stage2_result;\n",
    "    \n",
    "    // Stage 1: Parallel operations\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            stage1_result <= '0;\n",
    "        end else begin\n",
    "            stage1_result <= a + b;  // First addition\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Stage 2: Use previous result\n",
    "    always_ff @(posedge clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            stage2_result <= '0;\n",
    "        end else begin\n",
    "            stage2_result <= stage1_result + (c * d);  // Multiply in parallel\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    assign result = stage2_result;\n",
    "    \n",
    "endmodule\n",
    "\n",
    "// Alternative: Fully combinational with careful timing\n",
    "module timing_balanced (\n",
    "    input logic clk, rst_n,\n",
    "    input logic [15:0] a, b, c, d,  // Reduced width for timing\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "    // Break critical path with intermediate signals\n",
    "    logic [31:0] mult_result, add_result;\n",
    "    \n",
    "    always_comb begin\n",
    "        mult_result = c * d;        // Parallel multiply\n",
    "        add_result = a + b;         // Parallel add\n",
    "        result = mult_result + add_result;  // Final add\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 4. Power Optimization\n",
    "\n",
    "```systemverilog\n",
    "// Power-optimized design\n",
    "module power_optimized #(\n",
    "    parameter int WIDTH = 32\n",
    ")(\n",
    "    input logic clk, rst_n,\n",
    "    input logic enable,\n",
    "    input logic [WIDTH-1:0] data_in,\n",
    "    output logic [WIDTH-1:0] data_out\n",
    ");\n",
    "\n",
    "    // Clock gating for power savings\n",
    "    logic gated_clk;\n",
    "    \n",
    "    // Clock gate (use vendor-specific cells in real designs)\n",
    "    assign gated_clk = clk & enable;\n",
    "    \n",
    "    // Registers with clock gating\n",
    "    logic [WIDTH-1:0] data_reg;\n",
    "    \n",
    "    always_ff @(posedge gated_clk or negedge rst_n) begin\n",
    "        if (!rst_n) begin\n",
    "            data_reg <= '0;\n",
    "        end else begin\n",
    "            data_reg <= data_in;\n",
    "        end\n",
    "    end\n",
    "    \n",
    "    // Power-aware multiplexing\n",
    "    always_comb begin\n",
    "        if (enable) begin\n",
    "            data_out = data_reg;\n",
    "        end else begin\n",
    "            data_out = '0;  // Drive to known state to reduce switching\n",
    "        end\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Best Practices Summary\n",
    "\n",
    "1. **Design for Testability**: Include debug hooks and assertion monitors\n",
    "2. **Use Consistent Coding Style**: Follow naming conventions and code organization\n",
    "3. **Optimize for Target Technology**: Consider FPGA vs ASIC differences\n",
    "4. **Plan for Reusability**: Parameterize designs and use proper interfaces\n",
    "5. **Document Thoroughly**: Include clear comments and interface descriptions\n",
    "6. **Verify Early and Often**: Use assertions and comprehensive testbenches\n",
    "7. **Consider Power and Timing**: Design with constraints in mind from the start\n",
    "8. **Use Modern SystemVerilog Features**: Interfaces, packages, and proper data types\n",
    "\n",
    "These practices will help you write robust, maintainable, and efficient SystemVerilog code that works reliably in both simulation and synthesis environments."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "e5424f54",
   "metadata": {},
   "source": [
    "### Chapter 23: Integration with Other Languages\n",
    "\n",
    "Modern hardware design and verification environments often require integration between multiple languages and methodologies. SystemVerilog provides several mechanisms to interface with other languages, enabling designers and verification engineers to leverage existing code, libraries, and specialized tools.\n",
    "\n",
    "#### 23.1 SystemVerilog and VHDL Integration\n",
    "\n",
    "##### 23.1.1 Mixed-Language Design Challenges\n",
    "\n",
    "SystemVerilog and VHDL have different paradigms and data types, making integration challenging but necessary in many projects.\n",
    "\n",
    "**Key Differences:**\n",
    "- **Type Systems**: VHDL has strong typing; SystemVerilog is more flexible\n",
    "- **Time Resolution**: Different default time units and precision\n",
    "- **Signal Semantics**: VHDL signals vs SystemVerilog nets/variables\n",
    "- **Initialization**: Different default initialization behaviors\n",
    "\n",
    "##### 23.1.2 Interface Strategies\n",
    "\n",
    "**1. Wrapper-Based Approach**\n",
    "\n",
    "```systemverilog\n",
    "// SystemVerilog wrapper for VHDL component\n",
    "module vhdl_wrapper #(\n",
    "    parameter DATA_WIDTH = 8\n",
    ")(\n",
    "    input  logic clk,\n",
    "    input  logic rst_n,\n",
    "    input  logic [DATA_WIDTH-1:0] data_in,\n",
    "    input  logic valid_in,\n",
    "    output logic [DATA_WIDTH-1:0] data_out,\n",
    "    output logic valid_out\n",
    ");\n",
    "\n",
    "// Type conversion and signal mapping\n",
    "logic clk_vhdl;\n",
    "logic rst_vhdl;\n",
    "logic [DATA_WIDTH-1:0] data_in_vhdl;\n",
    "logic valid_in_vhdl;\n",
    "logic [DATA_WIDTH-1:0] data_out_vhdl;\n",
    "logic valid_out_vhdl;\n",
    "\n",
    "// Signal assignments with proper polarity\n",
    "assign clk_vhdl = clk;\n",
    "assign rst_vhdl = ~rst_n;  // Active high for VHDL\n",
    "assign data_in_vhdl = data_in;\n",
    "assign valid_in_vhdl = valid_in;\n",
    "assign data_out = data_out_vhdl;\n",
    "assign valid_out = valid_out_vhdl;\n",
    "\n",
    "// VHDL component instantiation\n",
    "vhdl_processor #(\n",
    "    .DATA_WIDTH(DATA_WIDTH)\n",
    ") u_vhdl_proc (\n",
    "    .clk(clk_vhdl),\n",
    "    .rst(rst_vhdl),\n",
    "    .data_in(data_in_vhdl),\n",
    "    .valid_in(valid_in_vhdl),\n",
    "    .data_out(data_out_vhdl),\n",
    "    .valid_out(valid_out_vhdl)\n",
    ");\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**2. Interface-Based Integration**\n",
    "\n",
    "```systemverilog\n",
    "// SystemVerilog interface for VHDL communication\n",
    "interface mixed_lang_if #(parameter DATA_WIDTH = 8);\n",
    "    logic clk;\n",
    "    logic rst_n;\n",
    "    logic [DATA_WIDTH-1:0] data;\n",
    "    logic valid;\n",
    "    logic ready;\n",
    "    \n",
    "    // Modports for different components\n",
    "    modport sv_master (\n",
    "        output clk, rst_n, data, valid,\n",
    "        input ready\n",
    "    );\n",
    "    \n",
    "    modport vhdl_slave (\n",
    "        input clk, rst_n, data, valid,\n",
    "        output ready\n",
    "    );\n",
    "    \n",
    "    // Convert SystemVerilog reset to VHDL convention\n",
    "    logic vhdl_rst;\n",
    "    assign vhdl_rst = ~rst_n;\n",
    "    \n",
    "endinterface\n",
    "```\n",
    "\n",
    "##### 23.1.3 Data Type Mapping\n",
    "\n",
    "```systemverilog\n",
    "// Utility package for SV-VHDL type conversion\n",
    "package sv_vhdl_types;\n",
    "    \n",
    "    // Convert SystemVerilog logic to VHDL std_logic equivalent\n",
    "    function automatic bit [7:0] logic_to_stdlogic(input logic [7:0] sv_val);\n",
    "        bit [7:0] result;\n",
    "        for (int i = 0; i < 8; i++) begin\n",
    "            case (sv_val[i])\n",
    "                1'b0:    result[i] = 1'b0;\n",
    "                1'b1:    result[i] = 1'b1;\n",
    "                1'bx:    result[i] = 1'bx;\n",
    "                1'bz:    result[i] = 1'bz;\n",
    "                default: result[i] = 1'bx;\n",
    "            endcase\n",
    "        end\n",
    "        return result;\n",
    "    endfunction\n",
    "    \n",
    "    // Handle VHDL array types\n",
    "    typedef struct {\n",
    "        bit [31:0] data [0:15];\n",
    "        int length;\n",
    "    } vhdl_array_t;\n",
    "    \n",
    "endpackage\n",
    "```\n",
    "\n",
    "#### 23.2 C/C++ Integration via DPI (Direct Programming Interface)\n",
    "\n",
    "##### 23.2.1 DPI Fundamentals\n",
    "\n",
    "DPI provides a standardized way to call C/C++ functions from SystemVerilog and vice versa.\n",
    "\n",
    "**Basic DPI Import:**\n",
    "\n",
    "```systemverilog\n",
    "// SystemVerilog side - importing C functions\n",
    "module dpi_example;\n",
    "\n",
    "// Import C functions\n",
    "import \"DPI-C\" function int c_add(input int a, input int b);\n",
    "import \"DPI-C\" function void c_print_message(input string msg);\n",
    "import \"DPI-C\" function int c_file_operation(input string filename, \n",
    "                                           input string mode);\n",
    "\n",
    "// Import C function with context\n",
    "import \"DPI-C\" context function void c_callback_setup(input string name);\n",
    "\n",
    "initial begin\n",
    "    int result;\n",
    "    \n",
    "    // Call C function\n",
    "    result = c_add(10, 20);\n",
    "    $display(\"C function result: %0d\", result);\n",
    "    \n",
    "    // Pass string to C\n",
    "    c_print_message(\"Hello from SystemVerilog!\");\n",
    "    \n",
    "    // File operations\n",
    "    if (c_file_operation(\"test.txt\", \"r\") == 0) begin\n",
    "        $display(\"File opened successfully\");\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**Corresponding C Code:**\n",
    "\n",
    "```c\n",
    "// C side implementation\n",
    "#include <stdio.h>\n",
    "#include <string.h>\n",
    "#include \"svdpi.h\"\n",
    "\n",
    "// Simple arithmetic function\n",
    "int c_add(int a, int b) {\n",
    "    return a + b;\n",
    "}\n",
    "\n",
    "// String handling function\n",
    "void c_print_message(const char* msg) {\n",
    "    printf(\"C received: %s\\n\", msg);\n",
    "}\n",
    "\n",
    "// File operation function\n",
    "int c_file_operation(const char* filename, const char* mode) {\n",
    "    FILE* fp = fopen(filename, mode);\n",
    "    if (fp != NULL) {\n",
    "        fclose(fp);\n",
    "        return 0;  // Success\n",
    "    }\n",
    "    return -1;  // Failure\n",
    "}\n",
    "\n",
    "// Context-aware function\n",
    "void c_callback_setup(const char* name) {\n",
    "    printf(\"Setting up callback for %s\\n\", name);\n",
    "    // Store context information\n",
    "}\n",
    "```\n",
    "\n",
    "##### 23.2.2 Advanced DPI Features\n",
    "\n",
    "**1. Array Passing:**\n",
    "\n",
    "```systemverilog\n",
    "module dpi_arrays;\n",
    "\n",
    "// Import C functions for array operations\n",
    "import \"DPI-C\" function void c_process_array(\n",
    "    input int size,\n",
    "    inout int array[]\n",
    ");\n",
    "\n",
    "import \"DPI-C\" function void c_matrix_multiply(\n",
    "    input int rows, input int cols,\n",
    "    input real matrix_a[],\n",
    "    input real matrix_b[],\n",
    "    output real result[]\n",
    ");\n",
    "\n",
    "initial begin\n",
    "    int data_array[10];\n",
    "    real matrix_a[4] = '{1.0, 2.0, 3.0, 4.0};\n",
    "    real matrix_b[4] = '{2.0, 0.0, 1.0, 2.0};\n",
    "    real result[4];\n",
    "    \n",
    "    // Initialize array\n",
    "    foreach (data_array[i]) data_array[i] = i * 2;\n",
    "    \n",
    "    // Process array in C\n",
    "    c_process_array(10, data_array);\n",
    "    \n",
    "    // Matrix operations\n",
    "    c_matrix_multiply(2, 2, matrix_a, matrix_b, result);\n",
    "    \n",
    "    // Display results\n",
    "    $display(\"Processed array: %p\", data_array);\n",
    "    $display(\"Matrix result: %p\", result);\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**2. DPI Export (SystemVerilog to C):**\n",
    "\n",
    "```systemverilog\n",
    "// Export SystemVerilog functions to C\n",
    "export \"DPI-C\" function sv_callback;\n",
    "export \"DPI-C\" task sv_wait_cycles;\n",
    "\n",
    "// SystemVerilog functions callable from C\n",
    "function int sv_callback(input int value);\n",
    "    $display(\"SV callback called with value: %0d\", value);\n",
    "    return value * 2;\n",
    "endfunction\n",
    "\n",
    "task sv_wait_cycles(input int cycles);\n",
    "    repeat (cycles) @(posedge clk);\n",
    "endtask\n",
    "\n",
    "// Import C function that will call back to SV\n",
    "import \"DPI-C\" function void c_trigger_callback(input int initial_value);\n",
    "\n",
    "initial begin\n",
    "    c_trigger_callback(42);\n",
    "end\n",
    "```\n",
    "\n",
    "##### 23.2.3 Complex Data Structures\n",
    "\n",
    "```systemverilog\n",
    "// Package for complex DPI data types\n",
    "package dpi_complex_types;\n",
    "\n",
    "// Packed struct for DPI\n",
    "typedef struct packed {\n",
    "    bit [31:0] address;\n",
    "    bit [7:0]  data;\n",
    "    bit [3:0]  command;\n",
    "    bit        valid;\n",
    "} transaction_t;\n",
    "\n",
    "// Unpacked struct (requires special handling)\n",
    "typedef struct {\n",
    "    string     name;\n",
    "    int        id;\n",
    "    real       timestamp;\n",
    "    bit [63:0] payload;\n",
    "} complex_struct_t;\n",
    "\n",
    "endpackage\n",
    "\n",
    "import dpi_complex_types::*;\n",
    "\n",
    "module dpi_complex;\n",
    "\n",
    "// Import functions for complex types\n",
    "import \"DPI-C\" function void c_process_transaction(\n",
    "    input transaction_t trans\n",
    ");\n",
    "\n",
    "import \"DPI-C\" function void c_handle_complex_struct(\n",
    "    input string name,\n",
    "    input int id,\n",
    "    input real timestamp,\n",
    "    input longint payload\n",
    ");\n",
    "\n",
    "initial begin\n",
    "    transaction_t trans;\n",
    "    complex_struct_t complex_data;\n",
    "    \n",
    "    // Initialize packed struct\n",
    "    trans.address = 32'hDEADBEEF;\n",
    "    trans.data = 8'hAA;\n",
    "    trans.command = 4'b1010;\n",
    "    trans.valid = 1'b1;\n",
    "    \n",
    "    // Send to C\n",
    "    c_process_transaction(trans);\n",
    "    \n",
    "    // Handle unpacked struct (pass members individually)\n",
    "    complex_data.name = \"Test Structure\";\n",
    "    complex_data.id = 123;\n",
    "    complex_data.timestamp = $realtime;\n",
    "    complex_data.payload = 64'hCAFEBABEDEADBEEF;\n",
    "    \n",
    "    c_handle_complex_struct(\n",
    "        complex_data.name,\n",
    "        complex_data.id,\n",
    "        complex_data.timestamp,\n",
    "        complex_data.payload\n",
    "    );\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 23.3 SystemC Integration\n",
    "\n",
    "##### 23.3.1 SystemC-SystemVerilog Co-simulation\n",
    "\n",
    "SystemC provides transaction-level modeling capabilities that complement SystemVerilog's RTL and verification features.\n",
    "\n",
    "**SystemC Model:**\n",
    "\n",
    "```cpp\n",
    "// SystemC transaction-level model\n",
    "#include <systemc.h>\n",
    "#include <tlm.h>\n",
    "\n",
    "class memory_model : public sc_module, public tlm::tlm_fw_transport_if<> {\n",
    "private:\n",
    "    std::map<sc_uint<32>, sc_uint<32>> memory;\n",
    "    \n",
    "public:\n",
    "    tlm::tlm_target_socket<> socket;\n",
    "    \n",
    "    SC_CTOR(memory_model) : socket(\"socket\") {\n",
    "        socket.bind(*this);\n",
    "    }\n",
    "    \n",
    "    virtual tlm::tlm_sync_enum nb_transport_fw(\n",
    "        tlm::tlm_generic_payload& trans,\n",
    "        tlm::tlm_phase& phase,\n",
    "        sc_time& delay) {\n",
    "        \n",
    "        sc_uint<32> addr = trans.get_address();\n",
    "        unsigned char* data = trans.get_data_ptr();\n",
    "        \n",
    "        if (trans.get_command() == tlm::TLM_READ_COMMAND) {\n",
    "            *reinterpret_cast<sc_uint<32>*>(data) = memory[addr];\n",
    "        } else {\n",
    "            memory[addr] = *reinterpret_cast<sc_uint<32>*>(data);\n",
    "        }\n",
    "        \n",
    "        trans.set_response_status(tlm::TLM_OK_RESPONSE);\n",
    "        return tlm::TLM_COMPLETED;\n",
    "    }\n",
    "    \n",
    "    // Required interface methods\n",
    "    virtual void b_transport(tlm::tlm_generic_payload&, sc_time&) {}\n",
    "    virtual bool get_direct_mem_ptr(tlm::tlm_generic_payload&, tlm::tlm_dmi&) { return false; }\n",
    "    virtual unsigned int transport_dbg(tlm::tlm_generic_payload&) { return 0; }\n",
    "};\n",
    "```\n",
    "\n",
    "**SystemVerilog Interface to SystemC:**\n",
    "\n",
    "```systemverilog\n",
    "// SystemVerilog wrapper for SystemC model\n",
    "module systemc_memory_wrapper #(\n",
    "    parameter ADDR_WIDTH = 32,\n",
    "    parameter DATA_WIDTH = 32\n",
    ")(\n",
    "    input  logic clk,\n",
    "    input  logic rst_n,\n",
    "    \n",
    "    // Memory interface\n",
    "    input  logic [ADDR_WIDTH-1:0] addr,\n",
    "    input  logic [DATA_WIDTH-1:0] wdata,\n",
    "    output logic [DATA_WIDTH-1:0] rdata,\n",
    "    input  logic                  we,\n",
    "    input  logic                  re,\n",
    "    output logic                  ready\n",
    ");\n",
    "\n",
    "// DPI functions to communicate with SystemC\n",
    "import \"DPI-C\" function void sc_memory_write(\n",
    "    input int addr,\n",
    "    input int data\n",
    ");\n",
    "\n",
    "import \"DPI-C\" function int sc_memory_read(\n",
    "    input int addr\n",
    ");\n",
    "\n",
    "import \"DPI-C\" function void sc_memory_init();\n",
    "import \"DPI-C\" function void sc_memory_cleanup();\n",
    "\n",
    "// State tracking\n",
    "logic [DATA_WIDTH-1:0] read_data_reg;\n",
    "logic ready_reg;\n",
    "\n",
    "initial begin\n",
    "    sc_memory_init();\n",
    "end\n",
    "\n",
    "final begin\n",
    "    sc_memory_cleanup();\n",
    "end\n",
    "\n",
    "// Handle memory operations\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        read_data_reg <= '0;\n",
    "        ready_reg <= 1'b0;\n",
    "    end else begin\n",
    "        ready_reg <= 1'b0;\n",
    "        \n",
    "        if (we) begin\n",
    "            sc_memory_write(addr, wdata);\n",
    "            ready_reg <= 1'b1;\n",
    "        end else if (re) begin\n",
    "            read_data_reg <= sc_memory_read(addr);\n",
    "            ready_reg <= 1'b1;\n",
    "        end\n",
    "    end\n",
    "end\n",
    "\n",
    "assign rdata = read_data_reg;\n",
    "assign ready = ready_reg;\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 23.3.2 Transaction-Level Modeling Bridge\n",
    "\n",
    "```systemverilog\n",
    "// TLM-style interface for SystemVerilog\n",
    "interface tlm_if #(parameter ADDR_WIDTH = 32, DATA_WIDTH = 32);\n",
    "    \n",
    "    typedef enum {READ, WRITE} command_e;\n",
    "    \n",
    "    typedef struct {\n",
    "        command_e               command;\n",
    "        logic [ADDR_WIDTH-1:0] address;\n",
    "        logic [DATA_WIDTH-1:0] data;\n",
    "        logic [3:0]            byte_enable;\n",
    "        int                    length;\n",
    "    } transaction_t;\n",
    "    \n",
    "    typedef enum {UNINITIALIZED, BEGIN_REQ, END_REQ, BEGIN_RESP, END_RESP} phase_e;\n",
    "    \n",
    "    // Signals\n",
    "    transaction_t trans;\n",
    "    phase_e       phase;\n",
    "    logic         valid;\n",
    "    logic         ready;\n",
    "    \n",
    "    // Modports\n",
    "    modport initiator (\n",
    "        output trans, phase, valid,\n",
    "        input ready\n",
    "    );\n",
    "    \n",
    "    modport target (\n",
    "        input trans, phase, valid,\n",
    "        output ready\n",
    "    );\n",
    "    \n",
    "    // Tasks for transaction handling\n",
    "    task automatic send_transaction(input transaction_t t);\n",
    "        trans = t;\n",
    "        phase = BEGIN_REQ;\n",
    "        valid = 1'b1;\n",
    "        wait (ready);\n",
    "        @(posedge valid);\n",
    "    endtask\n",
    "    \n",
    "endinterface\n",
    "```\n",
    "\n",
    "#### 23.4 Mixed-Language Simulation\n",
    "\n",
    "##### 23.4.1 Simulation Flow Management\n",
    "\n",
    "```systemverilog\n",
    "// Top-level mixed-language testbench\n",
    "module mixed_language_tb;\n",
    "\n",
    "// Clock and reset generation\n",
    "logic clk = 0;\n",
    "logic rst_n = 0;\n",
    "\n",
    "always #5 clk = ~clk;\n",
    "\n",
    "initial begin\n",
    "    rst_n = 0;\n",
    "    #100 rst_n = 1;\n",
    "end\n",
    "\n",
    "// SystemVerilog DUT\n",
    "cpu_core u_cpu (\n",
    "    .clk(clk),\n",
    "    .rst_n(rst_n),\n",
    "    // ... other connections\n",
    ");\n",
    "\n",
    "// VHDL memory subsystem (through wrapper)\n",
    "vhdl_memory_wrapper u_memory (\n",
    "    .clk(clk),\n",
    "    .rst_n(rst_n),\n",
    "    // ... memory interface\n",
    ");\n",
    "\n",
    "// SystemC TLM model interface\n",
    "systemc_peripheral_wrapper u_peripheral (\n",
    "    .clk(clk),\n",
    "    .rst_n(rst_n),\n",
    "    // ... peripheral interface\n",
    ");\n",
    "\n",
    "// C/C++ based checker\n",
    "import \"DPI-C\" function void c_protocol_checker_init();\n",
    "import \"DPI-C\" function int c_protocol_checker(\n",
    "    input int cycle,\n",
    "    input int addr,\n",
    "    input int data,\n",
    "    input int control\n",
    ");\n",
    "\n",
    "// Simulation control\n",
    "initial begin\n",
    "    c_protocol_checker_init();\n",
    "    \n",
    "    // Wait for reset deassertion\n",
    "    wait (rst_n);\n",
    "    repeat (10) @(posedge clk);\n",
    "    \n",
    "    // Run mixed-language simulation\n",
    "    fork\n",
    "        begin\n",
    "            // SystemVerilog stimulus\n",
    "            run_sv_stimulus();\n",
    "        end\n",
    "        begin\n",
    "            // Protocol checking\n",
    "            run_protocol_checks();\n",
    "        end\n",
    "        begin\n",
    "            // Performance monitoring\n",
    "            run_performance_monitor();\n",
    "        end\n",
    "    join_any\n",
    "    \n",
    "    $finish;\n",
    "end\n",
    "\n",
    "// SystemVerilog-specific tasks\n",
    "task run_sv_stimulus();\n",
    "    for (int i = 0; i < 1000; i++) begin\n",
    "        // Generate transactions\n",
    "        @(posedge clk);\n",
    "        // ... stimulus code\n",
    "    end\n",
    "endtask\n",
    "\n",
    "task run_protocol_checks();\n",
    "    forever begin\n",
    "        @(posedge clk);\n",
    "        if (rst_n) begin\n",
    "            int result = c_protocol_checker(\n",
    "                $time, \n",
    "                u_cpu.addr_out,\n",
    "                u_cpu.data_out,\n",
    "                u_cpu.control_out\n",
    "            );\n",
    "            if (result != 0) begin\n",
    "                $error(\"Protocol violation detected at time %t\", $time);\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endtask\n",
    "\n",
    "task run_performance_monitor();\n",
    "    // Performance monitoring code\n",
    "    forever begin\n",
    "        repeat (1000) @(posedge clk);\n",
    "        $display(\"Performance checkpoint at time %t\", $time);\n",
    "    end\n",
    "endtask\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 23.4.2 Cross-Language Debugging\n",
    "\n",
    "```systemverilog\n",
    "// Debug infrastructure for mixed-language simulation\n",
    "package mixed_debug_pkg;\n",
    "\n",
    "    // Debug levels\n",
    "    typedef enum {\n",
    "        DEBUG_OFF,\n",
    "        DEBUG_ERROR,\n",
    "        DEBUG_WARN,\n",
    "        DEBUG_INFO,\n",
    "        DEBUG_VERBOSE\n",
    "    } debug_level_e;\n",
    "    \n",
    "    // Debug message structure\n",
    "    typedef struct {\n",
    "        debug_level_e level;\n",
    "        string        source;\n",
    "        string        message;\n",
    "        time          timestamp;\n",
    "    } debug_msg_t;\n",
    "    \n",
    "    // Global debug control\n",
    "    debug_level_e global_debug_level = DEBUG_INFO;\n",
    "    \n",
    "    // Debug message function\n",
    "    function void debug_msg(\n",
    "        input debug_level_e level,\n",
    "        input string source,\n",
    "        input string message\n",
    "    );\n",
    "        if (level <= global_debug_level) begin\n",
    "            debug_msg_t msg;\n",
    "            msg.level = level;\n",
    "            msg.source = source;\n",
    "            msg.message = message;\n",
    "            msg.timestamp = $time;\n",
    "            \n",
    "            // Send to both SystemVerilog and C logging\n",
    "            $display(\"[%s] %s: %s @ %t\", \n",
    "                     level.name(), source, message, msg.timestamp);\n",
    "            \n",
    "            // Also send to C logger\n",
    "            c_debug_log(level, source, message, msg.timestamp);\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    // Import C debug functions\n",
    "    import \"DPI-C\" function void c_debug_log(\n",
    "        input int level,\n",
    "        input string source,\n",
    "        input string message,\n",
    "        input longint timestamp\n",
    "    );\n",
    "    \n",
    "endpackage\n",
    "```\n",
    "\n",
    "#### 23.5 Best Practices for Language Integration\n",
    "\n",
    "##### 23.5.1 Design Guidelines\n",
    "\n",
    "```systemverilog\n",
    "// Configuration package for mixed-language projects\n",
    "package mixed_lang_config;\n",
    "\n",
    "    // Timing configuration\n",
    "    parameter time SV_TIME_UNIT = 1ns;\n",
    "    parameter time VHDL_TIME_UNIT = 1ns;\n",
    "    parameter time SC_TIME_UNIT = 1ns;\n",
    "    \n",
    "    // Interface standards\n",
    "    typedef struct {\n",
    "        logic clk;\n",
    "        logic rst_n;  // Active low reset for SV/SC\n",
    "        logic rst;    // Active high reset for VHDL\n",
    "    } std_clock_reset_t;\n",
    "    \n",
    "    // Data width standards\n",
    "    parameter int STD_DATA_WIDTH = 32;\n",
    "    parameter int STD_ADDR_WIDTH = 32;\n",
    "    \n",
    "    // Conversion utilities\n",
    "    function automatic logic vhdl_to_sv_reset(input logic vhdl_rst);\n",
    "        return ~vhdl_rst;\n",
    "    endfunction\n",
    "    \n",
    "    function automatic logic sv_to_vhdl_reset(input logic sv_rst_n);\n",
    "        return ~sv_rst_n;\n",
    "    endfunction\n",
    "    \n",
    "endpackage\n",
    "```\n",
    "\n",
    "##### 23.5.2 Error Handling\n",
    "\n",
    "```systemverilog\n",
    "// Error handling for mixed-language environments\n",
    "class mixed_lang_error_handler;\n",
    "    \n",
    "    static int error_count = 0;\n",
    "    static int warning_count = 0;\n",
    "    \n",
    "    // Error reporting\n",
    "    static function void report_error(\n",
    "        string source,\n",
    "        string message\n",
    "    );\n",
    "        error_count++;\n",
    "        $error(\"[%s] %s\", source, message);\n",
    "        \n",
    "        // Also report to C layer\n",
    "        c_report_error(source, message);\n",
    "        \n",
    "        // Check for error threshold\n",
    "        if (error_count > 100) begin\n",
    "            $fatal(\"Too many errors, terminating simulation\");\n",
    "        end\n",
    "    endfunction\n",
    "    \n",
    "    // Warning reporting\n",
    "    static function void report_warning(\n",
    "        string source,\n",
    "        string message\n",
    "    );\n",
    "        warning_count++;\n",
    "        $warning(\"[%s] %s\", source, message);\n",
    "        c_report_warning(source, message);\n",
    "    endfunction\n",
    "    \n",
    "    // Summary\n",
    "    static function void print_summary();\n",
    "        $display(\"=== Mixed Language Simulation Summary ===\");\n",
    "        $display(\"Errors: %0d\", error_count);\n",
    "        $display(\"Warnings: %0d\", warning_count);\n",
    "        c_print_summary(error_count, warning_count);\n",
    "    endfunction\n",
    "    \n",
    "    // Import C error handling functions\n",
    "    import \"DPI-C\" function void c_report_error(\n",
    "        input string source, \n",
    "        input string message\n",
    "    );\n",
    "    \n",
    "    import \"DPI-C\" function void c_report_warning(\n",
    "        input string source, \n",
    "        input string message\n",
    "    );\n",
    "    \n",
    "    import \"DPI-C\" function void c_print_summary(\n",
    "        input int errors, \n",
    "        input int warnings\n",
    "    );\n",
    "    \n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 23.6 Performance Considerations\n",
    "\n",
    "When integrating multiple languages, consider these performance aspects:\n",
    "\n",
    "**Simulation Speed:**\n",
    "- DPI calls have overhead; minimize frequent calls\n",
    "- Use packed data structures for better performance\n",
    "- Consider using SystemVerilog interfaces for high-frequency communication\n",
    "\n",
    "**Memory Usage:**\n",
    "- Each language runtime has its own memory management\n",
    "- Be careful with string handling across language boundaries\n",
    "- Clean up resources properly in each language domain\n",
    "\n",
    "**Synchronization:**\n",
    "- Ensure proper time synchronization between different simulators\n",
    "- Use standard clock and reset domains\n",
    "- Be aware of different event scheduling semantics\n",
    "\n",
    "#### Summary\n",
    "\n",
    "Integration with other languages enables SystemVerilog to leverage existing codebases and specialized tools. Key integration mechanisms include VHDL co-simulation through wrappers, DPI for C/C++ integration, SystemC for transaction-level modeling, and comprehensive mixed-language simulation frameworks. Success requires careful attention to data type conversion, timing synchronization, error handling, and performance optimization."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "af513d95",
   "metadata": {},
   "source": [
    "## Part VII: Advanced Topics"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "bddf7ee9",
   "metadata": {},
   "source": [
    "### Chapter 24: Formal Verification\n",
    "\n",
    "#### Introduction to Formal Verification\n",
    "\n",
    "Formal verification is a mathematical approach to proving the correctness of hardware designs. Unlike simulation-based verification, which tests specific scenarios, formal verification exhaustively checks all possible states and transitions of a design. SystemVerilog provides powerful constructs for formal verification through its assertion-based verification (ABV) capabilities.\n",
    "\n",
    "#### 24.1 Property Specification Language\n",
    "\n",
    "SystemVerilog's property specification language allows you to express design requirements and constraints mathematically. Properties describe the expected behavior of your design over time.\n",
    "\n",
    "##### Basic Property Syntax\n",
    "\n",
    "```systemverilog\n",
    "// Basic property structure\n",
    "property property_name;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    sequence_or_expression;\n",
    "endproperty\n",
    "\n",
    "// Simple property example\n",
    "property req_ack_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request |-> ##[1:3] acknowledge;\n",
    "endproperty\n",
    "```\n",
    "\n",
    "##### Sequence Definitions\n",
    "\n",
    "Sequences are the building blocks of properties. They define patterns of signal behavior over time.\n",
    "\n",
    "```systemverilog\n",
    "// Basic sequence examples\n",
    "sequence req_seq;\n",
    "    @(posedge clk) request && !busy;\n",
    "endsequence\n",
    "\n",
    "sequence handshake_seq;\n",
    "    @(posedge clk) request ##1 grant ##1 acknowledge;\n",
    "endsequence\n",
    "\n",
    "// Sequence with repetition\n",
    "sequence burst_seq;\n",
    "    @(posedge clk) start ##1 (data_valid [*4]) ##1 end_burst;\n",
    "endsequence\n",
    "\n",
    "// Sequence with variable delay\n",
    "sequence delayed_response;\n",
    "    @(posedge clk) trigger ##[1:10] response;\n",
    "endsequence\n",
    "```\n",
    "\n",
    "##### Property Examples\n",
    "\n",
    "```systemverilog\n",
    "module formal_properties (\n",
    "    input logic clk, reset,\n",
    "    input logic request, grant, acknowledge,\n",
    "    input logic [7:0] data,\n",
    "    input logic valid, ready\n",
    ");\n",
    "\n",
    "// Property 1: Request should be followed by grant within 5 cycles\n",
    "property req_grant_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request |-> ##[1:5] grant;\n",
    "endproperty\n",
    "\n",
    "// Property 2: Data stability during valid\n",
    "property data_stable_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    $rose(valid) |-> (data == $past(data)) throughout (valid [*1:$]);\n",
    "endproperty\n",
    "\n",
    "// Property 3: Mutual exclusion\n",
    "property mutex_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    not (request && grant);\n",
    "endproperty\n",
    "\n",
    "// Property 4: Pipeline behavior\n",
    "property pipeline_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    valid && ready |-> ##1 $past(data) == output_data;\n",
    "endproperty\n",
    "\n",
    "// Property 5: FIFO empty/full conditions\n",
    "property fifo_empty_property;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (read_ptr == write_ptr) |-> empty;\n",
    "endproperty\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Advanced Property Constructs\n",
    "\n",
    "```systemverilog\n",
    "// Using implication operators\n",
    "property strong_implication;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    condition1 |-> condition2;  // Strong implication\n",
    "endproperty\n",
    "\n",
    "property weak_implication;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    condition1 |=> condition2;  // Weak implication (next cycle)\n",
    "endproperty\n",
    "\n",
    "// Using repetition operators\n",
    "property burst_transfer;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    start_burst |-> (data_valid [*8]) ##1 end_burst;\n",
    "endproperty\n",
    "\n",
    "// Using until operators\n",
    "property hold_until;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request |-> (busy until grant);\n",
    "endproperty\n",
    "\n",
    "// Complex property with local variables\n",
    "property complex_counting;\n",
    "    int count;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (increment, count = counter_val) |-> ##[1:10] (decrement && counter_val == count - 1);\n",
    "endproperty\n",
    "```\n",
    "\n",
    "#### 24.2 Model Checking Concepts\n",
    "\n",
    "Model checking is the core technique used in formal verification. It systematically explores all possible states of a finite state system to verify properties.\n",
    "\n",
    "##### State Space Exploration\n",
    "\n",
    "```systemverilog\n",
    "// Example: Traffic light controller for model checking\n",
    "module traffic_light_formal (\n",
    "    input logic clk, reset,\n",
    "    input logic car_sensor, pedestrian_button,\n",
    "    output logic [1:0] light_state // 00=Red, 01=Yellow, 10=Green\n",
    ");\n",
    "\n",
    "typedef enum logic [1:0] {\n",
    "    RED = 2'b00,\n",
    "    YELLOW = 2'b01,\n",
    "    GREEN = 2'b10\n",
    "} light_t;\n",
    "\n",
    "light_t current_state, next_state;\n",
    "logic [3:0] timer;\n",
    "\n",
    "// State transition logic\n",
    "always_comb begin\n",
    "    case (current_state)\n",
    "        RED: begin\n",
    "            if (timer >= 8 && car_sensor)\n",
    "                next_state = GREEN;\n",
    "            else\n",
    "                next_state = RED;\n",
    "        end\n",
    "        GREEN: begin\n",
    "            if (timer >= 12 || pedestrian_button)\n",
    "                next_state = YELLOW;\n",
    "            else\n",
    "                next_state = GREEN;\n",
    "        end\n",
    "        YELLOW: begin\n",
    "            if (timer >= 3)\n",
    "                next_state = RED;\n",
    "            else\n",
    "                next_state = YELLOW;\n",
    "        end\n",
    "        default: next_state = RED;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// State register and timer\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset) begin\n",
    "        current_state <= RED;\n",
    "        timer <= 0;\n",
    "    end else begin\n",
    "        current_state <= next_state;\n",
    "        if (current_state != next_state)\n",
    "            timer <= 0;\n",
    "        else\n",
    "            timer <= timer + 1;\n",
    "    end\n",
    "end\n",
    "\n",
    "assign light_state = current_state;\n",
    "\n",
    "// Formal properties for model checking\n",
    "property safety_no_direct_red_to_green;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (current_state == RED) |-> ##1 (current_state != GREEN);\n",
    "endproperty\n",
    "\n",
    "property liveness_eventually_green;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    car_sensor |-> ##[1:20] (current_state == GREEN);\n",
    "endproperty\n",
    "\n",
    "property pedestrian_priority;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (current_state == GREEN && pedestrian_button) |-> ##[1:4] (current_state == RED);\n",
    "endproperty\n",
    "\n",
    "// Assertions for model checking\n",
    "assert property (safety_no_direct_red_to_green);\n",
    "assert property (liveness_eventually_green);\n",
    "assert property (pedestrian_priority);\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Invariant Properties\n",
    "\n",
    "```systemverilog\n",
    "// Example: FIFO with invariants\n",
    "module fifo_formal #(\n",
    "    parameter DEPTH = 8,\n",
    "    parameter WIDTH = 8\n",
    ")(\n",
    "    input logic clk, reset,\n",
    "    input logic write_en, read_en,\n",
    "    input logic [WIDTH-1:0] write_data,\n",
    "    output logic [WIDTH-1:0] read_data,\n",
    "    output logic full, empty\n",
    ");\n",
    "\n",
    "logic [WIDTH-1:0] memory [DEPTH-1:0];\n",
    "logic [$clog2(DEPTH):0] write_ptr, read_ptr;\n",
    "logic [$clog2(DEPTH):0] count;\n",
    "\n",
    "// FIFO implementation\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset) begin\n",
    "        write_ptr <= 0;\n",
    "        read_ptr <= 0;\n",
    "        count <= 0;\n",
    "    end else begin\n",
    "        if (write_en && !full) begin\n",
    "            memory[write_ptr[2:0]] <= write_data;\n",
    "            write_ptr <= write_ptr + 1;\n",
    "            count <= count + 1;\n",
    "        end\n",
    "        if (read_en && !empty) begin\n",
    "            read_ptr <= read_ptr + 1;\n",
    "            count <= count - 1;\n",
    "        end\n",
    "    end\n",
    "end\n",
    "\n",
    "assign read_data = memory[read_ptr[2:0]];\n",
    "assign full = (count == DEPTH);\n",
    "assign empty = (count == 0);\n",
    "\n",
    "// Invariant properties\n",
    "property fifo_count_invariant;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    count <= DEPTH;\n",
    "endproperty\n",
    "\n",
    "property full_empty_mutex;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    not (full && empty);\n",
    "endproperty\n",
    "\n",
    "property ptr_difference_invariant;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    ((write_ptr - read_ptr) & ((1 << ($clog2(DEPTH)+1)) - 1)) == count;\n",
    "endproperty\n",
    "\n",
    "// Data integrity property\n",
    "property data_integrity;\n",
    "    logic [WIDTH-1:0] stored_data;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (write_en && !full, stored_data = write_data) |-> \n",
    "    ##[1:DEPTH] (read_en && !empty && read_data == stored_data);\n",
    "endproperty\n",
    "\n",
    "assert property (fifo_count_invariant);\n",
    "assert property (full_empty_mutex);\n",
    "assert property (ptr_difference_invariant);\n",
    "assert property (data_integrity);\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 24.3 Bounded Model Checking\n",
    "\n",
    "Bounded Model Checking (BMC) is a formal verification technique that checks properties within a bounded time frame. It's particularly effective for finding bugs and counterexamples.\n",
    "\n",
    "##### BMC Property Examples\n",
    "\n",
    "```systemverilog\n",
    "module processor_formal (\n",
    "    input logic clk, reset,\n",
    "    input logic [31:0] instruction,\n",
    "    input logic valid_instruction,\n",
    "    output logic [31:0] pc,\n",
    "    output logic stall, exception\n",
    ");\n",
    "\n",
    "// Processor state\n",
    "logic [31:0] program_counter;\n",
    "logic [2:0] pipeline_stage;\n",
    "logic hazard_detected;\n",
    "\n",
    "// Simple processor model\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset) begin\n",
    "        program_counter <= 32'h1000;\n",
    "        pipeline_stage <= 0;\n",
    "        hazard_detected <= 0;\n",
    "    end else begin\n",
    "        if (valid_instruction && !stall) begin\n",
    "            program_counter <= program_counter + 4;\n",
    "            pipeline_stage <= (pipeline_stage + 1) % 5;\n",
    "        end\n",
    "    end\n",
    "end\n",
    "\n",
    "assign pc = program_counter;\n",
    "assign stall = hazard_detected;\n",
    "\n",
    "// BMC properties with bounded time\n",
    "property pc_increment_bounded;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (valid_instruction && !stall) |-> ##1 (pc == $past(pc) + 4);\n",
    "endproperty\n",
    "\n",
    "property no_infinite_stall;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    stall |-> ##[1:10] !stall;  // Bounded to 10 cycles\n",
    "endproperty\n",
    "\n",
    "property exception_response_bounded;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    exception |-> ##[1:5] (pc == 32'h2000);  // Exception handler address\n",
    "endproperty\n",
    "\n",
    "// BMC with specific depth bounds\n",
    "property bounded_execution;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    $rose(valid_instruction) |-> ##[1:20] pipeline_stage == 0;\n",
    "endproperty\n",
    "\n",
    "assert property (pc_increment_bounded);\n",
    "assert property (no_infinite_stall);\n",
    "cover property (exception_response_bounded);\n",
    "assume property (bounded_execution);\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Cover Properties for BMC\n",
    "\n",
    "```systemverilog\n",
    "// Cover properties help ensure reachability\n",
    "module cache_formal (\n",
    "    input logic clk, reset,\n",
    "    input logic [31:0] address,\n",
    "    input logic read_req, write_req,\n",
    "    output logic hit, miss,\n",
    "    output logic [31:0] data_out\n",
    ");\n",
    "\n",
    "// Cache states\n",
    "typedef enum logic [1:0] {\n",
    "    IDLE, LOOKUP, REFILL, WRITEBACK\n",
    "} cache_state_t;\n",
    "\n",
    "cache_state_t state;\n",
    "logic [7:0] hit_count, miss_count;\n",
    "\n",
    "// Simplified cache behavior\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset) begin\n",
    "        state <= IDLE;\n",
    "        hit_count <= 0;\n",
    "        miss_count <= 0;\n",
    "    end else begin\n",
    "        case (state)\n",
    "            IDLE: if (read_req || write_req) state <= LOOKUP;\n",
    "            LOOKUP: begin\n",
    "                if (hit) begin\n",
    "                    state <= IDLE;\n",
    "                    hit_count <= hit_count + 1;\n",
    "                end else begin\n",
    "                    state <= REFILL;\n",
    "                    miss_count <= miss_count + 1;\n",
    "                end\n",
    "            end\n",
    "            REFILL: state <= IDLE;\n",
    "            WRITEBACK: state <= IDLE;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "// Cover properties to ensure all scenarios are reachable\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    hit_count > 10\n",
    ");\n",
    "\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    miss_count > 5\n",
    ");\n",
    "\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    state == REFILL ##1 state == IDLE\n",
    ");\n",
    "\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (read_req ##1 hit) ##1 (write_req ##1 miss)\n",
    ");\n",
    "\n",
    "// Performance property\n",
    "property cache_efficiency;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (hit_count + miss_count > 0) |-> (hit_count * 100 / (hit_count + miss_count) >= 70);\n",
    "endproperty\n",
    "\n",
    "assert property (cache_efficiency);\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 24.4 Formal Property Verification\n",
    "\n",
    "Formal Property Verification (FPV) uses mathematical proofs to verify that properties hold for all possible behaviors of a design.\n",
    "\n",
    "##### Complete FPV Testbench Example\n",
    "\n",
    "```systemverilog\n",
    "module arbiter_formal (\n",
    "    input logic clk, reset,\n",
    "    input logic [3:0] request,\n",
    "    output logic [3:0] grant,\n",
    "    output logic [1:0] grant_id\n",
    ");\n",
    "\n",
    "// Round-robin arbiter implementation\n",
    "logic [1:0] last_grant;\n",
    "logic [3:0] masked_req;\n",
    "logic [3:0] higher_pri_reqs, lower_pri_reqs;\n",
    "\n",
    "always_comb begin\n",
    "    // Mask requests based on last grant\n",
    "    case (last_grant)\n",
    "        2'b00: masked_req = {request[3:1], 1'b0};\n",
    "        2'b01: masked_req = {request[3:2], 2'b00};\n",
    "        2'b10: masked_req = {request[3], 3'b000};\n",
    "        2'b11: masked_req = 4'b0000;\n",
    "    endcase\n",
    "    \n",
    "    higher_pri_reqs = masked_req;\n",
    "    lower_pri_reqs = request & ~masked_req;\n",
    "    \n",
    "    // Priority encoding\n",
    "    if (|higher_pri_reqs) begin\n",
    "        casez (higher_pri_reqs)\n",
    "            4'b???1: begin grant = 4'b0001; grant_id = 2'b00; end\n",
    "            4'b??10: begin grant = 4'b0010; grant_id = 2'b01; end\n",
    "            4'b?100: begin grant = 4'b0100; grant_id = 2'b10; end\n",
    "            4'b1000: begin grant = 4'b1000; grant_id = 2'b11; end\n",
    "            default: begin grant = 4'b0000; grant_id = 2'b00; end\n",
    "        endcase\n",
    "    end else if (|lower_pri_reqs) begin\n",
    "        casez (lower_pri_reqs)\n",
    "            4'b???1: begin grant = 4'b0001; grant_id = 2'b00; end\n",
    "            4'b??10: begin grant = 4'b0010; grant_id = 2'b01; end\n",
    "            4'b?100: begin grant = 4'b0100; grant_id = 2'b10; end\n",
    "            4'b1000: begin grant = 4'b1000; grant_id = 2'b11; end\n",
    "            default: begin grant = 4'b0000; grant_id = 2'b00; end\n",
    "        endcase\n",
    "    end else begin\n",
    "        grant = 4'b0000;\n",
    "        grant_id = 2'b00;\n",
    "    end\n",
    "end\n",
    "\n",
    "always_ff @(posedge clk or posedge reset) begin\n",
    "    if (reset)\n",
    "        last_grant <= 2'b11;  // Start from highest priority\n",
    "    else if (|grant)\n",
    "        last_grant <= grant_id;\n",
    "end\n",
    "\n",
    "// Formal properties for complete verification\n",
    "\n",
    "// Property 1: Mutual exclusion - only one grant at a time\n",
    "property mutual_exclusion;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    $onehot0(grant);\n",
    "endproperty\n",
    "\n",
    "// Property 2: Grant only when requested\n",
    "property grant_requires_request;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    grant |-> (grant & request);\n",
    "endproperty\n",
    "\n",
    "// Property 3: No grant without request\n",
    "property no_grant_without_request;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (request == 4'b0000) |-> (grant == 4'b0000);\n",
    "endproperty\n",
    "\n",
    "// Property 4: Fairness - each requester eventually gets grant\n",
    "property fairness_req0;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request[0] |-> ##[1:8] grant[0];\n",
    "endproperty\n",
    "\n",
    "property fairness_req1;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request[1] |-> ##[1:8] grant[1];\n",
    "endproperty\n",
    "\n",
    "property fairness_req2;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request[2] |-> ##[1:8] grant[2];\n",
    "endproperty\n",
    "\n",
    "property fairness_req3;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request[3] |-> ##[1:8] grant[3];\n",
    "endproperty\n",
    "\n",
    "// Property 5: Grant ID consistency\n",
    "property grant_id_consistency;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    grant[0] |-> (grant_id == 2'b00) and\n",
    "    grant[1] |-> (grant_id == 2'b01) and\n",
    "    grant[2] |-> (grant_id == 2'b10) and\n",
    "    grant[3] |-> (grant_id == 2'b11);\n",
    "endproperty\n",
    "\n",
    "// Property 6: Round-robin ordering\n",
    "property round_robin_order;\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    (grant[0] && request[1]) |-> ##[1:4] grant[1];\n",
    "endproperty\n",
    "\n",
    "// Assumptions for FPV\n",
    "assume property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request != 4'b0000  // At least one request present\n",
    ");\n",
    "\n",
    "// Assertions\n",
    "assert property (mutual_exclusion);\n",
    "assert property (grant_requires_request);\n",
    "assert property (no_grant_without_request);\n",
    "assert property (fairness_req0);\n",
    "assert property (fairness_req1);\n",
    "assert property (fairness_req2);\n",
    "assert property (fairness_req3);\n",
    "assert property (grant_id_consistency);\n",
    "assert property (round_robin_order);\n",
    "\n",
    "// Cover properties for corner cases\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    request == 4'b1111 ##1 grant == 4'b0001\n",
    ");\n",
    "\n",
    "cover property (\n",
    "    @(posedge clk) disable iff (reset)\n",
    "    $rose(request[3]) ##1 grant[3]\n",
    ");\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Formal Verification Flow\n",
    "\n",
    "```systemverilog\n",
    "// Bind statement to connect formal properties to design\n",
    "bind arbiter arbiter_formal formal_check (\n",
    "    .clk(clk),\n",
    "    .reset(reset),\n",
    "    .request(request),\n",
    "    .grant(grant),\n",
    "    .grant_id(grant_id)\n",
    ");\n",
    "\n",
    "// Formal verification configuration\n",
    "module formal_config;\n",
    "    \n",
    "    // Clock and reset assumptions\n",
    "    always @(posedge clk) begin\n",
    "        assume (reset == 0);  // Assume reset is deasserted after initial\n",
    "    end\n",
    "    \n",
    "    // Environmental constraints\n",
    "    assume property (\n",
    "        @(posedge clk)\n",
    "        $stable(request) || $countones($changed(request)) <= 2\n",
    "    );\n",
    "    \n",
    "    // Bounded proof depth\n",
    "    initial begin\n",
    "        $assertkill;  // Kill assertions after specified time\n",
    "        #1000000;     // Run for 1M time units\n",
    "        $finish;\n",
    "    end\n",
    "    \n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### Best Practices for Formal Verification\n",
    "\n",
    "1. **Start Simple**: Begin with basic safety properties before complex liveness properties\n",
    "2. **Use Assumptions**: Constrain the input space to realistic scenarios\n",
    "3. **Incremental Verification**: Add properties gradually and verify each step\n",
    "4. **Cover Properties**: Ensure your properties can actually be triggered\n",
    "5. **Bounded Proofs**: Use appropriate bounds for BMC to balance completeness and performance\n",
    "6. **Modular Approach**: Verify individual modules before system-level integration\n",
    "\n",
    "#### Summary\n",
    "\n",
    "Formal verification in SystemVerilog provides powerful capabilities for exhaustive design verification:\n",
    "\n",
    "- **Property Specification Language** enables precise expression of design requirements\n",
    "- **Model Checking** systematically explores all possible design states\n",
    "- **Bounded Model Checking** provides efficient verification within time bounds\n",
    "- **Formal Property Verification** uses mathematical proofs for complete verification\n",
    "\n",
    "These techniques complement traditional simulation-based verification and are essential for critical design validation where exhaustive verification is required.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "id": "6df0faea",
   "metadata": {},
   "source": [
    "### Chapter 25: Low Power Design Features\n",
    "\n",
    "#### Introduction to Low Power Design\n",
    "\n",
    "Low power design has become crucial in modern semiconductor design due to:\n",
    "- Battery-powered devices requiring extended operation\n",
    "- Thermal management in high-performance processors\n",
    "- Energy efficiency regulations and environmental concerns\n",
    "- Cost reduction through lower power consumption\n",
    "\n",
    "SystemVerilog provides several features and methodologies to support low power design verification and implementation.\n",
    "\n",
    "#### 25.1 Power-Aware Simulation\n",
    "\n",
    "Power-aware simulation enables verification of power management features during functional verification.\n",
    "\n",
    "##### Basic Power-Aware Constructs\n",
    "\n",
    "```systemverilog\n",
    "// Power domain declaration\n",
    "module cpu_core (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic power_enable,\n",
    "    // ... other signals\n",
    ");\n",
    "\n",
    "// Power state variables\n",
    "logic power_on;\n",
    "logic retention_mode;\n",
    "\n",
    "// Power state control\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        power_on <= 1'b0;\n",
    "        retention_mode <= 1'b0;\n",
    "    end else begin\n",
    "        power_on <= power_enable;\n",
    "        retention_mode <= !power_enable && retention_signal;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Conditional simulation based on power state\n",
    "always_comb begin\n",
    "    if (!power_on) begin\n",
    "        // Power-off behavior\n",
    "        cpu_outputs = 'x;  // Unknown state\n",
    "    end else if (retention_mode) begin\n",
    "        // Retention mode - maintain critical state\n",
    "        cpu_outputs = retained_values;\n",
    "    end else begin\n",
    "        // Normal operation\n",
    "        cpu_outputs = normal_operation_outputs;\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Power State Modeling\n",
    "\n",
    "```systemverilog\n",
    "// Power state enumeration\n",
    "typedef enum logic [2:0] {\n",
    "    POWER_OFF     = 3'b000,\n",
    "    POWER_ON      = 3'b001,\n",
    "    RETENTION     = 3'b010,\n",
    "    SLEEP_LIGHT   = 3'b011,\n",
    "    SLEEP_DEEP    = 3'b100\n",
    "} power_state_t;\n",
    "\n",
    "class power_manager;\n",
    "    power_state_t current_state;\n",
    "    power_state_t next_state;\n",
    "    \n",
    "    // Power transition methods\n",
    "    function void request_power_down();\n",
    "        case (current_state)\n",
    "            POWER_ON: next_state = SLEEP_LIGHT;\n",
    "            SLEEP_LIGHT: next_state = SLEEP_DEEP;\n",
    "            SLEEP_DEEP: next_state = POWER_OFF;\n",
    "            default: next_state = current_state;\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    function void request_power_up();\n",
    "        case (current_state)\n",
    "            POWER_OFF: next_state = RETENTION;\n",
    "            RETENTION: next_state = POWER_ON;\n",
    "            SLEEP_DEEP: next_state = SLEEP_LIGHT;\n",
    "            SLEEP_LIGHT: next_state = POWER_ON;\n",
    "            default: next_state = current_state;\n",
    "        endcase\n",
    "    endfunction\n",
    "    \n",
    "    // Power state transition\n",
    "    task apply_power_transition();\n",
    "        current_state = next_state;\n",
    "        $display(\"Power state changed to: %s\", current_state.name());\n",
    "    endtask\n",
    "endclass\n",
    "```\n",
    "\n",
    "#### 25.2 Unified Power Format (UPF)\n",
    "\n",
    "UPF is an IEEE standard (1801) for specifying power intent in electronic designs.\n",
    "\n",
    "##### UPF Basic Commands\n",
    "\n",
    "```systemverilog\n",
    "// UPF commands are typically in separate .upf files\n",
    "// but can be embedded in SystemVerilog for simulation\n",
    "\n",
    "// Create power domain\n",
    "create_power_domain TOP\n",
    "create_power_domain CPU -elements {cpu_inst}\n",
    "create_power_domain GPU -elements {gpu_inst}\n",
    "\n",
    "// Create supply network\n",
    "create_supply_net VDD -domain TOP\n",
    "create_supply_net VDD_CPU -domain CPU  \n",
    "create_supply_net VDD_GPU -domain GPU\n",
    "create_supply_net VSS -domain TOP\n",
    "\n",
    "// Create supply ports\n",
    "create_supply_port VDD -domain TOP -direction in\n",
    "create_supply_port VDD_CPU -domain CPU -direction in\n",
    "create_supply_port VSS -domain TOP -direction in\n",
    "\n",
    "// Connect supply network\n",
    "connect_supply_net VDD -ports VDD\n",
    "connect_supply_net VDD_CPU -ports VDD_CPU\n",
    "connect_supply_net VSS -ports VSS\n",
    "```\n",
    "\n",
    "##### UPF Power States\n",
    "\n",
    "```systemverilog\n",
    "// Define power states for domains\n",
    "add_power_state TOP.primary -state {\n",
    "    -name ON -logic_expr {VDD == 1'b1 && VSS == 1'b0}\n",
    "}\n",
    "\n",
    "add_power_state CPU.primary -state {\n",
    "    -name ON -logic_expr {VDD_CPU == 1'b1}\n",
    "} -state {\n",
    "    -name OFF -logic_expr {VDD_CPU == 1'b0}\n",
    "} -state {\n",
    "    -name RETENTION -logic_expr {VDD_CPU == 1'b0 && retention_supply == 1'b1}\n",
    "}\n",
    "\n",
    "// Power state transitions\n",
    "create_power_state_group CPU_states -states {CPU.primary.ON CPU.primary.OFF CPU.primary.RETENTION}\n",
    "```\n",
    "\n",
    "##### Integrating UPF with SystemVerilog\n",
    "\n",
    "```systemverilog\n",
    "module power_aware_cpu (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic vdd_cpu,\n",
    "    input logic retention_supply,\n",
    "    input logic [31:0] data_in,\n",
    "    output logic [31:0] data_out\n",
    ");\n",
    "\n",
    "// Power state detection\n",
    "logic power_good;\n",
    "logic retention_mode;\n",
    "\n",
    "assign power_good = vdd_cpu;\n",
    "assign retention_mode = !vdd_cpu && retention_supply;\n",
    "\n",
    "// Retention registers\n",
    "logic [31:0] retention_data;\n",
    "\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        retention_data <= '0;\n",
    "    end else if (power_good && !retention_mode) begin\n",
    "        retention_data <= data_in;  // Store in retention during normal operation\n",
    "    end\n",
    "    // Retain value during retention_mode\n",
    "end\n",
    "\n",
    "// Output logic with power awareness\n",
    "always_comb begin\n",
    "    if (!power_good && !retention_mode) begin\n",
    "        data_out = 'x;  // Unknown when powered off\n",
    "    end else if (retention_mode) begin\n",
    "        data_out = retention_data;  // Output retained value\n",
    "    end else begin\n",
    "        data_out = data_in;  // Normal operation\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 25.3 Power Domains and Islands\n",
    "\n",
    "Power domains allow different parts of a design to be powered independently.\n",
    "\n",
    "##### Power Domain Implementation\n",
    "\n",
    "```systemverilog\n",
    "// Power domain interface\n",
    "interface power_domain_if;\n",
    "    logic vdd;\n",
    "    logic vss;\n",
    "    logic enable;\n",
    "    logic retention;\n",
    "    logic isolation;\n",
    "    \n",
    "    modport master (\n",
    "        output vdd, vss, enable, retention, isolation\n",
    "    );\n",
    "    \n",
    "    modport slave (\n",
    "        input vdd, vss, enable, retention, isolation\n",
    "    );\n",
    "endinterface\n",
    "\n",
    "// Power island module\n",
    "module power_island #(\n",
    "    parameter DOMAIN_NAME = \"DEFAULT\"\n",
    ")(\n",
    "    power_domain_if.slave pwr_if,\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    // Functional interfaces\n",
    "    input logic [31:0] data_in,\n",
    "    output logic [31:0] data_out,\n",
    "    output logic valid_out\n",
    ");\n",
    "\n",
    "// Power state logic\n",
    "logic domain_active;\n",
    "logic retention_active;\n",
    "\n",
    "assign domain_active = pwr_if.vdd && pwr_if.enable;\n",
    "assign retention_active = pwr_if.retention && !domain_active;\n",
    "\n",
    "// Isolation logic\n",
    "logic [31:0] isolated_data_out;\n",
    "logic isolated_valid_out;\n",
    "\n",
    "always_comb begin\n",
    "    if (pwr_if.isolation) begin\n",
    "        isolated_data_out = '0;  // Or specific isolation value\n",
    "        isolated_valid_out = 1'b0;\n",
    "    end else begin\n",
    "        isolated_data_out = internal_data_out;\n",
    "        isolated_valid_out = internal_valid_out;\n",
    "    end\n",
    "end\n",
    "\n",
    "assign data_out = isolated_data_out;\n",
    "assign valid_out = isolated_valid_out;\n",
    "\n",
    "// Internal logic with power awareness\n",
    "logic [31:0] internal_data_out;\n",
    "logic internal_valid_out;\n",
    "logic [31:0] retention_register;\n",
    "\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        retention_register <= '0;\n",
    "        internal_data_out <= '0;\n",
    "        internal_valid_out <= 1'b0;\n",
    "    end else if (domain_active) begin\n",
    "        // Normal operation\n",
    "        internal_data_out <= data_in + 1;  // Example processing\n",
    "        internal_valid_out <= 1'b1;\n",
    "        retention_register <= data_in;  // Save for retention\n",
    "    end else if (retention_active) begin\n",
    "        // Retention mode\n",
    "        internal_data_out <= retention_register;\n",
    "        internal_valid_out <= 1'b0;\n",
    "    end else begin\n",
    "        // Powered down\n",
    "        internal_data_out <= 'x;\n",
    "        internal_valid_out <= 1'bx;\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Power Controller\n",
    "\n",
    "```systemverilog\n",
    "module power_controller (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic power_request,\n",
    "    input logic [2:0] target_domain,\n",
    "    power_domain_if.master cpu_domain,\n",
    "    power_domain_if.master gpu_domain,\n",
    "    power_domain_if.master mem_domain\n",
    ");\n",
    "\n",
    "// Power sequencing state machine\n",
    "typedef enum logic [3:0] {\n",
    "    IDLE,\n",
    "    POWER_UP_SEQ1,\n",
    "    POWER_UP_SEQ2,\n",
    "    POWER_UP_SEQ3,\n",
    "    ACTIVE,\n",
    "    POWER_DOWN_SEQ1,\n",
    "    POWER_DOWN_SEQ2,\n",
    "    POWER_DOWN_SEQ3,\n",
    "    POWERED_DOWN\n",
    "} power_seq_state_t;\n",
    "\n",
    "power_seq_state_t current_state, next_state;\n",
    "\n",
    "// Domain selection\n",
    "power_domain_if selected_domain;\n",
    "\n",
    "always_comb begin\n",
    "    case (target_domain)\n",
    "        3'b001: selected_domain = cpu_domain;\n",
    "        3'b010: selected_domain = gpu_domain;\n",
    "        3'b100: selected_domain = mem_domain;\n",
    "        default: selected_domain = cpu_domain;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Power sequencing FSM\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n)\n",
    "        current_state <= POWERED_DOWN;\n",
    "    else\n",
    "        current_state <= next_state;\n",
    "end\n",
    "\n",
    "always_comb begin\n",
    "    next_state = current_state;\n",
    "    \n",
    "    case (current_state)\n",
    "        IDLE: begin\n",
    "            if (power_request)\n",
    "                next_state = POWER_UP_SEQ1;\n",
    "        end\n",
    "        \n",
    "        POWER_UP_SEQ1: begin\n",
    "            next_state = POWER_UP_SEQ2;  // Enable isolation\n",
    "        end\n",
    "        \n",
    "        POWER_UP_SEQ2: begin\n",
    "            next_state = POWER_UP_SEQ3;  // Apply power\n",
    "        end\n",
    "        \n",
    "        POWER_UP_SEQ3: begin\n",
    "            next_state = ACTIVE;  // Remove isolation\n",
    "        end\n",
    "        \n",
    "        ACTIVE: begin\n",
    "            if (!power_request)\n",
    "                next_state = POWER_DOWN_SEQ1;\n",
    "        end\n",
    "        \n",
    "        POWER_DOWN_SEQ1: begin\n",
    "            next_state = POWER_DOWN_SEQ2;  // Enable isolation\n",
    "        end\n",
    "        \n",
    "        POWER_DOWN_SEQ2: begin\n",
    "            next_state = POWER_DOWN_SEQ3;  // Enable retention\n",
    "        end\n",
    "        \n",
    "        POWER_DOWN_SEQ3: begin\n",
    "            next_state = POWERED_DOWN;  // Remove power\n",
    "        end\n",
    "        \n",
    "        POWERED_DOWN: begin\n",
    "            if (power_request)\n",
    "                next_state = IDLE;\n",
    "        end\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Control signal generation\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        selected_domain.vdd <= 1'b0;\n",
    "        selected_domain.enable <= 1'b0;\n",
    "        selected_domain.isolation <= 1'b1;\n",
    "        selected_domain.retention <= 1'b0;\n",
    "    end else begin\n",
    "        case (current_state)\n",
    "            POWER_UP_SEQ1: begin\n",
    "                selected_domain.isolation <= 1'b1;\n",
    "            end\n",
    "            \n",
    "            POWER_UP_SEQ2: begin\n",
    "                selected_domain.vdd <= 1'b1;\n",
    "                selected_domain.enable <= 1'b1;\n",
    "            end\n",
    "            \n",
    "            POWER_UP_SEQ3: begin\n",
    "                selected_domain.isolation <= 1'b0;\n",
    "            end\n",
    "            \n",
    "            POWER_DOWN_SEQ1: begin\n",
    "                selected_domain.isolation <= 1'b1;\n",
    "            end\n",
    "            \n",
    "            POWER_DOWN_SEQ2: begin\n",
    "                selected_domain.retention <= 1'b1;\n",
    "            end\n",
    "            \n",
    "            POWER_DOWN_SEQ3: begin\n",
    "                selected_domain.vdd <= 1'b0;\n",
    "                selected_domain.enable <= 1'b0;\n",
    "            end\n",
    "            \n",
    "            POWERED_DOWN: begin\n",
    "                selected_domain.retention <= 1'b0;\n",
    "            end\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 25.4 Clock and Power Gating\n",
    "\n",
    "Clock and power gating are essential techniques for reducing dynamic and static power consumption.\n",
    "\n",
    "##### Clock Gating Implementation\n",
    "\n",
    "```systemverilog\n",
    "// Clock gating cell\n",
    "module clock_gate (\n",
    "    input logic clk_in,\n",
    "    input logic enable,\n",
    "    input logic test_enable,  // For DFT\n",
    "    output logic clk_out\n",
    ");\n",
    "\n",
    "// Latch to avoid glitches\n",
    "logic enable_latched;\n",
    "\n",
    "// Latch enable signal on negative edge to avoid glitches\n",
    "always_latch begin\n",
    "    if (!clk_in)\n",
    "        enable_latched <= enable || test_enable;\n",
    "end\n",
    "\n",
    "// Gated clock output\n",
    "assign clk_out = clk_in && enable_latched;\n",
    "\n",
    "endmodule\n",
    "\n",
    "// Usage in a module\n",
    "module cpu_with_clock_gating (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic cpu_enable,\n",
    "    input logic fpu_enable,\n",
    "    input logic cache_enable,\n",
    "    input logic [31:0] instruction,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "// Gated clocks\n",
    "logic cpu_clk, fpu_clk, cache_clk;\n",
    "\n",
    "// Clock gating instances\n",
    "clock_gate cpu_cg (\n",
    "    .clk_in(clk),\n",
    "    .enable(cpu_enable),\n",
    "    .test_enable(1'b0),\n",
    "    .clk_out(cpu_clk)\n",
    ");\n",
    "\n",
    "clock_gate fpu_cg (\n",
    "    .clk_in(clk),\n",
    "    .enable(fpu_enable),\n",
    "    .test_enable(1'b0),\n",
    "    .clk_out(fpu_clk)\n",
    ");\n",
    "\n",
    "clock_gate cache_cg (\n",
    "    .clk_in(clk),\n",
    "    .enable(cache_enable),\n",
    "    .test_enable(1'b0),\n",
    "    .clk_out(cache_clk)\n",
    ");\n",
    "\n",
    "// Functional units using gated clocks\n",
    "cpu_core cpu_inst (\n",
    "    .clk(cpu_clk),\n",
    "    .reset_n(reset_n),\n",
    "    .instruction(instruction),\n",
    "    .result(result)\n",
    ");\n",
    "\n",
    "// Additional modules would use their respective gated clocks\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Advanced Clock Gating with Power Management\n",
    "\n",
    "```systemverilog\n",
    "// Hierarchical clock gating controller\n",
    "module clock_gate_controller (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic global_enable,\n",
    "    input logic [7:0] unit_active,  // Activity indicators\n",
    "    input logic [7:0] force_enable, // Force enable for debug\n",
    "    output logic [7:0] clock_enables\n",
    ");\n",
    "\n",
    "// Activity detection and filtering\n",
    "logic [7:0] activity_filtered;\n",
    "logic [3:0] idle_counter [8];\n",
    "\n",
    "// Activity filtering to prevent unnecessary clock switching\n",
    "genvar i;\n",
    "generate\n",
    "    for (i = 0; i < 8; i++) begin : activity_filter\n",
    "        always_ff @(posedge clk or negedge reset_n) begin\n",
    "            if (!reset_n) begin\n",
    "                idle_counter[i] <= '0;\n",
    "                activity_filtered[i] <= 1'b0;\n",
    "            end else begin\n",
    "                if (unit_active[i]) begin\n",
    "                    idle_counter[i] <= '0;\n",
    "                    activity_filtered[i] <= 1'b1;\n",
    "                end else if (idle_counter[i] < 4'hF) begin\n",
    "                    idle_counter[i] <= idle_counter[i] + 1;\n",
    "                    if (idle_counter[i] == 4'h3) // 4 cycle delay\n",
    "                        activity_filtered[i] <= 1'b0;\n",
    "                end\n",
    "            end\n",
    "        end\n",
    "    end\n",
    "endgenerate\n",
    "\n",
    "// Final clock enable generation\n",
    "always_comb begin\n",
    "    for (int j = 0; j < 8; j++) begin\n",
    "        clock_enables[j] = global_enable && \n",
    "                          (activity_filtered[j] || force_enable[j]);\n",
    "    end\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### Power Gating Implementation\n",
    "\n",
    "```systemverilog\n",
    "// Power switch controller\n",
    "module power_switch_controller (\n",
    "    input logic clk,\n",
    "    input logic reset_n,\n",
    "    input logic power_down_req,\n",
    "    input logic power_up_req,\n",
    "    output logic power_switch_enable,\n",
    "    output logic isolation_enable,\n",
    "    output logic retention_enable,\n",
    "    output logic power_good\n",
    ");\n",
    "\n",
    "typedef enum logic [2:0] {\n",
    "    POWERED_ON,\n",
    "    ISOLATING,\n",
    "    RETAINING,\n",
    "    POWERING_DOWN,\n",
    "    POWERED_OFF,\n",
    "    POWERING_UP,\n",
    "    RESTORING\n",
    "} power_state_t;\n",
    "\n",
    "power_state_t current_state, next_state;\n",
    "logic [7:0] delay_counter;\n",
    "\n",
    "// State machine for power gating sequence\n",
    "always_ff @(posedge clk or negedge reset_n) begin\n",
    "    if (!reset_n) begin\n",
    "        current_state <= POWERED_OFF;\n",
    "        delay_counter <= '0;\n",
    "    end else begin\n",
    "        current_state <= next_state;\n",
    "        if (next_state != current_state)\n",
    "            delay_counter <= '0;\n",
    "        else\n",
    "            delay_counter <= delay_counter + 1;\n",
    "    end\n",
    "end\n",
    "\n",
    "always_comb begin\n",
    "    next_state = current_state;\n",
    "    \n",
    "    case (current_state)\n",
    "        POWERED_ON: begin\n",
    "            if (power_down_req)\n",
    "                next_state = ISOLATING;\n",
    "        end\n",
    "        \n",
    "        ISOLATING: begin\n",
    "            if (delay_counter >= 8'd2)  // Wait 2 cycles\n",
    "                next_state = RETAINING;\n",
    "        end\n",
    "        \n",
    "        RETAINING: begin\n",
    "            if (delay_counter >= 8'd2)\n",
    "                next_state = POWERING_DOWN;\n",
    "        end\n",
    "        \n",
    "        POWERING_DOWN: begin\n",
    "            if (delay_counter >= 8'd10)  // Wait for power to stabilize\n",
    "                next_state = POWERED_OFF;\n",
    "        end\n",
    "        \n",
    "        POWERED_OFF: begin\n",
    "            if (power_up_req)\n",
    "                next_state = POWERING_UP;\n",
    "        end\n",
    "        \n",
    "        POWERING_UP: begin\n",
    "            if (delay_counter >= 8'd10)\n",
    "                next_state = RESTORING;\n",
    "        end\n",
    "        \n",
    "        RESTORING: begin\n",
    "            if (delay_counter >= 8'd2)\n",
    "                next_state = POWERED_ON;\n",
    "        end\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Output control signals\n",
    "always_comb begin\n",
    "    case (current_state)\n",
    "        POWERED_ON: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b0;\n",
    "            retention_enable = 1'b0;\n",
    "            power_good = 1'b1;\n",
    "        end\n",
    "        \n",
    "        ISOLATING: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b0;\n",
    "            power_good = 1'b1;\n",
    "        end\n",
    "        \n",
    "        RETAINING: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b1;\n",
    "            power_good = 1'b1;\n",
    "        end\n",
    "        \n",
    "        POWERING_DOWN, POWERED_OFF: begin\n",
    "            power_switch_enable = 1'b0;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b1;\n",
    "            power_good = 1'b0;\n",
    "        end\n",
    "        \n",
    "        POWERING_UP: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b1;\n",
    "            power_good = 1'b0;\n",
    "        end\n",
    "        \n",
    "        RESTORING: begin\n",
    "            power_switch_enable = 1'b1;\n",
    "            isolation_enable = 1'b1;\n",
    "            retention_enable = 1'b0;\n",
    "            power_good = 1'b1;\n",
    "        end\n",
    "    endcase\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 25.5 Power-Aware Verification\n",
    "\n",
    "##### Power-Aware Testbench\n",
    "\n",
    "```systemverilog\n",
    "class power_aware_testbench;\n",
    "    \n",
    "    // Virtual interfaces\n",
    "    virtual power_domain_if pwr_vif;\n",
    "    virtual clock_if clk_vif;\n",
    "    \n",
    "    // Power scenarios\n",
    "    typedef enum {\n",
    "        NORMAL_OPERATION,\n",
    "        POWER_CYCLE,\n",
    "        RETENTION_TEST,\n",
    "        ISOLATION_TEST,\n",
    "        CLOCK_GATING_TEST\n",
    "    } power_test_scenario_t;\n",
    "    \n",
    "    // Test execution\n",
    "    task run_power_test(power_test_scenario_t scenario);\n",
    "        case (scenario)\n",
    "            NORMAL_OPERATION: run_normal_operation();\n",
    "            POWER_CYCLE: run_power_cycle_test();\n",
    "            RETENTION_TEST: run_retention_test();\n",
    "            ISOLATION_TEST: run_isolation_test();\n",
    "            CLOCK_GATING_TEST: run_clock_gating_test();\n",
    "        endcase\n",
    "    endtask\n",
    "    \n",
    "    // Power cycle test\n",
    "    task run_power_cycle_test();\n",
    "        $display(\"Starting power cycle test\");\n",
    "        \n",
    "        // Initialize with power on\n",
    "        pwr_vif.vdd <= 1'b1;\n",
    "        pwr_vif.enable <= 1'b1;\n",
    "        pwr_vif.isolation <= 1'b0;\n",
    "        \n",
    "        repeat(10) @(posedge clk_vif.clk);\n",
    "        \n",
    "        // Power down sequence\n",
    "        $display(\"Powering down...\");\n",
    "        pwr_vif.isolation <= 1'b1;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "        \n",
    "        pwr_vif.retention <= 1'b1;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "        \n",
    "        pwr_vif.vdd <= 1'b0;\n",
    "        pwr_vif.enable <= 1'b0;\n",
    "        repeat(10) @(posedge clk_vif.clk);\n",
    "        \n",
    "        // Power up sequence\n",
    "        $display(\"Powering up...\");\n",
    "        pwr_vif.vdd <= 1'b1;\n",
    "        pwr_vif.enable <= 1'b1;\n",
    "        repeat(10) @(posedge clk_vif.clk);\n",
    "        \n",
    "        pwr_vif.retention <= 1'b0;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "        \n",
    "        pwr_vif.isolation <= 1'b0;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "        \n",
    "        $display(\"Power cycle test completed\");\n",
    "    endtask\n",
    "    \n",
    "    // Retention test\n",
    "    task run_retention_test();\n",
    "        logic [31:0] test_data = 32'hDEADBEEF;\n",
    "        logic [31:0] read_data;\n",
    "        \n",
    "        $display(\"Starting retention test\");\n",
    "        \n",
    "        // Write data during normal operation\n",
    "        write_data(test_data);\n",
    "        read_data = read_data();\n",
    "        assert(read_data == test_data) else \n",
    "            $error(\"Data mismatch before retention\");\n",
    "        \n",
    "        // Enter retention mode\n",
    "        enter_retention_mode();\n",
    "        \n",
    "        // Try to read during retention\n",
    "        read_data = read_data();\n",
    "        assert(read_data == test_data) else \n",
    "            $error(\"Data lost during retention\");\n",
    "        \n",
    "        // Exit retention mode\n",
    "        exit_retention_mode();\n",
    "        \n",
    "        // Verify data after retention\n",
    "        read_data = read_data();\n",
    "        assert(read_data == test_data) else \n",
    "            $error(\"Data lost after retention\");\n",
    "        \n",
    "        $display(\"Retention test completed\");\n",
    "    endtask\n",
    "    \n",
    "    // Helper tasks\n",
    "    task write_data(input logic [31:0] data);\n",
    "        // Implementation depends on DUT interface\n",
    "    endtask\n",
    "    \n",
    "    function logic [31:0] read_data();\n",
    "        // Implementation depends on DUT interface\n",
    "        return 32'h0;\n",
    "    endfunction\n",
    "    \n",
    "    task enter_retention_mode();\n",
    "        pwr_vif.retention <= 1'b1;\n",
    "        pwr_vif.vdd <= 1'b0;\n",
    "        repeat(5) @(posedge clk_vif.clk);\n",
    "    endtask\n",
    "    \n",
    "    task exit_retention_mode();\n",
    "        pwr_vif.vdd <= 1'b1;\n",
    "        repeat(5) @(posedge clk_vif.clk);\n",
    "        pwr_vif.retention <= 1'b0;\n",
    "        repeat(2) @(posedge clk_vif.clk);\n",
    "    endtask\n",
    "    \n",
    "endclass\n",
    "```\n",
    "\n",
    "#### Best Practices for Low Power Design\n",
    "\n",
    "1. **Power Planning**: Plan power domains early in the design phase\n",
    "2. **Verification Strategy**: Include power-aware verification from the start\n",
    "3. **Clock Gating**: Implement fine-grained clock gating for maximum power savings\n",
    "4. **Retention Strategy**: Carefully select what state needs to be retained\n",
    "5. **Isolation**: Properly isolate powered-down domains\n",
    "6. **Power Sequencing**: Implement proper power-up/down sequences\n",
    "7. **Tool Integration**: Use UPF for tool compatibility across the design flow\n",
    "\n",
    "#### Summary\n",
    "\n",
    "Low power design features in SystemVerilog enable:\n",
    "- Power-aware simulation and verification\n",
    "- UPF integration for power intent specification\n",
    "- Power domain and island implementation\n",
    "- Clock and power gating techniques\n",
    "- Comprehensive verification of power management features\n",
    "\n",
    "These features are essential for modern low-power semiconductor design, enabling battery-operated devices and energy-efficient systems."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "9bda3e2b",
   "metadata": {},
   "source": [
    "### Chapter 26: SystemVerilog for Synthesis\n",
    "\n",
    "#### Introduction\n",
    "\n",
    "Synthesis is the process of converting RTL (Register Transfer Level) code into a gate-level netlist that can be implemented in hardware. Understanding which SystemVerilog constructs are synthesizable and how to write efficient RTL code is crucial for successful digital design. This chapter covers the essential aspects of writing synthesizable SystemVerilog code.\n",
    "\n",
    "#### 26.1 Synthesizable vs. Non-Synthesizable Constructs\n",
    "\n",
    "##### 26.1.1 Synthesizable Constructs\n",
    "\n",
    "**Basic Data Types:**\n",
    "```systemverilog\n",
    "// Synthesizable data types\n",
    "logic [31:0] data_reg;\n",
    "logic        enable;\n",
    "logic [7:0]  counter;\n",
    "bit   [15:0] address;\n",
    "\n",
    "// Arrays (with limitations)\n",
    "logic [7:0] memory [0:255];  // Small memories\n",
    "logic [3:0] lookup_table [0:15];\n",
    "```\n",
    "\n",
    "**Always Blocks:**\n",
    "```systemverilog\n",
    "// Synthesizable always blocks\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        counter <= 8'b0;\n",
    "    else if (enable)\n",
    "        counter <= counter + 1;\n",
    "end\n",
    "\n",
    "always_comb begin\n",
    "    sum = a + b;\n",
    "    carry_out = (a & b) | ((a ^ b) & carry_in);\n",
    "end\n",
    "```\n",
    "\n",
    "**Control Structures:**\n",
    "```systemverilog\n",
    "// If-else statements\n",
    "always_comb begin\n",
    "    if (select == 2'b00)\n",
    "        mux_out = input_a;\n",
    "    else if (select == 2'b01)\n",
    "        mux_out = input_b;\n",
    "    else if (select == 2'b10)\n",
    "        mux_out = input_c;\n",
    "    else\n",
    "        mux_out = input_d;\n",
    "end\n",
    "\n",
    "// Case statements\n",
    "always_comb begin\n",
    "    case (opcode)\n",
    "        3'b000: alu_out = a + b;\n",
    "        3'b001: alu_out = a - b;\n",
    "        3'b010: alu_out = a & b;\n",
    "        3'b011: alu_out = a | b;\n",
    "        default: alu_out = 32'b0;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// For loops (with constant bounds)\n",
    "always_comb begin\n",
    "    parity = 1'b0;\n",
    "    for (int i = 0; i < 32; i++) begin\n",
    "        parity = parity ^ data[i];\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "##### 26.1.2 Non-Synthesizable Constructs\n",
    "\n",
    "**Timing Control:**\n",
    "```systemverilog\n",
    "// Non-synthesizable - delays\n",
    "#10 data = new_value;\n",
    "data <= #5 new_value;\n",
    "\n",
    "// Non-synthesizable - wait statements\n",
    "wait (ready == 1'b1);\n",
    "@(posedge clk);  // Outside of always blocks\n",
    "```\n",
    "\n",
    "**System Tasks and Functions:**\n",
    "```systemverilog\n",
    "// Non-synthesizable system tasks\n",
    "$display(\"Value = %d\", data);\n",
    "$monitor(\"clock = %b\", clk);\n",
    "$random();\n",
    "$time;\n",
    "$finish;\n",
    "```\n",
    "\n",
    "**Advanced Data Types:**\n",
    "```systemverilog\n",
    "// Non-synthesizable constructs\n",
    "real    floating_point;\n",
    "string  text_data;\n",
    "class   my_class;\n",
    "mailbox data_mailbox;\n",
    "semaphore resource_sem;\n",
    "\n",
    "// Dynamic arrays\n",
    "int dynamic_array[];\n",
    "```\n",
    "\n",
    "**File I/O:**\n",
    "```systemverilog\n",
    "// Non-synthesizable file operations\n",
    "int file_handle;\n",
    "file_handle = $fopen(\"data.txt\", \"r\");\n",
    "$fread(data, file_handle);\n",
    "$fclose(file_handle);\n",
    "```\n",
    "\n",
    "#### 26.2 RTL Coding Guidelines\n",
    "\n",
    "##### 26.2.1 Clock and Reset Guidelines\n",
    "\n",
    "**Single Clock Domain:**\n",
    "```systemverilog\n",
    "// Good practice - single clock domain\n",
    "module counter (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic        enable,\n",
    "    output logic [7:0]  count\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        count <= 8'b0;\n",
    "    else if (enable)\n",
    "        count <= count + 1;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**Proper Reset Usage:**\n",
    "```systemverilog\n",
    "// Asynchronous reset, synchronous deassertion\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        // Reset all registers\n",
    "        state <= IDLE;\n",
    "        counter <= 8'b0;\n",
    "        data_valid <= 1'b0;\n",
    "    end else begin\n",
    "        // Normal operation\n",
    "        case (state)\n",
    "            IDLE: if (start) state <= ACTIVE;\n",
    "            ACTIVE: begin\n",
    "                counter <= counter + 1;\n",
    "                if (counter == 8'hFF)\n",
    "                    state <= DONE;\n",
    "            end\n",
    "            DONE: if (ack) state <= IDLE;\n",
    "        endcase\n",
    "    end\n",
    "end\n",
    "```\n",
    "\n",
    "##### 26.2.2 Combinational Logic Guidelines\n",
    "\n",
    "**Avoid Latches:**\n",
    "```systemverilog\n",
    "// Bad - creates latches\n",
    "always_comb begin\n",
    "    if (enable)\n",
    "        output_data = input_data;\n",
    "    // Missing else clause creates latch\n",
    "end\n",
    "\n",
    "// Good - no latches\n",
    "always_comb begin\n",
    "    if (enable)\n",
    "        output_data = input_data;\n",
    "    else\n",
    "        output_data = previous_data;\n",
    "end\n",
    "\n",
    "// Better - default assignment\n",
    "always_comb begin\n",
    "    output_data = previous_data;  // Default\n",
    "    if (enable)\n",
    "        output_data = input_data;\n",
    "end\n",
    "```\n",
    "\n",
    "**Complete Case Statements:**\n",
    "```systemverilog\n",
    "// Good practice with default\n",
    "always_comb begin\n",
    "    case (state)\n",
    "        2'b00: next_state = 2'b01;\n",
    "        2'b01: next_state = 2'b10;\n",
    "        2'b10: next_state = 2'b11;\n",
    "        2'b11: next_state = 2'b00;\n",
    "        default: next_state = 2'b00;  // Prevents latches\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Using unique case for synthesis optimization\n",
    "always_comb begin\n",
    "    unique case (state)\n",
    "        2'b00: next_state = 2'b01;\n",
    "        2'b01: next_state = 2'b10;\n",
    "        2'b10: next_state = 2'b11;\n",
    "        2'b11: next_state = 2'b00;\n",
    "    endcase\n",
    "end\n",
    "```\n",
    "\n",
    "##### 26.2.3 State Machine Coding\n",
    "\n",
    "**Template for FSM:**\n",
    "```systemverilog\n",
    "typedef enum logic [2:0] {\n",
    "    IDLE    = 3'b000,\n",
    "    START   = 3'b001,\n",
    "    PROCESS = 3'b010,\n",
    "    WAIT    = 3'b011,\n",
    "    DONE    = 3'b100\n",
    "} state_t;\n",
    "\n",
    "module fsm_example (\n",
    "    input  logic    clk,\n",
    "    input  logic    rst_n,\n",
    "    input  logic    start,\n",
    "    input  logic    data_ready,\n",
    "    output logic    busy,\n",
    "    output logic    complete\n",
    ");\n",
    "\n",
    "state_t current_state, next_state;\n",
    "\n",
    "// State register\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        current_state <= IDLE;\n",
    "    else\n",
    "        current_state <= next_state;\n",
    "end\n",
    "\n",
    "// Next state logic\n",
    "always_comb begin\n",
    "    next_state = current_state;  // Default assignment\n",
    "    case (current_state)\n",
    "        IDLE: \n",
    "            if (start) next_state = START;\n",
    "        START: \n",
    "            next_state = PROCESS;\n",
    "        PROCESS: \n",
    "            if (data_ready) next_state = WAIT;\n",
    "        WAIT: \n",
    "            next_state = DONE;\n",
    "        DONE: \n",
    "            next_state = IDLE;\n",
    "        default: \n",
    "            next_state = IDLE;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Output logic\n",
    "always_comb begin\n",
    "    busy = (current_state != IDLE) && (current_state != DONE);\n",
    "    complete = (current_state == DONE);\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 26.3 Timing and Area Considerations\n",
    "\n",
    "##### 26.3.1 Critical Path Optimization\n",
    "\n",
    "**Pipeline Insertion:**\n",
    "```systemverilog\n",
    "// Non-pipelined - long critical path\n",
    "module multiplier_comb (\n",
    "    input  logic [15:0] a, b,\n",
    "    output logic [31:0] product\n",
    ");\n",
    "\n",
    "always_comb begin\n",
    "    product = a * b;  // Long combinational path\n",
    "end\n",
    "\n",
    "endmodule\n",
    "\n",
    "// Pipelined version - shorter critical path\n",
    "module multiplier_pipe (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic [15:0] a, b,\n",
    "    output logic [31:0] product\n",
    ");\n",
    "\n",
    "logic [15:0] a_reg, b_reg;\n",
    "logic [31:0] mult_result;\n",
    "\n",
    "// Input registers\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n) begin\n",
    "        a_reg <= 16'b0;\n",
    "        b_reg <= 16'b0;\n",
    "    end else begin\n",
    "        a_reg <= a;\n",
    "        b_reg <= b;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Multiplication\n",
    "always_comb begin\n",
    "    mult_result = a_reg * b_reg;\n",
    "end\n",
    "\n",
    "// Output register\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        product <= 32'b0;\n",
    "    else\n",
    "        product <= mult_result;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**Operator Inference:**\n",
    "```systemverilog\n",
    "// Synthesis tools infer appropriate operators\n",
    "module arithmetic_units (\n",
    "    input  logic        clk,\n",
    "    input  logic [31:0] a, b,\n",
    "    output logic [31:0] sum,\n",
    "    output logic [31:0] difference,\n",
    "    output logic [63:0] product,\n",
    "    output logic [31:0] quotient\n",
    ");\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    sum <= a + b;        // Adder\n",
    "    difference <= a - b;  // Subtractor\n",
    "    product <= a * b;    // Multiplier\n",
    "    quotient <= a / b;   // Divider (use carefully)\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 26.3.2 Resource Sharing\n",
    "\n",
    "**Manual Resource Sharing:**\n",
    "```systemverilog\n",
    "module shared_adder (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic        sel,\n",
    "    input  logic [31:0] a, b, c, d,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "logic [31:0] operand1, operand2;\n",
    "\n",
    "// Multiplexer for resource sharing\n",
    "always_comb begin\n",
    "    if (sel) begin\n",
    "        operand1 = a;\n",
    "        operand2 = b;\n",
    "    end else begin\n",
    "        operand1 = c;\n",
    "        operand2 = d;\n",
    "    end\n",
    "end\n",
    "\n",
    "// Shared adder\n",
    "always_ff @(posedge clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        result <= 32'b0;\n",
    "    else\n",
    "        result <= operand1 + operand2;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 26.3.3 Memory Inference\n",
    "\n",
    "**BRAM Inference:**\n",
    "```systemverilog\n",
    "module inferred_bram (\n",
    "    input  logic        clk,\n",
    "    input  logic        we,\n",
    "    input  logic [9:0]  addr,\n",
    "    input  logic [31:0] din,\n",
    "    output logic [31:0] dout\n",
    ");\n",
    "\n",
    "logic [31:0] memory [0:1023];\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    if (we)\n",
    "        memory[addr] <= din;\n",
    "    dout <= memory[addr];\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "**Distributed RAM Inference:**\n",
    "```systemverilog\n",
    "module inferred_dist_ram (\n",
    "    input  logic       clk,\n",
    "    input  logic       we,\n",
    "    input  logic [7:0] addr,\n",
    "    input  logic [7:0] din,\n",
    "    output logic [7:0] dout\n",
    ");\n",
    "\n",
    "logic [7:0] memory [0:255];\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    if (we)\n",
    "        memory[addr] <= din;\n",
    "end\n",
    "\n",
    "assign dout = memory[addr];  // Asynchronous read\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 26.4 Synthesis Tool Considerations\n",
    "\n",
    "##### 26.4.1 Synthesis Directives\n",
    "\n",
    "**Synthesis Attributes:**\n",
    "```systemverilog\n",
    "module synthesis_attributes (\n",
    "    input  logic        clk,\n",
    "    input  logic [31:0] data_in,\n",
    "    output logic [31:0] data_out\n",
    ");\n",
    "\n",
    "// Keep intermediate signals for debugging\n",
    "(* keep = \"true\" *) logic [31:0] intermediate;\n",
    "\n",
    "// Don't touch this logic during optimization\n",
    "(* dont_touch = \"true\" *) logic important_signal;\n",
    "\n",
    "// RAM style specification\n",
    "(* ram_style = \"block\" *) logic [31:0] block_ram [0:1023];\n",
    "(* ram_style = \"distributed\" *) logic [7:0] dist_ram [0:255];\n",
    "\n",
    "// FSM encoding\n",
    "typedef enum logic [2:0] {\n",
    "    STATE_A = 3'b001,\n",
    "    STATE_B = 3'b010,\n",
    "    STATE_C = 3'b100\n",
    "} (* fsm_encoding = \"one_hot\" *) state_enum_t;\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 26.4.2 Synthesis Pragmas\n",
    "\n",
    "**Tool-Specific Directives:**\n",
    "```systemverilog\n",
    "module pragma_examples (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic [31:0] a, b,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "// Xilinx-specific pragmas\n",
    "// synthesis translate_off\n",
    "initial begin\n",
    "    $display(\"This code is ignored during synthesis\");\n",
    "end\n",
    "// synthesis translate_on\n",
    "\n",
    "// Parallel case directive\n",
    "always_comb begin\n",
    "    // synthesis parallel_case\n",
    "    case (select)\n",
    "        2'b00: result = a;\n",
    "        2'b01: result = b;\n",
    "        2'b10: result = a + b;\n",
    "        2'b11: result = a - b;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "// Full case directive\n",
    "always_comb begin\n",
    "    // synthesis full_case\n",
    "    case (mode)\n",
    "        2'b00: operation = ADD;\n",
    "        2'b01: operation = SUB;\n",
    "        2'b10: operation = AND;\n",
    "        2'b11: operation = OR;\n",
    "    endcase\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 26.4.3 Design for Testability\n",
    "\n",
    "**Scan Chain Insertion:**\n",
    "```systemverilog\n",
    "module testable_design (\n",
    "    input  logic       clk,\n",
    "    input  logic       rst_n,\n",
    "    input  logic       scan_enable,\n",
    "    input  logic       scan_in,\n",
    "    output logic       scan_out,\n",
    "    input  logic [7:0] data_in,\n",
    "    output logic [7:0] data_out\n",
    ");\n",
    "\n",
    "logic [7:0] reg_chain [0:3];\n",
    "\n",
    "genvar i;\n",
    "generate\n",
    "    for (i = 0; i < 4; i++) begin : reg_gen\n",
    "        always_ff @(posedge clk or negedge rst_n) begin\n",
    "            if (!rst_n)\n",
    "                reg_chain[i] <= 8'b0;\n",
    "            else if (scan_enable)\n",
    "                reg_chain[i] <= (i == 0) ? {7'b0, scan_in} : \n",
    "                                reg_chain[i-1];\n",
    "            else\n",
    "                reg_chain[i] <= (i == 0) ? data_in : \n",
    "                                reg_chain[i-1];\n",
    "        end\n",
    "    end\n",
    "endgenerate\n",
    "\n",
    "assign data_out = reg_chain[3];\n",
    "assign scan_out = reg_chain[3][7];\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 26.5 Best Practices for Synthesis\n",
    "\n",
    "##### 26.5.1 Code Structure\n",
    "\n",
    "**Hierarchical Design:**\n",
    "```systemverilog\n",
    "// Top-level module\n",
    "module processor_top (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic [31:0] instruction,\n",
    "    output logic [31:0] result\n",
    ");\n",
    "\n",
    "// Instantiate submodules\n",
    "alu u_alu (\n",
    "    .clk(clk),\n",
    "    .rst_n(rst_n),\n",
    "    .a(operand_a),\n",
    "    .b(operand_b),\n",
    "    .op(alu_op),\n",
    "    .result(alu_result)\n",
    ");\n",
    "\n",
    "register_file u_regfile (\n",
    "    .clk(clk),\n",
    "    .rst_n(rst_n),\n",
    "    .read_addr1(rs1),\n",
    "    .read_addr2(rs2),\n",
    "    .write_addr(rd),\n",
    "    .write_data(write_data),\n",
    "    .write_enable(reg_we),\n",
    "    .read_data1(operand_a),\n",
    "    .read_data2(operand_b)\n",
    ");\n",
    "\n",
    "control_unit u_control (\n",
    "    .instruction(instruction),\n",
    "    .alu_op(alu_op),\n",
    "    .reg_we(reg_we),\n",
    "    .rs1(rs1),\n",
    "    .rs2(rs2),\n",
    "    .rd(rd)\n",
    ");\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "##### 26.5.2 Naming Conventions\n",
    "\n",
    "```systemverilog\n",
    "module naming_example (\n",
    "    // Clock and reset\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,     // Active low reset\n",
    "    \n",
    "    // Control signals\n",
    "    input  logic        enable_i,  // Input enable\n",
    "    output logic        valid_o,   // Output valid\n",
    "    output logic        ready_o,   // Output ready\n",
    "    \n",
    "    // Data signals\n",
    "    input  logic [31:0] data_i,    // Input data\n",
    "    output logic [31:0] data_o,    // Output data\n",
    "    \n",
    "    // Internal signals use descriptive names\n",
    "    logic [31:0] processed_data;\n",
    "    logic        processing_complete;\n",
    "    logic [3:0]  state_counter;\n",
    ");\n",
    "```\n",
    "\n",
    "##### 26.5.3 Performance Optimization\n",
    "\n",
    "**Clock Gating:**\n",
    "```systemverilog\n",
    "module clock_gated_register (\n",
    "    input  logic        clk,\n",
    "    input  logic        rst_n,\n",
    "    input  logic        enable,\n",
    "    input  logic [31:0] data_in,\n",
    "    output logic [31:0] data_out\n",
    ");\n",
    "\n",
    "logic gated_clk;\n",
    "\n",
    "// Clock gating cell (tool-specific)\n",
    "// Usually inferred by synthesis tools\n",
    "assign gated_clk = clk & enable;\n",
    "\n",
    "always_ff @(posedge gated_clk or negedge rst_n) begin\n",
    "    if (!rst_n)\n",
    "        data_out <= 32'b0;\n",
    "    else\n",
    "        data_out <= data_in;\n",
    "end\n",
    "\n",
    "endmodule\n",
    "```\n",
    "\n",
    "#### 26.6 Common Synthesis Issues and Solutions\n",
    "\n",
    "##### 26.6.1 Timing Issues\n",
    "\n",
    "**Setup Time Violations:**\n",
    "```systemverilog\n",
    "// Problem: Long combinational path\n",
    "always_ff @(posedge clk) begin\n",
    "    result <= ((a + b) * c) - (d & e);  // Long path\n",
    "end\n",
    "\n",
    "// Solution: Pipeline the operation\n",
    "logic [31:0] stage1_add, stage1_and;\n",
    "logic [31:0] stage2_mult;\n",
    "\n",
    "always_ff @(posedge clk) begin\n",
    "    // Stage 1\n",
    "    stage1_add <= a + b;\n",
    "    stage1_and <= d & e;\n",
    "    \n",
    "    // Stage 2\n",
    "    stage2_mult <= stage1_add * c;\n",
    "    \n",
    "    // Stage 3\n",
    "    result <= stage2_mult - stage1_and;\n",
    "end\n",
    "```\n",
    "\n",
    "##### 26.6.2 Area Issues\n",
    "\n",
    "**Reducing Logic Usage:**\n",
    "```systemverilog\n",
    "// Inefficient: Multiple comparators\n",
    "always_comb begin\n",
    "    if (data == 8'h00 || data == 8'h01 || data == 8'h02 || data == 8'h03)\n",
    "        category = 2'b00;\n",
    "    else if (data == 8'h04 || data == 8'h05 || data == 8'h06 || data == 8'h07)\n",
    "        category = 2'b01;\n",
    "    // ... more conditions\n",
    "end\n",
    "\n",
    "// Efficient: Use bit slicing\n",
    "always_comb begin\n",
    "    case (data[7:2])\n",
    "        6'b000000: category = 2'b00;  // 0x00-0x03\n",
    "        6'b000001: category = 2'b01;  // 0x04-0x07\n",
    "        6'b000010: category = 2'b10;  // 0x08-0x0B\n",
    "        default:   category = 2'b11;\n",
    "    endcase\n",
    "end\n",
    "```\n",
    "\n",
    "#### Summary\n",
    "\n",
    "Writing synthesizable SystemVerilog code requires understanding the distinction between behavioral and structural descriptions. Key guidelines include using proper clocking and reset strategies, avoiding latches through complete case coverage, implementing efficient state machines, and considering timing and area constraints. Synthesis tools provide various optimization opportunities through proper coding practices and strategic use of synthesis directives. Following these guidelines ensures that your SystemVerilog designs can be successfully synthesized into efficient hardware implementations."
   ]
  },
  {
   "cell_type": "markdown",
   "id": "4216a84c",
   "metadata": {},
   "source": [
    "## Appendices\n",
    "\n",
    "### Appendix A: SystemVerilog Keywords Reference\n",
    "### Appendix B: Built-in System Tasks and Functions\n",
    "### Appendix C: Compiler Directives\n",
    "### Appendix D: UVM Quick Reference\n",
    "### Appendix E: Common Patterns and Idioms\n",
    "### Appendix F: Tool-specific Considerations\n",
    "### Appendix G: Further Reading and Resources\n",
    "\n",
    "---\n",
    "\n",
    "## Prerequisites\n",
    "- Basic understanding of digital logic\n",
    "- Familiarity with hardware description languages (helpful but not required)\n",
    "- Basic programming concepts\n",
    "\n",
    "## Learning Path Recommendations\n",
    "- **For Hardware Designers**: Focus on Parts I, II, and VI\n",
    "- **For Verification Engineers**: Emphasize Parts I, III, IV, V, and VII\n",
    "- **For Complete Beginners**: Follow chapters sequentially\n",
    "- **For Experienced Verilog Users**: Start with Chapter 2, emphasize Parts III-V"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "systemverilog_learning",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
