{"vcs1":{"timestamp_begin":1735927833.663120586, "rt":0.62, "ut":0.36, "st":0.24}}
{"vcselab":{"timestamp_begin":1735927834.442760343, "rt":0.41, "ut":0.28, "st":0.12}}
{"link":{"timestamp_begin":1735927834.999092997, "rt":0.32, "ut":0.19, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735927832.730535884}
{"VCS_COMP_START_TIME": 1735927832.730535884}
{"VCS_COMP_END_TIME": 1735927836.311831555}
{"VCS_USER_OPTIONS": "-full64 top_tb2.sv -sverilog -full64 -R -debug_access+all +v2k +define +PROG=prog2 +FILE=all -notice"}
{"vcs1": {"peak_mem": 355088}}
{"stitch_vcselab": {"peak_mem": 247284}}
