// Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition"

// DATE "10/17/2016 16:44:23"

// 
// Device: Altera 5M570ZF256C4 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module iitb_risc (
	alui1,
	alui2,
	aluo,
	aluc,
	C,
	Z,
	D1,
	D2,
	D3,
	A1,
	A2,
	A3,
	clk);
input 	[15:0] alui1;
input 	[15:0] alui2;
output 	[15:0] aluo;
input 	aluc;
output 	C;
output 	Z;
output 	[15:0] D1;
output 	[15:0] D2;
input 	[15:0] D3;
input 	[2:0] A1;
input 	[2:0] A2;
input 	[2:0] A3;
input 	clk;

// Design Ports Information


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \aluc~combout ;
wire \alu1|tmp1[0]~0_combout ;
wire \alu1|final|D[0]~0_combout ;
wire \alu1|tmp1[0]~2 ;
wire \alu1|tmp1[0]~2COUT1_81 ;
wire \alu1|tmp1[1]~5_combout ;
wire \alu1|tmp1[1]~7 ;
wire \alu1|tmp1[1]~7COUT1_82 ;
wire \alu1|tmp1[2]~10_combout ;
wire \alu1|tmp1[2]~12 ;
wire \alu1|tmp1[3]~15_combout ;
wire \alu1|tmp1[3]~17 ;
wire \alu1|tmp1[3]~17COUT1_83 ;
wire \alu1|tmp1[4]~20_combout ;
wire \alu1|tmp1[4]~22 ;
wire \alu1|tmp1[4]~22COUT1_84 ;
wire \alu1|tmp1[5]~25_combout ;
wire \alu1|tmp1[5]~27 ;
wire \alu1|tmp1[5]~27COUT1_85 ;
wire \alu1|tmp1[6]~30_combout ;
wire \alu1|tmp1[6]~32 ;
wire \alu1|tmp1[6]~32COUT1_86 ;
wire \alu1|tmp1[7]~35_combout ;
wire \alu1|tmp1[7]~37 ;
wire \alu1|tmp1[8]~40_combout ;
wire \alu1|tmp1[8]~42 ;
wire \alu1|tmp1[8]~42COUT1_87 ;
wire \alu1|tmp1[9]~45_combout ;
wire \alu1|tmp1[9]~47 ;
wire \alu1|tmp1[9]~47COUT1_88 ;
wire \alu1|tmp1[10]~50_combout ;
wire \alu1|tmp1[10]~52 ;
wire \alu1|tmp1[10]~52COUT1_89 ;
wire \alu1|tmp1[11]~55_combout ;
wire \alu1|tmp1[11]~57 ;
wire \alu1|tmp1[11]~57COUT1_90 ;
wire \alu1|tmp1[12]~60_combout ;
wire \alu1|tmp1[12]~62 ;
wire \alu1|tmp1[13]~65_combout ;
wire \alu1|tmp1[13]~67 ;
wire \alu1|tmp1[13]~67COUT1_91 ;
wire \alu1|tmp1[14]~70_combout ;
wire \alu1|tmp1[14]~72 ;
wire \alu1|tmp1[14]~72COUT1_92 ;
wire \alu1|tmp1[15]~75_combout ;
wire \alu1|tmp1[15]~77 ;
wire \alu1|tmp1[15]~77COUT1_93 ;
wire \alu1|C~0_combout ;
wire \alu1|Z~0_combout ;
wire \alu1|Z~1_combout ;
wire \alu1|Z~2_combout ;
wire \alu1|Z~3_combout ;
wire \alu1|Z~combout ;
wire \clk~combout ;
wire \regfile1|RegFile:7:RegFileX|Dout[0]~0_combout ;
wire \regfile1|RegFile:5:RegFileX|Dout[0]~0_combout ;
wire \regfile1|RegFile:2:RegFileX|Dout[0]~0_combout ;
wire \regfile1|RegFile:4:RegFileX|Dout[0]~0_combout ;
wire \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0_combout ;
wire \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~1_combout ;
wire \regfile1|RegFile:3:RegFileX|Dout[0]~0_combout ;
wire \regfile1|RegFile:1:RegFileX|Dout[0]~0_combout ;
wire \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~2 ;
wire \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~3_combout ;
wire \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~4_combout ;
wire \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0_combout ;
wire \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~1_combout ;
wire \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2_combout ;
wire \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~3_combout ;
wire \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~4_combout ;
wire [15:0] \D3~combout ;
wire [15:0] \regfile1|RegFile:3:RegFileX|Dout ;
wire [7:0] \regfile1|En ;
wire [15:0] \alui1~combout ;
wire [2:0] \A3~combout ;
wire [15:0] \regfile1|RegFile:2:RegFileX|Dout ;
wire [2:0] \A2~combout ;
wire [15:0] \regfile1|RegFile:6:RegFileX|Dout ;
wire [15:0] \alui2~combout ;
wire [15:0] \regfile1|RegFile:5:RegFileX|Dout ;
wire [2:0] \A1~combout ;
wire [15:0] \regfile1|RegFile:4:RegFileX|Dout ;
wire [15:0] \regfile1|RegFile:0:RegFileX|Dout ;
wire [15:0] \regfile1|RegFile:7:RegFileX|Dout ;
wire [15:0] \regfile1|RegFile:1:RegFileX|Dout ;


// Location: PIN_K1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [0]),
	.padio(alui2[0]));
// synopsys translate_off
defparam \alui2[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [0]),
	.padio(alui1[0]));
// synopsys translate_off
defparam \alui1[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \aluc~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\aluc~combout ),
	.padio(aluc));
// synopsys translate_off
defparam \aluc~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y5_N2
maxv_lcell \alu1|tmp1[0]~0 (
// Equation(s):
// \alu1|tmp1[0]~0_combout  = \alui2~combout [0] $ ((\alui1~combout [0]))
// \alu1|tmp1[0]~2  = CARRY((\alui2~combout [0] & (\alui1~combout [0])))
// \alu1|tmp1[0]~2COUT1_81  = CARRY((\alui2~combout [0] & (\alui1~combout [0])))

	.clk(gnd),
	.dataa(\alui2~combout [0]),
	.datab(\alui1~combout [0]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[0]~2 ),
	.cout1(\alu1|tmp1[0]~2COUT1_81 ));
// synopsys translate_off
defparam \alu1|tmp1[0]~0 .lut_mask = "6688";
defparam \alu1|tmp1[0]~0 .operation_mode = "arithmetic";
defparam \alu1|tmp1[0]~0 .output_mode = "comb_only";
defparam \alu1|tmp1[0]~0 .register_cascade_mode = "off";
defparam \alu1|tmp1[0]~0 .sum_lutc_input = "datac";
defparam \alu1|tmp1[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N1
maxv_lcell \alu1|final|D[0]~0 (
// Equation(s):
// \alu1|final|D[0]~0_combout  = (\aluc~combout  & (((!\alui1~combout [0])) # (!\alui2~combout [0]))) # (!\aluc~combout  & (((\alu1|tmp1[0]~0_combout ))))

	.clk(gnd),
	.dataa(\alui2~combout [0]),
	.datab(\alui1~combout [0]),
	.datac(\aluc~combout ),
	.datad(\alu1|tmp1[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|final|D[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu1|final|D[0]~0 .lut_mask = "7f70";
defparam \alu1|final|D[0]~0 .operation_mode = "normal";
defparam \alu1|final|D[0]~0 .output_mode = "comb_only";
defparam \alu1|final|D[0]~0 .register_cascade_mode = "off";
defparam \alu1|final|D[0]~0 .sum_lutc_input = "datac";
defparam \alu1|final|D[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [1]),
	.padio(alui2[1]));
// synopsys translate_off
defparam \alui2[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [1]),
	.padio(alui1[1]));
// synopsys translate_off
defparam \alui1[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y5_N3
maxv_lcell \alu1|tmp1[1]~5 (
// Equation(s):
// \alu1|tmp1[1]~5_combout  = \alui2~combout [1] $ (\alui1~combout [1] $ ((\alu1|tmp1[0]~2 )))
// \alu1|tmp1[1]~7  = CARRY((\alui2~combout [1] & (!\alui1~combout [1] & !\alu1|tmp1[0]~2 )) # (!\alui2~combout [1] & ((!\alu1|tmp1[0]~2 ) # (!\alui1~combout [1]))))
// \alu1|tmp1[1]~7COUT1_82  = CARRY((\alui2~combout [1] & (!\alui1~combout [1] & !\alu1|tmp1[0]~2COUT1_81 )) # (!\alui2~combout [1] & ((!\alu1|tmp1[0]~2COUT1_81 ) # (!\alui1~combout [1]))))

	.clk(gnd),
	.dataa(\alui2~combout [1]),
	.datab(\alui1~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu1|tmp1[0]~2 ),
	.cin1(\alu1|tmp1[0]~2COUT1_81 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[1]~5_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[1]~7 ),
	.cout1(\alu1|tmp1[1]~7COUT1_82 ));
// synopsys translate_off
defparam \alu1|tmp1[1]~5 .cin0_used = "true";
defparam \alu1|tmp1[1]~5 .cin1_used = "true";
defparam \alu1|tmp1[1]~5 .lut_mask = "9617";
defparam \alu1|tmp1[1]~5 .operation_mode = "arithmetic";
defparam \alu1|tmp1[1]~5 .output_mode = "comb_only";
defparam \alu1|tmp1[1]~5 .register_cascade_mode = "off";
defparam \alu1|tmp1[1]~5 .sum_lutc_input = "cin";
defparam \alu1|tmp1[1]~5 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [2]),
	.padio(alui2[2]));
// synopsys translate_off
defparam \alui2[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [2]),
	.padio(alui1[2]));
// synopsys translate_off
defparam \alui1[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y5_N4
maxv_lcell \alu1|tmp1[2]~10 (
// Equation(s):
// \alu1|tmp1[2]~10_combout  = \alui2~combout [2] $ (\alui1~combout [2] $ ((!\alu1|tmp1[1]~7 )))
// \alu1|tmp1[2]~12  = CARRY((\alui2~combout [2] & ((\alui1~combout [2]) # (!\alu1|tmp1[1]~7COUT1_82 ))) # (!\alui2~combout [2] & (\alui1~combout [2] & !\alu1|tmp1[1]~7COUT1_82 )))

	.clk(gnd),
	.dataa(\alui2~combout [2]),
	.datab(\alui1~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(\alu1|tmp1[1]~7 ),
	.cin1(\alu1|tmp1[1]~7COUT1_82 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[2]~10_combout ),
	.regout(),
	.cout(\alu1|tmp1[2]~12 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu1|tmp1[2]~10 .cin0_used = "true";
defparam \alu1|tmp1[2]~10 .cin1_used = "true";
defparam \alu1|tmp1[2]~10 .lut_mask = "698e";
defparam \alu1|tmp1[2]~10 .operation_mode = "arithmetic";
defparam \alu1|tmp1[2]~10 .output_mode = "comb_only";
defparam \alu1|tmp1[2]~10 .register_cascade_mode = "off";
defparam \alu1|tmp1[2]~10 .sum_lutc_input = "cin";
defparam \alu1|tmp1[2]~10 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [3]),
	.padio(alui1[3]));
// synopsys translate_off
defparam \alui1[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [3]),
	.padio(alui2[3]));
// synopsys translate_off
defparam \alui2[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y5_N5
maxv_lcell \alu1|tmp1[3]~15 (
// Equation(s):
// \alu1|tmp1[3]~15_combout  = \alui1~combout [3] $ (\alui2~combout [3] $ ((\alu1|tmp1[2]~12 )))
// \alu1|tmp1[3]~17  = CARRY((\alui1~combout [3] & (!\alui2~combout [3] & !\alu1|tmp1[2]~12 )) # (!\alui1~combout [3] & ((!\alu1|tmp1[2]~12 ) # (!\alui2~combout [3]))))
// \alu1|tmp1[3]~17COUT1_83  = CARRY((\alui1~combout [3] & (!\alui2~combout [3] & !\alu1|tmp1[2]~12 )) # (!\alui1~combout [3] & ((!\alu1|tmp1[2]~12 ) # (!\alui2~combout [3]))))

	.clk(gnd),
	.dataa(\alui1~combout [3]),
	.datab(\alui2~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[2]~12 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[3]~15_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[3]~17 ),
	.cout1(\alu1|tmp1[3]~17COUT1_83 ));
// synopsys translate_off
defparam \alu1|tmp1[3]~15 .cin_used = "true";
defparam \alu1|tmp1[3]~15 .lut_mask = "9617";
defparam \alu1|tmp1[3]~15 .operation_mode = "arithmetic";
defparam \alu1|tmp1[3]~15 .output_mode = "comb_only";
defparam \alu1|tmp1[3]~15 .register_cascade_mode = "off";
defparam \alu1|tmp1[3]~15 .sum_lutc_input = "cin";
defparam \alu1|tmp1[3]~15 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [4]),
	.padio(alui2[4]));
// synopsys translate_off
defparam \alui2[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_E4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [4]),
	.padio(alui1[4]));
// synopsys translate_off
defparam \alui1[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y5_N6
maxv_lcell \alu1|tmp1[4]~20 (
// Equation(s):
// \alu1|tmp1[4]~20_combout  = \alui2~combout [4] $ (\alui1~combout [4] $ ((!(!\alu1|tmp1[2]~12  & \alu1|tmp1[3]~17 ) # (\alu1|tmp1[2]~12  & \alu1|tmp1[3]~17COUT1_83 ))))
// \alu1|tmp1[4]~22  = CARRY((\alui2~combout [4] & ((\alui1~combout [4]) # (!\alu1|tmp1[3]~17 ))) # (!\alui2~combout [4] & (\alui1~combout [4] & !\alu1|tmp1[3]~17 )))
// \alu1|tmp1[4]~22COUT1_84  = CARRY((\alui2~combout [4] & ((\alui1~combout [4]) # (!\alu1|tmp1[3]~17COUT1_83 ))) # (!\alui2~combout [4] & (\alui1~combout [4] & !\alu1|tmp1[3]~17COUT1_83 )))

	.clk(gnd),
	.dataa(\alui2~combout [4]),
	.datab(\alui1~combout [4]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[2]~12 ),
	.cin0(\alu1|tmp1[3]~17 ),
	.cin1(\alu1|tmp1[3]~17COUT1_83 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[4]~20_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[4]~22 ),
	.cout1(\alu1|tmp1[4]~22COUT1_84 ));
// synopsys translate_off
defparam \alu1|tmp1[4]~20 .cin0_used = "true";
defparam \alu1|tmp1[4]~20 .cin1_used = "true";
defparam \alu1|tmp1[4]~20 .cin_used = "true";
defparam \alu1|tmp1[4]~20 .lut_mask = "698e";
defparam \alu1|tmp1[4]~20 .operation_mode = "arithmetic";
defparam \alu1|tmp1[4]~20 .output_mode = "comb_only";
defparam \alu1|tmp1[4]~20 .register_cascade_mode = "off";
defparam \alu1|tmp1[4]~20 .sum_lutc_input = "cin";
defparam \alu1|tmp1[4]~20 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [5]),
	.padio(alui1[5]));
// synopsys translate_off
defparam \alui1[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [5]),
	.padio(alui2[5]));
// synopsys translate_off
defparam \alui2[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y5_N7
maxv_lcell \alu1|tmp1[5]~25 (
// Equation(s):
// \alu1|tmp1[5]~25_combout  = \alui1~combout [5] $ (\alui2~combout [5] $ (((!\alu1|tmp1[2]~12  & \alu1|tmp1[4]~22 ) # (\alu1|tmp1[2]~12  & \alu1|tmp1[4]~22COUT1_84 ))))
// \alu1|tmp1[5]~27  = CARRY((\alui1~combout [5] & (!\alui2~combout [5] & !\alu1|tmp1[4]~22 )) # (!\alui1~combout [5] & ((!\alu1|tmp1[4]~22 ) # (!\alui2~combout [5]))))
// \alu1|tmp1[5]~27COUT1_85  = CARRY((\alui1~combout [5] & (!\alui2~combout [5] & !\alu1|tmp1[4]~22COUT1_84 )) # (!\alui1~combout [5] & ((!\alu1|tmp1[4]~22COUT1_84 ) # (!\alui2~combout [5]))))

	.clk(gnd),
	.dataa(\alui1~combout [5]),
	.datab(\alui2~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[2]~12 ),
	.cin0(\alu1|tmp1[4]~22 ),
	.cin1(\alu1|tmp1[4]~22COUT1_84 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[5]~25_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[5]~27 ),
	.cout1(\alu1|tmp1[5]~27COUT1_85 ));
// synopsys translate_off
defparam \alu1|tmp1[5]~25 .cin0_used = "true";
defparam \alu1|tmp1[5]~25 .cin1_used = "true";
defparam \alu1|tmp1[5]~25 .cin_used = "true";
defparam \alu1|tmp1[5]~25 .lut_mask = "9617";
defparam \alu1|tmp1[5]~25 .operation_mode = "arithmetic";
defparam \alu1|tmp1[5]~25 .output_mode = "comb_only";
defparam \alu1|tmp1[5]~25 .register_cascade_mode = "off";
defparam \alu1|tmp1[5]~25 .sum_lutc_input = "cin";
defparam \alu1|tmp1[5]~25 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [6]),
	.padio(alui1[6]));
// synopsys translate_off
defparam \alui1[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [6]),
	.padio(alui2[6]));
// synopsys translate_off
defparam \alui2[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y5_N8
maxv_lcell \alu1|tmp1[6]~30 (
// Equation(s):
// \alu1|tmp1[6]~30_combout  = \alui1~combout [6] $ (\alui2~combout [6] $ ((!(!\alu1|tmp1[2]~12  & \alu1|tmp1[5]~27 ) # (\alu1|tmp1[2]~12  & \alu1|tmp1[5]~27COUT1_85 ))))
// \alu1|tmp1[6]~32  = CARRY((\alui1~combout [6] & ((\alui2~combout [6]) # (!\alu1|tmp1[5]~27 ))) # (!\alui1~combout [6] & (\alui2~combout [6] & !\alu1|tmp1[5]~27 )))
// \alu1|tmp1[6]~32COUT1_86  = CARRY((\alui1~combout [6] & ((\alui2~combout [6]) # (!\alu1|tmp1[5]~27COUT1_85 ))) # (!\alui1~combout [6] & (\alui2~combout [6] & !\alu1|tmp1[5]~27COUT1_85 )))

	.clk(gnd),
	.dataa(\alui1~combout [6]),
	.datab(\alui2~combout [6]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[2]~12 ),
	.cin0(\alu1|tmp1[5]~27 ),
	.cin1(\alu1|tmp1[5]~27COUT1_85 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[6]~30_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[6]~32 ),
	.cout1(\alu1|tmp1[6]~32COUT1_86 ));
// synopsys translate_off
defparam \alu1|tmp1[6]~30 .cin0_used = "true";
defparam \alu1|tmp1[6]~30 .cin1_used = "true";
defparam \alu1|tmp1[6]~30 .cin_used = "true";
defparam \alu1|tmp1[6]~30 .lut_mask = "698e";
defparam \alu1|tmp1[6]~30 .operation_mode = "arithmetic";
defparam \alu1|tmp1[6]~30 .output_mode = "comb_only";
defparam \alu1|tmp1[6]~30 .register_cascade_mode = "off";
defparam \alu1|tmp1[6]~30 .sum_lutc_input = "cin";
defparam \alu1|tmp1[6]~30 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [7]),
	.padio(alui2[7]));
// synopsys translate_off
defparam \alui2[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [7]),
	.padio(alui1[7]));
// synopsys translate_off
defparam \alui1[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X1_Y5_N9
maxv_lcell \alu1|tmp1[7]~35 (
// Equation(s):
// \alu1|tmp1[7]~35_combout  = \alui2~combout [7] $ (\alui1~combout [7] $ (((!\alu1|tmp1[2]~12  & \alu1|tmp1[6]~32 ) # (\alu1|tmp1[2]~12  & \alu1|tmp1[6]~32COUT1_86 ))))
// \alu1|tmp1[7]~37  = CARRY((\alui2~combout [7] & (!\alui1~combout [7] & !\alu1|tmp1[6]~32COUT1_86 )) # (!\alui2~combout [7] & ((!\alu1|tmp1[6]~32COUT1_86 ) # (!\alui1~combout [7]))))

	.clk(gnd),
	.dataa(\alui2~combout [7]),
	.datab(\alui1~combout [7]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[2]~12 ),
	.cin0(\alu1|tmp1[6]~32 ),
	.cin1(\alu1|tmp1[6]~32COUT1_86 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[7]~35_combout ),
	.regout(),
	.cout(\alu1|tmp1[7]~37 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu1|tmp1[7]~35 .cin0_used = "true";
defparam \alu1|tmp1[7]~35 .cin1_used = "true";
defparam \alu1|tmp1[7]~35 .cin_used = "true";
defparam \alu1|tmp1[7]~35 .lut_mask = "9617";
defparam \alu1|tmp1[7]~35 .operation_mode = "arithmetic";
defparam \alu1|tmp1[7]~35 .output_mode = "comb_only";
defparam \alu1|tmp1[7]~35 .register_cascade_mode = "off";
defparam \alu1|tmp1[7]~35 .sum_lutc_input = "cin";
defparam \alu1|tmp1[7]~35 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [8]),
	.padio(alui2[8]));
// synopsys translate_off
defparam \alui2[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [8]),
	.padio(alui1[8]));
// synopsys translate_off
defparam \alui1[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y5_N0
maxv_lcell \alu1|tmp1[8]~40 (
// Equation(s):
// \alu1|tmp1[8]~40_combout  = \alui2~combout [8] $ (\alui1~combout [8] $ ((!\alu1|tmp1[7]~37 )))
// \alu1|tmp1[8]~42  = CARRY((\alui2~combout [8] & ((\alui1~combout [8]) # (!\alu1|tmp1[7]~37 ))) # (!\alui2~combout [8] & (\alui1~combout [8] & !\alu1|tmp1[7]~37 )))
// \alu1|tmp1[8]~42COUT1_87  = CARRY((\alui2~combout [8] & ((\alui1~combout [8]) # (!\alu1|tmp1[7]~37 ))) # (!\alui2~combout [8] & (\alui1~combout [8] & !\alu1|tmp1[7]~37 )))

	.clk(gnd),
	.dataa(\alui2~combout [8]),
	.datab(\alui1~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[7]~37 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[8]~40_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[8]~42 ),
	.cout1(\alu1|tmp1[8]~42COUT1_87 ));
// synopsys translate_off
defparam \alu1|tmp1[8]~40 .cin_used = "true";
defparam \alu1|tmp1[8]~40 .lut_mask = "698e";
defparam \alu1|tmp1[8]~40 .operation_mode = "arithmetic";
defparam \alu1|tmp1[8]~40 .output_mode = "comb_only";
defparam \alu1|tmp1[8]~40 .register_cascade_mode = "off";
defparam \alu1|tmp1[8]~40 .sum_lutc_input = "cin";
defparam \alu1|tmp1[8]~40 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [9]),
	.padio(alui1[9]));
// synopsys translate_off
defparam \alui1[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [9]),
	.padio(alui2[9]));
// synopsys translate_off
defparam \alui2[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y5_N1
maxv_lcell \alu1|tmp1[9]~45 (
// Equation(s):
// \alu1|tmp1[9]~45_combout  = \alui1~combout [9] $ (\alui2~combout [9] $ (((!\alu1|tmp1[7]~37  & \alu1|tmp1[8]~42 ) # (\alu1|tmp1[7]~37  & \alu1|tmp1[8]~42COUT1_87 ))))
// \alu1|tmp1[9]~47  = CARRY((\alui1~combout [9] & (!\alui2~combout [9] & !\alu1|tmp1[8]~42 )) # (!\alui1~combout [9] & ((!\alu1|tmp1[8]~42 ) # (!\alui2~combout [9]))))
// \alu1|tmp1[9]~47COUT1_88  = CARRY((\alui1~combout [9] & (!\alui2~combout [9] & !\alu1|tmp1[8]~42COUT1_87 )) # (!\alui1~combout [9] & ((!\alu1|tmp1[8]~42COUT1_87 ) # (!\alui2~combout [9]))))

	.clk(gnd),
	.dataa(\alui1~combout [9]),
	.datab(\alui2~combout [9]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[7]~37 ),
	.cin0(\alu1|tmp1[8]~42 ),
	.cin1(\alu1|tmp1[8]~42COUT1_87 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[9]~45_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[9]~47 ),
	.cout1(\alu1|tmp1[9]~47COUT1_88 ));
// synopsys translate_off
defparam \alu1|tmp1[9]~45 .cin0_used = "true";
defparam \alu1|tmp1[9]~45 .cin1_used = "true";
defparam \alu1|tmp1[9]~45 .cin_used = "true";
defparam \alu1|tmp1[9]~45 .lut_mask = "9617";
defparam \alu1|tmp1[9]~45 .operation_mode = "arithmetic";
defparam \alu1|tmp1[9]~45 .output_mode = "comb_only";
defparam \alu1|tmp1[9]~45 .register_cascade_mode = "off";
defparam \alu1|tmp1[9]~45 .sum_lutc_input = "cin";
defparam \alu1|tmp1[9]~45 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [10]),
	.padio(alui1[10]));
// synopsys translate_off
defparam \alui1[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [10]),
	.padio(alui2[10]));
// synopsys translate_off
defparam \alui2[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y5_N2
maxv_lcell \alu1|tmp1[10]~50 (
// Equation(s):
// \alu1|tmp1[10]~50_combout  = \alui1~combout [10] $ (\alui2~combout [10] $ ((!(!\alu1|tmp1[7]~37  & \alu1|tmp1[9]~47 ) # (\alu1|tmp1[7]~37  & \alu1|tmp1[9]~47COUT1_88 ))))
// \alu1|tmp1[10]~52  = CARRY((\alui1~combout [10] & ((\alui2~combout [10]) # (!\alu1|tmp1[9]~47 ))) # (!\alui1~combout [10] & (\alui2~combout [10] & !\alu1|tmp1[9]~47 )))
// \alu1|tmp1[10]~52COUT1_89  = CARRY((\alui1~combout [10] & ((\alui2~combout [10]) # (!\alu1|tmp1[9]~47COUT1_88 ))) # (!\alui1~combout [10] & (\alui2~combout [10] & !\alu1|tmp1[9]~47COUT1_88 )))

	.clk(gnd),
	.dataa(\alui1~combout [10]),
	.datab(\alui2~combout [10]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[7]~37 ),
	.cin0(\alu1|tmp1[9]~47 ),
	.cin1(\alu1|tmp1[9]~47COUT1_88 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[10]~50_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[10]~52 ),
	.cout1(\alu1|tmp1[10]~52COUT1_89 ));
// synopsys translate_off
defparam \alu1|tmp1[10]~50 .cin0_used = "true";
defparam \alu1|tmp1[10]~50 .cin1_used = "true";
defparam \alu1|tmp1[10]~50 .cin_used = "true";
defparam \alu1|tmp1[10]~50 .lut_mask = "698e";
defparam \alu1|tmp1[10]~50 .operation_mode = "arithmetic";
defparam \alu1|tmp1[10]~50 .output_mode = "comb_only";
defparam \alu1|tmp1[10]~50 .register_cascade_mode = "off";
defparam \alu1|tmp1[10]~50 .sum_lutc_input = "cin";
defparam \alu1|tmp1[10]~50 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [11]),
	.padio(alui2[11]));
// synopsys translate_off
defparam \alui2[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [11]),
	.padio(alui1[11]));
// synopsys translate_off
defparam \alui1[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y5_N3
maxv_lcell \alu1|tmp1[11]~55 (
// Equation(s):
// \alu1|tmp1[11]~55_combout  = \alui2~combout [11] $ (\alui1~combout [11] $ (((!\alu1|tmp1[7]~37  & \alu1|tmp1[10]~52 ) # (\alu1|tmp1[7]~37  & \alu1|tmp1[10]~52COUT1_89 ))))
// \alu1|tmp1[11]~57  = CARRY((\alui2~combout [11] & (!\alui1~combout [11] & !\alu1|tmp1[10]~52 )) # (!\alui2~combout [11] & ((!\alu1|tmp1[10]~52 ) # (!\alui1~combout [11]))))
// \alu1|tmp1[11]~57COUT1_90  = CARRY((\alui2~combout [11] & (!\alui1~combout [11] & !\alu1|tmp1[10]~52COUT1_89 )) # (!\alui2~combout [11] & ((!\alu1|tmp1[10]~52COUT1_89 ) # (!\alui1~combout [11]))))

	.clk(gnd),
	.dataa(\alui2~combout [11]),
	.datab(\alui1~combout [11]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[7]~37 ),
	.cin0(\alu1|tmp1[10]~52 ),
	.cin1(\alu1|tmp1[10]~52COUT1_89 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[11]~55_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[11]~57 ),
	.cout1(\alu1|tmp1[11]~57COUT1_90 ));
// synopsys translate_off
defparam \alu1|tmp1[11]~55 .cin0_used = "true";
defparam \alu1|tmp1[11]~55 .cin1_used = "true";
defparam \alu1|tmp1[11]~55 .cin_used = "true";
defparam \alu1|tmp1[11]~55 .lut_mask = "9617";
defparam \alu1|tmp1[11]~55 .operation_mode = "arithmetic";
defparam \alu1|tmp1[11]~55 .output_mode = "comb_only";
defparam \alu1|tmp1[11]~55 .register_cascade_mode = "off";
defparam \alu1|tmp1[11]~55 .sum_lutc_input = "cin";
defparam \alu1|tmp1[11]~55 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [12]),
	.padio(alui1[12]));
// synopsys translate_off
defparam \alui1[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [12]),
	.padio(alui2[12]));
// synopsys translate_off
defparam \alui2[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y5_N4
maxv_lcell \alu1|tmp1[12]~60 (
// Equation(s):
// \alu1|tmp1[12]~60_combout  = \alui1~combout [12] $ (\alui2~combout [12] $ ((!(!\alu1|tmp1[7]~37  & \alu1|tmp1[11]~57 ) # (\alu1|tmp1[7]~37  & \alu1|tmp1[11]~57COUT1_90 ))))
// \alu1|tmp1[12]~62  = CARRY((\alui1~combout [12] & ((\alui2~combout [12]) # (!\alu1|tmp1[11]~57COUT1_90 ))) # (!\alui1~combout [12] & (\alui2~combout [12] & !\alu1|tmp1[11]~57COUT1_90 )))

	.clk(gnd),
	.dataa(\alui1~combout [12]),
	.datab(\alui2~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[7]~37 ),
	.cin0(\alu1|tmp1[11]~57 ),
	.cin1(\alu1|tmp1[11]~57COUT1_90 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[12]~60_combout ),
	.regout(),
	.cout(\alu1|tmp1[12]~62 ),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu1|tmp1[12]~60 .cin0_used = "true";
defparam \alu1|tmp1[12]~60 .cin1_used = "true";
defparam \alu1|tmp1[12]~60 .cin_used = "true";
defparam \alu1|tmp1[12]~60 .lut_mask = "698e";
defparam \alu1|tmp1[12]~60 .operation_mode = "arithmetic";
defparam \alu1|tmp1[12]~60 .output_mode = "comb_only";
defparam \alu1|tmp1[12]~60 .register_cascade_mode = "off";
defparam \alu1|tmp1[12]~60 .sum_lutc_input = "cin";
defparam \alu1|tmp1[12]~60 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [13]),
	.padio(alui2[13]));
// synopsys translate_off
defparam \alui2[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [13]),
	.padio(alui1[13]));
// synopsys translate_off
defparam \alui1[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y5_N5
maxv_lcell \alu1|tmp1[13]~65 (
// Equation(s):
// \alu1|tmp1[13]~65_combout  = \alui2~combout [13] $ (\alui1~combout [13] $ ((\alu1|tmp1[12]~62 )))
// \alu1|tmp1[13]~67  = CARRY((\alui2~combout [13] & (!\alui1~combout [13] & !\alu1|tmp1[12]~62 )) # (!\alui2~combout [13] & ((!\alu1|tmp1[12]~62 ) # (!\alui1~combout [13]))))
// \alu1|tmp1[13]~67COUT1_91  = CARRY((\alui2~combout [13] & (!\alui1~combout [13] & !\alu1|tmp1[12]~62 )) # (!\alui2~combout [13] & ((!\alu1|tmp1[12]~62 ) # (!\alui1~combout [13]))))

	.clk(gnd),
	.dataa(\alui2~combout [13]),
	.datab(\alui1~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[12]~62 ),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[13]~65_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[13]~67 ),
	.cout1(\alu1|tmp1[13]~67COUT1_91 ));
// synopsys translate_off
defparam \alu1|tmp1[13]~65 .cin_used = "true";
defparam \alu1|tmp1[13]~65 .lut_mask = "9617";
defparam \alu1|tmp1[13]~65 .operation_mode = "arithmetic";
defparam \alu1|tmp1[13]~65 .output_mode = "comb_only";
defparam \alu1|tmp1[13]~65 .register_cascade_mode = "off";
defparam \alu1|tmp1[13]~65 .sum_lutc_input = "cin";
defparam \alu1|tmp1[13]~65 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [14]),
	.padio(alui1[14]));
// synopsys translate_off
defparam \alui1[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [14]),
	.padio(alui2[14]));
// synopsys translate_off
defparam \alui2[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y5_N6
maxv_lcell \alu1|tmp1[14]~70 (
// Equation(s):
// \alu1|tmp1[14]~70_combout  = \alui1~combout [14] $ (\alui2~combout [14] $ ((!(!\alu1|tmp1[12]~62  & \alu1|tmp1[13]~67 ) # (\alu1|tmp1[12]~62  & \alu1|tmp1[13]~67COUT1_91 ))))
// \alu1|tmp1[14]~72  = CARRY((\alui1~combout [14] & ((\alui2~combout [14]) # (!\alu1|tmp1[13]~67 ))) # (!\alui1~combout [14] & (\alui2~combout [14] & !\alu1|tmp1[13]~67 )))
// \alu1|tmp1[14]~72COUT1_92  = CARRY((\alui1~combout [14] & ((\alui2~combout [14]) # (!\alu1|tmp1[13]~67COUT1_91 ))) # (!\alui1~combout [14] & (\alui2~combout [14] & !\alu1|tmp1[13]~67COUT1_91 )))

	.clk(gnd),
	.dataa(\alui1~combout [14]),
	.datab(\alui2~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[12]~62 ),
	.cin0(\alu1|tmp1[13]~67 ),
	.cin1(\alu1|tmp1[13]~67COUT1_91 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[14]~70_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[14]~72 ),
	.cout1(\alu1|tmp1[14]~72COUT1_92 ));
// synopsys translate_off
defparam \alu1|tmp1[14]~70 .cin0_used = "true";
defparam \alu1|tmp1[14]~70 .cin1_used = "true";
defparam \alu1|tmp1[14]~70 .cin_used = "true";
defparam \alu1|tmp1[14]~70 .lut_mask = "698e";
defparam \alu1|tmp1[14]~70 .operation_mode = "arithmetic";
defparam \alu1|tmp1[14]~70 .output_mode = "comb_only";
defparam \alu1|tmp1[14]~70 .register_cascade_mode = "off";
defparam \alu1|tmp1[14]~70 .sum_lutc_input = "cin";
defparam \alu1|tmp1[14]~70 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_N5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui2[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui2~combout [15]),
	.padio(alui2[15]));
// synopsys translate_off
defparam \alui2[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \alui1[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\alui1~combout [15]),
	.padio(alui1[15]));
// synopsys translate_off
defparam \alui1[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X2_Y5_N7
maxv_lcell \alu1|tmp1[15]~75 (
// Equation(s):
// \alu1|tmp1[15]~75_combout  = \alui2~combout [15] $ (\alui1~combout [15] $ (((!\alu1|tmp1[12]~62  & \alu1|tmp1[14]~72 ) # (\alu1|tmp1[12]~62  & \alu1|tmp1[14]~72COUT1_92 ))))
// \alu1|tmp1[15]~77  = CARRY((\alui2~combout [15] & (!\alui1~combout [15] & !\alu1|tmp1[14]~72 )) # (!\alui2~combout [15] & ((!\alu1|tmp1[14]~72 ) # (!\alui1~combout [15]))))
// \alu1|tmp1[15]~77COUT1_93  = CARRY((\alui2~combout [15] & (!\alui1~combout [15] & !\alu1|tmp1[14]~72COUT1_92 )) # (!\alui2~combout [15] & ((!\alu1|tmp1[14]~72COUT1_92 ) # (!\alui1~combout [15]))))

	.clk(gnd),
	.dataa(\alui2~combout [15]),
	.datab(\alui1~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[12]~62 ),
	.cin0(\alu1|tmp1[14]~72 ),
	.cin1(\alu1|tmp1[14]~72COUT1_92 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|tmp1[15]~75_combout ),
	.regout(),
	.cout(),
	.cout0(\alu1|tmp1[15]~77 ),
	.cout1(\alu1|tmp1[15]~77COUT1_93 ));
// synopsys translate_off
defparam \alu1|tmp1[15]~75 .cin0_used = "true";
defparam \alu1|tmp1[15]~75 .cin1_used = "true";
defparam \alu1|tmp1[15]~75 .cin_used = "true";
defparam \alu1|tmp1[15]~75 .lut_mask = "9617";
defparam \alu1|tmp1[15]~75 .operation_mode = "arithmetic";
defparam \alu1|tmp1[15]~75 .output_mode = "comb_only";
defparam \alu1|tmp1[15]~75 .register_cascade_mode = "off";
defparam \alu1|tmp1[15]~75 .sum_lutc_input = "cin";
defparam \alu1|tmp1[15]~75 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N8
maxv_lcell \alu1|C~0 (
// Equation(s):
// \alu1|C~0_combout  = (((!(!\alu1|tmp1[12]~62  & \alu1|tmp1[15]~77 ) # (\alu1|tmp1[12]~62  & \alu1|tmp1[15]~77COUT1_93 ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(\alu1|tmp1[12]~62 ),
	.cin0(\alu1|tmp1[15]~77 ),
	.cin1(\alu1|tmp1[15]~77COUT1_93 ),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|C~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu1|C~0 .cin0_used = "true";
defparam \alu1|C~0 .cin1_used = "true";
defparam \alu1|C~0 .cin_used = "true";
defparam \alu1|C~0 .lut_mask = "0f0f";
defparam \alu1|C~0 .operation_mode = "normal";
defparam \alu1|C~0 .output_mode = "comb_only";
defparam \alu1|C~0 .register_cascade_mode = "off";
defparam \alu1|C~0 .sum_lutc_input = "cin";
defparam \alu1|C~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y5_N0
maxv_lcell \alu1|Z~0 (
// Equation(s):
// \alu1|Z~0_combout  = (\alu1|tmp1[3]~15_combout ) # ((\alu1|tmp1[4]~20_combout ) # ((\alu1|tmp1[2]~10_combout ) # (\alu1|tmp1[1]~5_combout )))

	.clk(gnd),
	.dataa(\alu1|tmp1[3]~15_combout ),
	.datab(\alu1|tmp1[4]~20_combout ),
	.datac(\alu1|tmp1[2]~10_combout ),
	.datad(\alu1|tmp1[1]~5_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|Z~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu1|Z~0 .lut_mask = "fffe";
defparam \alu1|Z~0 .operation_mode = "normal";
defparam \alu1|Z~0 .output_mode = "comb_only";
defparam \alu1|Z~0 .register_cascade_mode = "off";
defparam \alu1|Z~0 .sum_lutc_input = "datac";
defparam \alu1|Z~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N5
maxv_lcell \alu1|Z~1 (
// Equation(s):
// \alu1|Z~1_combout  = (\alu1|tmp1[8]~40_combout ) # ((\alu1|tmp1[5]~25_combout ) # ((\alu1|tmp1[7]~35_combout ) # (\alu1|tmp1[6]~30_combout )))

	.clk(gnd),
	.dataa(\alu1|tmp1[8]~40_combout ),
	.datab(\alu1|tmp1[5]~25_combout ),
	.datac(\alu1|tmp1[7]~35_combout ),
	.datad(\alu1|tmp1[6]~30_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|Z~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu1|Z~1 .lut_mask = "fffe";
defparam \alu1|Z~1 .operation_mode = "normal";
defparam \alu1|Z~1 .output_mode = "comb_only";
defparam \alu1|Z~1 .register_cascade_mode = "off";
defparam \alu1|Z~1 .sum_lutc_input = "datac";
defparam \alu1|Z~1 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X2_Y5_N9
maxv_lcell \alu1|Z~2 (
// Equation(s):
// \alu1|Z~2_combout  = (\alu1|tmp1[11]~55_combout ) # ((\alu1|tmp1[10]~50_combout ) # ((\alu1|tmp1[12]~60_combout ) # (\alu1|tmp1[9]~45_combout )))

	.clk(gnd),
	.dataa(\alu1|tmp1[11]~55_combout ),
	.datab(\alu1|tmp1[10]~50_combout ),
	.datac(\alu1|tmp1[12]~60_combout ),
	.datad(\alu1|tmp1[9]~45_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|Z~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu1|Z~2 .lut_mask = "fffe";
defparam \alu1|Z~2 .operation_mode = "normal";
defparam \alu1|Z~2 .output_mode = "comb_only";
defparam \alu1|Z~2 .register_cascade_mode = "off";
defparam \alu1|Z~2 .sum_lutc_input = "datac";
defparam \alu1|Z~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N4
maxv_lcell \alu1|Z~3 (
// Equation(s):
// \alu1|Z~3_combout  = (\alu1|Z~0_combout ) # ((\alu1|final|D[0]~0_combout ) # ((\alu1|Z~1_combout ) # (\alu1|Z~2_combout )))

	.clk(gnd),
	.dataa(\alu1|Z~0_combout ),
	.datab(\alu1|final|D[0]~0_combout ),
	.datac(\alu1|Z~1_combout ),
	.datad(\alu1|Z~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|Z~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu1|Z~3 .lut_mask = "fffe";
defparam \alu1|Z~3 .operation_mode = "normal";
defparam \alu1|Z~3 .output_mode = "comb_only";
defparam \alu1|Z~3 .register_cascade_mode = "off";
defparam \alu1|Z~3 .sum_lutc_input = "datac";
defparam \alu1|Z~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X1_Y4_N8
maxv_lcell \alu1|Z (
// Equation(s):
// \alu1|Z~combout  = (\alu1|tmp1[14]~70_combout ) # ((\alu1|tmp1[13]~65_combout ) # ((\alu1|Z~3_combout ) # (\alu1|tmp1[15]~75_combout )))

	.clk(gnd),
	.dataa(\alu1|tmp1[14]~70_combout ),
	.datab(\alu1|tmp1[13]~65_combout ),
	.datac(\alu1|Z~3_combout ),
	.datad(\alu1|tmp1[15]~75_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\alu1|Z~combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \alu1|Z .lut_mask = "fffe";
defparam \alu1|Z .operation_mode = "normal";
defparam \alu1|Z .output_mode = "comb_only";
defparam \alu1|Z .register_cascade_mode = "off";
defparam \alu1|Z .sum_lutc_input = "datac";
defparam \alu1|Z .synch_mode = "off";
// synopsys translate_on

// Location: PIN_H5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\clk~combout ),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A3[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A3~combout [1]),
	.padio(A3[1]));
// synopsys translate_off
defparam \A3[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [0]),
	.padio(D3[0]));
// synopsys translate_off
defparam \D3[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A3[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A3~combout [0]),
	.padio(A3[0]));
// synopsys translate_off
defparam \A3[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A3[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A3~combout [2]),
	.padio(A3[2]));
// synopsys translate_off
defparam \A3[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y7_N0
maxv_lcell \regfile1|RegFile:7:RegFileX|Dout[0]~0 (
// Equation(s):
// \regfile1|RegFile:7:RegFileX|Dout[0]~0_combout  = (\A3~combout [0] & (\A3~combout [2]))

	.clk(gnd),
	.dataa(\A3~combout [0]),
	.datab(\A3~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|RegFile:7:RegFileX|Dout[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:7:RegFileX|Dout[0]~0 .lut_mask = "8888";
defparam \regfile1|RegFile:7:RegFileX|Dout[0]~0 .operation_mode = "normal";
defparam \regfile1|RegFile:7:RegFileX|Dout[0]~0 .output_mode = "comb_only";
defparam \regfile1|RegFile:7:RegFileX|Dout[0]~0 .register_cascade_mode = "off";
defparam \regfile1|RegFile:7:RegFileX|Dout[0]~0 .sum_lutc_input = "datac";
defparam \regfile1|RegFile:7:RegFileX|Dout[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N3
maxv_lcell \regfile1|RegFile:7:RegFileX|Dout[0] (
// Equation(s):
// \regfile1|RegFile:7:RegFileX|Dout [0] = DFFEAS((\A3~combout [1] & ((\regfile1|RegFile:7:RegFileX|Dout[0]~0_combout  & (\D3~combout [0])) # (!\regfile1|RegFile:7:RegFileX|Dout[0]~0_combout  & ((\regfile1|RegFile:7:RegFileX|Dout [0]))))) # (!\A3~combout [1] 
// & (((\regfile1|RegFile:7:RegFileX|Dout [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\A3~combout [1]),
	.datab(\D3~combout [0]),
	.datac(\regfile1|RegFile:7:RegFileX|Dout[0]~0_combout ),
	.datad(\regfile1|RegFile:7:RegFileX|Dout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:7:RegFileX|Dout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:7:RegFileX|Dout[0] .lut_mask = "df80";
defparam \regfile1|RegFile:7:RegFileX|Dout[0] .operation_mode = "normal";
defparam \regfile1|RegFile:7:RegFileX|Dout[0] .output_mode = "reg_only";
defparam \regfile1|RegFile:7:RegFileX|Dout[0] .register_cascade_mode = "off";
defparam \regfile1|RegFile:7:RegFileX|Dout[0] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:7:RegFileX|Dout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N7
maxv_lcell \regfile1|RegFile:5:RegFileX|Dout[0]~0 (
// Equation(s):
// \regfile1|RegFile:5:RegFileX|Dout[0]~0_combout  = (!\A3~combout [1] & (\A3~combout [2]))

	.clk(gnd),
	.dataa(\A3~combout [1]),
	.datab(\A3~combout [2]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|RegFile:5:RegFileX|Dout[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:5:RegFileX|Dout[0]~0 .lut_mask = "4444";
defparam \regfile1|RegFile:5:RegFileX|Dout[0]~0 .operation_mode = "normal";
defparam \regfile1|RegFile:5:RegFileX|Dout[0]~0 .output_mode = "comb_only";
defparam \regfile1|RegFile:5:RegFileX|Dout[0]~0 .register_cascade_mode = "off";
defparam \regfile1|RegFile:5:RegFileX|Dout[0]~0 .sum_lutc_input = "datac";
defparam \regfile1|RegFile:5:RegFileX|Dout[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N2
maxv_lcell \regfile1|RegFile:5:RegFileX|Dout[0] (
// Equation(s):
// \regfile1|RegFile:5:RegFileX|Dout [0] = DFFEAS((\A3~combout [0] & ((\regfile1|RegFile:5:RegFileX|Dout[0]~0_combout  & (\D3~combout [0])) # (!\regfile1|RegFile:5:RegFileX|Dout[0]~0_combout  & ((\regfile1|RegFile:5:RegFileX|Dout [0]))))) # (!\A3~combout [0] 
// & (((\regfile1|RegFile:5:RegFileX|Dout [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\A3~combout [0]),
	.datab(\D3~combout [0]),
	.datac(\regfile1|RegFile:5:RegFileX|Dout[0]~0_combout ),
	.datad(\regfile1|RegFile:5:RegFileX|Dout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:5:RegFileX|Dout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:5:RegFileX|Dout[0] .lut_mask = "df80";
defparam \regfile1|RegFile:5:RegFileX|Dout[0] .operation_mode = "normal";
defparam \regfile1|RegFile:5:RegFileX|Dout[0] .output_mode = "reg_only";
defparam \regfile1|RegFile:5:RegFileX|Dout[0] .register_cascade_mode = "off";
defparam \regfile1|RegFile:5:RegFileX|Dout[0] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:5:RegFileX|Dout[0] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A1[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A1~combout [0]),
	.padio(A1[0]));
// synopsys translate_off
defparam \A1[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A1[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A1~combout [1]),
	.padio(A1[1]));
// synopsys translate_off
defparam \A1[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N2
maxv_lcell \regfile1|RegFile:2:RegFileX|Dout[0]~0 (
// Equation(s):
// \regfile1|RegFile:2:RegFileX|Dout[0]~0_combout  = (\A3~combout [1] & (((!\A3~combout [0]))))

	.clk(gnd),
	.dataa(\A3~combout [1]),
	.datab(vcc),
	.datac(\A3~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|RegFile:2:RegFileX|Dout[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:2:RegFileX|Dout[0]~0 .lut_mask = "0a0a";
defparam \regfile1|RegFile:2:RegFileX|Dout[0]~0 .operation_mode = "normal";
defparam \regfile1|RegFile:2:RegFileX|Dout[0]~0 .output_mode = "comb_only";
defparam \regfile1|RegFile:2:RegFileX|Dout[0]~0 .register_cascade_mode = "off";
defparam \regfile1|RegFile:2:RegFileX|Dout[0]~0 .sum_lutc_input = "datac";
defparam \regfile1|RegFile:2:RegFileX|Dout[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N1
maxv_lcell \regfile1|RegFile:6:RegFileX|Dout[0] (
// Equation(s):
// \regfile1|RegFile:6:RegFileX|Dout [0] = DFFEAS((\A3~combout [2] & ((\regfile1|RegFile:2:RegFileX|Dout[0]~0_combout  & (\D3~combout [0])) # (!\regfile1|RegFile:2:RegFileX|Dout[0]~0_combout  & ((\regfile1|RegFile:6:RegFileX|Dout [0]))))) # (!\A3~combout [2] 
// & (((\regfile1|RegFile:6:RegFileX|Dout [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\A3~combout [2]),
	.datab(\D3~combout [0]),
	.datac(\regfile1|RegFile:2:RegFileX|Dout[0]~0_combout ),
	.datad(\regfile1|RegFile:6:RegFileX|Dout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:6:RegFileX|Dout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:6:RegFileX|Dout[0] .lut_mask = "df80";
defparam \regfile1|RegFile:6:RegFileX|Dout[0] .operation_mode = "normal";
defparam \regfile1|RegFile:6:RegFileX|Dout[0] .output_mode = "reg_only";
defparam \regfile1|RegFile:6:RegFileX|Dout[0] .register_cascade_mode = "off";
defparam \regfile1|RegFile:6:RegFileX|Dout[0] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:6:RegFileX|Dout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N6
maxv_lcell \regfile1|RegFile:4:RegFileX|Dout[0]~0 (
// Equation(s):
// \regfile1|RegFile:4:RegFileX|Dout[0]~0_combout  = (((!\A3~combout [0] & !\A3~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(vcc),
	.datac(\A3~combout [0]),
	.datad(\A3~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|RegFile:4:RegFileX|Dout[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:4:RegFileX|Dout[0]~0 .lut_mask = "000f";
defparam \regfile1|RegFile:4:RegFileX|Dout[0]~0 .operation_mode = "normal";
defparam \regfile1|RegFile:4:RegFileX|Dout[0]~0 .output_mode = "comb_only";
defparam \regfile1|RegFile:4:RegFileX|Dout[0]~0 .register_cascade_mode = "off";
defparam \regfile1|RegFile:4:RegFileX|Dout[0]~0 .sum_lutc_input = "datac";
defparam \regfile1|RegFile:4:RegFileX|Dout[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N8
maxv_lcell \regfile1|RegFile:4:RegFileX|Dout[0] (
// Equation(s):
// \regfile1|RegFile:4:RegFileX|Dout [0] = DFFEAS((\A3~combout [2] & ((\regfile1|RegFile:4:RegFileX|Dout[0]~0_combout  & (\D3~combout [0])) # (!\regfile1|RegFile:4:RegFileX|Dout[0]~0_combout  & ((\regfile1|RegFile:4:RegFileX|Dout [0]))))) # (!\A3~combout [2] 
// & (((\regfile1|RegFile:4:RegFileX|Dout [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\A3~combout [2]),
	.datab(\D3~combout [0]),
	.datac(\regfile1|RegFile:4:RegFileX|Dout[0]~0_combout ),
	.datad(\regfile1|RegFile:4:RegFileX|Dout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:4:RegFileX|Dout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:4:RegFileX|Dout[0] .lut_mask = "df80";
defparam \regfile1|RegFile:4:RegFileX|Dout[0] .operation_mode = "normal";
defparam \regfile1|RegFile:4:RegFileX|Dout[0] .output_mode = "reg_only";
defparam \regfile1|RegFile:4:RegFileX|Dout[0] .register_cascade_mode = "off";
defparam \regfile1|RegFile:4:RegFileX|Dout[0] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:4:RegFileX|Dout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N5
maxv_lcell \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0 (
// Equation(s):
// \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0_combout  = (\A1~combout [1] & ((\regfile1|RegFile:6:RegFileX|Dout [0]) # ((\A1~combout [0])))) # (!\A1~combout [1] & (((!\A1~combout [0] & \regfile1|RegFile:4:RegFileX|Dout [0]))))

	.clk(gnd),
	.dataa(\A1~combout [1]),
	.datab(\regfile1|RegFile:6:RegFileX|Dout [0]),
	.datac(\A1~combout [0]),
	.datad(\regfile1|RegFile:4:RegFileX|Dout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0 .lut_mask = "ada8";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0 .operation_mode = "normal";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0 .output_mode = "comb_only";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0 .register_cascade_mode = "off";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0 .sum_lutc_input = "datac";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N6
maxv_lcell \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~1 (
// Equation(s):
// \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~1_combout  = (\A1~combout [0] & ((\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0_combout  & (\regfile1|RegFile:7:RegFileX|Dout [0])) # (!\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0_combout  & 
// ((\regfile1|RegFile:5:RegFileX|Dout [0]))))) # (!\A1~combout [0] & (((\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0_combout ))))

	.clk(gnd),
	.dataa(\regfile1|RegFile:7:RegFileX|Dout [0]),
	.datab(\regfile1|RegFile:5:RegFileX|Dout [0]),
	.datac(\A1~combout [0]),
	.datad(\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~0_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~1 .lut_mask = "afc0";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~1 .operation_mode = "normal";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~1 .output_mode = "comb_only";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~1 .register_cascade_mode = "off";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~1 .sum_lutc_input = "datac";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_M8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A1[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A1~combout [2]),
	.padio(A1[2]));
// synopsys translate_off
defparam \A1[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N3
maxv_lcell \regfile1|RegFile:2:RegFileX|Dout[0] (
// Equation(s):
// \regfile1|RegFile:2:RegFileX|Dout [0] = DFFEAS((\A3~combout [2] & (((\regfile1|RegFile:2:RegFileX|Dout [0])))) # (!\A3~combout [2] & ((\regfile1|RegFile:2:RegFileX|Dout[0]~0_combout  & (\D3~combout [0])) # (!\regfile1|RegFile:2:RegFileX|Dout[0]~0_combout  
// & ((\regfile1|RegFile:2:RegFileX|Dout [0]))))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\A3~combout [2]),
	.datab(\regfile1|RegFile:2:RegFileX|Dout[0]~0_combout ),
	.datac(\D3~combout [0]),
	.datad(\regfile1|RegFile:2:RegFileX|Dout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:2:RegFileX|Dout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:2:RegFileX|Dout[0] .lut_mask = "fb40";
defparam \regfile1|RegFile:2:RegFileX|Dout[0] .operation_mode = "normal";
defparam \regfile1|RegFile:2:RegFileX|Dout[0] .output_mode = "reg_only";
defparam \regfile1|RegFile:2:RegFileX|Dout[0] .register_cascade_mode = "off";
defparam \regfile1|RegFile:2:RegFileX|Dout[0] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:2:RegFileX|Dout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N8
maxv_lcell \regfile1|RegFile:3:RegFileX|Dout[0]~0 (
// Equation(s):
// \regfile1|RegFile:3:RegFileX|Dout[0]~0_combout  = (!\A3~combout [2] & (((\A3~combout [0]))))

	.clk(gnd),
	.dataa(\A3~combout [2]),
	.datab(vcc),
	.datac(\A3~combout [0]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|RegFile:3:RegFileX|Dout[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:3:RegFileX|Dout[0]~0 .lut_mask = "5050";
defparam \regfile1|RegFile:3:RegFileX|Dout[0]~0 .operation_mode = "normal";
defparam \regfile1|RegFile:3:RegFileX|Dout[0]~0 .output_mode = "comb_only";
defparam \regfile1|RegFile:3:RegFileX|Dout[0]~0 .register_cascade_mode = "off";
defparam \regfile1|RegFile:3:RegFileX|Dout[0]~0 .sum_lutc_input = "datac";
defparam \regfile1|RegFile:3:RegFileX|Dout[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N9
maxv_lcell \regfile1|RegFile:3:RegFileX|Dout[0] (
// Equation(s):
// \regfile1|RegFile:3:RegFileX|Dout [0] = DFFEAS((\regfile1|RegFile:3:RegFileX|Dout[0]~0_combout  & ((\A3~combout [1] & (\D3~combout [0])) # (!\A3~combout [1] & ((\regfile1|RegFile:3:RegFileX|Dout [0]))))) # (!\regfile1|RegFile:3:RegFileX|Dout[0]~0_combout  
// & (((\regfile1|RegFile:3:RegFileX|Dout [0])))), GLOBAL(\clk~combout ), VCC, , , , , , )

	.clk(\clk~combout ),
	.dataa(\regfile1|RegFile:3:RegFileX|Dout[0]~0_combout ),
	.datab(\D3~combout [0]),
	.datac(\A3~combout [1]),
	.datad(\regfile1|RegFile:3:RegFileX|Dout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:3:RegFileX|Dout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:3:RegFileX|Dout[0] .lut_mask = "df80";
defparam \regfile1|RegFile:3:RegFileX|Dout[0] .operation_mode = "normal";
defparam \regfile1|RegFile:3:RegFileX|Dout[0] .output_mode = "reg_only";
defparam \regfile1|RegFile:3:RegFileX|Dout[0] .register_cascade_mode = "off";
defparam \regfile1|RegFile:3:RegFileX|Dout[0] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:3:RegFileX|Dout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N7
maxv_lcell \regfile1|RegFile:1:RegFileX|Dout[0]~0 (
// Equation(s):
// \regfile1|RegFile:1:RegFileX|Dout[0]~0_combout  = (!\A3~combout [1] & (\D3~combout [0] & (\A3~combout [0] & !\A3~combout [2])))

	.clk(gnd),
	.dataa(\A3~combout [1]),
	.datab(\D3~combout [0]),
	.datac(\A3~combout [0]),
	.datad(\A3~combout [2]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|RegFile:1:RegFileX|Dout[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:1:RegFileX|Dout[0]~0 .lut_mask = "0040";
defparam \regfile1|RegFile:1:RegFileX|Dout[0]~0 .operation_mode = "normal";
defparam \regfile1|RegFile:1:RegFileX|Dout[0]~0 .output_mode = "comb_only";
defparam \regfile1|RegFile:1:RegFileX|Dout[0]~0 .register_cascade_mode = "off";
defparam \regfile1|RegFile:1:RegFileX|Dout[0]~0 .sum_lutc_input = "datac";
defparam \regfile1|RegFile:1:RegFileX|Dout[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N1
maxv_lcell \regfile1|RegFile:1:RegFileX|Dout[0] (
// Equation(s):
// \regfile1|RegFile:1:RegFileX|Dout [0] = DFFEAS((\regfile1|RegFile:1:RegFileX|Dout[0]~0_combout ) # ((\regfile1|RegFile:1:RegFileX|Dout [0] & ((\A3~combout [1]) # (!\regfile1|RegFile:3:RegFileX|Dout[0]~0_combout )))), GLOBAL(\clk~combout ), VCC, , , , , , 
// )

	.clk(\clk~combout ),
	.dataa(\regfile1|RegFile:3:RegFileX|Dout[0]~0_combout ),
	.datab(\regfile1|RegFile:1:RegFileX|Dout[0]~0_combout ),
	.datac(\A3~combout [1]),
	.datad(\regfile1|RegFile:1:RegFileX|Dout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:1:RegFileX|Dout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:1:RegFileX|Dout[0] .lut_mask = "fdcc";
defparam \regfile1|RegFile:1:RegFileX|Dout[0] .operation_mode = "normal";
defparam \regfile1|RegFile:1:RegFileX|Dout[0] .output_mode = "reg_only";
defparam \regfile1|RegFile:1:RegFileX|Dout[0] .register_cascade_mode = "off";
defparam \regfile1|RegFile:1:RegFileX|Dout[0] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:1:RegFileX|Dout[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X10_Y7_N8
maxv_lcell \regfile1|En[0] (
// Equation(s):
// \regfile1|En [0] = ((!\A3~combout [2] & (!\A3~combout [0] & !\A3~combout [1])))

	.clk(gnd),
	.dataa(vcc),
	.datab(\A3~combout [2]),
	.datac(\A3~combout [0]),
	.datad(\A3~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|En [0]),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|En[0] .lut_mask = "0003";
defparam \regfile1|En[0] .operation_mode = "normal";
defparam \regfile1|En[0] .output_mode = "comb_only";
defparam \regfile1|En[0] .register_cascade_mode = "off";
defparam \regfile1|En[0] .sum_lutc_input = "datac";
defparam \regfile1|En[0] .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N0
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[0] (
// Equation(s):
// \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~2  = (\A1~combout [0] & ((\regfile1|RegFile:1:RegFileX|Dout [0]) # ((\A1~combout [1])))) # (!\A1~combout [0] & (((E1_Dout[0] & !\A1~combout [1]))))
// \regfile1|RegFile:0:RegFileX|Dout [0] = DFFEAS(\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~2 , GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], \D3~combout [0], , , VCC)

	.clk(\clk~combout ),
	.dataa(\A1~combout [0]),
	.datab(\regfile1|RegFile:1:RegFileX|Dout [0]),
	.datac(\D3~combout [0]),
	.datad(\A1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~2 ),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [0]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[0] .lut_mask = "aad8";
defparam \regfile1|RegFile:0:RegFileX|Dout[0] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[0] .output_mode = "reg_and_comb";
defparam \regfile1|RegFile:0:RegFileX|Dout[0] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[0] .sum_lutc_input = "qfbk";
defparam \regfile1|RegFile:0:RegFileX|Dout[0] .synch_mode = "on";
// synopsys translate_on

// Location: LC_X9_Y7_N6
maxv_lcell \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~3 (
// Equation(s):
// \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~3_combout  = (\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~2  & (((\regfile1|RegFile:3:RegFileX|Dout [0]) # (!\A1~combout [1])))) # (!\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~2  & (\regfile1|RegFile:2:RegFileX|Dout [0] & 
// ((\A1~combout [1]))))

	.clk(gnd),
	.dataa(\regfile1|RegFile:2:RegFileX|Dout [0]),
	.datab(\regfile1|RegFile:3:RegFileX|Dout [0]),
	.datac(\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~2 ),
	.datad(\A1~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~3 .lut_mask = "caf0";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~3 .operation_mode = "normal";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~3 .output_mode = "comb_only";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~3 .register_cascade_mode = "off";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~3 .sum_lutc_input = "datac";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y5_N2
maxv_lcell \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~4 (
// Equation(s):
// \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~4_combout  = ((\A1~combout [2] & (\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~1_combout )) # (!\A1~combout [2] & ((\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~1_combout ),
	.datac(\A1~combout [2]),
	.datad(\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~4 .lut_mask = "cfc0";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~4 .operation_mode = "normal";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~4 .output_mode = "comb_only";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~4 .register_cascade_mode = "off";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~4 .sum_lutc_input = "datac";
defparam \regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [1]),
	.padio(D3[1]));
// synopsys translate_off
defparam \D3[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N1
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[1] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [1] = DFFEAS((((\D3~combout [1]))), GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\D3~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [1]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[1] .lut_mask = "ff00";
defparam \regfile1|RegFile:0:RegFileX|Dout[1] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[1] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[1] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[1] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[1] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [2]),
	.padio(D3[2]));
// synopsys translate_off
defparam \D3[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N0
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[2] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [2] = DFFEAS((\D3~combout [2]), GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], , , , )

	.clk(\clk~combout ),
	.dataa(\D3~combout [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [2]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[2] .lut_mask = "aaaa";
defparam \regfile1|RegFile:0:RegFileX|Dout[2] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[2] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[2] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[2] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[2] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[3]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [3]),
	.padio(D3[3]));
// synopsys translate_off
defparam \D3[3]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N8
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[3] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [3] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], \D3~combout [3], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D3~combout [3]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [3]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[3] .lut_mask = "0000";
defparam \regfile1|RegFile:0:RegFileX|Dout[3] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[3] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[3] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[3] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[3] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[4]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [4]),
	.padio(D3[4]));
// synopsys translate_off
defparam \D3[4]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N2
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[4] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [4] = DFFEAS((\D3~combout [4]), GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], , , , )

	.clk(\clk~combout ),
	.dataa(\D3~combout [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [4]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[4] .lut_mask = "aaaa";
defparam \regfile1|RegFile:0:RegFileX|Dout[4] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[4] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[4] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[4] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[4] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[5]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [5]),
	.padio(D3[5]));
// synopsys translate_off
defparam \D3[5]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N9
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[5] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [5] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], \D3~combout [5], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D3~combout [5]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [5]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[5] .lut_mask = "0000";
defparam \regfile1|RegFile:0:RegFileX|Dout[5] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[5] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[5] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[5] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[5] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[6]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [6]),
	.padio(D3[6]));
// synopsys translate_off
defparam \D3[6]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N6
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[6] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [6] = DFFEAS((\D3~combout [6]), GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], , , , )

	.clk(\clk~combout ),
	.dataa(\D3~combout [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [6]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[6] .lut_mask = "aaaa";
defparam \regfile1|RegFile:0:RegFileX|Dout[6] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[6] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[6] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[6] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[6] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[7]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [7]),
	.padio(D3[7]));
// synopsys translate_off
defparam \D3[7]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N2
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[7] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [7] = DFFEAS((\D3~combout [7]), GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], , , , )

	.clk(\clk~combout ),
	.dataa(\D3~combout [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [7]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[7] .lut_mask = "aaaa";
defparam \regfile1|RegFile:0:RegFileX|Dout[7] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[7] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[7] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[7] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[7] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[8]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [8]),
	.padio(D3[8]));
// synopsys translate_off
defparam \D3[8]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N2
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[8] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [8] = DFFEAS(((\D3~combout [8])), GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\D3~combout [8]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [8]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[8] .lut_mask = "cccc";
defparam \regfile1|RegFile:0:RegFileX|Dout[8] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[8] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[8] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[8] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[8] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[9]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [9]),
	.padio(D3[9]));
// synopsys translate_off
defparam \D3[9]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y5_N3
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[9] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [9] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], \D3~combout [9], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D3~combout [9]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [9]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[9] .lut_mask = "0000";
defparam \regfile1|RegFile:0:RegFileX|Dout[9] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[9] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[9] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[9] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[9] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_K14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[10]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [10]),
	.padio(D3[10]));
// synopsys translate_off
defparam \D3[10]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N4
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[10] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [10] = DFFEAS((\D3~combout [10]), GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], , , , )

	.clk(\clk~combout ),
	.dataa(\D3~combout [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [10]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[10] .lut_mask = "aaaa";
defparam \regfile1|RegFile:0:RegFileX|Dout[10] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[10] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[10] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[10] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[10] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[11]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [11]),
	.padio(D3[11]));
// synopsys translate_off
defparam \D3[11]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N4
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[11] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [11] = DFFEAS((\D3~combout [11]), GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], , , , )

	.clk(\clk~combout ),
	.dataa(\D3~combout [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [11]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[11] .lut_mask = "aaaa";
defparam \regfile1|RegFile:0:RegFileX|Dout[11] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[11] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[11] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[11] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[11] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[12]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [12]),
	.padio(D3[12]));
// synopsys translate_off
defparam \D3[12]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X11_Y7_N0
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[12] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [12] = DFFEAS((\D3~combout [12]), GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], , , , )

	.clk(\clk~combout ),
	.dataa(\D3~combout [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [12]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[12] .lut_mask = "aaaa";
defparam \regfile1|RegFile:0:RegFileX|Dout[12] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[12] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[12] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[12] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[12] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_M13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[13]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [13]),
	.padio(D3[13]));
// synopsys translate_off
defparam \D3[13]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N5
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[13] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [13] = DFFEAS(((\D3~combout [13])), GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], , , , )

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(\D3~combout [13]),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [13]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[13] .lut_mask = "cccc";
defparam \regfile1|RegFile:0:RegFileX|Dout[13] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[13] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[13] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[13] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[13] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[14]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [14]),
	.padio(D3[14]));
// synopsys translate_off
defparam \D3[14]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X12_Y3_N7
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[14] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [14] = DFFEAS(GND, GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], \D3~combout [14], , , VCC)

	.clk(\clk~combout ),
	.dataa(vcc),
	.datab(vcc),
	.datac(\D3~combout [14]),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [14]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[14] .lut_mask = "0000";
defparam \regfile1|RegFile:0:RegFileX|Dout[14] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[14] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[14] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[14] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[14] .synch_mode = "on";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \D3[15]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\D3~combout [15]),
	.padio(D3[15]));
// synopsys translate_off
defparam \D3[15]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X10_Y7_N5
maxv_lcell \regfile1|RegFile:0:RegFileX|Dout[15] (
// Equation(s):
// \regfile1|RegFile:0:RegFileX|Dout [15] = DFFEAS((\D3~combout [15]), GLOBAL(\clk~combout ), VCC, , \regfile1|En [0], , , , )

	.clk(\clk~combout ),
	.dataa(\D3~combout [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile1|En [0]),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(),
	.regout(\regfile1|RegFile:0:RegFileX|Dout [15]),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|RegFile:0:RegFileX|Dout[15] .lut_mask = "aaaa";
defparam \regfile1|RegFile:0:RegFileX|Dout[15] .operation_mode = "normal";
defparam \regfile1|RegFile:0:RegFileX|Dout[15] .output_mode = "reg_only";
defparam \regfile1|RegFile:0:RegFileX|Dout[15] .register_cascade_mode = "off";
defparam \regfile1|RegFile:0:RegFileX|Dout[15] .sum_lutc_input = "datac";
defparam \regfile1|RegFile:0:RegFileX|Dout[15] .synch_mode = "off";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A2[1]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A2~combout [1]),
	.padio(A2[1]));
// synopsys translate_off
defparam \A2[1]~I .operation_mode = "input";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A2[0]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A2~combout [0]),
	.padio(A2[0]));
// synopsys translate_off
defparam \A2[0]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X8_Y7_N9
maxv_lcell \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0 (
// Equation(s):
// \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0_combout  = (\A2~combout [1] & (((\regfile1|RegFile:6:RegFileX|Dout [0]) # (\A2~combout [0])))) # (!\A2~combout [1] & (\regfile1|RegFile:4:RegFileX|Dout [0] & ((!\A2~combout [0]))))

	.clk(gnd),
	.dataa(\A2~combout [1]),
	.datab(\regfile1|RegFile:4:RegFileX|Dout [0]),
	.datac(\regfile1|RegFile:6:RegFileX|Dout [0]),
	.datad(\A2~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0 .lut_mask = "aae4";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0 .operation_mode = "normal";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0 .output_mode = "comb_only";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0 .register_cascade_mode = "off";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0 .sum_lutc_input = "datac";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X8_Y7_N4
maxv_lcell \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~1 (
// Equation(s):
// \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~1_combout  = (\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0_combout  & ((\regfile1|RegFile:7:RegFileX|Dout [0]) # ((!\A2~combout [0])))) # (!\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0_combout  & 
// (((\regfile1|RegFile:5:RegFileX|Dout [0] & \A2~combout [0]))))

	.clk(gnd),
	.dataa(\regfile1|RegFile:7:RegFileX|Dout [0]),
	.datab(\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~0_combout ),
	.datac(\regfile1|RegFile:5:RegFileX|Dout [0]),
	.datad(\A2~combout [0]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~1_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~1 .lut_mask = "b8cc";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~1 .operation_mode = "normal";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~1 .output_mode = "comb_only";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~1 .register_cascade_mode = "off";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~1 .sum_lutc_input = "datac";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~1 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
maxv_io \A2[2]~I (
	.datain(gnd),
	.oe(gnd),
	.combout(\A2~combout [2]),
	.padio(A2[2]));
// synopsys translate_off
defparam \A2[2]~I .operation_mode = "input";
// synopsys translate_on

// Location: LC_X9_Y7_N5
maxv_lcell \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2 (
// Equation(s):
// \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2_combout  = (\A2~combout [0] & ((\regfile1|RegFile:1:RegFileX|Dout [0]) # ((\A2~combout [1])))) # (!\A2~combout [0] & (((\regfile1|RegFile:0:RegFileX|Dout [0] & !\A2~combout [1]))))

	.clk(gnd),
	.dataa(\A2~combout [0]),
	.datab(\regfile1|RegFile:1:RegFileX|Dout [0]),
	.datac(\regfile1|RegFile:0:RegFileX|Dout [0]),
	.datad(\A2~combout [1]),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2 .lut_mask = "aad8";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2 .operation_mode = "normal";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2 .output_mode = "comb_only";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2 .register_cascade_mode = "off";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2 .sum_lutc_input = "datac";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X9_Y7_N4
maxv_lcell \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~3 (
// Equation(s):
// \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~3_combout  = (\A2~combout [1] & ((\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2_combout  & ((\regfile1|RegFile:3:RegFileX|Dout [0]))) # (!\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2_combout  & 
// (\regfile1|RegFile:2:RegFileX|Dout [0])))) # (!\A2~combout [1] & (((\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2_combout ))))

	.clk(gnd),
	.dataa(\regfile1|RegFile:2:RegFileX|Dout [0]),
	.datab(\A2~combout [1]),
	.datac(\regfile1|RegFile:3:RegFileX|Dout [0]),
	.datad(\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~2_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~3_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~3 .lut_mask = "f388";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~3 .operation_mode = "normal";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~3 .output_mode = "comb_only";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~3 .register_cascade_mode = "off";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~3 .sum_lutc_input = "datac";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~3 .synch_mode = "off";
// synopsys translate_on

// Location: LC_X7_Y7_N0
maxv_lcell \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~4 (
// Equation(s):
// \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~4_combout  = ((\A2~combout [2] & (\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~1_combout )) # (!\A2~combout [2] & ((\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~3_combout ))))

	.clk(gnd),
	.dataa(vcc),
	.datab(\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~1_combout ),
	.datac(\A2~combout [2]),
	.datad(\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~3_combout ),
	.aclr(gnd),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.cin(gnd),
	.cin0(gnd),
	.cin1(vcc),
	.inverta(gnd),
	.regcascin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.combout(\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~4_combout ),
	.regout(),
	.cout(),
	.cout0(),
	.cout1());
// synopsys translate_off
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~4 .lut_mask = "cfc0";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~4 .operation_mode = "normal";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~4 .output_mode = "comb_only";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~4 .register_cascade_mode = "off";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~4 .sum_lutc_input = "datac";
defparam \regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~4 .synch_mode = "off";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[0]~I (
	.datain(\alu1|final|D[0]~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[0]));
// synopsys translate_off
defparam \aluo[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[1]~I (
	.datain(\alu1|tmp1[1]~5_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[1]));
// synopsys translate_off
defparam \aluo[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[2]~I (
	.datain(\alu1|tmp1[2]~10_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[2]));
// synopsys translate_off
defparam \aluo[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[3]~I (
	.datain(\alu1|tmp1[3]~15_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[3]));
// synopsys translate_off
defparam \aluo[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[4]~I (
	.datain(\alu1|tmp1[4]~20_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[4]));
// synopsys translate_off
defparam \aluo[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[5]~I (
	.datain(\alu1|tmp1[5]~25_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[5]));
// synopsys translate_off
defparam \aluo[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[6]~I (
	.datain(\alu1|tmp1[6]~30_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[6]));
// synopsys translate_off
defparam \aluo[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[7]~I (
	.datain(\alu1|tmp1[7]~35_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[7]));
// synopsys translate_off
defparam \aluo[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[8]~I (
	.datain(\alu1|tmp1[8]~40_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[8]));
// synopsys translate_off
defparam \aluo[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[9]~I (
	.datain(\alu1|tmp1[9]~45_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[9]));
// synopsys translate_off
defparam \aluo[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[10]~I (
	.datain(\alu1|tmp1[10]~50_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[10]));
// synopsys translate_off
defparam \aluo[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[11]~I (
	.datain(\alu1|tmp1[11]~55_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[11]));
// synopsys translate_off
defparam \aluo[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[12]~I (
	.datain(\alu1|tmp1[12]~60_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[12]));
// synopsys translate_off
defparam \aluo[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[13]~I (
	.datain(\alu1|tmp1[13]~65_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[13]));
// synopsys translate_off
defparam \aluo[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[14]~I (
	.datain(\alu1|tmp1[14]~70_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[14]));
// synopsys translate_off
defparam \aluo[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \aluo[15]~I (
	.datain(\alu1|tmp1[15]~75_combout ),
	.oe(vcc),
	.combout(),
	.padio(aluo[15]));
// synopsys translate_off
defparam \aluo[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \C~I (
	.datain(\alu1|C~0_combout ),
	.oe(vcc),
	.combout(),
	.padio(C));
// synopsys translate_off
defparam \C~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \Z~I (
	.datain(\alu1|Z~combout ),
	.oe(vcc),
	.combout(),
	.padio(Z));
// synopsys translate_off
defparam \Z~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[0]~I (
	.datain(\regfile1|D1MuxLayer2:0:MuxLayer2X|D[0]~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(D1[0]));
// synopsys translate_off
defparam \D1[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[1]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [1]),
	.oe(vcc),
	.combout(),
	.padio(D1[1]));
// synopsys translate_off
defparam \D1[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[2]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [2]),
	.oe(vcc),
	.combout(),
	.padio(D1[2]));
// synopsys translate_off
defparam \D1[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[3]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [3]),
	.oe(vcc),
	.combout(),
	.padio(D1[3]));
// synopsys translate_off
defparam \D1[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[4]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [4]),
	.oe(vcc),
	.combout(),
	.padio(D1[4]));
// synopsys translate_off
defparam \D1[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[5]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [5]),
	.oe(vcc),
	.combout(),
	.padio(D1[5]));
// synopsys translate_off
defparam \D1[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[6]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [6]),
	.oe(vcc),
	.combout(),
	.padio(D1[6]));
// synopsys translate_off
defparam \D1[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[7]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [7]),
	.oe(vcc),
	.combout(),
	.padio(D1[7]));
// synopsys translate_off
defparam \D1[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[8]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [8]),
	.oe(vcc),
	.combout(),
	.padio(D1[8]));
// synopsys translate_off
defparam \D1[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_G14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[9]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [9]),
	.oe(vcc),
	.combout(),
	.padio(D1[9]));
// synopsys translate_off
defparam \D1[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[10]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [10]),
	.oe(vcc),
	.combout(),
	.padio(D1[10]));
// synopsys translate_off
defparam \D1[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[11]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [11]),
	.oe(vcc),
	.combout(),
	.padio(D1[11]));
// synopsys translate_off
defparam \D1[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[12]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [12]),
	.oe(vcc),
	.combout(),
	.padio(D1[12]));
// synopsys translate_off
defparam \D1[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[13]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [13]),
	.oe(vcc),
	.combout(),
	.padio(D1[13]));
// synopsys translate_off
defparam \D1[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[14]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [14]),
	.oe(vcc),
	.combout(),
	.padio(D1[14]));
// synopsys translate_off
defparam \D1[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D1[15]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [15]),
	.oe(vcc),
	.combout(),
	.padio(D1[15]));
// synopsys translate_off
defparam \D1[15]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[0]~I (
	.datain(\regfile1|D2MuxLayer2:0:MuxLayer2X|D[0]~4_combout ),
	.oe(vcc),
	.combout(),
	.padio(D2[0]));
// synopsys translate_off
defparam \D2[0]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[1]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [1]),
	.oe(vcc),
	.combout(),
	.padio(D2[1]));
// synopsys translate_off
defparam \D2[1]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[2]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [2]),
	.oe(vcc),
	.combout(),
	.padio(D2[2]));
// synopsys translate_off
defparam \D2[2]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[3]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [3]),
	.oe(vcc),
	.combout(),
	.padio(D2[3]));
// synopsys translate_off
defparam \D2[3]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[4]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [4]),
	.oe(vcc),
	.combout(),
	.padio(D2[4]));
// synopsys translate_off
defparam \D2[4]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[5]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [5]),
	.oe(vcc),
	.combout(),
	.padio(D2[5]));
// synopsys translate_off
defparam \D2[5]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[6]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [6]),
	.oe(vcc),
	.combout(),
	.padio(D2[6]));
// synopsys translate_off
defparam \D2[6]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[7]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [7]),
	.oe(vcc),
	.combout(),
	.padio(D2[7]));
// synopsys translate_off
defparam \D2[7]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[8]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [8]),
	.oe(vcc),
	.combout(),
	.padio(D2[8]));
// synopsys translate_off
defparam \D2[8]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[9]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [9]),
	.oe(vcc),
	.combout(),
	.padio(D2[9]));
// synopsys translate_off
defparam \D2[9]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[10]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [10]),
	.oe(vcc),
	.combout(),
	.padio(D2[10]));
// synopsys translate_off
defparam \D2[10]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[11]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [11]),
	.oe(vcc),
	.combout(),
	.padio(D2[11]));
// synopsys translate_off
defparam \D2[11]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[12]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [12]),
	.oe(vcc),
	.combout(),
	.padio(D2[12]));
// synopsys translate_off
defparam \D2[12]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[13]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [13]),
	.oe(vcc),
	.combout(),
	.padio(D2[13]));
// synopsys translate_off
defparam \D2[13]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[14]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [14]),
	.oe(vcc),
	.combout(),
	.padio(D2[14]));
// synopsys translate_off
defparam \D2[14]~I .operation_mode = "output";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
maxv_io \D2[15]~I (
	.datain(\regfile1|RegFile:0:RegFileX|Dout [15]),
	.oe(vcc),
	.combout(),
	.padio(D2[15]));
// synopsys translate_off
defparam \D2[15]~I .operation_mode = "output";
// synopsys translate_on

endmodule
