#include "plc_modbus_cfg.h"

#include <string.h>

#include "splc_nmbs.h"
#include "plc_tag.h"
#include "plc_diag.h"
#include "plc_rule.h"
#include "plc_rule_flash.h" /* plc_rule_flash_save(), called from write_commit_command() */
#include "plc_retain.h"     /* retain_snapshot_write(), called from CMD_COMMIT_RETAIN */
#include "plc_rtc.h"        /* RTC block 0x0810..0x0813, see cb_write_multiple_registers() */
#include "plc_fb.h"         /* FB block 0x0B00..0x0B7F, see cb_write_multiple_registers() */
#include "plc_mqtt.h"       /* MQTT blocks 0x0C00..0x0D7F / 0x0E00..0x0E5F (SPLC_MQTT_ENABLE=1 only) */
#include "plc_tagtype.h"    /* Tag DataType Registry 0x0080..0x00BF (SPLC_REAL_ENABLE=1 only) */
#include "plc_mbm.h"        /* MB_READ blocks 0x1000..0x10FF (SPLC_MBM_ENABLE=1 only) */
#include "plc_mbw.h"        /* MB_WRITE blocks 0x1100..0x11FF (SPLC_MBW_ENABLE=1 only) */
#include "plc_wifi.h"       /* Wi-Fi block 0x1300..0x13FF (SPLC_WIFI_ENABLE=1 only) */
#include "plc_mqtt_tls.h"   /* TLS certificate block 0x0F00..0x0F43 (SPLC_MQTT_TLS_CERT_ENABLE=1 only) */
#if SPLC_MQTT_SUB_ENABLE
#include "plc_mqtt_sub.h"    /* MQTT Subscribe blocks 0x0D80..0x0DFF (SPLC_MQTT_SUB_ENABLE=1 only) */
#endif
#include "sx_time.h"
#include "splc_log.h"

static const char *TAG = "PLC_MODBUS_CFG";

/*
 * See plc_modbus_cfg.h for the overall design (static address-range
 * table, non-blocking poll every scan cycle, separate RAM staging buffer
 * for the Rule Transfer protocol).
 */

/* --- Owned instances (declared extern in plc_modbus_cfg.h) ------------- */

SPLC_DeviceDescriptor   g_device_descriptor;
SPLC_DeviceResourceInfo g_device_resource_info;
SPLC_DeviceHealth       g_device_health;

/* --- nanoMODBUS server instance and its transport ----------------------
 *
 * s_transport is a copy of the modbus_transport_t the caller passed to
 * plc_modbus_cfg_init(), not a pointer into caller-owned memory -- see
 * plc_modbus_cfg.h's doc comment on plc_modbus_cfg_init(). The concrete
 * driver instance behind s_transport.ctx (a sx_usb_tiny_t*, a sx_uart_t*,
 * or similar, depending on which factory function built the transport)
 * is still not owned here; only the small modbus_transport_t struct
 * itself is copied.
 */

static nmbs_t              s_nmbs;
static modbus_transport_t  s_transport;
static uint32_t            s_boot_tick_ms;

/*
 * Per-byte read timeout applied ONLY after a request has already started
 * arriving (see plc_modbus_cfg_init()'s comment on nmbs_set_byte_timeout()
 * for the full rationale -- this is not the "waiting for any request at
 * all" timeout, which stays 0/non-blocking).
 *
 * 5 ms was chosen as: comfortably longer than one USB Full-Speed frame
 * interval (~1 ms) so the next chunk of an in-flight multi-packet Modbus
 * frame has time to land in rxQueue, while still leaving most of the
 * 10 ms scan budget (PLC_SCAN_INTERVAL_MS, plc_engine.h) free for
 * input_scan()/rule_scan()/output_scan()/retain_service() even in the
 * worst case where this wait is fully used up on every single scan
 * cycle. Not measured against real USB captures yet -- if App<->MCU
 * round-trips still time out with larger rule counts, or scan_time_ms
 * (DEVICE_HEALTH) creeps up noticeably while the App is actively
 * staging a large rule table, this is the first knob to revisit.
 */
#define MODBUS_BYTE_TIMEOUT_MS  5

/*
 * true only after nmbs_server_create() has actually succeeded. While
 * false, s_nmbs is still all-zero (nmbs_create() never ran), so every
 * platform.read/write/flush pointer inside it is NULL --
 * modbus_config_service() must NOT call nmbs_server_poll() then, or it
 * jumps to address 0 and HardFaults on the very first scan cycle.
 */
static bool                s_initialized = false;

#if SPLC_MODBUS_MAX_TRANSPORTS > 1
/* Extra transports (slot 0 above stays the board's own). Same lifetime rules as
 * s_transport: the struct is copied, ctx is the caller's. */
#define EXTRA_TRANSPORTS  (SPLC_MODBUS_MAX_TRANSPORTS - 1)
static nmbs_t              s_x_nmbs[EXTRA_TRANSPORTS];
static modbus_transport_t  s_x_transport[EXTRA_TRANSPORTS];
static uint8_t             s_x_count = 0U;       /* slots in use, all created OK */
static bool                s_x_tcp   = false;    /* a TCP transport is registered */
#endif

/*
 * --- Rule Transfer staging state (register map section 9, 0x9000-0xA001) -
 *
 * Per v1.9's own design intent (see docs/architecture.md section 2.6.2,
 * and splc_flash_define.h's comment: "staging happens over Modbus
 * registers in RAM/App side; only the final committed table is written
 * [to Flash]") -- this is a separate RAM buffer, NOT g_rule_table[]
 * (core/plc_rule/plc_rule.c, Layer 2). The App can write partial/
 * in-progress rule data here across many Modbus transactions without
 * ever exposing a half-written table to the live Rule Engine, which
 * keeps evaluating the old g_rule_table[] against real I/O the entire
 * time. rule_table_commit() (Layer 2) is the only thing that ever moves
 * data from here into g_rule_table[], and only after this file has
 * already verified expected_crc16 against a CRC-16/MODBUS computed over
 * exactly rule_count_staged records here.
 *
 * Sized to MAX_RULES (100) * sizeof(SPLC_RuleRecord) (32) = 3200 bytes,
 * matching STAGING_RULE_TABLE's "1600 max" register / 100-rule cap in
 * the register map table.
 */
static SPLC_RuleRecord  s_staging_rule_table[MAX_RULES];
static uint16_t         s_rule_count_staged;
static uint16_t         s_expected_crc16;

/* CONFIG_STATUS values (0x9000, RO) -- section 9's own literal values
 * (0=IDLE, 1=RECEIVING, 2=VERIFYING, 3=READY, 4=ERROR), not a named enum
 * in the spec itself, so kept as plain #defines matching those exact
 * numbers rather than inventing an SPLC_ name the spec doesn't define. */
#define CONFIG_STATUS_IDLE       0U
#define CONFIG_STATUS_RECEIVING  1U
#define CONFIG_STATUS_VERIFYING  2U
#define CONFIG_STATUS_READY      3U
#define CONFIG_STATUS_ERROR      4U

static uint16_t s_config_status = CONFIG_STATUS_IDLE;
static uint16_t s_config_error_code = SPLC_ERROR_NONE;

/* COMMIT_COMMAND magic value, per section 9's table ("Ghi 0xA5A5 de
 * verify CRC va commit"). */
#define COMMIT_COMMAND_MAGIC 0xA5A5U

static uint16_t s_active_rule_version = 0;

/* --- SYSTEM_COMMAND / SYSTEM_COMMAND_RESULT state ----------------------- */

static SPLC_SystemCommandResult s_system_command_result = {
    .status     = SPLC_CMD_STATUS_IDLE,
    .error_code = SPLC_ERROR_NONE,
};

/*
 * The command write_system_command() most recently ACCEPTED but that
 * plc_modbus_cfg_get_pending_system_command() (Layer 4) has not yet
 * consumed. SPLC_SYSTEM_CMD_NONE means "nothing pending" -- both the
 * initial/idle state and the state right after Layer 4 has consumed the
 * previous command, so the same command byte is never acted on twice.
 */
static SPLC_SystemCommand s_pending_system_command = SPLC_SYSTEM_CMD_NONE;

/* --- DEVICE_DESCRIPTOR (0x0000-0x0009, RO, 10 registers) ---------------- */

static void read_device_descriptor(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    const uint16_t *fields = (const uint16_t *)&g_device_descriptor;
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = fields[offset + i];
    }
}

/* --- DEVICE_RESOURCE_INFO (0x0020-0x0029, RO, 10 registers) ------------- */

static void read_device_resource_info(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    const uint16_t *fields = (const uint16_t *)&g_device_resource_info;
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = fields[offset + i];
    }
}

#define SPLC_HAS_HW_CAPS (SPLC_MQTT_ENABLE || SPLC_MBM_ENABLE || (SPLC_MODBUS_MAX_TRANSPORTS > 1) || SPLC_WIFI_ENABLE || SPLC_REAL_ENABLE)
#if SPLC_HAS_HW_CAPS
/* --- HARDWARE_CAPABILITIES (0x0A08-0x0A09, RO, uint32, High Word first) -------------------------
 * App contract: docs/platform/SimplePLC_App_MCU_Structs_v2.0 (paa) and simpleplc_protocol_v2_0.h,
 * SPLC_HardwareCapabilities_t. The App reads this before it writes the MQTT blocks and SKIPS the
 * whole MQTT step when SPLC_CAP_MQTT_PUB is missing (or when this address answers an exception).
 * Only what the library can prove is declared; ETHERNET / RTC / SD are board or host
 * facts and stay 0 here (MQTT_SUB is declared when SPLC_MQTT_SUB_ENABLE=1). Compiled only with SPLC_MQTT_ENABLE=1 so that SPLC_MQTT_ENABLE=0 builds
 * keep the exact baseline size (handoff.md: SPLC_MQTT_ENABLE=0 must match it). */
#define SPLC_CAP_BASE_LOGIC   0x00000001UL
#define SPLC_CAP_RETENTIVE    0x00000002UL
#define SPLC_CAP_MQTT_PUB     0x00000010UL
#define SPLC_CAP_MODBUS_TCP   0x00000400UL   /* App header SPLC_CAP_MODBUS_TCP; declared only while a TCP transport is registered */

static void read_hw_capabilities(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    uint32_t caps = 0U;
#if SPLC_MQTT_ENABLE
    caps |= SPLC_CAP_MQTT_PUB;
#endif
#if SPLC_MBM_ENABLE
    caps |= PLC_MBM_CAP_MODBUS_MASTER;
#if SPLC_MODBUS_SLAVE_ENABLE
    caps |= PLC_MBM_CAP_MODBUS_SLAVE;   /* 0x4000, App header SPLC_CAP_MODBUS_SLAVE; needs the Slave module */
#endif
#endif
#if SPLC_MQTT_SUB_ENABLE
    caps |= PLC_MQTT_SUB_CAP_MQTT_SUB;
#endif
#if SPLC_MODBUS_MAX_TRANSPORTS > 1
    if (s_x_tcp) { caps |= SPLC_CAP_MODBUS_TCP; }
#endif
#if SPLC_REAL_ENABLE
    caps |= PLC_TAGTYPE_CAP_FLOAT32;   /* 0x0800, App header SPLC_CAP_FLOAT32 */
#endif
#if SPLC_WIFI_ENABLE
    caps |= plc_wifi_capabilities();   /* 0x0200, only once the host registered its Wi-Fi functions */
#endif
#if SPLC_MQTT_TLS_CERT_ENABLE
    caps |= plc_mqtt_tls_capabilities();   /* 0x0080, only once the host registered its TLS functions */
#endif
    if (g_device_resource_info.max_rules > 0U)        { caps |= SPLC_CAP_BASE_LOGIC; }
    if (g_device_resource_info.vreg_retain_count > 0U) { caps |= SPLC_CAP_RETENTIVE; }

    log_info(TAG, "hw capabilities read: offset=%u quantity=%u caps=0x%08lX", offset, quantity, (unsigned long)caps);
    const uint16_t words[2] = { (uint16_t)(caps >> 16), (uint16_t)(caps & 0xFFFFUL) };
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = words[offset + i];
    }
}
#endif

#if SPLC_MBM_ENABLE
/* --- RS485_PORT_COUNT (0x0A0A, RO, uint16) -------------------------------------
 * Physical RS-485 ports the Modbus-master blocks can use (SPLC_MBM_PORT_COUNT). The
 * App (2.10.0) limits its port list to this and refuses to deploy a project that
 * uses a port beyond it. A device without MBM does not map the address (exception
 * 0x02): the App then assumes 0 ports unless 0x0A08 declares MODBUS_MASTER. */
static void read_rs485_port_count(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    (void)offset;
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = plc_mbm_port_count();
    }
}
#endif

/* --- RULE_TABLE_INFO (0x0010, RO, 1 register) --------------------------- */

static void read_rule_table_info(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    (void)offset; /* Single-register block; offset is always 0 here. */
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = g_rule_count.rule_count;
    }
}

/* --- ACTIVE_RULE_TABLE (0x0100-0x073F, RO, 1600 max registers) ---------- *
 *
 * Address: ActiveRule[i] = 0x0100 + i * 16 (section 7's own formula) --
 * 16 registers (32 bytes) per SPLC_RuleRecord, laid out per section 7's
 * offset table (+0..+1 threshold_lo, +2..+3 threshold_hi, ..., +13..+15
 * reserved). SPLC_RuleRecord's actual C layout (plc_rule.h) already
 * matches that field order byte-for-byte -- reinterpreting it as
 * uint16_t[16] and applying put_u32's high-word-first swap for the
 * three int32_t/uint32_t fields is sufficient; no separate manual field
 * copy is needed.
 */

static void read_active_rule_table(uint16_t address, uint16_t quantity, uint16_t *registers_out)
{
    for (uint16_t i = 0; i < quantity; i++) {
        uint16_t reg_addr   = address + i;
        uint16_t rule_index = (reg_addr - 0x0100U) / 16U;
        uint16_t field_off  = (reg_addr - 0x0100U) % 16U;

        if (rule_index >= MAX_RULES) {
            registers_out[i] = 0;
            continue;
        }

        const SPLC_RuleRecord *r = &g_rule_table[rule_index];
        uint16_t word;

        switch (field_off) {
            case 0: word = (uint16_t)((uint32_t)r->threshold_lo >> 16); break;
            case 1: word = (uint16_t)((uint32_t)r->threshold_lo & 0xFFFFU); break;
            case 2: word = (uint16_t)((uint32_t)r->threshold_hi >> 16); break;
            case 3: word = (uint16_t)((uint32_t)r->threshold_hi & 0xFFFFU); break;
            case 4: word = (uint16_t)(r->for_ms >> 16); break;
            case 5: word = (uint16_t)(r->for_ms & 0xFFFFU); break;
            case 6: word = (uint16_t)((uint32_t)r->action_param >> 16); break;
            case 7: word = (uint16_t)((uint32_t)r->action_param & 0xFFFFU); break;
            case 8: word = r->trigger_tag; break;
            case 9: word = r->action_tag; break;
            case 10: word = r->guard_tag; break;
            case 11: word = (uint16_t)((r->enabled << 8) | r->trigger_type); break;
            case 12: word = (uint16_t)((r->compare_op << 8) | r->action_type); break;
#if SPLC_REAL_ENABLE
            case 13: word = (uint16_t)((uint16_t)r->flags << 8); break;   /* +13 high byte = rule flags */
#endif
            default: word = 0; break; /* +13 (REAL=0) / +14..+15: reserved, sender writes 0 */
        }

        registers_out[i] = word;
    }
}

/* --- DEVICE_HEALTH (0x0800-0x0809, RO, 10 registers) --------------------
 *
 * g_device_health.uptime_s is refreshed lazily here, at read time, rather
 * than incremented every scan cycle in modbus_config_service() -- the App
 * only ever observes it through a read, so there is no benefit to paying
 * a subtraction+division every 10 ms scan cycle just to keep a value
 * current that nothing else in the firmware ever consults.
 */

static void read_device_health(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    g_device_health.uptime_s = (sx_get_tick_ms() - s_boot_tick_ms) / 1000U;

    const uint16_t *fields = (const uint16_t *)&g_device_health;
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = fields[offset + i];
    }
}

/* --- RUNTIME_TAG_VALUES (0x0900-0x09FF, 256 max registers, 2 reg/tag). Reads always allowed; FC16 writes only in DIAG_CONTROL, see write_runtime_tag_values() */

static int32_t runtime_tag_read_value(uint16_t idx);   /* defined in the Diagnostic section: honours the retain draft */

static void read_runtime_tag_values(uint16_t address, uint16_t quantity, uint16_t *registers_out)
{
    for (uint16_t i = 0; i < quantity; i++) {
        uint16_t reg_addr = address + i;
        uint16_t tag_idx  = (reg_addr - 0x0900U) / 2U;
        bool     is_high  = ((reg_addr - 0x0900U) % 2U) == 0U;

        if (tag_idx >= MAX_TAGS) {
            registers_out[i] = 0;
            continue;
        }

        int32_t value = runtime_tag_read_value(tag_idx);
        registers_out[i] = is_high ? (uint16_t)((uint32_t)value >> 16)
                                    : (uint16_t)((uint32_t)value & 0xFFFFU);
    }
}

/* --- SYSTEM_COMMAND (0x0A00, WO) / SYSTEM_COMMAND_RESULT (0x0A01-0x0A02, RO) */

static void read_system_command_result(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    const uint16_t *fields = (const uint16_t *)&s_system_command_result;
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = fields[offset + i];
    }
}

/*
 * Only status is flipped to ACCEPTED here -- actually performing
 * SPLC_SYSTEM_CMD_REBOOT/FACTORY_RESET/CLEAR_RULES/CLEAR_RETAIN
 * (NVIC_SystemReset(), sx_flash_erase(), ...) calls into Layer 0/1
 * functionality this file does not own or call directly. Per
 * plc_system_cmd.h's own comment, that execution belongs in Layer 4 --
 * this function only decodes the command, records it in
 * s_pending_system_command, and hands it off; plc_engine.c's
 * plc_system_cmd_service() (called once per scan cycle, AFTER
 * modbus_config_service() so this command's own FC06 ACK has already
 * been queued for transmission) is what actually consumes it and calls
 * into sx_system_reset()/etc.
 *
 * SPLC_SYSTEM_CMD_REBOOT is implemented end-to-end (see
 * plc_system_cmd_service()). FACTORY_RESET/CLEAR_RULES/CLEAR_RETAIN are
 * still accepted here (status flips to ACCEPTED, matching what the App
 * already expects from a successful FC06 write) but plc_engine.c does
 * not yet act on them -- see docs/handoff.md for the open scope
 * questions (what exactly "factory default" means for this SKU) that
 * need answering before those three can be implemented the same way.
 */
static void diag_baseline_reset_dirty_tags(void);   /* defined in the Diagnostic section below */

static void write_system_command(uint16_t value)
{
    SPLC_SystemCommand cmd = (SPLC_SystemCommand)value;

    switch (cmd) {
        case SPLC_SYSTEM_CMD_REBOOT:
        case SPLC_SYSTEM_CMD_FACTORY_RESET:
        case SPLC_SYSTEM_CMD_CLEAR_RULES:
        case SPLC_SYSTEM_CMD_CLEAR_RETAIN:
            /* Decision #4 (handoff 2.1): before ANY system command, while the
             * Host owns the Tag Store, every tag it wrote goes back to the
             * factory baseline 0, so no actuator is left latched by a test
             * write when the MCU resets / data is erased. Always executed,
             * never blocked (decision #3). */
            diag_baseline_reset_dirty_tags();
            s_system_command_result.status     = SPLC_CMD_STATUS_ACCEPTED;
            s_system_command_result.error_code = SPLC_ERROR_NONE;
            s_pending_system_command            = cmd;
            break;
        default:
            s_system_command_result.status     = SPLC_CMD_STATUS_ERROR;
            s_system_command_result.error_code = SPLC_ERROR_INVALID_COMMAND;
            break;
    }
}

/* --- Diagnostic Control (0x0A20..0x0A24) ---------------------------------
 *
 * Wire Contract: docs/SimplePLC_Wire_Contract_V2_Draft.md sections 3, 4.5
 * and 4.7. Types are in core/plc_diag/plc_diag.h (Layer 2); the RAM state
 * below is owned here, same split as SYSTEM_COMMAND.
 *
 * Scope (steps 2-5): state machine + lease; runtime tag writes through
 * 0x0900..0x09FF with a per-session dirty bitmap; VREG_RETAIN draft +
 * COMMIT/DISCARD (RETAIN_DIRTY); baseline reset before SYSTEM_COMMAND.
 */

static SPLC_DiagState s_diag_state        = SPLC_DIAG_STATE_ENGINE_RUNNING;
static uint16_t       s_diag_flags        = 0U;
static uint16_t       s_diag_lease_ms     = 0U;
static uint16_t       s_diag_error_code   = SPLC_DIAG_ERR_NONE;

/*
 * Last command value accepted at 0x0A20. The register is documented WO,
 * but golden vector GV-005 (Structs v2.0 section 8) reads the whole
 * 0x0A20..0x0A24 block back with CMD=2, so reading it returns the last
 * accepted command. Writes still behave as a command, never as storage.
 */
static uint16_t       s_diag_last_command = SPLC_DIAG_CMD_NONE;

/*
 * Dirty bitmap: one bit per tag index, set when the Host writes that tag
 * through 0x0900..0x09FF during the CURRENT diag session. Needed because
 * RETAIN_DIRTY only covers VREG_RETAIN, not DO/VFLAG/VREG/COUNTER. Used by
 * the SYSTEM_COMMAND baseline reset (diag_baseline_reset_dirty_tags()).
 * Cleared on ENTER and whenever ownership returns to the Rule Engine.
 */
static uint32_t s_diag_dirty[(MAX_TAGS + 31U) / 32U];

static void diag_dirty_clear(void)
{
    memset(s_diag_dirty, 0, sizeof(s_diag_dirty));
}

static void diag_dirty_mark(uint16_t idx)
{
    s_diag_dirty[idx / 32U] |= (1UL << (idx % 32U));
}

static bool diag_dirty_test(uint16_t idx)
{
    return (s_diag_dirty[idx / 32U] & (1UL << (idx % 32U))) != 0U;
}

/*
 * VREG_RETAIN draft (Wire Contract section 7 "s_vreg_retain_shadow[]").
 * A Host write to a retain tag goes ONLY here, never into g_tag_value[], so
 * the periodic Flash snapshot (plc_retain.c reads g_tag_value[]) can never
 * save an uncommitted value. s_retain_pending bit i = retain slot i (tag
 * tag_vreg_retain_base_index() + i) holds a draft value. RETAIN_DIRTY is
 * exactly "s_retain_pending != 0".
 *   COMMIT  : draft -> g_tag_value[], then verified Flash snapshot.
 *   DISCARD : draft dropped. Live values (g_tag_value[]) are NOT touched --
 *             the Rule Engine is suspended in diag, so they still equal what
 *             they were at ENTER_DIAG. (The spec says "reload from Flash";
 *             that would also roll back up to 5 minutes of real rule-driven
 *             changes, so it is deliberately not done.)
 */
#define DIAG_RETAIN_SLOTS 32U
static int32_t  s_retain_shadow[DIAG_RETAIN_SLOTS];
static uint32_t s_retain_pending;

static void retain_sync_dirty_flag(void)
{
    if (s_retain_pending != 0U) {
        s_diag_flags |= SPLC_DIAG_FLAG_RETAIN_DIRTY;
    } else {
        s_diag_flags &= (uint16_t)~SPLC_DIAG_FLAG_RETAIN_DIRTY;
    }
}

static void retain_discard_draft(void)
{
    s_retain_pending = 0U;
    retain_sync_dirty_flag();
}

/* Value the Host should see at tag `idx`: the draft while one exists. */
static int32_t runtime_tag_read_value(uint16_t idx)
{
    if (s_retain_pending != 0U && tag_get_kind(idx) == TAG_VREG_RETAIN) {
        uint16_t slot = (uint16_t)(idx - tag_vreg_retain_base_index());
        if (slot < DIAG_RETAIN_SLOTS && (s_retain_pending & (1UL << slot)) != 0U) {
            return s_retain_shadow[slot];
        }
    }
    return tag_read(idx);
}

/* Wire Contract 4.5 rule 1: a rejection overwrites the latched code. */
static void diag_latch_error(SPLC_DiagErrorCode code)
{
    s_diag_error_code = (uint16_t)code;
}

static void diag_revoke_to_engine(void)
{
    s_diag_state    = SPLC_DIAG_STATE_ENGINE_RUNNING;
    s_diag_flags    = 0U;   /* LEASE_ACTIVE and RETAIN_DIRTY both cleared */
    s_diag_lease_ms = 0U;
    s_retain_pending = 0U;   /* uncommitted retain draft is dropped (Wire Contract 6.4) */
    diag_dirty_clear();      /* session over: nothing left to reset to baseline */
}

static void read_diag_block(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    for (uint16_t i = 0; i < quantity; i++) {
        switch (offset + i) {
            case SPLC_DIAG_REG_COMMAND:    registers_out[i] = s_diag_last_command; break;
            case SPLC_DIAG_REG_STATE:      registers_out[i] = (uint16_t)s_diag_state; break;
            case SPLC_DIAG_REG_FLAGS:      registers_out[i] = s_diag_flags; break;
            case SPLC_DIAG_REG_LEASE_MS:   registers_out[i] = s_diag_lease_ms; break;
            case SPLC_DIAG_REG_ERROR_CODE: registers_out[i] = s_diag_error_code; break;
            default:                       registers_out[i] = 0U; break;
        }
    }
}

/*
 * One command, evaluated against Wire Contract 4.7's matrix.
 *
 * "ERR_NONE" in that matrix's result column is read as "this command
 * produced no NEW error", not "clear the latch": section 4.5 lists the
 * only events that clear DIAG_ERROR_CODE (successful ENTER_DIAG,
 * successful DISCARD_RETAIN of ERR_RETAIN_DIRTY, reboot), and it must
 * survive a periodic HEARTBEAT or a no-op EXIT or the host would never
 * get to read why it was kicked out (ERR_LEASE_EXPIRED).
 */
static void write_diag_command(uint16_t value)
{
    s_diag_last_command = value;

    if (value == SPLC_DIAG_CMD_NONE) {
        return;   /* Writing 0 is "no command", not an error. */
    }
    if (value > SPLC_DIAG_CMD_DISCARD_RETAIN) {
        diag_latch_error(SPLC_DIAG_ERR_INVALID_COMMAND);
        log_warn(TAG, "diag: unrecognized command %u", (unsigned)value);
        return;
    }
    if (s_diag_state == SPLC_DIAG_STATE_FAULT) {
        diag_latch_error(SPLC_DIAG_ERR_DENIED_FAULT);
        return;
    }

    const bool in_control = (s_diag_state == SPLC_DIAG_STATE_DIAG_CONTROL);

    switch ((SPLC_DiagCommand)value) {
        case SPLC_DIAG_CMD_ENTER_DIAG:
            if (in_control || s_diag_state == SPLC_DIAG_STATE_TRANSITIONING) {
                break;   /* Idempotent: lease is NOT reset (heartbeat isolation). */
            }
            s_diag_state      = SPLC_DIAG_STATE_DIAG_CONTROL;
            s_diag_flags      = SPLC_DIAG_FLAG_LEASE_ACTIVE;
            s_diag_lease_ms   = (uint16_t)SPLC_DEFAULT_DIAG_LEASE_MS;
            s_diag_error_code = SPLC_DIAG_ERR_NONE;   /* 4.5 rule 2 */
            diag_dirty_clear();
            s_retain_pending = 0U;
            log_info(TAG, "diag: ENTER -> DIAG_CONTROL, lease=%u ms, Rule Engine suspended",
                     (unsigned)s_diag_lease_ms);
            break;

        case SPLC_DIAG_CMD_HEARTBEAT:
            if (in_control) {
                s_diag_lease_ms = (uint16_t)SPLC_DEFAULT_DIAG_LEASE_MS;
            } else if (s_diag_error_code != SPLC_DIAG_ERR_LEASE_EXPIRED) {
                /* A heartbeat arriving AFTER expiry keeps ERR_LEASE_EXPIRED
                 * (that is exactly what the code means, per its enum
                 * comment) instead of overwriting the reason with a
                 * generic INVALID_COMMAND. */
                diag_latch_error(SPLC_DIAG_ERR_INVALID_COMMAND);
            }
            break;

        case SPLC_DIAG_CMD_EXIT_DIAG:
            if (!in_control) {
                break;   /* Idempotent no-op: already in automatic mode. */
            }
            if ((s_diag_flags & SPLC_DIAG_FLAG_RETAIN_DIRTY) != 0U) {
                diag_latch_error(SPLC_DIAG_ERR_RETAIN_DIRTY);
                log_warn(TAG, "diag: EXIT rejected, retain data not committed");
                break;
            }
            diag_revoke_to_engine();
            log_info(TAG, "diag: EXIT -> ENGINE_RUNNING");
            break;

        case SPLC_DIAG_CMD_COMMIT_RETAIN:
            if (!in_control) {
                diag_latch_error(SPLC_DIAG_ERR_INVALID_COMMAND);
                break;
            }
            if (s_retain_pending == 0U) {
                break;   /* Clean: No-Op Success, no Flash cycle spent (4.7). */
            }
            {
                const uint16_t base = tag_vreg_retain_base_index();
                int32_t old_live[DIAG_RETAIN_SLOTS];
                for (uint16_t i = 0; i < DIAG_RETAIN_SLOTS; i++) {
                    if ((s_retain_pending & (1UL << i)) != 0U) {
                        old_live[i] = tag_read((uint16_t)(base + i));
                        tag_write((uint16_t)(base + i), s_retain_shadow[i]);
                    }
                }
                if (retain_snapshot_write()) {
                    retain_discard_draft();   /* committed: clears RETAIN_DIRTY */
                    if (s_diag_error_code == SPLC_DIAG_ERR_RETAIN_DIRTY ||
                        s_diag_error_code == SPLC_DIAG_ERR_FLASH_CRC_MISMATCH) {
                        s_diag_error_code = SPLC_DIAG_ERR_NONE;   /* cause is gone */
                    }
                    log_info(TAG, "diag: retain committed to Flash");
                } else {
                    /* Verify failed: nothing is lost -- put the live values
                     * back, keep the draft and RETAIN_DIRTY so the Host can
                     * retry or discard (Wire Contract 7 step 2.6). */
                    for (uint16_t i = 0; i < DIAG_RETAIN_SLOTS; i++) {
                        if ((s_retain_pending & (1UL << i)) != 0U) {
                            tag_write((uint16_t)(base + i), old_live[i]);
                        }
                    }
                    diag_latch_error(SPLC_DIAG_ERR_FLASH_CRC_MISMATCH);
                    log_error(TAG, "diag: retain commit FAILED (Flash verify)");
                }
            }
            break;

        case SPLC_DIAG_CMD_DISCARD_RETAIN:
            if (!in_control) {
                diag_latch_error(SPLC_DIAG_ERR_INVALID_COMMAND);
                break;
            }
            retain_discard_draft();
            if (s_diag_error_code == SPLC_DIAG_ERR_RETAIN_DIRTY) {
                s_diag_error_code = SPLC_DIAG_ERR_NONE;   /* 4.5 rule 3 */
            }
            break;

        default:
            break;   /* Unreachable: range-checked above. */
    }
}

void plc_modbus_cfg_diag_tick(uint32_t elapsed_ms)
{
    if (s_diag_state != SPLC_DIAG_STATE_DIAG_CONTROL) {
        return;
    }

    if (elapsed_ms >= s_diag_lease_ms) {
        /* Failsafe revocation (Wire Contract 6.4). Deliberately NOT
         * "all DO = 0": the Rule Engine takes over this same cycle and
         * computes the real outputs from fresh inputs. */
        diag_revoke_to_engine();
        diag_latch_error(SPLC_DIAG_ERR_LEASE_EXPIRED);   /* 4.5 rule 4 */
        /* diag_revoke_to_engine() above also dropped the retain draft. */
        log_warn(TAG, "diag: lease expired -> ENGINE_RUNNING");
        return;
    }
    s_diag_lease_ms = (uint16_t)(s_diag_lease_ms - elapsed_ms);
}

/*
 * Can the Host write this tag right now? Decided from the tag's real KIND
 * in g_tag_table[] (filled from this board's SPLC_TagLayout), so a tag
 * beyond a group's declared count is TAG_NONE and therefore denied --
 * Wire Contract 5.1 "validate per declared group capacity", never
 * TagIndex < runtime_tag_count.
 *
 * DI / AI / NONE / MB_* : always denied (physical inputs, unpopulated, reserved).
 * DO / VFLAG / VREG / COUNTER : writable in DIAG_CONTROL.
 * VREG_RETAIN : writable, but into the RAM draft only (see above).
 */
static bool diag_tag_is_writable(uint16_t idx)
{
    switch (tag_get_kind(idx)) {
        case TAG_DO:
        case TAG_VFLAG:
        case TAG_VREG:
        case TAG_COUNTER:
        case TAG_VREG_RETAIN:
            return true;
        default:
            return false;
    }
}

/*
 * FC16 into RUNTIME_TAG_VALUES, Wire Contract 5.2 two-phase transaction.
 * Check order follows Phase 1: state, then alignment, then every tag in
 * the span. Any failure rejects the WHOLE frame and writes nothing.
 *   0x02 ILLEGAL_DATA_ADDRESS: not in DIAG_CONTROL, read-only/unpopulated/
 *        reserved tag anywhere in the span, or span runs past 0x09FF.
 *   0x03 ILLEGAL_DATA_VALUE  : odd quantity or start not on a tag boundary.
 */
static nmbs_error write_runtime_tag_values(uint16_t address, uint16_t quantity,
                                           const uint16_t *registers)
{
    if (s_diag_state != SPLC_DIAG_STATE_DIAG_CONTROL) {
        log_warn(TAG, "tag write 0x%04X x%u rejected: not in DIAG_CONTROL", address, quantity);
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }

    uint32_t offset = (uint32_t)address - 0x0900UL;
    if (((offset & 1U) != 0U) || ((quantity & 1U) != 0U) || (quantity == 0U)) {
        log_warn(TAG, "tag write 0x%04X x%u rejected: not tag-aligned", address, quantity);
        return NMBS_EXCEPTION_ILLEGAL_DATA_VALUE;
    }
    if ((offset + quantity) > (uint32_t)(MAX_TAGS * 2U)) {
        log_warn(TAG, "tag write 0x%04X x%u rejected: past 0x09FF", address, quantity);
        return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }

    const uint16_t first = (uint16_t)(offset / 2U);
    const uint16_t count = (uint16_t)(quantity / 2U);

    /* Phase 1: pre-flight every tag, nothing is modified yet. */
    for (uint16_t i = 0; i < count; i++) {
        if (!diag_tag_is_writable((uint16_t)(first + i))) {
            log_warn(TAG, "tag write rejected: tag %u is not writable (kind=%u)",
                     (unsigned)(first + i), (unsigned)tag_get_kind((uint16_t)(first + i)));
            return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
        }
    }

    /* Phase 2: atomic RAM commit (High Word first, then Low Word). */
    for (uint16_t i = 0; i < count; i++) {
        uint16_t idx   = (uint16_t)(first + i);
        uint32_t value = ((uint32_t)registers[2U * i] << 16) | registers[2U * i + 1U];
        if (tag_get_kind(idx) == TAG_VREG_RETAIN) {
            uint16_t slot = (uint16_t)(idx - tag_vreg_retain_base_index());
            s_retain_shadow[slot] = (int32_t)value;   /* draft only, never g_tag_value */
            s_retain_pending     |= (1UL << slot);
        } else {
            tag_write(idx, (int32_t)value);
            diag_dirty_mark(idx);
        }
    }
    retain_sync_dirty_flag();
    log_debug(TAG, "diag: wrote %u tag(s) from tag %u", (unsigned)count, (unsigned)first);
    return NMBS_ERROR_NONE;
}

/*
 * Baseline reset for decision #4: every tag the Host wrote in this session
 * goes back to 0 (always 0, NOT a snapshot taken at ENTER_DIAG). Only acts
 * while in DIAG_CONTROL. DO pins follow on the next output_scan(), which
 * still runs before a REBOOT's 300 ms grace period ends.
 */
static void diag_baseline_reset_dirty_tags(void)
{
    if (s_diag_state != SPLC_DIAG_STATE_DIAG_CONTROL) {
        return;
    }
    uint16_t n = 0U;
    for (uint16_t idx = 0; idx < MAX_TAGS; idx++) {
        if (diag_dirty_test(idx)) {
            tag_write(idx, 0);
            n++;
        }
    }
    diag_dirty_clear();
    /* An uncommitted retain draft is dropped, NOT zeroed: zeroing the live
     * retain values would destroy committed data (and the periodic snapshot
     * would then save the zeros). Dropping it is the "baseline" for a value
     * that was never committed. */
    retain_discard_draft();
    log_info(TAG, "diag: SYSTEM_COMMAND baseline reset, %u tag(s) set to 0, retain draft dropped", (unsigned)n);
}

bool plc_modbus_cfg_is_rule_engine_suspended(void)
{
    return s_diag_state == SPLC_DIAG_STATE_DIAG_CONTROL;
}

/* --- Rule Transfer: CONFIG_STATUS/CONFIG_ERROR_CODE (0x9000-0x9001, RO) - */

static void read_config_status(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    (void)offset;
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = s_config_status;
    }
}

static void read_config_error_code(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    (void)offset;
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = s_config_error_code;
    }
}

/* --- Rule Transfer: RULE_COUNT_STAGED / EXPECTED_CRC16 (0x9002-0x9003, RW) */

static void read_rule_count_staged(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    (void)offset;
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = s_rule_count_staged;
    }
}

static void write_rule_count_staged_value(uint16_t value)
{
    /* A count exceeding MAX_RULES can never be committed successfully
     * (rule_table_commit() would refuse it) -- reject here rather than
     * accepting an unreachable value and only discovering the problem
     * at COMMIT_COMMAND time. */
    if (value > MAX_RULES) {
        log_warn(TAG, "rule_count_staged=%u rejected (> MAX_RULES=%u)",
                 value, (unsigned)MAX_RULES);
        s_config_status     = CONFIG_STATUS_ERROR;
        s_config_error_code = SPLC_ERROR_INVALID_PARAMETER;
        return;
    }

    log_debug(TAG, "rule_count_staged=%u, status -> RECEIVING", value);
    s_rule_count_staged = value;
    s_config_status      = CONFIG_STATUS_RECEIVING;
    s_config_error_code  = SPLC_ERROR_NONE;
}

static void read_expected_crc16(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    (void)offset;
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = s_expected_crc16;
    }
}

static void write_expected_crc16_value(uint16_t value)
{
    s_expected_crc16 = value;
}

/* --- Rule Transfer: ACTIVE_RULE_COUNT / ACTIVE_RULE_CRC16 (0x9004-0x9005, RO) */

static void read_active_rule_count(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    (void)offset;
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = g_rule_count.rule_count;
    }
}

/* --- Wire-format CRC (section 8.4) -------------------------------------
 *
 * EXPECTED_CRC16 / ACTIVE_RULE_CRC16 are defined over the SERIALIZED
 * rule table: rule_count x 32 bytes laid out exactly as the App sends
 * them (each 16-bit register high byte first, each 32-bit field High
 * Word then Low Word -- section 8.4). That is NOT the in-RAM byte image
 * of SPLC_RuleRecord: on a little-endian Cortex-M33 the RAM bytes of
 * every multi-byte field are reversed relative to the wire, so hashing
 * the struct directly gives a different CRC than the App computes over
 * what it sent (verified: the same rule hashed 0x6575 from RAM bytes vs
 * 0x18A4 from wire bytes). The CRC therefore has to be taken over the
 * wire image, produced by rule_record_to_wire() below -- the exact
 * inverse of write_staging_rule_table()'s field mapping.
 *
 * nmbs_crc_calc() is deliberately NOT used here: it returns the CRC with
 * its two bytes swapped (it is built for RTU framing, low byte first),
 * so it is not the plain CRC-16/MODBUS value the register holds.
 */

uint16_t crc16_modbus_update(uint16_t crc, uint8_t byte)
{
    crc ^= byte;
    for (uint8_t bit = 0; bit < 8U; bit++) {
        crc = (crc & 1U) ? (uint16_t)((crc >> 1) ^ 0xA001U) : (uint16_t)(crc >> 1);
    }
    return crc;
}

/* Serialize one record to its 32-byte wire image (16 registers). */
void rule_record_to_wire(const SPLC_RuleRecord *r, uint8_t out[32])
{
    uint16_t w[16];
    w[0]  = (uint16_t)((uint32_t)r->threshold_lo >> 16);
    w[1]  = (uint16_t)((uint32_t)r->threshold_lo & 0xFFFFU);
    w[2]  = (uint16_t)((uint32_t)r->threshold_hi >> 16);
    w[3]  = (uint16_t)((uint32_t)r->threshold_hi & 0xFFFFU);
    w[4]  = (uint16_t)(r->for_ms >> 16);
    w[5]  = (uint16_t)(r->for_ms & 0xFFFFU);
    w[6]  = (uint16_t)((uint32_t)r->action_param >> 16);
    w[7]  = (uint16_t)((uint32_t)r->action_param & 0xFFFFU);
    w[8]  = r->trigger_tag;
    w[9]  = r->action_tag;
    w[10] = r->guard_tag;
    w[11] = (uint16_t)(((uint16_t)r->enabled << 8) | r->trigger_type);
    w[12] = (uint16_t)(((uint16_t)r->compare_op << 8) | r->action_type);
#if SPLC_REAL_ENABLE
    w[13] = (uint16_t)((uint16_t)r->flags << 8);   /* high byte = rule flags (float bit), low byte reserved */
#else
    w[13] = 0;
#endif
    w[14] = 0; w[15] = 0;              /* reserved: sender writes 0 */

    for (uint8_t i = 0; i < 16U; i++) {
        out[2U * i]      = (uint8_t)(w[i] >> 8);
        out[2U * i + 1U] = (uint8_t)(w[i] & 0xFFU);
    }
}

/* CRC-16/MODBUS over `count` records' wire images (count x 32 bytes). */
uint16_t rule_table_wire_crc16(const SPLC_RuleRecord *table, uint16_t count)
{
    uint16_t crc = 0xFFFFU;
    uint8_t  buf[32];

    for (uint16_t i = 0; i < count; i++) {
        rule_record_to_wire(&table[i], buf);
        for (uint8_t b = 0; b < 32U; b++) {
            crc = crc16_modbus_update(crc, buf[b]);
        }
    }
    return crc;
}

static void read_active_rule_crc16(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    (void)offset;
    uint16_t crc = rule_table_wire_crc16((const SPLC_RuleRecord *)g_rule_table,
                                          (uint16_t)g_rule_count.rule_count);
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = crc;
    }
}

/* --- Rule Transfer: STAGING_RULE_TABLE (0x9010-0x964F, RW, 1600 max) ----- *
 *
 * Same per-record layout and word order as ACTIVE_RULE_TABLE above, just
 * addressed from 0x9010 (StagingRule[i] = 0x9010 + i * 16, section 7)
 * and read/written against s_staging_rule_table[] instead of
 * g_rule_table[].
 */

static void read_staging_rule_table(uint16_t address, uint16_t quantity, uint16_t *registers_out)
{
    for (uint16_t i = 0; i < quantity; i++) {
        uint16_t reg_addr   = address + i;
        uint16_t rule_index = (reg_addr - 0x9010U) / 16U;
        uint16_t field_off  = (reg_addr - 0x9010U) % 16U;

        if (rule_index >= MAX_RULES) {
            registers_out[i] = 0;
            continue;
        }

        const SPLC_RuleRecord *r = &s_staging_rule_table[rule_index];
        uint16_t word;

        switch (field_off) {
            case 0: word = (uint16_t)((uint32_t)r->threshold_lo >> 16); break;
            case 1: word = (uint16_t)((uint32_t)r->threshold_lo & 0xFFFFU); break;
            case 2: word = (uint16_t)((uint32_t)r->threshold_hi >> 16); break;
            case 3: word = (uint16_t)((uint32_t)r->threshold_hi & 0xFFFFU); break;
            case 4: word = (uint16_t)(r->for_ms >> 16); break;
            case 5: word = (uint16_t)(r->for_ms & 0xFFFFU); break;
            case 6: word = (uint16_t)((uint32_t)r->action_param >> 16); break;
            case 7: word = (uint16_t)((uint32_t)r->action_param & 0xFFFFU); break;
            case 8: word = r->trigger_tag; break;
            case 9: word = r->action_tag; break;
            case 10: word = r->guard_tag; break;
            case 11: word = (uint16_t)((r->enabled << 8) | r->trigger_type); break;
            case 12: word = (uint16_t)((r->compare_op << 8) | r->action_type); break;
#if SPLC_REAL_ENABLE
            case 13: word = (uint16_t)((uint16_t)r->flags << 8); break;
#endif
            default: word = 0; break;
        }

        registers_out[i] = word;
    }
}

static void write_staging_rule_table(uint16_t address, uint16_t quantity, const uint16_t *registers)
{
    for (uint16_t i = 0; i < quantity; i++) {
        uint16_t reg_addr   = address + i;
        uint16_t rule_index = (reg_addr - 0x9010U) / 16U;
        uint16_t field_off  = (reg_addr - 0x9010U) % 16U;

        if (rule_index >= MAX_RULES) {
            continue; /* Out-of-range write silently ignored, same as ACTIVE_RULE_TABLE's read side. */
        }

        SPLC_RuleRecord *r = &s_staging_rule_table[rule_index];
        uint16_t word = registers[i];

        /* 32-bit fields need both halves before they can be assembled;
         * store the high half now and only combine on the low half
         * (field_off odd), matching the "High Word -> Low Word" transfer
         * order the App is expected to write in. If the App ever writes
         * out of order within a single record, the affected 32-bit
         * field is simply stale until both halves arrive -- acceptable
         * because rule_table_commit() only runs after the App has
         * already written every register up to rule_count_staged and
         * the CRC-16 over the whole staged table has been verified to
         * match expected_crc16 (see write_commit_command() below); a
         * CRC mismatch from out-of-order writes is caught there, not
         * silently accepted.
         */
        switch (field_off) {
            case 0: r->threshold_lo = (int32_t)((uint32_t)word << 16) | (r->threshold_lo & 0xFFFF); break;
            case 1: r->threshold_lo = (int32_t)(((uint32_t)r->threshold_lo & 0xFFFF0000U) | word); break;
            case 2: r->threshold_hi = (int32_t)((uint32_t)word << 16) | (r->threshold_hi & 0xFFFF); break;
            case 3: r->threshold_hi = (int32_t)(((uint32_t)r->threshold_hi & 0xFFFF0000U) | word); break;
            case 4: r->for_ms = ((uint32_t)word << 16) | (r->for_ms & 0xFFFFU); break;
            case 5: r->for_ms = (r->for_ms & 0xFFFF0000U) | word; break;
            case 6: r->action_param = (int32_t)((uint32_t)word << 16) | (r->action_param & 0xFFFF); break;
            case 7: r->action_param = (int32_t)(((uint32_t)r->action_param & 0xFFFF0000U) | word); break;
            case 8: r->trigger_tag = word; break;
            case 9: r->action_tag = word; break;
            case 10: r->guard_tag = word; break;
            case 11: r->enabled = (uint8_t)(word >> 8); r->trigger_type = (uint8_t)(word & 0xFFU); break;
            case 12: r->compare_op = (uint8_t)(word >> 8); r->action_type = (uint8_t)(word & 0xFFU); break;
#if SPLC_REAL_ENABLE
            case 13: r->flags = (uint8_t)(word >> 8); break;   /* low byte reserved, ignored */
#endif
            default: break; /* +13 (REAL=0) / +14..+15: reserved, receiver ignores per section 6's encoding table. */
        }
    }
}

/* --- Rule Transfer: COMMIT_COMMAND / ACTIVE_RULE_VERSION (0xA000-0xA001) - */

static void read_active_rule_version(uint16_t offset, uint16_t quantity, uint16_t *registers_out)
{
    (void)offset;
    for (uint16_t i = 0; i < quantity; i++) {
        registers_out[i] = s_active_rule_version;
    }
}

/*
 * One debug line per active rule, right after a successful commit, so the
 * serial log shows WHAT was loaded (not just that something was). Capped
 * so a full 100-rule table cannot flood the log / stall the scan cycle
 * (each log line goes out over the same USB the App is polling).
 */
#define RULE_SUMMARY_MAX_LINES 10U

static void log_rule_summary(void)
{
    uint16_t count = g_rule_count.rule_count;
    uint16_t shown = (count < RULE_SUMMARY_MAX_LINES) ? count : (uint16_t)RULE_SUMMARY_MAX_LINES;

    for (uint16_t i = 0; i < shown; i++) {
        const SPLC_RuleRecord *r = &g_rule_table[i];
        log_debug(TAG, "  rule[%u] en=%u trig_tag=%u trig_type=%u cmp=%u for_ms=%lu "
                       "guard=0x%04X action=%u action_tag=%u param=%ld",
                  i, r->enabled, r->trigger_tag, r->trigger_type, r->compare_op,
                  (unsigned long)r->for_ms, r->guard_tag, r->action_type,
                  r->action_tag, (long)r->action_param);
    }
    if (count > shown) {
        log_debug(TAG, "  ... %u more rule(s) not listed", (unsigned)(count - shown));
    }
}

/*
 * Section 6's commit protocol, step 4 ("Verify + swap"): CRC-16/MODBUS
 * over exactly s_rule_count_staged * sizeof(SPLC_RuleRecord) staged
 * bytes must match s_expected_crc16 before rule_table_commit() (Layer 2)
 * is ever called. On mismatch, the Active Rule Table is left completely
 * untouched (g_rule_table[] via rule_table_commit() is simply never
 * invoked) and CONFIG_ERROR_CODE reports SPLC_ERROR_CRC_MISMATCH -- the
 * App is expected to notice CONFIG_STATUS == ERROR and re-stage.
 */
static void write_commit_command(uint16_t value)
{
    if (value != COMMIT_COMMAND_MAGIC) {
        log_warn(TAG, "commit rejected: bad magic 0x%04X (expected 0x%04X)",
                 value, COMMIT_COMMAND_MAGIC);
        s_config_status     = CONFIG_STATUS_ERROR;
        s_config_error_code = SPLC_ERROR_INVALID_PARAMETER;
        return;
    }

    s_config_status = CONFIG_STATUS_VERIFYING;
    log_debug(TAG, "commit: verifying CRC, rule_count_staged=%u expected_crc16=0x%04X",
              s_rule_count_staged, s_expected_crc16);

    uint16_t actual_crc16 = rule_table_wire_crc16(s_staging_rule_table,
                                                   s_rule_count_staged);

    if (actual_crc16 != s_expected_crc16) {
        log_warn(TAG, "commit rejected: CRC mismatch, actual=0x%04X expected=0x%04X",
                 actual_crc16, s_expected_crc16);
        s_config_status     = CONFIG_STATUS_ERROR;
        s_config_error_code = SPLC_ERROR_CRC_MISMATCH;
        /* A COMMIT attempt is over, so the FB draft that went with it is
         * dropped: the next Deploy writes its FB config again from scratch. */
        plc_fb_discard_draft();
#if SPLC_MQTT_ENABLE
        plc_mqtt_discard_draft();
#endif
#if SPLC_REAL_ENABLE
        plc_tagtype_discard_draft();
#endif
#if SPLC_MBM_ENABLE
        plc_mbm_discard_draft();
#if SPLC_MBW_ENABLE
        plc_mbw_discard_draft();
#endif
#endif
#if SPLC_MQTT_SUB_ENABLE
        plc_mqtt_sub_discard_draft();
#endif
        return;
    }

#if SPLC_MQTT_ENABLE
    /*
     * MQTT draft: checked as a whole BEFORE anything is applied, so a bad
     * block or broker rejects the entire COMMIT (rules, FB and MQTT stay as
     * they were) -- docs/plc_mqtt_design.md section 5.
     */
    if (!plc_mqtt_validate_draft()) {
        log_warn(TAG, "commit rejected: MQTT draft failed validation");
        s_config_status     = CONFIG_STATUS_ERROR;
        s_config_error_code = SPLC_ERROR_INVALID_PARAMETER;
        plc_fb_discard_draft();
        plc_mqtt_discard_draft();
#if SPLC_REAL_ENABLE
        plc_tagtype_discard_draft();
#endif
#if SPLC_MBM_ENABLE
        plc_mbm_discard_draft();
#if SPLC_MBW_ENABLE
        plc_mbw_discard_draft();
#endif
#endif
#if SPLC_MQTT_SUB_ENABLE
        plc_mqtt_sub_discard_draft();
#endif
        return;
    }
#endif

#if SPLC_REAL_ENABLE
    /*
     * Tag-type draft: checked as a whole BEFORE anything is applied, like the
     * MQTT draft -- a bad table rejects the entire COMMIT (rules, FB, MQTT and
     * types all stay as they were). See plc_tagtype.h.
     */
    if (!plc_tagtype_validate_draft()) {
        log_warn(TAG, "commit rejected: tag-type table failed validation");
        s_config_status     = CONFIG_STATUS_ERROR;
        s_config_error_code = SPLC_ERROR_INVALID_PARAMETER;
        plc_fb_discard_draft();
#if SPLC_MQTT_ENABLE
        plc_mqtt_discard_draft();
#endif
        plc_tagtype_discard_draft();
#if SPLC_MBM_ENABLE
        plc_mbm_discard_draft();
#if SPLC_MBW_ENABLE
        plc_mbw_discard_draft();
#endif
#endif
#if SPLC_MQTT_SUB_ENABLE
        plc_mqtt_sub_discard_draft();
#endif
        return;
    }
#endif

#if SPLC_MBM_ENABLE
    /* MB_READ draft: checked as a whole BEFORE anything is applied, like MQTT and
     * the tag types (plc_mbm.h). */
    if (!plc_mbm_validate_draft()) {
        log_warn(TAG, "commit rejected: MB_READ draft failed validation");
        s_config_status     = CONFIG_STATUS_ERROR;
        s_config_error_code = SPLC_ERROR_INVALID_PARAMETER;
        plc_fb_discard_draft();
#if SPLC_MQTT_ENABLE
        plc_mqtt_discard_draft();
#endif
#if SPLC_REAL_ENABLE
        plc_tagtype_discard_draft();
#endif
        plc_mbm_discard_draft();
#if SPLC_MBW_ENABLE
        plc_mbw_discard_draft();
#endif
#if SPLC_MQTT_SUB_ENABLE
        plc_mqtt_sub_discard_draft();
#endif
        return;
    }
#endif

#if SPLC_MBW_ENABLE
    /* MB_WRITE draft: checked as a whole BEFORE anything is applied, like the others
     * (plc_mbw.h). */
    if (!plc_mbw_validate_draft()) {
        log_warn(TAG, "commit rejected: MB_WRITE draft failed validation");
        s_config_status     = CONFIG_STATUS_ERROR;
        s_config_error_code = SPLC_ERROR_INVALID_PARAMETER;
        plc_fb_discard_draft();
#if SPLC_MQTT_ENABLE
        plc_mqtt_discard_draft();
#endif
#if SPLC_REAL_ENABLE
        plc_tagtype_discard_draft();
#endif
        plc_mbm_discard_draft();
        plc_mbw_discard_draft();
#if SPLC_MQTT_SUB_ENABLE
        plc_mqtt_sub_discard_draft();
#endif
        return;
    }
#endif

#if SPLC_MQTT_SUB_ENABLE
    /* MQTT Subscribe draft: checked as a whole BEFORE anything is applied, like the
     * others (plc_mqtt_sub.h). */
    if (!plc_mqtt_sub_validate_draft()) {
        log_warn(TAG, "commit rejected: MQTT Subscribe draft failed validation");
        s_config_status     = CONFIG_STATUS_ERROR;
        s_config_error_code = SPLC_ERROR_INVALID_PARAMETER;
        plc_fb_discard_draft();
        plc_mqtt_discard_draft();
#if SPLC_REAL_ENABLE
        plc_tagtype_discard_draft();
#endif
#if SPLC_MBM_ENABLE
        plc_mbm_discard_draft();
#if SPLC_MBW_ENABLE
        plc_mbw_discard_draft();
#endif
#endif
        plc_mqtt_sub_discard_draft();
        return;
    }
#endif

    bool ok = rule_table_commit((const uint8_t *)s_staging_rule_table, s_rule_count_staged);

    if (!ok) {
        log_warn(TAG, "commit rejected: rule_table_commit() returned false "
                 "(rule_count_staged=%u)", s_rule_count_staged);
        s_config_status     = CONFIG_STATUS_ERROR;
        s_config_error_code = SPLC_ERROR_INVALID_PARAMETER; /* e.g. rule_count_staged > MAX_RULES */
        plc_fb_discard_draft();   /* same reason as the CRC-mismatch path above */
#if SPLC_MQTT_ENABLE
        plc_mqtt_discard_draft();
#endif
#if SPLC_REAL_ENABLE
        plc_tagtype_discard_draft();
#endif
#if SPLC_MBM_ENABLE
        plc_mbm_discard_draft();
#if SPLC_MBW_ENABLE
        plc_mbw_discard_draft();
#endif
#endif
#if SPLC_MQTT_SUB_ENABLE
        plc_mqtt_sub_discard_draft();
#endif
        return;
    }

    /*
     * The rules are now running. The Function Block config written for this
     * Deploy goes live with them: blocks the Host wrote take their draft,
     * every other block becomes DISABLED (the config belongs to the program
     * being committed). Done BEFORE the Flash save so the same record
     * carries rules and FB config together.
     */
    plc_fb_commit_draft();
#if SPLC_MQTT_ENABLE
    /* Blocks/broker the Host wrote take their draft; the others keep what runs
     * (unlike FB). NOTE: not saved to Flash yet -- step E.3. */
    plc_mqtt_commit_draft();
#endif
#if SPLC_REAL_ENABLE
    /* Like MQTT: a table the Host wrote takes its draft, otherwise the running
     * table stays. Before the Flash save so one record carries it all. */
    plc_tagtype_commit_draft();
#endif
#if SPLC_MBM_ENABLE
    /* Like MQTT: blocks the Host wrote take their draft, the others keep running.
     * Before the Flash save so one record carries it all. */
    plc_mbm_commit_draft();
#endif
#if SPLC_MBW_ENABLE
    /* Like MB_READ: blocks the Host wrote take their draft, the others keep running.
     * Before the Flash save so one record carries it all. */
    plc_mbw_commit_draft();
#endif
#if SPLC_MQTT_SUB_ENABLE
    /* Like MQTT: blocks the Host wrote take their draft, the others keep running.
     * Before the Flash save so one record carries it all. */
    plc_mqtt_sub_commit_draft();
#endif

    /*
     * Flash save happens HERE, synchronously, as part of this same
     * commit -- per docs/handoff.md section 1.1 points 3-4: the original
     * spec's step 4 is "atomic-swap + save Flash + increment version" as
     * ONE step, and CONFIG_STATUS must never show the App an intermediate
     * "RAM done, Flash pending" state. Since write_commit_command() runs
     * synchronously end-to-end, calling plc_rule_flash_save() before
     * CONFIG_STATUS is set below satisfies both requirements for free.
     *
     * The new rule table is ALREADY running in RAM at this point
     * (rule_table_commit() above succeeded) regardless of whether this
     * Flash save succeeds -- see the CONFIG_STATUS handling immediately
     * below for what a failed save does and does not change.
     */
    bool flash_ok = plc_rule_flash_save();

    /*
     * Per docs/handoff.md section 1.1 point 5: a Flash save failure must
     * NOT be reported as CONFIG_STATUS = ERROR (that would incorrectly
     * tell the App the commit itself failed and the OLD rules are still
     * active, when in fact the NEW rules are already running in RAM --
     * they just won't survive a reset). CONFIG_STATUS stays READY either
     * way; only CONFIG_ERROR_CODE distinguishes the two outcomes.
     */
    s_config_status     = CONFIG_STATUS_READY;
    s_config_error_code = flash_ok ? SPLC_ERROR_NONE : SPLC_ERROR_FLASH;
    s_active_rule_version++;

    if (flash_ok) {
        log_info(TAG, "RULE UPLOAD DONE: %u rule(s) loaded, crc16=0x%04X, active_rule_version=%u "
                 "(saved to Flash)",
                 s_rule_count_staged, actual_crc16, s_active_rule_version);
    } else {
        log_warn(TAG, "RULE UPLOAD DONE (RAM only): %u rule(s) loaded, crc16=0x%04X, "
                 "active_rule_version=%u -- FLASH SAVE FAILED, will not survive reset",
                 s_rule_count_staged, actual_crc16, s_active_rule_version);
    }
    log_rule_summary();
}

/*
 * write_multi_fn adapters for the two exactly-1-register RW blocks.
 * Both blocks are 1 register wide, so `quantity` is always 1 here
 * (cb_write_multiple_registers() clamps each pass to the block's own
 * end_addr) and only registers[0] is meaningful.
 */
static void write_rule_count_staged(uint16_t address, uint16_t quantity, const uint16_t *registers)
{
    (void)address;
    if (quantity >= 1U) {
        write_rule_count_staged_value(registers[0]);
    }
}

static void write_expected_crc16(uint16_t address, uint16_t quantity, const uint16_t *registers)
{
    (void)address;
    if (quantity >= 1U) {
        write_expected_crc16_value(registers[0]);
    }
}

/* --- Address-range dispatch table ---------------------------------------
 *
 * One entry per register-map block (section 8/9's tables). read_holding_
 * registers()/write_multiple_registers() below just walk this table
 * looking for the entry whose [start_addr, end_addr] covers the
 * request's address, then delegate -- new blocks (e.g. a future Gateway
 * SKU's MB_COIL/MB_HOLDING passthrough) are added as one more entry here
 * rather than growing a per-callback switch/case. write_cb is NULL for
 * every RO block; write attempts against those are rejected below with
 * NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS before ever reaching this table's
 * write_multi_cb (write_single_register requests are declined outright --
 * see write_single_register() below, every RW block here is only ever
 * written via write_multiple_registers per the App's own FC16 usage in
 * section 6's protocol steps).
 */

typedef void (*read_block_fn)(uint16_t offset_or_addr, uint16_t quantity, uint16_t *registers_out);
typedef void (*write_multi_fn)(uint16_t address, uint16_t quantity, const uint16_t *registers);

typedef struct {
    uint16_t        start_addr;
    uint16_t        end_addr;   /* Inclusive */
    bool            addr_is_offset; /* true: callback gets (addr - start_addr); false: callback gets raw addr (ACTIVE_RULE_TABLE/STAGING_RULE_TABLE/RUNTIME_TAG_VALUES need the raw address to compute rule_index/tag_idx) */
    read_block_fn   read_cb;
    write_multi_fn  write_multi_cb; /* Used by BOTH FC16 and FC06 (see cb_write_single_register) */
} modbus_block_t;

static const modbus_block_t s_blocks[] = {
    { 0x0000, 0x0009, true,  read_device_descriptor,      NULL },
    { 0x0010, 0x0010, true,  read_rule_table_info,        NULL },
    { 0x0020, 0x0029, true,  read_device_resource_info,   NULL },
#if SPLC_REAL_ENABLE
    { 0x0080, 0x00BF, true,  plc_tagtype_read,            NULL },   /* FC16 writes handled in cb_write_multiple_registers (go to the draft) */
#endif
    { 0x0100, 0x073F, false, read_active_rule_table,      NULL },
    { 0x0800, 0x0809, true,  read_device_health,          NULL },
    { 0x0810, 0x0813, true,  plc_rtc_read,                NULL },   /* FC16 writes handled in cb_write_multiple_registers (needs distinct exceptions) */
    { 0x0900, 0x09FF, false, read_runtime_tag_values,     NULL },
    { 0x0A01, 0x0A02, true,  read_system_command_result,  NULL },
#if SPLC_HAS_HW_CAPS
    { 0x0A08, 0x0A09, true,  read_hw_capabilities,        NULL },   /* RO; App gates the MQTT deploy on bit 4 */
#endif
    #if SPLC_MBM_ENABLE
    { 0x0A0A, 0x0A0A, true,  read_rs485_port_count,       NULL },   /* RO */
#endif
    { 0x0A20, 0x0A24, true,  read_diag_block,             NULL },   /* 0x0A20 writes handled in cb_write_*, not here */
    { 0x0B00, 0x0B7F, true,  plc_fb_read,                 NULL },   /* FC16 writes handled in cb_write_multiple_registers (needs distinct exceptions) */
#if SPLC_MQTT_ENABLE
    { 0x0C00, 0x0D7F, true,  plc_mqtt_telemetry_read,     NULL },   /* FC16 writes handled in cb_write_multiple_registers */
    { 0x0E00, 0x0E5F, true,  plc_mqtt_broker_read,        NULL },   /* 0x0E54..0x0E5F read-only status; FC16 writes handled in cb_write_multiple_registers */
#endif
#if SPLC_MQTT_TLS_CERT_ENABLE
    { 0x0F00, 0x0F43, true,  plc_mqtt_tls_read,           NULL },   /* TLS certificate (MQTT-003); FC16/FC06 writes handled in cb_write_multiple_registers */
#endif
#if SPLC_MQTT_SUB_ENABLE
    { 0x0D80, 0x0DFF, true,  plc_mqtt_sub_read,           NULL },   /* RUNNING blocks; FC16 writes handled in cb_write_multiple_registers (go to the draft) */
#endif
#if SPLC_MBM_ENABLE
        { 0x1000, 0x10FF, true,  plc_mbm_read,                NULL },   /* FC16 writes handled in cb_write_multiple_registers (go to the draft) */
#if SPLC_MBW_ENABLE
    { 0x1100, 0x11FF, true,  plc_mbw_read,                NULL },   /* MB_WRITE; FC16 writes handled in cb_write_multiple_registers (go to the draft) */
#endif
    { 0x1400, 0x143F, true,  plc_mbm_ports_read,          NULL },   /* RS-485 port table (MBM-003); FC16 writes handled in cb_write_multiple_registers */
#endif
#if SPLC_WIFI_ENABLE
    { 0x1300, 0x13FF, true,  plc_wifi_read,               NULL },   /* Wi-Fi (WIFI-004); FC16/FC06 writes handled in cb_write_multiple_registers */
#endif

    { 0x9000, 0x9000, true,  read_config_status,          NULL },
    { 0x9001, 0x9001, true,  read_config_error_code,      NULL },
    { 0x9002, 0x9002, true,  read_rule_count_staged,      write_rule_count_staged },
    { 0x9003, 0x9003, true,  read_expected_crc16,         write_expected_crc16 },
    { 0x9004, 0x9004, true,  read_active_rule_count,      NULL },
    { 0x9005, 0x9005, true,  read_active_rule_crc16,      NULL },
    { 0x9010, 0x964F, false, read_staging_rule_table,     write_staging_rule_table },
    { 0xA001, 0xA001, true,  read_active_rule_version,    NULL },
};

#define NUM_BLOCKS (sizeof(s_blocks) / sizeof(s_blocks[0]))

static const modbus_block_t *find_block(uint16_t address)
{
    for (size_t i = 0; i < NUM_BLOCKS; i++) {
        if (address >= s_blocks[i].start_addr && address <= s_blocks[i].end_addr) {
            return &s_blocks[i];
        }
    }
    return NULL;
}

/*
 * A request may span into an address range this table has no entry for
 * (e.g. reading across a RESERVED gap like 0x0011-0x001F, or a quantity
 * that runs past a block's end_addr). Rather than rejecting the whole
 * request, every unmapped register is filled with 0 -- matching section
 * 9's own note for the config-transfer RESERVED block ("ghi/doc bo qua")
 * and giving the same "reads as zero" behavior for every other gap too.
 */

/* --- nanoMODBUS callbacks ------------------------------------------------ */

static nmbs_error cb_read_holding_registers(uint16_t address, uint16_t quantity,
                                             uint16_t *registers_out, uint8_t unit_id, void *arg)
{
    (void)unit_id;
    (void)arg;

    uint16_t filled = 0;
    while (filled < quantity) {
        uint16_t cur_addr = address + filled;
        const modbus_block_t *block = find_block(cur_addr);

        if (block == NULL || block->read_cb == NULL) {
            registers_out[filled] = 0; /* Unmapped/gap register reads as 0 -- see note above. */
            filled++;
            continue;
        }

        /* Clamp this pass to not run past the block's own end_addr, so
         * a request spanning two adjacent blocks (or a block followed
         * by a gap) is served correctly one block at a time. */
        uint16_t remaining_in_block = block->end_addr - cur_addr + 1U;
        uint16_t remaining_in_req   = quantity - filled;
        uint16_t chunk = (remaining_in_block < remaining_in_req) ? remaining_in_block : remaining_in_req;

        uint16_t offset_or_addr = block->addr_is_offset ? (cur_addr - block->start_addr) : cur_addr;
        block->read_cb(offset_or_addr, chunk, &registers_out[filled]);

        filled += chunk;
    }

    return NMBS_ERROR_NONE;
}

static nmbs_error cb_write_multiple_registers(uint16_t address, uint16_t quantity,
                                               const uint16_t *registers, uint8_t unit_id, void *arg)
{
    (void)unit_id;
    (void)arg;

    /*
     * DIAG_COMMAND (0x0A20) is a single 16-bit command word (Wire
     * Contract 4.6): FC16 with quantity 1 is accepted, anything longer
     * is ILLEGAL_DATA_VALUE -- including a request that starts here and
     * runs on into the read-only 0x0A21..0x0A24 registers. This cannot
     * go through s_blocks, whose write path lets a request span freely.
     * A request that merely ENDS at/after 0x0A20 from below starts in an
     * unmapped gap and is rejected by the table path as usual.
     */
    if (address >= 0x0900U && address <= 0x09FFU) {
        return write_runtime_tag_values(address, quantity, registers);
    }

    /*
     * RTC block (Structs doc V2.0 section 3.4): the Host writes epoch +
     * timezone; status_flags is read-only. plc_rtc_write() does the
     * all-or-nothing validation; only the result -> Modbus exception
     * mapping lives here. A request that starts below 0x0810 and runs into
     * the block starts in an unmapped gap and is rejected by the generic
     * table path below.
     */
    if (address >= PLC_RTC_ADDR_BASE && address < PLC_RTC_ADDR_BASE + PLC_RTC_REG_COUNT) {
        switch (plc_rtc_write((uint16_t)(address - PLC_RTC_ADDR_BASE), quantity, registers)) {
            case PLC_RTC_WRITE_OK:          return NMBS_ERROR_NONE;
            case PLC_RTC_WRITE_BAD_ADDRESS: return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
            case PLC_RTC_WRITE_BAD_VALUE:   return NMBS_EXCEPTION_ILLEGAL_DATA_VALUE;
            default:                        return NMBS_EXCEPTION_SERVER_DEVICE_FAILURE;
        }
    }

    /*
     * Function Block block (Structs doc V2.0 sections 3.6 / 3.7): the Host
     * writes only the config fields; the firmware-owned ones inside a
     * whole-record write are skipped by plc_fb_write(), which validates
     * everything before changing anything. A request that starts below
     * 0x0B00 and runs into the block starts in an unmapped gap and is
     * rejected by the generic table path below.
     */
    if (address >= PLC_FB_ADDR_BASE && address < PLC_FB_ADDR_BASE + PLC_FB_REG_COUNT) {
        switch (plc_fb_write((uint16_t)(address - PLC_FB_ADDR_BASE), quantity, registers)) {
            case PLC_FB_WRITE_OK:          return NMBS_ERROR_NONE;
            case PLC_FB_WRITE_BAD_ADDRESS: return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
            case PLC_FB_WRITE_BAD_VALUE:   return NMBS_EXCEPTION_ILLEGAL_DATA_VALUE;
            default:                       return NMBS_EXCEPTION_SERVER_DEVICE_FAILURE;
        }
    }

#if SPLC_REAL_ENABLE
    /*
     * Tag DataType Registry (plc_tagtype.h): writes go to the draft and are
     * checked at COMMIT, so a write inside the area always ACKs; only a request
     * that runs past 0x00BF is rejected (0x02). A request that starts below
     * 0x0080 and runs into the area starts in an unmapped gap and is rejected
     * by the generic table path below.
     */
    if (address >= PLC_TAGTYPE_BASE && address < PLC_TAGTYPE_BASE + PLC_TAGTYPE_REGS) {
        return (plc_tagtype_write((uint16_t)(address - PLC_TAGTYPE_BASE), quantity, registers)
                == PLC_TAGTYPE_WRITE_OK) ? NMBS_ERROR_NONE : NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }
#endif

#if SPLC_MBM_ENABLE
    /*
     * MB_READ blocks (plc_mbm.h): writes go to the draft and are checked at
     * COMMIT, so a write inside the area always ACKs; only a request that runs
     * past 0x10FF is rejected (0x02).
     */
    if (address >= PLC_MBM_BASE && address < PLC_MBM_BASE + PLC_MBM_REGS) {
        return (plc_mbm_write((uint16_t)(address - PLC_MBM_BASE), quantity, registers)
                                == PLC_MBM_WRITE_OK) ? NMBS_ERROR_NONE : NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }
#if SPLC_MBW_ENABLE
    /* MB_WRITE blocks (plc_mbw.h): same draft / COMMIT path; only a request that runs
     * past 0x11FF is rejected (0x02). */
    if (address >= PLC_MBW_BASE && address < PLC_MBW_BASE + PLC_MBW_REGS) {
        return (plc_mbw_write((uint16_t)(address - PLC_MBW_BASE), quantity, registers)
                == PLC_MBW_WRITE_OK) ? NMBS_ERROR_NONE : NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }
#endif
    /* RS-485 port table 0x1400..0x143F: same draft / COMMIT path as the blocks. */
    if (address >= PLC_MBM_PORT_BASE && address < PLC_MBM_PORT_BASE + PLC_MBM_PORT_TABLE_REGS) {
        return (plc_mbm_ports_write((uint16_t)(address - PLC_MBM_PORT_BASE), quantity, registers)
                == PLC_MBM_WRITE_OK) ? NMBS_ERROR_NONE : NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }
#endif

#if SPLC_MQTT_ENABLE
    /*
     * MQTT telemetry blocks and broker config (docs/plc_mqtt_design.md section
     * 5). Writes go to the draft; content errors are caught at COMMIT, so a
     * write inside the map always ACKs. Only a request that runs past the end
     * of its area is rejected (0x02). A request that starts below 0x0C00 /
     * 0x0E00 and runs into the area starts in an unmapped gap and is rejected
     * by the generic table path below.
     */
    if (address >= PLC_MQTT_TELEMETRY_BASE &&
        address < PLC_MQTT_TELEMETRY_BASE + PLC_MQTT_TELEMETRY_REGS) {
        return (plc_mqtt_telemetry_write((uint16_t)(address - PLC_MQTT_TELEMETRY_BASE), quantity, registers)
                == PLC_MQTT_WRITE_OK) ? NMBS_ERROR_NONE : NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }
    if (address >= PLC_MQTT_BROKER_BASE &&
        address < PLC_MQTT_BROKER_BASE + PLC_MQTT_BROKER_REGS) {
        return (plc_mqtt_broker_write((uint16_t)(address - PLC_MQTT_BROKER_BASE), quantity, registers)
                == PLC_MQTT_WRITE_OK) ? NMBS_ERROR_NONE : NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }
#endif

#if SPLC_WIFI_ENABLE
    /*
     * Wi-Fi block (plc_wifi.h): a COMMAND block, no draft. Config writes update RAM only,
     * read-only fields inside the written range are ignored, 0x1340 carries the command.
     * A request that touches the read-only scan table (0x1350+) or carries an unknown
     * command changes nothing: 0x02 / 0x03.
     */
    if (address >= PLC_WIFI_BASE && address < PLC_WIFI_BASE + PLC_WIFI_REGS) {
        switch (plc_wifi_write((uint16_t)(address - PLC_WIFI_BASE), quantity, registers)) {
        case PLC_WIFI_WRITE_OK:    return NMBS_ERROR_NONE;
        case PLC_WIFI_WRITE_VALUE: return NMBS_EXCEPTION_ILLEGAL_DATA_VALUE;
        default:                   return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
        }
    }
#endif

#if SPLC_MQTT_TLS_CERT_ENABLE
    /*
     * TLS certificate block (plc_mqtt_tls.h): chunks and COMMIT go straight to the host,
     * nothing is drafted. 0x02 = address (read-only register, past 0x0F43, a request that
     * is not one whole chunk running into ACK/STATUS), 0x03 = value (bad header, CRC-ok
     * chunk out of order, wrong COMMIT magic or COMMIT before the transfer is complete,
     * a chunk that is not exactly 64 registers).
     */
    if (address >= PLC_MQTT_TLS_BASE && address < PLC_MQTT_TLS_BASE + PLC_MQTT_TLS_REGS) {
        switch (plc_mqtt_tls_write((uint16_t)(address - PLC_MQTT_TLS_BASE), quantity, registers)) {
        case PLC_MQTT_TLS_WRITE_OK:    return NMBS_ERROR_NONE;
        case PLC_MQTT_TLS_WRITE_VALUE: return NMBS_EXCEPTION_ILLEGAL_DATA_VALUE;
        default:                       return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
        }
    }
#endif

#if SPLC_MQTT_SUB_ENABLE
    /*
     * MQTT Subscribe blocks (plc_mqtt_sub.h): writes go to the draft and are checked
     * at COMMIT, so a write inside the area always ACKs; only a request that runs
     * past 0x0DFF is rejected (0x02). A request that starts below 0x0D80 and runs
     * into the area starts in the telemetry area and is handled there.
     */
    if (address >= PLC_MQTT_SUB_BASE && address < PLC_MQTT_SUB_BASE + PLC_MQTT_SUB_REGS) {
        return (plc_mqtt_sub_write((uint16_t)(address - PLC_MQTT_SUB_BASE), quantity, registers)
                == PLC_MQTT_SUB_WRITE_OK) ? NMBS_ERROR_NONE : NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
    }
#endif

    if (address == SPLC_ADDR_DIAG_BLOCK) {
        if (quantity != 1U) {
            log_warn(TAG, "diag: FC16 to 0x%04X quantity=%u rejected (command is 1 register)",
                     address, quantity);
            return NMBS_EXCEPTION_ILLEGAL_DATA_VALUE;
        }
        write_diag_command(registers[0]);
        return NMBS_ERROR_NONE;
    }

    uint16_t written = 0;
    while (written < quantity) {
        uint16_t cur_addr = address + written;
        const modbus_block_t *block = find_block(cur_addr);

        if (block == NULL || block->write_multi_cb == NULL) {
            /* Write to a RO block or an unmapped gap -- per Modbus
             * convention this should really be a distinct per-register
             * exception, but nanoMODBUS's callback contract here is
             * whole-request-or-nothing (no partial-exception return).
             * Rejecting the entire request with ILLEGAL_DATA_ADDRESS is
             * the safest choice: it never silently accepts a write the
             * App believed succeeded. */
            log_warn(TAG, "write rejected: address=0x%04X quantity=%u is RO/unmapped",
                     cur_addr, quantity);
            return NMBS_EXCEPTION_ILLEGAL_DATA_ADDRESS;
        }

        uint16_t remaining_in_block = block->end_addr - cur_addr + 1U;
        uint16_t remaining_in_req   = quantity - written;
        uint16_t chunk = (remaining_in_block < remaining_in_req) ? remaining_in_block : remaining_in_req;

        block->write_multi_cb(cur_addr, chunk, &registers[written]);

        written += chunk;
    }

    return NMBS_ERROR_NONE;
}

/*
 * FC06 (Write Single Register). SYSTEM_COMMAND (0x0A00) and
 * COMMIT_COMMAND (0xA000) are both WO, single-register (DIAG_COMMAND, 0x0A20, likewise), and documented
 * in section 6/8 as written via "FC16/FC06", so they are handled
 * directly here (they have no read_cb and are not in s_blocks).
 *
 * Every other writable register (RULE_COUNT_STAGED, EXPECTED_CRC16,
 * STAGING_RULE_TABLE) is an RW block in s_blocks; FC06 to those is
 * forwarded to the same table-driven path as FC16 with quantity=1.
 * Anything not covered by either is rejected with
 * ILLEGAL_DATA_ADDRESS.
 */
static nmbs_error cb_write_single_register(uint16_t address, uint16_t value, uint8_t unit_id, void *arg)
{
    (void)unit_id;
    (void)arg;

    /* Wire Contract 5.3: FC06 on RUNTIME_TAG_VALUES is never allowed
     * (a tag is 2 registers; only FC16 can write one atomically). */
    if (address >= 0x0900U && address <= 0x09FFU) {
        log_warn(TAG, "FC06 to runtime tag 0x%04X rejected (use FC16)", address);
        return NMBS_EXCEPTION_ILLEGAL_DATA_VALUE;
    }

    switch (address) {
        case 0x0A00: write_system_command((uint16_t)value); return NMBS_ERROR_NONE;
        case SPLC_ADDR_DIAG_BLOCK: write_diag_command((uint16_t)value); return NMBS_ERROR_NONE;
        case 0xA000: write_commit_command((uint16_t)value); return NMBS_ERROR_NONE;
        default:     break;
    }

    /* Every other writable register (RULE_COUNT_STAGED, EXPECTED_CRC16,
     * STAGING_RULE_TABLE) lives in s_blocks. FC06 is just FC16 with
     * quantity=1, so route it through the same table-driven path rather
     * than rejecting it: a client (e.g. pymodbus write_register()) is
     * entitled to use either function code for a 1-register RW block. */
    return cb_write_multiple_registers(address, 1U, &value, unit_id, arg);
}

/* --- Public API (see plc_modbus_cfg.h for full contracts) --------------- */

void plc_modbus_cfg_init(const modbus_transport_t *transport)
{
    s_initialized  = false;
    s_transport    = *transport;
    s_boot_tick_ms = sx_get_tick_ms();

    nmbs_platform_conf platform_conf;
    nmbs_platform_conf_create(&platform_conf);
    platform_conf.transport = (nmbs_transport)s_transport.kind;
    platform_conf.read      = s_transport.read;
    platform_conf.write     = s_transport.write;
    platform_conf.arg       = s_transport.ctx;

    nmbs_callbacks callbacks;
    nmbs_callbacks_create(&callbacks);
    callbacks.read_holding_registers   = cb_read_holding_registers;
    callbacks.write_multiple_registers = cb_write_multiple_registers;
    callbacks.write_single_register    = cb_write_single_register;

    /*
     * address_rtu = transport->unit_id. nanoMODBUS REJECTS 0 on RTU
     * (0 is the broadcast address) with NMBS_ERROR_INVALID_ARGUMENT,
     * returned before nmbs_create() runs -- and it FILTERS on this value
     * at runtime: a request whose unit_id byte differs is silently
     * ignored. So it is not "accepted but not checked"; the App must
     * send exactly this value. See modbus_transport.h's unit_id.
     *
     * The return value MUST be checked: ignoring it (as an earlier
     * version did) left s_nmbs all-zero after a failed create, and the
     * first nmbs_server_poll() then called a NULL platform.read pointer
     * -> HardFault, while the log still claimed "init OK".
     */
    nmbs_error err = nmbs_server_create(&s_nmbs, s_transport.unit_id,
                                        &platform_conf, &callbacks);
    if (err != NMBS_ERROR_NONE) {
        log_error(TAG, "nmbs_server_create failed: err=%d (%s), unit_id=%u "
                       "transport kind=%d -- Modbus config service DISABLED",
                  (int)err, nmbs_strerror(err), (unsigned)s_transport.unit_id,
                  (int)s_transport.kind);
        return;
    }

    /*
     * read_timeout_ms stays 0: nanoMODBUS applies this only to the very
     * FIRST byte of a request (nmbs_server_poll() -> recv_req_header() ->
     * recv_msg_header(), see its own comment "We wait for the read
     * timeout here, just for the first message byte"). This is the
     * "is anyone even talking to us right now" check, run every scan
     * cycle regardless of whether the App is connected -- it MUST stay
     * non-blocking, or an idle/disconnected App would eat the 10 ms scan
     * budget on every single cycle.
     *
     * byte_timeout_ms is intentionally NOT 0 (see MODBUS_BYTE_TIMEOUT_MS
     * below): nanoMODBUS applies this to every byte AFTER the first one
     * -- i.e. only once a real request has already started arriving.
     * Multi-rule STAGING_RULE_TABLE writes (Rule Transfer protocol,
     * section 9) can need 2+ SPLC_RuleRecord's worth of registers in one
     * FC16 request (e.g. 2 rules = 73 bytes on the wire), which the App
     * (SimplePLC.Studio's ModbusChunkPlanner, up to 64 registers/chunk)
     * may legitimately send as a single Modbus frame longer than one USB
     * Full-Speed CDC packet (CFG_TUD_CDC_RX_BUFSIZE = 64 bytes,
     * port/usb/tusb_config.h). With byte_timeout_ms == 0, any byte not
     * ALREADY sitting in rxQueue at the exact instant nmbs_server_poll()
     * runs made recv() return NMBS_ERROR_TIMEOUT for the whole request --
     * and nmbs_server_poll() calls msg_state_reset() on every call
     * (top of recv_msg_header()), so the bytes that DID arrive were
     * simply discarded, not retried on the next scan cycle. The
     * remainder of that same frame then showed up in rxQueue on a LATER
     * poll and got misparsed as the start of a brand new request,
     * desyncing nanoMODBUS's RTU framing until the connection simply
     * stopped responding -- exactly the "works with 1 rule, times out at
     * 2+ rules" symptom this was diagnosed from (see docs/handoff.md).
     *
     * A small positive byte_timeout_ms fixes this while staying
     * consistent with modbus_config_service()'s "never blocks" contract
     * for the IDLE case: once the first byte has been seen, this is no
     * longer "waiting for a request that might not come", it's "finishing
     * a request that is already in flight" -- bounded, worst case, by
     * MODBUS_BYTE_TIMEOUT_MS per byte read INSIDE recv(), not per whole
     * request, so a genuinely stalled/disconnected mid-frame link still
     * cannot block a scan cycle by more than a few ms in practice (the
     * remaining bytes of a request already mostly in rxQueue return
     * immediately; the only wait is for whatever prefix has not arrived
     * yet from TinyUSB's own FIFO, which -- per port/usb/tusb_config.h's
     * CFG_TUD_CDC_RX_BUFSIZE -- lands within about 1 USB Full-Speed frame
     * interval of the previous chunk, not tenths of a second).
     */
    nmbs_set_read_timeout(&s_nmbs, 0);
    nmbs_set_byte_timeout(&s_nmbs, MODBUS_BYTE_TIMEOUT_MS);

    s_initialized = true;
    log_info(TAG, "init OK, transport kind=%d unit_id=%u",
             (int)s_transport.kind, (unsigned)s_transport.unit_id);
}

#if SPLC_MODBUS_MAX_TRANSPORTS > 1
bool plc_modbus_cfg_add_transport(const modbus_transport_t *transport)
{
    if (transport == NULL || transport->read == NULL || transport->write == NULL) {
        log_error(TAG, "add_transport: NULL transport or read/write");
        return false;
    }
    if (s_x_count >= EXTRA_TRANSPORTS) {
        log_error(TAG, "add_transport: all %u extra slots used", (unsigned)EXTRA_TRANSPORTS);
        return false;
    }

    const uint8_t i = s_x_count;
    s_x_transport[i] = *transport;

    nmbs_platform_conf platform_conf;
    nmbs_platform_conf_create(&platform_conf);
    platform_conf.transport = (nmbs_transport)s_x_transport[i].kind;
    platform_conf.read      = s_x_transport[i].read;
    platform_conf.write     = s_x_transport[i].write;
    platform_conf.arg       = s_x_transport[i].ctx;

    nmbs_callbacks callbacks;
    nmbs_callbacks_create(&callbacks);
    callbacks.read_holding_registers   = cb_read_holding_registers;
    callbacks.write_multiple_registers = cb_write_multiple_registers;
    callbacks.write_single_register    = cb_write_single_register;

    nmbs_error err = nmbs_server_create(&s_x_nmbs[i], s_x_transport[i].unit_id,
                                        &platform_conf, &callbacks);
    if (err != NMBS_ERROR_NONE) {
        log_error(TAG, "add_transport: nmbs_server_create failed: err=%d (%s) kind=%d unit_id=%u",
                  (int)err, nmbs_strerror(err), (int)s_x_transport[i].kind,
                  (unsigned)s_x_transport[i].unit_id);
        return false;
    }

    /* Same timeout split as slot 0 (see plc_modbus_cfg_init()): never wait for a
     * request that might not come, but finish one that has started. */
    nmbs_set_read_timeout(&s_x_nmbs[i], 0);
    nmbs_set_byte_timeout(&s_x_nmbs[i], MODBUS_BYTE_TIMEOUT_MS);

    if (s_x_transport[i].kind == MODBUS_TRANSPORT_KIND_TCP) {
        s_x_tcp = true;
    }
    s_x_count++;
    log_info(TAG, "add_transport OK: slot %u kind=%d", (unsigned)(i + 1U),
             (int)s_x_transport[i].kind);
    return true;
}
#endif

void modbus_config_service(void)
{
    /* Still pump the transport (e.g. tud_task() for USB-CDC) even if the
     * Modbus server failed to initialize, so the USB stack itself keeps
     * running and enumeration is not affected by a Modbus config error. */
    if (s_transport.process != NULL) {
        s_transport.process(s_transport.ctx);
    }

    if (s_initialized) {
        nmbs_server_poll(&s_nmbs);   /* else s_nmbs is all-zero; polling it would jump to NULL. */
    }

#if SPLC_MODBUS_MAX_TRANSPORTS > 1
    /* Extra transports: only fully created slots are ever counted in s_x_count.
     * One complete request per transport per scan at most; they run one after the
     * other on the engine context, so the shared draft/COMMIT state never sees
     * two requests at once. */
    for (uint8_t i = 0U; i < s_x_count; i++) {
        if (s_x_transport[i].process != NULL) {
            s_x_transport[i].process(s_x_transport[i].ctx);
        }
        nmbs_server_poll(&s_x_nmbs[i]);
    }
#endif
}

void plc_modbus_cfg_record_scan_time(uint32_t scan_time_ms)
{
    g_device_health.scan_time_ms = scan_time_ms;
    if (scan_time_ms > g_device_health.max_scan_time_ms) {
        g_device_health.max_scan_time_ms = scan_time_ms;
    }
}

SPLC_SystemCommand plc_modbus_cfg_get_pending_system_command(void)
{
    SPLC_SystemCommand cmd = s_pending_system_command;
    /* Consume-once: whether or not the caller acts on it, the same
     * command byte must never be returned twice, or plc_system_cmd_service()
     * would e.g. reboot the MCU again on every future scan cycle just
     * because s_pending_system_command was never cleared. */
    s_pending_system_command = SPLC_SYSTEM_CMD_NONE;
    return cmd;
}

void plc_modbus_cfg_set_system_command_result(SPLC_CommandStatus status, SPLC_ErrorCode error_code)
{
    s_system_command_result.status     = status;
    s_system_command_result.error_code = error_code;
}