module jk_ff_tb;
  reg clk,j,k;
  wire q;
  
  jk_ff DUT(.j(j), .k(k), .clk(clk), .q(q));
  
  initial clk = 0;
  always #5 clk = ~clk;
  
  initial begin
    $monitor("clk=%b, j=%b, k=%b, q=%b", clk,j,k,q);
    j=0;k=0; #10;
    j=0;k=1; #10;
    j=1;k=0; #10;
    j=1;k=1; #10;
    $finish;
  end
  initial begin
    $dumpfile("dump.vcd");
    $dumpvars(0, jk_ff_tb);
  end
endmodule
