#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Nov 28 23:11:51 2019
# Process ID: 13028
# Current directory: D:/DrexelStudy/ECE302/radix-R Serial Adder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12368 D:\DrexelStudy\ECE302\radix-R Serial Adder\radix-R Serial Adder.xpr
# Log file: D:/DrexelStudy/ECE302/radix-R Serial Adder/vivado.log
# Journal file: D:/DrexelStudy/ECE302/radix-R Serial Adder\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 734.625 ; gain = 80.328
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'radixR_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj radixR_adder_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.sim/sim_1/behav/xsim'
"xelab -wto 04c75d10b0644aa99df4f1f27118cff7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radixR_adder_behav xil_defaultlib.radixR_adder -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 04c75d10b0644aa99df4f1f27118cff7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radixR_adder_behav xil_defaultlib.radixR_adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radixR_adder_behav -key {Behavioral:sim_1:Functional:radixR_adder} -tclbatch {radixR_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radixR_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 751.160 ; gain = 16.535
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radixR_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 751.160 ; gain = 16.535
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/radixR_adder/reset} -radix hex {0 0ns}
add_force {/radixR_adder/ck} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
add_force {/radixR_adder/x} -radix bin {0 0ns}
add_force {/radixR_adder/y} -radix hex {1 0ns}
run 100 ps
add_force {/radixR_adder/x} -radix hex {1 0ns}
run 100 ps
run 100 ps
add_force {/radixR_adder/y} -radix hex {0 0ns}
run 100 ps
run 100 ps
run 100 ps
run 100 ps
run 100 ps
add_force {/radixR_adder/x} -radix hex {0 0ns}
run 100 ps
run 100 ps
run 100 ps
restart
INFO: [Simtcl 6-17] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 941.070 ; gain = 5.742
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'radixR_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj radixR_adder_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.sim/sim_1/behav/xsim'
"xelab -wto 04c75d10b0644aa99df4f1f27118cff7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radixR_adder_behav xil_defaultlib.radixR_adder -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 04c75d10b0644aa99df4f1f27118cff7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot radixR_adder_behav xil_defaultlib.radixR_adder -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "radixR_adder_behav -key {Behavioral:sim_1:Functional:radixR_adder} -tclbatch {radixR_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source radixR_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'radixR_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 941.070 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_force {/radixR_adder/x} -radix hex {0 0ns}
add_force {/radixR_adder/y} -radix hex {0 0ns}
add_force {/radixR_adder/ck} -radix hex {1 0ns} {0 50ps} -repeat_every 100ps
add_force {/radixR_adder/reset} -radix hex {0 0ns}
run 100 ps
add_force {/radixR_adder/x} -radix hex {1 0ns}
run 100 ps
add_force {/radixR_adder/y} -radix hex {1 0ns}
run 100 ps
add_force {/radixR_adder/y} -radix hex {0 0ns}
run 100 ps
add_force {/radixR_adder/x} -radix hex {0 0ns}
run 100 ps
run 100 ps
run 100 ps
run 100 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open {D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.srcs/sources_1/new/radix5_adder.vhd} w ]
add_files {{D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.srcs/sources_1/new/radix5_adder.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Thu Nov 28 23:36:24 2019] Launched synth_1...
Run output will be captured here: D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Thu Nov 28 23:37:35 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu Nov 28 23:39:18 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 941.070 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA11DAA
open_hw_target: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1943.410 ; gain = 1002.340
set_property PROGRAM.FILE {D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/radix5_adder.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/radix5_adder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Nov 29 00:05:17 2019] Launched synth_1...
Run output will be captured here: D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 29 00:06:23 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 29 00:08:04 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/radix5_adder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Nov 29 00:14:21 2019] Launched synth_1...
Run output will be captured here: D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 29 00:15:22 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 29 00:17:16 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/radix5_adder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri Nov 29 00:21:09 2019] Launched synth_1...
Run output will be captured here: D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 29 00:22:13 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 29 00:24:25 2019] Launched impl_1...
Run output will be captured here: D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/DrexelStudy/ECE302/radix-R Serial Adder/radix-R Serial Adder.runs/impl_1/radix5_adder.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 29 00:29:06 2019...
