verilog xil_defaultlib --include "../../../../vivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../vivado.srcs/sources_1/bd/design_1/ipshared/798b/hdl" --include "../../../../vivado.srcs/sources_1/bd/design_1/ipshared/2d50/hdl" --include "../../../../vivado.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_1" --include "../../../../vivado.srcs/sources_1/bd/design_1/ipshared/8713/hdl" --include "../../../../vivado.srcs/sources_1/bd/design_1/ipshared/1b7e/hdl/verilog" --include "../../../../vivado.srcs/sources_1/bd/design_1/ipshared/122e/hdl/verilog" --include "../../../../vivado.srcs/sources_1/bd/design_1/ipshared/b205/hdl/verilog" --include "../../../../vivado.srcs/sources_1/bd/design_1/ipshared/8f82/hdl/verilog" \
"../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v" \
"../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v" \
"../../../../vivado.srcs/sources_1/bd/design_1/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v" \
"../../../bd/design_1/ip/design_1_xbar_3/sim/design_1_xbar_3.v" \
"../../../bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" \
"../../../bd/design_1/ipshared/7b90/AXIS_to_pixel_buffer.v" \
"../../../bd/design_1/ipshared/7b90/Super_Res.v" \
"../../../bd/design_1/ipshared/7b90/Upsampling_Bayes_M00_AXIS.v" \
"../../../bd/design_1/ipshared/7b90/Upsampling_Bayes_S00_AXIS.v" \
"../../../bd/design_1/ipshared/7b90/Upsampling_Bayes.v" \
"../../../bd/design_1/ip/design_1_Upsampling_Bayes_0_0/sim/design_1_Upsampling_Bayes_0_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_2/bd_0/ip/ip_0/sim/bd_378d_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_2/bd_0/ip/ip_1/bd_378d_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_2/bd_0/ip/ip_1/sim/bd_378d_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_2/bd_0/sim/bd_378d.v" \
"../../../bd/design_1/ip/design_1_system_ila_0_2/sim/design_1_system_ila_0_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" \
"../../../bd/design_1/ip/design_1_auto_cc_0/sim/design_1_auto_cc_0.v" \
"../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v" \
"../../../bd/design_1/ip/design_1_auto_cc_1/sim/design_1_auto_cc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_2/bd_0/ip/ip_0/sim/bd_f7dc_ila_lib_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_2/bd_0/ip/ip_1/bd_f7dc_g_inst_0_gigantic_mux.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_2/bd_0/ip/ip_1/sim/bd_f7dc_g_inst_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_2/bd_0/ip/ip_2/sim/bd_f7dc_slot_0_aw_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_2/bd_0/ip/ip_3/sim/bd_f7dc_slot_0_w_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_2/bd_0/ip/ip_4/sim/bd_f7dc_slot_0_b_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_2/bd_0/ip/ip_5/sim/bd_f7dc_slot_0_ar_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_2/bd_0/ip/ip_6/sim/bd_f7dc_slot_0_r_0.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_2/bd_0/sim/bd_f7dc.v" \
"../../../bd/design_1/ip/design_1_system_ila_1_2/sim/design_1_system_ila_1_2.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
