Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 23:59:53 2019
| Host         : RaghavDesktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 93 register/latch pins with no clock driven by root clock pin: gbc/button_clock_reg/Q (HIGH)

 There are 7517 register/latch pins with no clock driven by root clock pin: my_20khz/clk_20k_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: vc1/sclk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vi/counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vi/ssd/highfreq_reg[16]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 60980 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 40 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.550    -2070.856                    475                 3408        0.092        0.000                      0                 3408        3.000        0.000                       0                   935  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 4.989        0.000                      0                  164        0.092        0.000                      0                  164        3.000        0.000                       0                   105  
  clk_out1_clk_wiz_0       -9.550    -2070.856                    475                 3244        0.224        0.000                      0                 3244        3.380        0.000                       0                   827  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.989ns  (required time - arrival time)
  Source:                 vc1/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 1.200ns (24.167%)  route 3.765ns (75.833%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.625     5.146    vc1/CLK_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  vc1/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  vc1/count2_reg[7]/Q
                         net (fo=10, routed)          1.149     6.751    vc1/count2_reg[7]
    SLICE_X63Y93         LUT2 (Prop_lut2_I1_O)        0.124     6.875 r  vc1/sclk_i_24/O
                         net (fo=1, routed)           0.670     7.546    vc1/sclk_i_24_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.124     7.670 r  vc1/sclk_i_23/O
                         net (fo=1, routed)           0.263     7.933    vc1/sclk_i_23_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I5_O)        0.124     8.057 r  vc1/sclk_i_17/O
                         net (fo=1, routed)           0.706     8.763    vc1/sclk_i_17_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.124     8.887 r  vc1/sclk_i_13/O
                         net (fo=1, routed)           0.161     9.048    vc1/sclk_i_13_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I5_O)        0.124     9.172 r  vc1/sclk_i_5/O
                         net (fo=1, routed)           0.815     9.987    vc1/sclk_i_5_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I4_O)        0.124    10.111 r  vc1/sclk_i_1/O
                         net (fo=1, routed)           0.000    10.111    vc1/sclk_i_1_n_0
    SLICE_X62Y92         FDRE                                         r  vc1/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  vc1/sclk_reg/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X62Y92         FDRE (Setup_fdre_C_D)        0.029    15.101    vc1/sclk_reg
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                         -10.111    
  -------------------------------------------------------------------
                         slack                                  4.989    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 my_20khz/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.552ns (13.639%)  route 3.495ns (86.361%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.549     5.070    my_20khz/CLK_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  my_20khz/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  my_20khz/clk_20k_reg/Q
                         net (fo=2, routed)           1.677     7.203    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.299 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=7530, routed)        1.818     9.117    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  vc1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.507    14.848    vc1/CLK_IBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  vc1/count2_reg[0]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X61Y92         FDRE (Setup_fdre_C_R)       -0.429    14.570    vc1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 my_20khz/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.552ns (13.636%)  route 3.496ns (86.364%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.549     5.070    my_20khz/CLK_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  my_20khz/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  my_20khz/clk_20k_reg/Q
                         net (fo=2, routed)           1.677     7.203    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.299 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=7530, routed)        1.819     9.118    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  vc1/count2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  vc1/count2_reg[10]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X61Y94         FDRE (Setup_fdre_C_R)       -0.429    14.571    vc1/count2_reg[10]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 my_20khz/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.552ns (13.636%)  route 3.496ns (86.364%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.549     5.070    my_20khz/CLK_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  my_20khz/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  my_20khz/clk_20k_reg/Q
                         net (fo=2, routed)           1.677     7.203    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.299 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=7530, routed)        1.819     9.118    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  vc1/count2_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  vc1/count2_reg[11]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X61Y94         FDRE (Setup_fdre_C_R)       -0.429    14.571    vc1/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 my_20khz/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.552ns (13.639%)  route 3.495ns (86.361%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.549     5.070    my_20khz/CLK_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  my_20khz/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  my_20khz/clk_20k_reg/Q
                         net (fo=2, routed)           1.677     7.203    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.299 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=7530, routed)        1.818     9.117    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  vc1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.507    14.848    vc1/CLK_IBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  vc1/count2_reg[1]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X61Y92         FDRE (Setup_fdre_C_R)       -0.429    14.570    vc1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 my_20khz/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.552ns (13.639%)  route 3.495ns (86.361%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.549     5.070    my_20khz/CLK_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  my_20khz/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  my_20khz/clk_20k_reg/Q
                         net (fo=2, routed)           1.677     7.203    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.299 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=7530, routed)        1.818     9.117    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  vc1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.507    14.848    vc1/CLK_IBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  vc1/count2_reg[2]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X61Y92         FDRE (Setup_fdre_C_R)       -0.429    14.570    vc1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 my_20khz/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.552ns (13.639%)  route 3.495ns (86.361%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.549     5.070    my_20khz/CLK_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  my_20khz/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  my_20khz/clk_20k_reg/Q
                         net (fo=2, routed)           1.677     7.203    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.299 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=7530, routed)        1.818     9.117    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  vc1/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.507    14.848    vc1/CLK_IBUF_BUFG
    SLICE_X61Y92         FDRE                                         r  vc1/count2_reg[3]/C
                         clock pessimism              0.187    15.035    
                         clock uncertainty           -0.035    14.999    
    SLICE_X61Y92         FDRE (Setup_fdre_C_R)       -0.429    14.570    vc1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 my_20khz/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.552ns (13.636%)  route 3.496ns (86.364%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.549     5.070    my_20khz/CLK_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  my_20khz/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  my_20khz/clk_20k_reg/Q
                         net (fo=2, routed)           1.677     7.203    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.299 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=7530, routed)        1.819     9.118    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  vc1/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  vc1/count2_reg[4]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X61Y93         FDRE (Setup_fdre_C_R)       -0.429    14.571    vc1/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 my_20khz/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.552ns (13.636%)  route 3.496ns (86.364%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.549     5.070    my_20khz/CLK_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  my_20khz/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  my_20khz/clk_20k_reg/Q
                         net (fo=2, routed)           1.677     7.203    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.299 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=7530, routed)        1.819     9.118    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  vc1/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  vc1/count2_reg[5]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X61Y93         FDRE (Setup_fdre_C_R)       -0.429    14.571    vc1/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.453    

Slack (MET) :             5.453ns  (required time - arrival time)
  Source:                 my_20khz/clk_20k_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vc1/count2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 0.552ns (13.636%)  route 3.496ns (86.364%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.549     5.070    my_20khz/CLK_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  my_20khz/clk_20k_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y66         FDRE (Prop_fdre_C_Q)         0.456     5.526 r  my_20khz/clk_20k_reg/Q
                         net (fo=2, routed)           1.677     7.203    J_MIC3_Pin1_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.299 r  J_MIC3_Pin1_OBUF_BUFG_inst/O
                         net (fo=7530, routed)        1.819     9.118    vc1/J_MIC3_Pin1_OBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  vc1/count2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.508    14.849    vc1/CLK_IBUF_BUFG
    SLICE_X61Y93         FDRE                                         r  vc1/count2_reg[6]/C
                         clock pessimism              0.187    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X61Y93         FDRE (Setup_fdre_C_R)       -0.429    14.571    vc1/count2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                          -9.118    
  -------------------------------------------------------------------
                         slack                                  5.453    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 gbc/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.355ns (76.531%)  route 0.109ns (23.469%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    gbc/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  gbc/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gbc/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.696    gbc/counter_reg_n_0_[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.856 r  gbc/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.857    gbc/counter_reg[12]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.911 r  gbc/counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.911    gbc/counter_reg[16]_i_1__0_n_7
    SLICE_X33Y50         FDRE                                         r  gbc/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.830     1.958    gbc/CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  gbc/counter_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    gbc/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 gbc/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    gbc/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  gbc/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gbc/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.696    gbc/counter_reg_n_0_[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.856 r  gbc/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.857    gbc/counter_reg[12]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.922 r  gbc/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    gbc/counter_reg[16]_i_1__0_n_5
    SLICE_X33Y50         FDRE                                         r  gbc/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.830     1.958    gbc/CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  gbc/counter_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    gbc/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 gbc/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    gbc/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  gbc/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gbc/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.696    gbc/counter_reg_n_0_[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.856 r  gbc/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.857    gbc/counter_reg[12]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.947 r  gbc/counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.947    gbc/counter_reg[16]_i_1__0_n_6
    SLICE_X33Y50         FDRE                                         r  gbc/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.830     1.958    gbc/CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  gbc/counter_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    gbc/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 gbc/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    gbc/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  gbc/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gbc/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.696    gbc/counter_reg_n_0_[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.856 r  gbc/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.857    gbc/counter_reg[12]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.947 r  gbc/counter_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.947    gbc/counter_reg[16]_i_1__0_n_4
    SLICE_X33Y50         FDRE                                         r  gbc/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.830     1.958    gbc/CLK_IBUF_BUFG
    SLICE_X33Y50         FDRE                                         r  gbc/counter_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    gbc/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 gbc/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.394ns (78.351%)  route 0.109ns (21.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    gbc/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  gbc/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gbc/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.696    gbc/counter_reg_n_0_[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.856 r  gbc/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.857    gbc/counter_reg[12]_i_1__0_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.896 r  gbc/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.896    gbc/counter_reg[16]_i_1__0_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.950 r  gbc/counter_reg[20]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.950    gbc/counter_reg[20]_i_1__0_n_7
    SLICE_X33Y51         FDRE                                         r  gbc/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.830     1.958    gbc/CLK_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  gbc/counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    gbc/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 my_20khz/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            my_20khz/clk_20k_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.519%)  route 0.116ns (38.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.559     1.442    my_20khz/CLK_IBUF_BUFG
    SLICE_X15Y66         FDRE                                         r  my_20khz/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y66         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  my_20khz/counter_reg[12]/Q
                         net (fo=3, routed)           0.116     1.700    my_20khz/counter_reg_n_0_[12]
    SLICE_X13Y66         LUT6 (Prop_lut6_I3_O)        0.045     1.745 r  my_20khz/clk_20k_i_1/O
                         net (fo=1, routed)           0.000     1.745    my_20khz/clk_20k_i_1_n_0
    SLICE_X13Y66         FDRE                                         r  my_20khz/clk_20k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.826     1.954    my_20khz/CLK_IBUF_BUFG
    SLICE_X13Y66         FDRE                                         r  my_20khz/clk_20k_reg/C
                         clock pessimism             -0.498     1.456    
    SLICE_X13Y66         FDRE (Hold_fdre_C_D)         0.091     1.547    my_20khz/clk_20k_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 gbc/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/button_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.213%)  route 0.185ns (56.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.562     1.445    gbc/CLK_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  gbc/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  gbc/counter_reg[20]/Q
                         net (fo=2, routed)           0.185     1.772    gbc/p_0_in__0
    SLICE_X35Y50         FDRE                                         r  gbc/button_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.829     1.957    gbc/CLK_IBUF_BUFG
    SLICE_X35Y50         FDRE                                         r  gbc/button_clock_reg/C
                         clock pessimism             -0.478     1.479    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.072     1.551    gbc/button_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gbc/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    gbc/CLK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  gbc/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gbc/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.696    gbc/counter_reg_n_0_[11]
    SLICE_X33Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  gbc/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.804    gbc/counter_reg[8]_i_1__0_n_4
    SLICE_X33Y48         FDRE                                         r  gbc/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.833     1.960    gbc/CLK_IBUF_BUFG
    SLICE_X33Y48         FDRE                                         r  gbc/counter_reg[11]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    gbc/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gbc/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.564     1.447    gbc/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  gbc/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  gbc/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.696    gbc/counter_reg_n_0_[15]
    SLICE_X33Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  gbc/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.804    gbc/counter_reg[12]_i_1__0_n_4
    SLICE_X33Y49         FDRE                                         r  gbc/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.833     1.960    gbc/CLK_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  gbc/counter_reg[15]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    gbc/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 gbc/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            gbc/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.563     1.446    gbc/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  gbc/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  gbc/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.695    gbc/counter_reg_n_0_[3]
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  gbc/counter_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.803    gbc/counter_reg[0]_i_1__0_n_4
    SLICE_X33Y46         FDRE                                         r  gbc/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.832     1.959    gbc/CLK_IBUF_BUFG
    SLICE_X33Y46         FDRE                                         r  gbc/counter_reg[3]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X33Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    gbc/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    CLK_IBUF_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y92     vc1/count2_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y94     vc1/count2_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y94     vc1/count2_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y92     vc1/count2_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y92     vc1/count2_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y92     vc1/count2_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y93     vc1/count2_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X61Y93     vc1/count2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y43     vi/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y43     vi/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y43     vi/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y43     vi/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     vi/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     vi/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     vi/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y44     vi/counter_reg[19]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y92     vc1/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y94     vc1/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y94     vc1/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y92     vc1/count2_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y92     vc1/count2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y92     vc1/count2_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y93     vc1/count2_reg[4]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X61Y93     vc1/count2_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          475  Failing Endpoints,  Worst Slack       -9.550ns,  Total Violation    -2070.856ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.224ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.550ns  (required time - arrival time)
  Source:                 nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line193/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.641ns  (logic 8.927ns (47.890%)  route 9.714ns (52.110%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT1=1 LUT4=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.569     5.090    nolabel_line193/VGA_CONTROL/CLK
    SLICE_X13Y5          FDRE                                         r  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=152, routed)         0.483     6.029    nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[11]_0[1]
    SLICE_X15Y5          LUT1 (Prop_lut1_I0_O)        0.124     6.153 r  nolabel_line193/VGA_CONTROL/hill_point0_i_9/O
                         net (fo=1, routed)           0.000     6.153    nolabel_line193/VGA_CONTROL/hill_point0_i_9_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  nolabel_line193/VGA_CONTROL/hill_point0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.685    nolabel_line193/VGA_CONTROL/hill_point0_i_3_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  nolabel_line193/VGA_CONTROL/hill_point0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line193/VGA_CONTROL/hill_point0_i_2_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.112 r  nolabel_line193/VGA_CONTROL/hill_point0_i_1/O[3]
                         net (fo=4, routed)           0.715     7.827    dgb/v_cntr_reg_reg[11][10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.045 r  dgb/hill_point0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.047    dgb/hill_point0_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    13.565 r  dgb/hill_point/P[6]
                         net (fo=1042, routed)        2.256    15.821    dgb/hill_point__0[6]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    15.945 f  dgb/VGA_RED[0]_i_555/O
                         net (fo=1, routed)           0.562    16.507    dgb/VGA_RED[0]_i_555_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I3_O)        0.124    16.631 f  dgb/VGA_RED[0]_i_294/O
                         net (fo=1, routed)           1.108    17.740    dgb/VGA_RED[0]_i_294_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.864 f  dgb/VGA_RED[0]_i_142/O
                         net (fo=1, routed)           1.147    19.011    dgb/VGA_RED[0]_i_142_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124    19.135 f  dgb/VGA_RED[0]_i_76/O
                         net (fo=1, routed)           0.000    19.135    dgb/VGA_RED[0]_i_76_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    19.373 f  dgb/VGA_RED_reg[0]_i_45/O
                         net (fo=1, routed)           0.828    20.201    dgb/VGA_RED_reg[0]_i_45_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.298    20.499 f  dgb/VGA_RED[0]_i_29/O
                         net (fo=2, routed)           0.749    21.248    dgb/VGA_BLUE_reg[0]_9
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124    21.372 r  dgb/VGA_RED[0]_i_16/O
                         net (fo=8, routed)           0.446    21.818    nolabel_line193/VGA_CONTROL/hill_point_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.942 f  nolabel_line193/VGA_CONTROL/VGA_BLUE[0]_i_5/O
                         net (fo=11, routed)          0.551    22.493    nolabel_line193/VGA_CONTROL/VGA_BLUE_reg[0]_1
    SLICE_X41Y21         LUT5 (Prop_lut5_I0_O)        0.124    22.617 r  nolabel_line193/VGA_CONTROL/VGA_BLUE[2]_i_13/O
                         net (fo=1, routed)           0.433    23.050    dgb/got/v_cntr_reg_reg[0]
    SLICE_X41Y20         LUT6 (Prop_lut6_I4_O)        0.124    23.174 r  dgb/got/VGA_BLUE[2]_i_4/O
                         net (fo=1, routed)           0.433    23.607    nolabel_line193/VGA_CONTROL/mode_reg[0]_12
    SLICE_X41Y20         LUT6 (Prop_lut6_I4_O)        0.124    23.731 r  nolabel_line193/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    23.731    nolabel_line193/VGA_CONTROL_n_845
    SLICE_X41Y20         FDRE                                         r  nolabel_line193/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.436    14.037    nolabel_line193/CLK_VGA
    SLICE_X41Y20         FDRE                                         r  nolabel_line193/VGA_BLUE_reg[2]/C
                         clock pessimism              0.188    14.225    
                         clock uncertainty           -0.072    14.152    
    SLICE_X41Y20         FDRE (Setup_fdre_C_D)        0.029    14.181    nolabel_line193/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -23.731    
  -------------------------------------------------------------------
                         slack                                 -9.550    

Slack (VIOLATED) :        -9.416ns  (required time - arrival time)
  Source:                 nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line193/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.504ns  (logic 8.927ns (48.244%)  route 9.577ns (51.756%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT1=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.034 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.569     5.090    nolabel_line193/VGA_CONTROL/CLK
    SLICE_X13Y5          FDRE                                         r  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=152, routed)         0.483     6.029    nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[11]_0[1]
    SLICE_X15Y5          LUT1 (Prop_lut1_I0_O)        0.124     6.153 r  nolabel_line193/VGA_CONTROL/hill_point0_i_9/O
                         net (fo=1, routed)           0.000     6.153    nolabel_line193/VGA_CONTROL/hill_point0_i_9_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  nolabel_line193/VGA_CONTROL/hill_point0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.685    nolabel_line193/VGA_CONTROL/hill_point0_i_3_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  nolabel_line193/VGA_CONTROL/hill_point0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line193/VGA_CONTROL/hill_point0_i_2_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.112 r  nolabel_line193/VGA_CONTROL/hill_point0_i_1/O[3]
                         net (fo=4, routed)           0.715     7.827    dgb/v_cntr_reg_reg[11][10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.045 r  dgb/hill_point0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.047    dgb/hill_point0_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    13.565 r  dgb/hill_point/P[6]
                         net (fo=1042, routed)        2.256    15.821    dgb/hill_point__0[6]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    15.945 r  dgb/VGA_RED[0]_i_555/O
                         net (fo=1, routed)           0.562    16.507    dgb/VGA_RED[0]_i_555_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I3_O)        0.124    16.631 r  dgb/VGA_RED[0]_i_294/O
                         net (fo=1, routed)           1.108    17.740    dgb/VGA_RED[0]_i_294_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.864 r  dgb/VGA_RED[0]_i_142/O
                         net (fo=1, routed)           1.147    19.011    dgb/VGA_RED[0]_i_142_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124    19.135 r  dgb/VGA_RED[0]_i_76/O
                         net (fo=1, routed)           0.000    19.135    dgb/VGA_RED[0]_i_76_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    19.373 r  dgb/VGA_RED_reg[0]_i_45/O
                         net (fo=1, routed)           0.828    20.201    dgb/VGA_RED_reg[0]_i_45_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.298    20.499 r  dgb/VGA_RED[0]_i_29/O
                         net (fo=2, routed)           0.749    21.248    dgb/VGA_BLUE_reg[0]_9
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124    21.372 f  dgb/VGA_RED[0]_i_16/O
                         net (fo=8, routed)           0.446    21.818    nolabel_line193/VGA_CONTROL/hill_point_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.942 r  nolabel_line193/VGA_CONTROL/VGA_BLUE[0]_i_5/O
                         net (fo=11, routed)          0.662    22.604    dgb/v_cntr_reg_reg[0][0]
    SLICE_X41Y22         LUT6 (Prop_lut6_I2_O)        0.124    22.728 r  dgb/VGA_RED[2]_i_6/O
                         net (fo=1, routed)           0.149    22.877    nolabel_line193/VGA_CONTROL/player_char_point_5
    SLICE_X41Y22         LUT6 (Prop_lut6_I4_O)        0.124    23.001 r  nolabel_line193/VGA_CONTROL/VGA_RED[2]_i_2/O
                         net (fo=1, routed)           0.469    23.470    nolabel_line193/VGA_CONTROL/VGA_RED[2]_i_2_n_0
    SLICE_X41Y22         LUT6 (Prop_lut6_I0_O)        0.124    23.594 r  nolabel_line193/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    23.594    nolabel_line193/VGA_CONTROL_n_852
    SLICE_X41Y22         FDRE                                         r  nolabel_line193/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.433    14.034    nolabel_line193/CLK_VGA
    SLICE_X41Y22         FDRE                                         r  nolabel_line193/VGA_RED_reg[2]/C
                         clock pessimism              0.188    14.222    
                         clock uncertainty           -0.072    14.149    
    SLICE_X41Y22         FDRE (Setup_fdre_C_D)        0.029    14.178    nolabel_line193/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.178    
                         arrival time                         -23.594    
  -------------------------------------------------------------------
                         slack                                 -9.416    

Slack (VIOLATED) :        -9.370ns  (required time - arrival time)
  Source:                 nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line193/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.460ns  (logic 8.927ns (48.359%)  route 9.533ns (51.641%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT1=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.569     5.090    nolabel_line193/VGA_CONTROL/CLK
    SLICE_X13Y5          FDRE                                         r  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=152, routed)         0.483     6.029    nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[11]_0[1]
    SLICE_X15Y5          LUT1 (Prop_lut1_I0_O)        0.124     6.153 r  nolabel_line193/VGA_CONTROL/hill_point0_i_9/O
                         net (fo=1, routed)           0.000     6.153    nolabel_line193/VGA_CONTROL/hill_point0_i_9_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  nolabel_line193/VGA_CONTROL/hill_point0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.685    nolabel_line193/VGA_CONTROL/hill_point0_i_3_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  nolabel_line193/VGA_CONTROL/hill_point0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line193/VGA_CONTROL/hill_point0_i_2_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.112 r  nolabel_line193/VGA_CONTROL/hill_point0_i_1/O[3]
                         net (fo=4, routed)           0.715     7.827    dgb/v_cntr_reg_reg[11][10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.045 r  dgb/hill_point0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.047    dgb/hill_point0_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    13.565 r  dgb/hill_point/P[6]
                         net (fo=1042, routed)        2.256    15.821    dgb/hill_point__0[6]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    15.945 r  dgb/VGA_RED[0]_i_555/O
                         net (fo=1, routed)           0.562    16.507    dgb/VGA_RED[0]_i_555_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I3_O)        0.124    16.631 r  dgb/VGA_RED[0]_i_294/O
                         net (fo=1, routed)           1.108    17.740    dgb/VGA_RED[0]_i_294_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.864 r  dgb/VGA_RED[0]_i_142/O
                         net (fo=1, routed)           1.147    19.011    dgb/VGA_RED[0]_i_142_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124    19.135 r  dgb/VGA_RED[0]_i_76/O
                         net (fo=1, routed)           0.000    19.135    dgb/VGA_RED[0]_i_76_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    19.373 r  dgb/VGA_RED_reg[0]_i_45/O
                         net (fo=1, routed)           0.828    20.201    dgb/VGA_RED_reg[0]_i_45_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.298    20.499 r  dgb/VGA_RED[0]_i_29/O
                         net (fo=2, routed)           0.749    21.248    dgb/VGA_BLUE_reg[0]_9
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124    21.372 f  dgb/VGA_RED[0]_i_16/O
                         net (fo=8, routed)           0.446    21.818    nolabel_line193/VGA_CONTROL/hill_point_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.942 r  nolabel_line193/VGA_CONTROL/VGA_BLUE[0]_i_5/O
                         net (fo=11, routed)          0.631    22.573    nolabel_line193/VGA_CONTROL/VGA_BLUE_reg[0]_1
    SLICE_X39Y22         LUT6 (Prop_lut6_I0_O)        0.124    22.697 r  nolabel_line193/VGA_CONTROL/VGA_GREEN[1]_i_6/O
                         net (fo=1, routed)           0.154    22.851    nolabel_line193/VGA_CONTROL/VGA_GREEN[1]_i_6_n_0
    SLICE_X39Y22         LUT6 (Prop_lut6_I4_O)        0.124    22.975 r  nolabel_line193/VGA_CONTROL/VGA_GREEN[1]_i_2/O
                         net (fo=1, routed)           0.451    23.426    nolabel_line193/VGA_CONTROL/VGA_GREEN[1]_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.550 r  nolabel_line193/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    23.550    nolabel_line193/VGA_CONTROL_n_848
    SLICE_X43Y21         FDRE                                         r  nolabel_line193/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.435    14.036    nolabel_line193/CLK_VGA
    SLICE_X43Y21         FDRE                                         r  nolabel_line193/VGA_GREEN_reg[1]/C
                         clock pessimism              0.188    14.224    
                         clock uncertainty           -0.072    14.151    
    SLICE_X43Y21         FDRE (Setup_fdre_C_D)        0.029    14.180    nolabel_line193/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.180    
                         arrival time                         -23.550    
  -------------------------------------------------------------------
                         slack                                 -9.370    

Slack (VIOLATED) :        -9.317ns  (required time - arrival time)
  Source:                 nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line193/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.409ns  (logic 8.927ns (48.494%)  route 9.482ns (51.506%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT1=1 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.569     5.090    nolabel_line193/VGA_CONTROL/CLK
    SLICE_X13Y5          FDRE                                         r  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=152, routed)         0.483     6.029    nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[11]_0[1]
    SLICE_X15Y5          LUT1 (Prop_lut1_I0_O)        0.124     6.153 r  nolabel_line193/VGA_CONTROL/hill_point0_i_9/O
                         net (fo=1, routed)           0.000     6.153    nolabel_line193/VGA_CONTROL/hill_point0_i_9_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  nolabel_line193/VGA_CONTROL/hill_point0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.685    nolabel_line193/VGA_CONTROL/hill_point0_i_3_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  nolabel_line193/VGA_CONTROL/hill_point0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line193/VGA_CONTROL/hill_point0_i_2_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.112 r  nolabel_line193/VGA_CONTROL/hill_point0_i_1/O[3]
                         net (fo=4, routed)           0.715     7.827    dgb/v_cntr_reg_reg[11][10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.045 r  dgb/hill_point0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.047    dgb/hill_point0_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    13.565 r  dgb/hill_point/P[6]
                         net (fo=1042, routed)        2.256    15.821    dgb/hill_point__0[6]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    15.945 r  dgb/VGA_RED[0]_i_555/O
                         net (fo=1, routed)           0.562    16.507    dgb/VGA_RED[0]_i_555_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I3_O)        0.124    16.631 r  dgb/VGA_RED[0]_i_294/O
                         net (fo=1, routed)           1.108    17.740    dgb/VGA_RED[0]_i_294_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.864 r  dgb/VGA_RED[0]_i_142/O
                         net (fo=1, routed)           1.147    19.011    dgb/VGA_RED[0]_i_142_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124    19.135 r  dgb/VGA_RED[0]_i_76/O
                         net (fo=1, routed)           0.000    19.135    dgb/VGA_RED[0]_i_76_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    19.373 r  dgb/VGA_RED_reg[0]_i_45/O
                         net (fo=1, routed)           0.828    20.201    dgb/VGA_RED_reg[0]_i_45_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.298    20.499 r  dgb/VGA_RED[0]_i_29/O
                         net (fo=2, routed)           0.749    21.248    dgb/VGA_BLUE_reg[0]_9
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124    21.372 f  dgb/VGA_RED[0]_i_16/O
                         net (fo=8, routed)           0.487    21.859    nolabel_line193/VGA_CONTROL/hill_point_0
    SLICE_X40Y19         LUT4 (Prop_lut4_I1_O)        0.124    21.983 r  nolabel_line193/VGA_CONTROL/VGA_BLUE[0]_i_6/O
                         net (fo=2, routed)           0.412    22.395    nolabel_line193/VGA_CONTROL/VGA_game_cliff[10]
    SLICE_X41Y18         LUT6 (Prop_lut6_I2_O)        0.124    22.519 f  nolabel_line193/VGA_CONTROL/VGA_GREEN[0]_i_6/O
                         net (fo=1, routed)           0.263    22.782    nolabel_line193/VGA_CONTROL/VGA_GREEN[0]_i_6_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I1_O)        0.124    22.906 r  nolabel_line193/VGA_CONTROL/VGA_GREEN[0]_i_2/O
                         net (fo=1, routed)           0.469    23.375    nolabel_line193/VGA_CONTROL/VGA_GREEN[0]_i_2_n_0
    SLICE_X41Y18         LUT6 (Prop_lut6_I0_O)        0.124    23.499 r  nolabel_line193/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    23.499    nolabel_line193/VGA_CONTROL_n_847
    SLICE_X41Y18         FDRE                                         r  nolabel_line193/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.437    14.038    nolabel_line193/CLK_VGA
    SLICE_X41Y18         FDRE                                         r  nolabel_line193/VGA_GREEN_reg[0]/C
                         clock pessimism              0.188    14.226    
                         clock uncertainty           -0.072    14.153    
    SLICE_X41Y18         FDRE (Setup_fdre_C_D)        0.029    14.182    nolabel_line193/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -23.499    
  -------------------------------------------------------------------
                         slack                                 -9.317    

Slack (VIOLATED) :        -9.312ns  (required time - arrival time)
  Source:                 nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line193/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.404ns  (logic 8.927ns (48.507%)  route 9.477ns (51.493%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.569     5.090    nolabel_line193/VGA_CONTROL/CLK
    SLICE_X13Y5          FDRE                                         r  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=152, routed)         0.483     6.029    nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[11]_0[1]
    SLICE_X15Y5          LUT1 (Prop_lut1_I0_O)        0.124     6.153 r  nolabel_line193/VGA_CONTROL/hill_point0_i_9/O
                         net (fo=1, routed)           0.000     6.153    nolabel_line193/VGA_CONTROL/hill_point0_i_9_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  nolabel_line193/VGA_CONTROL/hill_point0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.685    nolabel_line193/VGA_CONTROL/hill_point0_i_3_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  nolabel_line193/VGA_CONTROL/hill_point0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line193/VGA_CONTROL/hill_point0_i_2_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.112 r  nolabel_line193/VGA_CONTROL/hill_point0_i_1/O[3]
                         net (fo=4, routed)           0.715     7.827    dgb/v_cntr_reg_reg[11][10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.045 r  dgb/hill_point0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.047    dgb/hill_point0_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    13.565 r  dgb/hill_point/P[6]
                         net (fo=1042, routed)        2.256    15.821    dgb/hill_point__0[6]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    15.945 f  dgb/VGA_RED[0]_i_555/O
                         net (fo=1, routed)           0.562    16.507    dgb/VGA_RED[0]_i_555_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I3_O)        0.124    16.631 f  dgb/VGA_RED[0]_i_294/O
                         net (fo=1, routed)           1.108    17.740    dgb/VGA_RED[0]_i_294_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.864 f  dgb/VGA_RED[0]_i_142/O
                         net (fo=1, routed)           1.147    19.011    dgb/VGA_RED[0]_i_142_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124    19.135 f  dgb/VGA_RED[0]_i_76/O
                         net (fo=1, routed)           0.000    19.135    dgb/VGA_RED[0]_i_76_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    19.373 f  dgb/VGA_RED_reg[0]_i_45/O
                         net (fo=1, routed)           0.828    20.201    dgb/VGA_RED_reg[0]_i_45_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.298    20.499 f  dgb/VGA_RED[0]_i_29/O
                         net (fo=2, routed)           0.749    21.248    dgb/VGA_BLUE_reg[0]_9
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124    21.372 r  dgb/VGA_RED[0]_i_16/O
                         net (fo=8, routed)           0.446    21.818    nolabel_line193/VGA_CONTROL/hill_point_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.942 f  nolabel_line193/VGA_CONTROL/VGA_BLUE[0]_i_5/O
                         net (fo=11, routed)          0.405    22.347    dgb/v_cntr_reg_reg[0][0]
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124    22.471 r  dgb/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.289    22.760    nolabel_line193/VGA_CONTROL/player_char_point_4
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.124    22.884 r  nolabel_line193/VGA_CONTROL/VGA_RED[0]_i_2/O
                         net (fo=2, routed)           0.486    23.370    nolabel_line193/VGA_CONTROL/VGA_RED[0]_i_2_n_0
    SLICE_X41Y21         LUT6 (Prop_lut6_I0_O)        0.124    23.494 r  nolabel_line193/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    23.494    nolabel_line193/VGA_CONTROL_n_850
    SLICE_X41Y21         FDRE                                         r  nolabel_line193/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.435    14.036    nolabel_line193/CLK_VGA
    SLICE_X41Y21         FDRE                                         r  nolabel_line193/VGA_RED_reg[0]/C
                         clock pessimism              0.188    14.224    
                         clock uncertainty           -0.072    14.151    
    SLICE_X41Y21         FDRE (Setup_fdre_C_D)        0.031    14.182    nolabel_line193/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -23.494    
  -------------------------------------------------------------------
                         slack                                 -9.312    

Slack (VIOLATED) :        -9.231ns  (required time - arrival time)
  Source:                 nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line193/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.322ns  (logic 8.927ns (48.722%)  route 9.395ns (51.278%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT1=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.037 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.569     5.090    nolabel_line193/VGA_CONTROL/CLK
    SLICE_X13Y5          FDRE                                         r  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=152, routed)         0.483     6.029    nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[11]_0[1]
    SLICE_X15Y5          LUT1 (Prop_lut1_I0_O)        0.124     6.153 r  nolabel_line193/VGA_CONTROL/hill_point0_i_9/O
                         net (fo=1, routed)           0.000     6.153    nolabel_line193/VGA_CONTROL/hill_point0_i_9_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  nolabel_line193/VGA_CONTROL/hill_point0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.685    nolabel_line193/VGA_CONTROL/hill_point0_i_3_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  nolabel_line193/VGA_CONTROL/hill_point0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line193/VGA_CONTROL/hill_point0_i_2_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.112 r  nolabel_line193/VGA_CONTROL/hill_point0_i_1/O[3]
                         net (fo=4, routed)           0.715     7.827    dgb/v_cntr_reg_reg[11][10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.045 r  dgb/hill_point0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.047    dgb/hill_point0_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    13.565 r  dgb/hill_point/P[6]
                         net (fo=1042, routed)        2.256    15.821    dgb/hill_point__0[6]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    15.945 f  dgb/VGA_RED[0]_i_555/O
                         net (fo=1, routed)           0.562    16.507    dgb/VGA_RED[0]_i_555_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I3_O)        0.124    16.631 f  dgb/VGA_RED[0]_i_294/O
                         net (fo=1, routed)           1.108    17.740    dgb/VGA_RED[0]_i_294_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.864 f  dgb/VGA_RED[0]_i_142/O
                         net (fo=1, routed)           1.147    19.011    dgb/VGA_RED[0]_i_142_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124    19.135 f  dgb/VGA_RED[0]_i_76/O
                         net (fo=1, routed)           0.000    19.135    dgb/VGA_RED[0]_i_76_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    19.373 f  dgb/VGA_RED_reg[0]_i_45/O
                         net (fo=1, routed)           0.828    20.201    dgb/VGA_RED_reg[0]_i_45_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.298    20.499 f  dgb/VGA_RED[0]_i_29/O
                         net (fo=2, routed)           0.749    21.248    dgb/VGA_BLUE_reg[0]_9
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124    21.372 r  dgb/VGA_RED[0]_i_16/O
                         net (fo=8, routed)           0.446    21.818    nolabel_line193/VGA_CONTROL/hill_point_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.942 f  nolabel_line193/VGA_CONTROL/VGA_BLUE[0]_i_5/O
                         net (fo=11, routed)          0.514    22.456    nolabel_line193/VGA_CONTROL/VGA_BLUE_reg[0]_1
    SLICE_X43Y20         LUT6 (Prop_lut6_I5_O)        0.124    22.580 f  nolabel_line193/VGA_CONTROL/VGA_GREEN[3]_i_6/O
                         net (fo=1, routed)           0.151    22.731    nolabel_line193/VGA_CONTROL/VGA_GREEN[3]_i_6_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.855 r  nolabel_line193/VGA_CONTROL/VGA_GREEN[3]_i_2/O
                         net (fo=1, routed)           0.433    23.288    nolabel_line193/VGA_CONTROL/VGA_GREEN[3]_i_2_n_0
    SLICE_X43Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.412 r  nolabel_line193/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000    23.412    nolabel_line193/VGA_CONTROL_n_854
    SLICE_X43Y20         FDRE                                         r  nolabel_line193/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.436    14.037    nolabel_line193/CLK_VGA
    SLICE_X43Y20         FDRE                                         r  nolabel_line193/VGA_GREEN_reg[3]/C
                         clock pessimism              0.188    14.225    
                         clock uncertainty           -0.072    14.152    
    SLICE_X43Y20         FDRE (Setup_fdre_C_D)        0.029    14.181    nolabel_line193/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -23.412    
  -------------------------------------------------------------------
                         slack                                 -9.231    

Slack (VIOLATED) :        -9.223ns  (required time - arrival time)
  Source:                 nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line193/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.312ns  (logic 8.927ns (48.750%)  route 9.385ns (51.250%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT1=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.569     5.090    nolabel_line193/VGA_CONTROL/CLK
    SLICE_X13Y5          FDRE                                         r  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=152, routed)         0.483     6.029    nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[11]_0[1]
    SLICE_X15Y5          LUT1 (Prop_lut1_I0_O)        0.124     6.153 r  nolabel_line193/VGA_CONTROL/hill_point0_i_9/O
                         net (fo=1, routed)           0.000     6.153    nolabel_line193/VGA_CONTROL/hill_point0_i_9_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  nolabel_line193/VGA_CONTROL/hill_point0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.685    nolabel_line193/VGA_CONTROL/hill_point0_i_3_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  nolabel_line193/VGA_CONTROL/hill_point0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line193/VGA_CONTROL/hill_point0_i_2_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.112 r  nolabel_line193/VGA_CONTROL/hill_point0_i_1/O[3]
                         net (fo=4, routed)           0.715     7.827    dgb/v_cntr_reg_reg[11][10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.045 r  dgb/hill_point0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.047    dgb/hill_point0_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    13.565 r  dgb/hill_point/P[6]
                         net (fo=1042, routed)        2.256    15.821    dgb/hill_point__0[6]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    15.945 r  dgb/VGA_RED[0]_i_555/O
                         net (fo=1, routed)           0.562    16.507    dgb/VGA_RED[0]_i_555_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I3_O)        0.124    16.631 r  dgb/VGA_RED[0]_i_294/O
                         net (fo=1, routed)           1.108    17.740    dgb/VGA_RED[0]_i_294_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.864 r  dgb/VGA_RED[0]_i_142/O
                         net (fo=1, routed)           1.147    19.011    dgb/VGA_RED[0]_i_142_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124    19.135 r  dgb/VGA_RED[0]_i_76/O
                         net (fo=1, routed)           0.000    19.135    dgb/VGA_RED[0]_i_76_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    19.373 r  dgb/VGA_RED_reg[0]_i_45/O
                         net (fo=1, routed)           0.828    20.201    dgb/VGA_RED_reg[0]_i_45_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.298    20.499 r  dgb/VGA_RED[0]_i_29/O
                         net (fo=2, routed)           0.749    21.248    dgb/VGA_BLUE_reg[0]_9
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124    21.372 f  dgb/VGA_RED[0]_i_16/O
                         net (fo=8, routed)           0.446    21.818    nolabel_line193/VGA_CONTROL/hill_point_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.942 r  nolabel_line193/VGA_CONTROL/VGA_BLUE[0]_i_5/O
                         net (fo=11, routed)          0.470    22.412    nolabel_line193/VGA_CONTROL/VGA_BLUE_reg[0]_1
    SLICE_X37Y19         LUT6 (Prop_lut6_I0_O)        0.124    22.536 r  nolabel_line193/VGA_CONTROL/VGA_GREEN[2]_i_6/O
                         net (fo=1, routed)           0.149    22.685    nolabel_line193/VGA_CONTROL/VGA_GREEN[2]_i_6_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I4_O)        0.124    22.809 r  nolabel_line193/VGA_CONTROL/VGA_GREEN[2]_i_2/O
                         net (fo=1, routed)           0.469    23.278    nolabel_line193/VGA_CONTROL/VGA_GREEN[2]_i_2_n_0
    SLICE_X37Y19         LUT6 (Prop_lut6_I0_O)        0.124    23.402 r  nolabel_line193/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000    23.402    nolabel_line193/VGA_CONTROL_n_849
    SLICE_X37Y19         FDRE                                         r  nolabel_line193/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.434    14.035    nolabel_line193/CLK_VGA
    SLICE_X37Y19         FDRE                                         r  nolabel_line193/VGA_GREEN_reg[2]/C
                         clock pessimism              0.188    14.223    
                         clock uncertainty           -0.072    14.150    
    SLICE_X37Y19         FDRE (Setup_fdre_C_D)        0.029    14.179    nolabel_line193/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         14.179    
                         arrival time                         -23.402    
  -------------------------------------------------------------------
                         slack                                 -9.223    

Slack (VIOLATED) :        -9.219ns  (required time - arrival time)
  Source:                 nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line193/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.312ns  (logic 8.927ns (48.748%)  route 9.385ns (51.252%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.036 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.569     5.090    nolabel_line193/VGA_CONTROL/CLK
    SLICE_X13Y5          FDRE                                         r  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=152, routed)         0.483     6.029    nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[11]_0[1]
    SLICE_X15Y5          LUT1 (Prop_lut1_I0_O)        0.124     6.153 r  nolabel_line193/VGA_CONTROL/hill_point0_i_9/O
                         net (fo=1, routed)           0.000     6.153    nolabel_line193/VGA_CONTROL/hill_point0_i_9_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  nolabel_line193/VGA_CONTROL/hill_point0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.685    nolabel_line193/VGA_CONTROL/hill_point0_i_3_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  nolabel_line193/VGA_CONTROL/hill_point0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line193/VGA_CONTROL/hill_point0_i_2_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.112 r  nolabel_line193/VGA_CONTROL/hill_point0_i_1/O[3]
                         net (fo=4, routed)           0.715     7.827    dgb/v_cntr_reg_reg[11][10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.045 r  dgb/hill_point0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.047    dgb/hill_point0_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    13.565 r  dgb/hill_point/P[6]
                         net (fo=1042, routed)        2.256    15.821    dgb/hill_point__0[6]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    15.945 f  dgb/VGA_RED[0]_i_555/O
                         net (fo=1, routed)           0.562    16.507    dgb/VGA_RED[0]_i_555_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I3_O)        0.124    16.631 f  dgb/VGA_RED[0]_i_294/O
                         net (fo=1, routed)           1.108    17.740    dgb/VGA_RED[0]_i_294_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.864 f  dgb/VGA_RED[0]_i_142/O
                         net (fo=1, routed)           1.147    19.011    dgb/VGA_RED[0]_i_142_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124    19.135 f  dgb/VGA_RED[0]_i_76/O
                         net (fo=1, routed)           0.000    19.135    dgb/VGA_RED[0]_i_76_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    19.373 f  dgb/VGA_RED_reg[0]_i_45/O
                         net (fo=1, routed)           0.828    20.201    dgb/VGA_RED_reg[0]_i_45_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.298    20.499 f  dgb/VGA_RED[0]_i_29/O
                         net (fo=2, routed)           0.749    21.248    dgb/VGA_BLUE_reg[0]_9
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124    21.372 r  dgb/VGA_RED[0]_i_16/O
                         net (fo=8, routed)           0.446    21.818    nolabel_line193/VGA_CONTROL/hill_point_0
    SLICE_X39Y19         LUT6 (Prop_lut6_I3_O)        0.124    21.942 f  nolabel_line193/VGA_CONTROL/VGA_BLUE[0]_i_5/O
                         net (fo=11, routed)          0.405    22.347    dgb/v_cntr_reg_reg[0][0]
    SLICE_X41Y20         LUT2 (Prop_lut2_I1_O)        0.124    22.471 r  dgb/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.289    22.760    nolabel_line193/VGA_CONTROL/player_char_point_4
    SLICE_X41Y21         LUT6 (Prop_lut6_I3_O)        0.124    22.884 r  nolabel_line193/VGA_CONTROL/VGA_RED[0]_i_2/O
                         net (fo=2, routed)           0.394    23.279    nolabel_line193/VGA_CONTROL/VGA_RED[0]_i_2_n_0
    SLICE_X43Y21         LUT6 (Prop_lut6_I4_O)        0.124    23.403 r  nolabel_line193/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    23.403    nolabel_line193/VGA_CONTROL_n_843
    SLICE_X43Y21         FDRE                                         r  nolabel_line193/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.435    14.036    nolabel_line193/CLK_VGA
    SLICE_X43Y21         FDRE                                         r  nolabel_line193/VGA_BLUE_reg[1]/C
                         clock pessimism              0.188    14.224    
                         clock uncertainty           -0.072    14.151    
    SLICE_X43Y21         FDRE (Setup_fdre_C_D)        0.032    14.183    nolabel_line193/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.183    
                         arrival time                         -23.403    
  -------------------------------------------------------------------
                         slack                                 -9.219    

Slack (VIOLATED) :        -9.184ns  (required time - arrival time)
  Source:                 nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line193/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.276ns  (logic 8.803ns (48.166%)  route 9.473ns (51.834%))
  Logic Levels:           16  (CARRY4=3 DSP48E1=2 LUT1=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.038 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.569     5.090    nolabel_line193/VGA_CONTROL/CLK
    SLICE_X13Y5          FDRE                                         r  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=152, routed)         0.483     6.029    nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[11]_0[1]
    SLICE_X15Y5          LUT1 (Prop_lut1_I0_O)        0.124     6.153 r  nolabel_line193/VGA_CONTROL/hill_point0_i_9/O
                         net (fo=1, routed)           0.000     6.153    nolabel_line193/VGA_CONTROL/hill_point0_i_9_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  nolabel_line193/VGA_CONTROL/hill_point0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.685    nolabel_line193/VGA_CONTROL/hill_point0_i_3_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  nolabel_line193/VGA_CONTROL/hill_point0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line193/VGA_CONTROL/hill_point0_i_2_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.112 r  nolabel_line193/VGA_CONTROL/hill_point0_i_1/O[3]
                         net (fo=4, routed)           0.715     7.827    dgb/v_cntr_reg_reg[11][10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.045 r  dgb/hill_point0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.047    dgb/hill_point0_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    13.565 r  dgb/hill_point/P[6]
                         net (fo=1042, routed)        2.256    15.821    dgb/hill_point__0[6]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    15.945 r  dgb/VGA_RED[0]_i_555/O
                         net (fo=1, routed)           0.562    16.507    dgb/VGA_RED[0]_i_555_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I3_O)        0.124    16.631 r  dgb/VGA_RED[0]_i_294/O
                         net (fo=1, routed)           1.108    17.740    dgb/VGA_RED[0]_i_294_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.864 r  dgb/VGA_RED[0]_i_142/O
                         net (fo=1, routed)           1.147    19.011    dgb/VGA_RED[0]_i_142_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124    19.135 r  dgb/VGA_RED[0]_i_76/O
                         net (fo=1, routed)           0.000    19.135    dgb/VGA_RED[0]_i_76_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    19.373 r  dgb/VGA_RED_reg[0]_i_45/O
                         net (fo=1, routed)           0.828    20.201    dgb/VGA_RED_reg[0]_i_45_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.298    20.499 r  dgb/VGA_RED[0]_i_29/O
                         net (fo=2, routed)           0.749    21.248    dgb/VGA_BLUE_reg[0]_9
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124    21.372 f  dgb/VGA_RED[0]_i_16/O
                         net (fo=8, routed)           0.487    21.859    nolabel_line193/VGA_CONTROL/hill_point_0
    SLICE_X40Y19         LUT4 (Prop_lut4_I1_O)        0.124    21.983 r  nolabel_line193/VGA_CONTROL/VGA_BLUE[0]_i_6/O
                         net (fo=2, routed)           0.652    22.635    nolabel_line193/VGA_CONTROL/VGA_game_cliff[10]
    SLICE_X40Y18         LUT6 (Prop_lut6_I4_O)        0.124    22.759 r  nolabel_line193/VGA_CONTROL/VGA_BLUE[0]_i_2/O
                         net (fo=1, routed)           0.484    23.243    nolabel_line193/VGA_CONTROL/VGA_BLUE[0]_i_2_n_0
    SLICE_X40Y18         LUT6 (Prop_lut6_I0_O)        0.124    23.367 r  nolabel_line193/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    23.367    nolabel_line193/VGA_CONTROL_n_844
    SLICE_X40Y18         FDRE                                         r  nolabel_line193/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.437    14.038    nolabel_line193/CLK_VGA
    SLICE_X40Y18         FDRE                                         r  nolabel_line193/VGA_BLUE_reg[0]/C
                         clock pessimism              0.188    14.226    
                         clock uncertainty           -0.072    14.153    
    SLICE_X40Y18         FDRE (Setup_fdre_C_D)        0.029    14.182    nolabel_line193/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.182    
                         arrival time                         -23.367    
  -------------------------------------------------------------------
                         slack                                 -9.184    

Slack (VIOLATED) :        -9.169ns  (required time - arrival time)
  Source:                 nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            nolabel_line193/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.260ns  (logic 8.927ns (48.889%)  route 9.333ns (51.111%))
  Logic Levels:           17  (CARRY4=3 DSP48E1=2 LUT1=1 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.035 - 9.259 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.575     5.096    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.569     5.090    nolabel_line193/VGA_CONTROL/CLK
    SLICE_X13Y5          FDRE                                         r  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y5          FDRE (Prop_fdre_C_Q)         0.456     5.546 f  nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[1]/Q
                         net (fo=152, routed)         0.483     6.029    nolabel_line193/VGA_CONTROL/v_cntr_reg_reg[11]_0[1]
    SLICE_X15Y5          LUT1 (Prop_lut1_I0_O)        0.124     6.153 r  nolabel_line193/VGA_CONTROL/hill_point0_i_9/O
                         net (fo=1, routed)           0.000     6.153    nolabel_line193/VGA_CONTROL/hill_point0_i_9_n_0
    SLICE_X15Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.685 r  nolabel_line193/VGA_CONTROL/hill_point0_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.685    nolabel_line193/VGA_CONTROL/hill_point0_i_3_n_0
    SLICE_X15Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.799 r  nolabel_line193/VGA_CONTROL/hill_point0_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.799    nolabel_line193/VGA_CONTROL/hill_point0_i_2_n_0
    SLICE_X15Y7          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.112 r  nolabel_line193/VGA_CONTROL/hill_point0_i_1/O[3]
                         net (fo=4, routed)           0.715     7.827    dgb/v_cntr_reg_reg[11][10]
    DSP48_X0Y2           DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.218    12.045 r  dgb/hill_point0/PCOUT[47]
                         net (fo=1, routed)           0.002    12.047    dgb/hill_point0_n_106
    DSP48_X0Y3           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    13.565 r  dgb/hill_point/P[6]
                         net (fo=1042, routed)        2.256    15.821    dgb/hill_point__0[6]
    SLICE_X5Y23          LUT6 (Prop_lut6_I1_O)        0.124    15.945 f  dgb/VGA_RED[0]_i_555/O
                         net (fo=1, routed)           0.562    16.507    dgb/VGA_RED[0]_i_555_n_0
    SLICE_X7Y23          LUT5 (Prop_lut5_I3_O)        0.124    16.631 f  dgb/VGA_RED[0]_i_294/O
                         net (fo=1, routed)           1.108    17.740    dgb/VGA_RED[0]_i_294_n_0
    SLICE_X15Y34         LUT6 (Prop_lut6_I3_O)        0.124    17.864 f  dgb/VGA_RED[0]_i_142/O
                         net (fo=1, routed)           1.147    19.011    dgb/VGA_RED[0]_i_142_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I0_O)        0.124    19.135 f  dgb/VGA_RED[0]_i_76/O
                         net (fo=1, routed)           0.000    19.135    dgb/VGA_RED[0]_i_76_n_0
    SLICE_X37Y32         MUXF7 (Prop_muxf7_I0_O)      0.238    19.373 f  dgb/VGA_RED_reg[0]_i_45/O
                         net (fo=1, routed)           0.828    20.201    dgb/VGA_RED_reg[0]_i_45_n_0
    SLICE_X37Y32         LUT6 (Prop_lut6_I3_O)        0.298    20.499 f  dgb/VGA_RED[0]_i_29/O
                         net (fo=2, routed)           0.749    21.248    dgb/VGA_BLUE_reg[0]_9
    SLICE_X36Y19         LUT4 (Prop_lut4_I3_O)        0.124    21.372 r  dgb/VGA_RED[0]_i_16/O
                         net (fo=8, routed)           0.745    22.117    nolabel_line193/VGA_CONTROL/hill_point_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I2_O)        0.124    22.241 r  nolabel_line193/VGA_CONTROL/VGA_RED[1]_i_16/O
                         net (fo=1, routed)           0.279    22.520    nolabel_line193/VGA_CONTROL/VGA_game_cliff[1]
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124    22.644 f  nolabel_line193/VGA_CONTROL/VGA_RED[1]_i_6/O
                         net (fo=1, routed)           0.158    22.802    nolabel_line193/VGA_CONTROL/VGA_RED[1]_i_6_n_0
    SLICE_X40Y20         LUT6 (Prop_lut6_I1_O)        0.124    22.926 r  nolabel_line193/VGA_CONTROL/VGA_RED[1]_i_2/O
                         net (fo=1, routed)           0.300    23.226    nolabel_line193/VGA_CONTROL/VGA_RED[1]_i_2_n_0
    SLICE_X39Y20         LUT6 (Prop_lut6_I0_O)        0.124    23.350 r  nolabel_line193/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    23.350    nolabel_line193/VGA_CONTROL_n_851
    SLICE_X39Y20         FDRE                                         r  nolabel_line193/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.457    14.058    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.600 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         1.434    14.035    nolabel_line193/CLK_VGA
    SLICE_X39Y20         FDRE                                         r  nolabel_line193/VGA_RED_reg[1]/C
                         clock pessimism              0.188    14.223    
                         clock uncertainty           -0.072    14.150    
    SLICE_X39Y20         FDRE (Setup_fdre_C_D)        0.031    14.181    nolabel_line193/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.181    
                         arrival time                         -23.350    
  -------------------------------------------------------------------
                         slack                                 -9.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 dgb/recording_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recording_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.758%)  route 0.089ns (28.242%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.595     1.478    dgb/CLK_VGA
    SLICE_X58Y48         FDRE                                         r  dgb/recording_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y48         FDRE (Prop_fdre_C_Q)         0.128     1.606 r  dgb/recording_counter_reg[3]/Q
                         net (fo=3, routed)           0.089     1.695    dgb/recording_counter_reg_n_0_[3]
    SLICE_X58Y48         LUT6 (Prop_lut6_I0_O)        0.099     1.794 r  dgb/recording_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.794    dgb/p_0_in__1[4]
    SLICE_X58Y48         FDRE                                         r  dgb/recording_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.865     1.992    dgb/CLK_VGA
    SLICE_X58Y48         FDRE                                         r  dgb/recording_counter_reg[4]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X58Y48         FDRE (Hold_fdre_C_D)         0.092     1.570    dgb/recording_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dgb/player_vert_upper_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_upper_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.556     1.439    dgb/CLK_VGA
    SLICE_X9Y21          FDSE                                         r  dgb/player_vert_upper_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDSE (Prop_fdse_C_Q)         0.141     1.580 r  dgb/player_vert_upper_reg[4]/Q
                         net (fo=4, routed)           0.079     1.659    dgb/player_vert_upper_reg[4]
    SLICE_X9Y21          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.783 r  dgb/player_vert_upper_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.783    dgb/player_vert_upper_reg[4]_i_1_n_6
    SLICE_X9Y21          FDRE                                         r  dgb/player_vert_upper_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.824     1.951    dgb/CLK_VGA
    SLICE_X9Y21          FDRE                                         r  dgb/player_vert_upper_reg[5]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.105     1.544    dgb/player_vert_upper_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dgb/recording_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/recording_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.593     1.476    dgb/CLK_VGA
    SLICE_X58Y40         FDRE                                         r  dgb/recording_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y40         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  dgb/recording_counter_reg[8]/Q
                         net (fo=3, routed)           0.145     1.762    dgb/recording_counter_reg_n_0_[8]
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  dgb/recording_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     1.807    dgb/p_0_in__1[9]
    SLICE_X58Y40         FDRE                                         r  dgb/recording_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.863     1.990    dgb/CLK_VGA
    SLICE_X58Y40         FDRE                                         r  dgb/recording_counter_reg[9]/C
                         clock pessimism             -0.514     1.476    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.092     1.568    dgb/recording_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dgb/player_vert_upper_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_upper_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.556     1.439    dgb/CLK_VGA
    SLICE_X9Y22          FDSE                                         r  dgb/player_vert_upper_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDSE (Prop_fdse_C_Q)         0.141     1.580 r  dgb/player_vert_upper_reg[8]/Q
                         net (fo=4, routed)           0.079     1.659    dgb/player_vert_upper_reg[8]
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.783 r  dgb/player_vert_upper_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.783    dgb/player_vert_upper_reg[8]_i_1_n_6
    SLICE_X9Y22          FDRE                                         r  dgb/player_vert_upper_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.823     1.950    dgb/CLK_VGA
    SLICE_X9Y22          FDRE                                         r  dgb/player_vert_upper_reg[9]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.105     1.544    dgb/player_vert_upper_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dgb/player_vert_upper_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_upper_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.557     1.440    dgb/CLK_VGA
    SLICE_X9Y20          FDRE                                         r  dgb/player_vert_upper_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  dgb/player_vert_upper_reg[0]/Q
                         net (fo=4, routed)           0.079     1.660    dgb/player_vert_upper_reg[0]
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.784 r  dgb/player_vert_upper_reg[0]_i_3/O[1]
                         net (fo=1, routed)           0.000     1.784    dgb/player_vert_upper_reg[0]_i_3_n_6
    SLICE_X9Y20          FDSE                                         r  dgb/player_vert_upper_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.825     1.952    dgb/CLK_VGA
    SLICE_X9Y20          FDSE                                         r  dgb/player_vert_upper_reg[1]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y20          FDSE (Hold_fdse_C_D)         0.105     1.545    dgb/player_vert_upper_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 dgb/player_vert_lower_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (76.990%)  route 0.079ns (23.010%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.558     1.441    dgb/CLK_VGA
    SLICE_X13Y19         FDSE                                         r  dgb/player_vert_lower_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDSE (Prop_fdse_C_Q)         0.141     1.582 r  dgb/player_vert_lower_reg[8]/Q
                         net (fo=5, routed)           0.079     1.661    dgb/player_vert_lower_reg[8]
    SLICE_X13Y19         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.785 r  dgb/player_vert_lower_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.785    dgb/player_vert_lower_reg[8]_i_1_n_6
    SLICE_X13Y19         FDRE                                         r  dgb/player_vert_lower_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.826     1.953    dgb/CLK_VGA
    SLICE_X13Y19         FDRE                                         r  dgb/player_vert_lower_reg[9]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    dgb/player_vert_lower_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dgb/player_vert_upper_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_upper_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.556     1.439    dgb/CLK_VGA
    SLICE_X9Y22          FDRE                                         r  dgb/player_vert_upper_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  dgb/player_vert_upper_reg[10]/Q
                         net (fo=4, routed)           0.079     1.659    dgb/player_vert_upper_reg[10]
    SLICE_X9Y22          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.786 r  dgb/player_vert_upper_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.786    dgb/player_vert_upper_reg[8]_i_1_n_4
    SLICE_X9Y22          FDRE                                         r  dgb/player_vert_upper_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.823     1.950    dgb/CLK_VGA
    SLICE_X9Y22          FDRE                                         r  dgb/player_vert_upper_reg[11]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X9Y22          FDRE (Hold_fdre_C_D)         0.105     1.544    dgb/player_vert_upper_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dgb/player_vert_upper_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_upper_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.557     1.440    dgb/CLK_VGA
    SLICE_X9Y20          FDSE                                         r  dgb/player_vert_upper_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDSE (Prop_fdse_C_Q)         0.141     1.581 r  dgb/player_vert_upper_reg[2]/Q
                         net (fo=4, routed)           0.079     1.660    dgb/player_vert_upper_reg[2]
    SLICE_X9Y20          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.787 r  dgb/player_vert_upper_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     1.787    dgb/player_vert_upper_reg[0]_i_3_n_4
    SLICE_X9Y20          FDSE                                         r  dgb/player_vert_upper_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.825     1.952    dgb/CLK_VGA
    SLICE_X9Y20          FDSE                                         r  dgb/player_vert_upper_reg[3]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X9Y20          FDSE (Hold_fdse_C_D)         0.105     1.545    dgb/player_vert_upper_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dgb/player_vert_lower_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_lower_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.203%)  route 0.079ns (22.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.558     1.441    dgb/CLK_VGA
    SLICE_X13Y19         FDRE                                         r  dgb/player_vert_lower_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  dgb/player_vert_lower_reg[10]/Q
                         net (fo=4, routed)           0.079     1.661    dgb/player_vert_lower_reg[10]
    SLICE_X13Y19         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.788 r  dgb/player_vert_lower_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.788    dgb/player_vert_lower_reg[8]_i_1_n_4
    SLICE_X13Y19         FDRE                                         r  dgb/player_vert_lower_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.826     1.953    dgb/CLK_VGA
    SLICE_X13Y19         FDRE                                         r  dgb/player_vert_lower_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X13Y19         FDRE (Hold_fdre_C_D)         0.105     1.546    dgb/player_vert_lower_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 dgb/player_vert_upper_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            dgb/player_vert_upper_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.268ns (77.189%)  route 0.079ns (22.811%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.549     1.432    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.556     1.439    dgb/CLK_VGA
    SLICE_X9Y21          FDSE                                         r  dgb/player_vert_upper_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDSE (Prop_fdse_C_Q)         0.141     1.580 r  dgb/player_vert_upper_reg[6]/Q
                         net (fo=4, routed)           0.079     1.659    dgb/player_vert_upper_reg[6]
    SLICE_X9Y21          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     1.786 r  dgb/player_vert_upper_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.786    dgb/player_vert_upper_reg[4]_i_1_n_4
    SLICE_X9Y21          FDRE                                         r  dgb/player_vert_upper_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.817     1.944    nolabel_line193/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    nolabel_line193/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  nolabel_line193/VGA_CLK_108M/clkout1_buf/O
                         net (fo=827, routed)         0.824     1.951    dgb/CLK_VGA
    SLICE_X9Y21          FDRE                                         r  dgb/player_vert_upper_reg[7]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X9Y21          FDRE (Hold_fdre_C_D)         0.105     1.544    dgb/player_vert_upper_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.242    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y10     dgb/hp_bar_text/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y14     draw_my_freq/ins/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y14     draw_my_freq/ins/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      dt_mode_one/modes/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y0      dt_mode_one/modes/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X0Y11     my_bt/open_option/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X1Y2      dt_mode_one/noise/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y10     dt_mode_one/open_option/FontRom/fontRow_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y10     dt_mode_one/open_option/FontRom/fontRow_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         9.259       6.683      RAMB18_X2Y1      dt_mode_one/sw0/FontRom/fontRow_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X30Y25     dgb/recorded_wave_reg_1024_1087_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X30Y25     dgb/recorded_wave_reg_1024_1087_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X30Y25     dgb/recorded_wave_reg_1024_1087_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X30Y25     dgb/recorded_wave_reg_1024_1087_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X30Y24     dgb/recorded_wave_reg_1216_1279_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X30Y24     dgb/recorded_wave_reg_1216_1279_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X30Y24     dgb/recorded_wave_reg_1216_1279_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X30Y24     dgb/recorded_wave_reg_1216_1279_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y20      dgb/recorded_wave_reg_128_191_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y20      dgb/recorded_wave_reg_128_191_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X10Y19     dgb/recorded_wave_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X10Y19     dgb/recorded_wave_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X10Y19     dgb/recorded_wave_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X10Y19     dgb/recorded_wave_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y16      dgb/recorded_wave_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y16      dgb/recorded_wave_reg_0_63_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y16      dgb/recorded_wave_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y16      dgb/recorded_wave_reg_0_63_6_8/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y16      dgb/recorded_wave_reg_0_63_6_8/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.630       3.380      SLICE_X2Y16      dgb/recorded_wave_reg_0_63_6_8/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5    nolabel_line193/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  nolabel_line193/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



