<stg><name>face_detect_Pipeline_nearestNeighborL1_nearestNeighborL1_1</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="9" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
newFuncRoot:3 %sext_ln357_1_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sext_ln357_1

]]></Node>
<StgValue><ssdm name="sext_ln357_1_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %result_18_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %result_18

]]></Node>
<StgValue><ssdm name="result_18_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %result_19_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %result_19

]]></Node>
<StgValue><ssdm name="result_19_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
newFuncRoot:6 %y_ratio_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %y_ratio

]]></Node>
<StgValue><ssdm name="y_ratio_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="28">
<![CDATA[
newFuncRoot:7 %sext_ln357_1_cast = sext i28 %sext_ln357_1_read

]]></Node>
<StgValue><ssdm name="sext_ln357_1_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %Data, void @empty_6, i32 0, i32 0, void @empty_5, i32 4294967295, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i17 0, i17 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln347 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:11 %store_ln345 = store i9 0, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.body6.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body6.i:0 %indvar_flatten_load = load i17 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body6.i:1 %icmp_ln361 = icmp_eq  i17 %indvar_flatten_load, i17 76800

]]></Node>
<StgValue><ssdm name="icmp_ln361"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body6.i:2 %add_ln361_1 = add i17 %indvar_flatten_load, i17 1

]]></Node>
<StgValue><ssdm name="add_ln361_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body6.i:3 %br_ln361 = br i1 %icmp_ln361, void %for.inc17.i, void %_Z11imageScaleriiPA320_hiiS0_.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln361"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
for.inc17.i:0 %j_load = load i9 %j

]]></Node>
<StgValue><ssdm name="j_load"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc17.i:1 %i_load = load i8 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc17.i:2 %add_ln361 = add i8 %i_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln361"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc17.i:5 %icmp_ln364 = icmp_eq  i9 %j_load, i9 320

]]></Node>
<StgValue><ssdm name="icmp_ln364"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
for.inc17.i:6 %select_ln347 = select i1 %icmp_ln364, i9 0, i9 %j_load

]]></Node>
<StgValue><ssdm name="select_ln347"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc17.i:7 %select_ln361 = select i1 %icmp_ln364, i8 %add_ln361, i8 %i_load

]]></Node>
<StgValue><ssdm name="select_ln361"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc17.i:8 %tmp_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln361, i8 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="17" op_0_bw="16">
<![CDATA[
for.inc17.i:9 %zext_ln368 = zext i16 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln368"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
for.inc17.i:10 %tmp_9 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %select_ln361, i6 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="14">
<![CDATA[
for.inc17.i:11 %zext_ln368_1 = zext i14 %tmp_9

]]></Node>
<StgValue><ssdm name="zext_ln368_1"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc17.i:12 %add_ln368 = add i17 %zext_ln368, i17 %zext_ln368_1

]]></Node>
<StgValue><ssdm name="add_ln368"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="8">
<![CDATA[
for.inc17.i:13 %zext_ln361 = zext i8 %select_ln361

]]></Node>
<StgValue><ssdm name="zext_ln361"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="8">
<![CDATA[
for.inc17.i:14 %i_cast3 = zext i8 %select_ln361

]]></Node>
<StgValue><ssdm name="i_cast3"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc17.i:15 %empty = mul i24 %i_cast3, i24 %y_ratio_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc17.i:22 %slt = icmp_slt  i32 %zext_ln361, i32 %result_19_read

]]></Node>
<StgValue><ssdm name="slt"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.i:23 %rev = xor i1 %slt, i1 1

]]></Node>
<StgValue><ssdm name="rev"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="9">
<![CDATA[
for.inc17.i:28 %zext_ln364 = zext i9 %select_ln347

]]></Node>
<StgValue><ssdm name="zext_ln364"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc17.i:30 %icmp_ln366 = icmp_slt  i32 %zext_ln364, i32 %result_18_read

]]></Node>
<StgValue><ssdm name="icmp_ln366"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.i:31 %xor_ln366 = xor i1 %icmp_ln366, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln366"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc17.i:32 %or_ln366 = or i1 %xor_ln366, i1 %rev

]]></Node>
<StgValue><ssdm name="or_ln366"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc17.i:33 %br_ln366 = br i1 %or_ln366, void %if.then.i, void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln366"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="4" lat="4">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
<literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:0 %mul_ln368 = mul i32 %zext_ln364, i32 %sext_ln357_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln368"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.inc.i:0 %add_ln364 = add i9 %select_ln347, i9 1

]]></Node>
<StgValue><ssdm name="add_ln364"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:1 %store_ln361 = store i17 %add_ln361_1, i17 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln361"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:2 %store_ln347 = store i8 %select_ln361, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="9" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i:3 %store_ln345 = store i9 %add_ln364, i9 %j

]]></Node>
<StgValue><ssdm name="store_ln345"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i:4 %br_ln364 = br void %for.body6.i

]]></Node>
<StgValue><ssdm name="br_ln364"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc17.i:15 %empty = mul i24 %i_cast3, i24 %y_ratio_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="17" op_0_bw="9">
<![CDATA[
for.inc17.i:24 %zext_ln368_4 = zext i9 %select_ln347

]]></Node>
<StgValue><ssdm name="zext_ln368_4"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc17.i:25 %add_ln368_2 = add i17 %add_ln368, i17 %zext_ln368_4

]]></Node>
<StgValue><ssdm name="add_ln368_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="3" lat="4">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:0 %mul_ln368 = mul i32 %zext_ln364, i32 %sext_ln357_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln368"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="62" st_id="5" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc17.i:15 %empty = mul i24 %i_cast3, i24 %y_ratio_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="2" lat="4">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:0 %mul_ln368 = mul i32 %zext_ln364, i32 %sext_ln357_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln368"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc17.i:15 %empty = mul i24 %i_cast3, i24 %y_ratio_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="4">
<core>Mul_DSP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then.i:0 %mul_ln368 = mul i32 %zext_ln364, i32 %sext_ln357_1_cast

]]></Node>
<StgValue><ssdm name="mul_ln368"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
if.then.i:1 %trunc_ln7 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln368, i32 16, i32 31

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="67" st_id="7" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
for.inc17.i:15 %empty = mul i24 %i_cast3, i24 %y_ratio_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="68" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc17.i:16 %tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %empty, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="69" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc17.i:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @nearestNeighborL1_nearestNeighborL1_1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc17.i:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 76800, i64 76800, i64 76800

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
for.inc17.i:17 %tmp_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %tmp_10, i8 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="72" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="17" op_0_bw="16">
<![CDATA[
for.inc17.i:18 %zext_ln368_2 = zext i16 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln368_2"/></StgValue>
</operation>

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
for.inc17.i:19 %tmp_12 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %tmp_10, i6 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="14">
<![CDATA[
for.inc17.i:20 %zext_ln368_3 = zext i14 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln368_3"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.inc17.i:21 %add_ln368_1 = add i17 %zext_ln368_2, i17 %zext_ln368_3

]]></Node>
<StgValue><ssdm name="add_ln368_1"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="17">
<![CDATA[
for.inc17.i:26 %zext_ln368_5 = zext i17 %add_ln368_2

]]></Node>
<StgValue><ssdm name="zext_ln368_5"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17.i:27 %IMG1_data_addr = getelementptr i8 %IMG1_data, i64 0, i64 %zext_ln368_5

]]></Node>
<StgValue><ssdm name="IMG1_data_addr"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc17.i:29 %specpipeline_ln345 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5

]]></Node>
<StgValue><ssdm name="specpipeline_ln345"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="16">
<![CDATA[
if.then.i:2 %sext_ln368 = sext i16 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln368"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
if.then.i:3 %add_ln368_3 = add i17 %add_ln368_1, i17 %sext_ln368

]]></Node>
<StgValue><ssdm name="add_ln368_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="17">
<![CDATA[
if.then.i:4 %zext_ln368_6 = zext i17 %add_ln368_3

]]></Node>
<StgValue><ssdm name="zext_ln368_6"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="17" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then.i:5 %Data_addr = getelementptr i8 %Data, i64 0, i64 %zext_ln368_6

]]></Node>
<StgValue><ssdm name="Data_addr"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="17">
<![CDATA[
if.then.i:6 %Data_load = load i17 %Data_addr

]]></Node>
<StgValue><ssdm name="Data_load"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln361" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0">
<![CDATA[
_Z11imageScaleriiPA320_hiiS0_.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="84" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="17">
<![CDATA[
if.then.i:6 %Data_load = load i17 %Data_addr

]]></Node>
<StgValue><ssdm name="Data_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="85" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="8" op_1_bw="17">
<![CDATA[
if.then.i:7 %store_ln368 = store i8 %Data_load, i17 %IMG1_data_addr

]]></Node>
<StgValue><ssdm name="store_ln368"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln366" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
if.then.i:8 %br_ln369 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln369"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
