{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1541267981988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1541267981995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 13:59:41 2018 " "Processing started: Sat Nov 03 13:59:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1541267981995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267981995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off systolic -c systolic " "Command: quartus_map --read_settings_files=on --write_settings_files=off systolic -c systolic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267981996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1541267982490 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1541267982490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systoliccu.v 1 1 " "Found 1 design units, including 1 entities, in source file systoliccu.v" { { "Info" "ISGN_ENTITY_NAME" "1 systolicCU " "Found entity 1: systolicCU" {  } { { "systolicCU.v" "" { Text "D:/quartus/openCL project/systolic/systolicCU.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541267992177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267992177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolicmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file systolicmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 systolicmemory " "Found entity 1: systolicmemory" {  } { { "systolicmemory.v" "" { Text "D:/quartus/openCL project/systolic/systolicmemory.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541267992179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267992179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processelement.v 1 1 " "Found 1 design units, including 1 entities, in source file processelement.v" { { "Info" "ISGN_ENTITY_NAME" "1 processelement " "Found entity 1: processelement" {  } { { "processelement.v" "" { Text "D:/quartus/openCL project/systolic/processelement.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541267992181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267992181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systolictop.v 1 1 " "Found 1 design units, including 1 entities, in source file systolictop.v" { { "Info" "ISGN_ENTITY_NAME" "1 systolictop " "Found entity 1: systolictop" {  } { { "systolictop.v" "" { Text "D:/quartus/openCL project/systolic/systolictop.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1541267992183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267992183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "systolictop " "Elaborating entity \"systolictop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1541267992213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolicCU systolicCU:ctrl1 " "Elaborating entity \"systolicCU\" for hierarchy \"systolicCU:ctrl1\"" {  } { { "systolictop.v" "ctrl1" { Text "D:/quartus/openCL project/systolic/systolictop.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541267992223 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i systolicCU.v(118) " "Verilog HDL Always Construct warning at systolicCU.v(118): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "systolicCU.v" "" { Text "D:/quartus/openCL project/systolic/systolicCU.v" 118 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1541267992225 "|systolictop|systolicCU:ctrl1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "j systolicCU.v(119) " "Verilog HDL Always Construct warning at systolicCU.v(119): variable \"j\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "systolicCU.v" "" { Text "D:/quartus/openCL project/systolic/systolicCU.v" 119 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1541267992225 "|systolictop|systolicCU:ctrl1"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "systolicCU.v(98) " "Verilog HDL Case Statement information at systolicCU.v(98): all case item expressions in this case statement are onehot" {  } { { "systolicCU.v" "" { Text "D:/quartus/openCL project/systolic/systolicCU.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1541267992225 "|systolictop|systolicCU:ctrl1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x systolicCU.v(97) " "Verilog HDL Always Construct warning at systolicCU.v(97): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "systolicCU.v" "" { Text "D:/quartus/openCL project/systolic/systolicCU.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541267992225 "|systolictop|systolicCU:ctrl1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y systolicCU.v(97) " "Verilog HDL Always Construct warning at systolicCU.v(97): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "systolicCU.v" "" { Text "D:/quartus/openCL project/systolic/systolicCU.v" 97 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1541267992225 "|systolictop|systolicCU:ctrl1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] systolicCU.v(97) " "Inferred latch for \"y\[0\]\" at systolicCU.v(97)" {  } { { "systolicCU.v" "" { Text "D:/quartus/openCL project/systolic/systolicCU.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267992226 "|systolictop|systolicCU:ctrl1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] systolicCU.v(97) " "Inferred latch for \"y\[1\]\" at systolicCU.v(97)" {  } { { "systolicCU.v" "" { Text "D:/quartus/openCL project/systolic/systolicCU.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267992226 "|systolictop|systolicCU:ctrl1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] systolicCU.v(97) " "Inferred latch for \"y\[2\]\" at systolicCU.v(97)" {  } { { "systolicCU.v" "" { Text "D:/quartus/openCL project/systolic/systolicCU.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267992226 "|systolictop|systolicCU:ctrl1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] systolicCU.v(97) " "Inferred latch for \"x\[0\]\" at systolicCU.v(97)" {  } { { "systolicCU.v" "" { Text "D:/quartus/openCL project/systolic/systolicCU.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267992226 "|systolictop|systolicCU:ctrl1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] systolicCU.v(97) " "Inferred latch for \"x\[1\]\" at systolicCU.v(97)" {  } { { "systolicCU.v" "" { Text "D:/quartus/openCL project/systolic/systolicCU.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267992226 "|systolictop|systolicCU:ctrl1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] systolicCU.v(97) " "Inferred latch for \"x\[2\]\" at systolicCU.v(97)" {  } { { "systolicCU.v" "" { Text "D:/quartus/openCL project/systolic/systolicCU.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267992226 "|systolictop|systolicCU:ctrl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processelement processelement:pe1 " "Elaborating entity \"processelement\" for hierarchy \"processelement:pe1\"" {  } { { "systolictop.v" "pe1" { Text "D:/quartus/openCL project/systolic/systolictop.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541267992240 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 processelement.v(30) " "Verilog HDL assignment warning at processelement.v(30): truncated value with size 64 to match size of target (16)" {  } { { "processelement.v" "" { Text "D:/quartus/openCL project/systolic/processelement.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541267992241 "|systolictop|processelement:pe1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 processelement.v(31) " "Verilog HDL assignment warning at processelement.v(31): truncated value with size 64 to match size of target (16)" {  } { { "processelement.v" "" { Text "D:/quartus/openCL project/systolic/processelement.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541267992241 "|systolictop|processelement:pe1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 processelement.v(32) " "Verilog HDL assignment warning at processelement.v(32): truncated value with size 64 to match size of target (16)" {  } { { "processelement.v" "" { Text "D:/quartus/openCL project/systolic/processelement.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541267992241 "|systolictop|processelement:pe1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 16 processelement.v(35) " "Verilog HDL assignment warning at processelement.v(35): truncated value with size 64 to match size of target (16)" {  } { { "processelement.v" "" { Text "D:/quartus/openCL project/systolic/processelement.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541267992241 "|systolictop|processelement:pe1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "systolicmemory systolicmemory:mem1 " "Elaborating entity \"systolicmemory\" for hierarchy \"systolicmemory:mem1\"" {  } { { "systolictop.v" "mem1" { Text "D:/quartus/openCL project/systolic/systolictop.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541267992281 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "matrix systolicmemory.v(21) " "Verilog HDL or VHDL warning at systolicmemory.v(21): object \"matrix\" assigned a value but never read" {  } { { "systolicmemory.v" "" { Text "D:/quartus/openCL project/systolic/systolicmemory.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1541267992282 "|systolictop|systolicmemory:mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 systolicmemory.v(31) " "Verilog HDL assignment warning at systolicmemory.v(31): truncated value with size 16 to match size of target (8)" {  } { { "systolicmemory.v" "" { Text "D:/quartus/openCL project/systolic/systolicmemory.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541267992283 "|systolictop|systolicmemory:mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 systolicmemory.v(34) " "Verilog HDL assignment warning at systolicmemory.v(34): truncated value with size 16 to match size of target (8)" {  } { { "systolicmemory.v" "" { Text "D:/quartus/openCL project/systolic/systolicmemory.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541267992284 "|systolictop|systolicmemory:mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 systolicmemory.v(35) " "Verilog HDL assignment warning at systolicmemory.v(35): truncated value with size 16 to match size of target (8)" {  } { { "systolicmemory.v" "" { Text "D:/quartus/openCL project/systolic/systolicmemory.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541267992285 "|systolictop|systolicmemory:mem1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 systolicmemory.v(38) " "Verilog HDL assignment warning at systolicmemory.v(38): truncated value with size 16 to match size of target (8)" {  } { { "systolicmemory.v" "" { Text "D:/quartus/openCL project/systolic/systolicmemory.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1541267992286 "|systolictop|systolicmemory:mem1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1541267992306 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "systolicmemory " "Entity \"systolicmemory\" contains only dangling pins" {  } { { "systolictop.v" "mem1" { Text "D:/quartus/openCL project/systolic/systolictop.v" 27 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1541267992307 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1541267992946 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1541267993086 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1541267993317 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1541267993506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1541267993506 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i\[0\] " "No output dependent on input pin \"i\[0\]\"" {  } { { "systolictop.v" "" { Text "D:/quartus/openCL project/systolic/systolictop.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541267993627 "|systolictop|i[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i\[1\] " "No output dependent on input pin \"i\[1\]\"" {  } { { "systolictop.v" "" { Text "D:/quartus/openCL project/systolic/systolictop.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541267993627 "|systolictop|i[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i\[2\] " "No output dependent on input pin \"i\[2\]\"" {  } { { "systolictop.v" "" { Text "D:/quartus/openCL project/systolic/systolictop.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541267993627 "|systolictop|i[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "j\[0\] " "No output dependent on input pin \"j\[0\]\"" {  } { { "systolictop.v" "" { Text "D:/quartus/openCL project/systolic/systolictop.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541267993627 "|systolictop|j[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "j\[1\] " "No output dependent on input pin \"j\[1\]\"" {  } { { "systolictop.v" "" { Text "D:/quartus/openCL project/systolic/systolictop.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541267993627 "|systolictop|j[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "j\[2\] " "No output dependent on input pin \"j\[2\]\"" {  } { { "systolictop.v" "" { Text "D:/quartus/openCL project/systolic/systolictop.v" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1541267993627 "|systolictop|j[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1541267993627 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "40 " "Implemented 40 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1541267993629 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1541267993629 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1541267993629 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1541267993629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1541267993629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1541267993662 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 13:59:53 2018 " "Processing ended: Sat Nov 03 13:59:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1541267993662 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1541267993662 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1541267993662 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1541267993662 ""}
