C:\lscc\diamond\3.14\synpbase\bin64\m_gen_lattice.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1"  -flow prepass  -gcc_prepass  -osrd  "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synwork\Projeto_impl1_prem.srd"   -part LFE5U_45F  -package BG381C  -grade -6    -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -gcc_reconverge_depth 8 -gcc_report_in_premap -seqshift_no_replicate 0 -run_design_rule_checker 0 -design_rule_fanout_limit 0 -acp_debug_info 0 -summaryfile "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synlog\report\Projeto_impl1_premap.xml" -merge_inferred_clocks 0  -top_level_module  top  -implementation  impl1  -oedif  "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\Projeto_impl1.edi"  -conchk_prepass  "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\Projeto_impl1_cck.rpt"   -freq 200.000   "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synwork\Projeto_impl1_mult.srs"  -devicelib  C:\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v  -devicelib  C:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v  -ologparam  "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\syntmp\Projeto_impl1.plg"  -osyn  "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synwork\Projeto_impl1_prem.srd"  -prjdir  "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\"  -prjname  proj_1  -log  "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synlog\Projeto_impl1_premap.srr"  -sn  2023.09  -jobname  "premap" 
relcom:C:\lscc\diamond\3.14\synpbase\bin64\m_gen_lattice.exe -prodtype synplify_pro -encrypt -pro -rundir "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1" -flow prepass -gcc_prepass -osrd "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synwork\Projeto_impl1_prem.srd" -part LFE5U_45F -package BG381C -grade -6 -maxfan 1000 -pipe -infer_seqShift -forcenogsr -fixgatedclocks 1 -fixgeneratedclocks 1 -RWCheckOnRam 1 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -lattice -use_rename_in_edif 1 -Write_declared_clocks_only 1 -enable_gcc_in_premap -gcc_reconverge_depth 8 -gcc_report_in_premap -seqshift_no_replicate 0 -run_design_rule_checker 0 -design_rule_fanout_limit 0 -acp_debug_info 0 -summaryfile "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synlog\report\Projeto_impl1_premap.xml" -merge_inferred_clocks 0 -top_level_module top -implementation impl1 -oedif "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\Projeto_impl1.edi" -conchk_prepass "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\Projeto_impl1_cck.rpt" -freq 200.000 "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synwork\Projeto_impl1_mult.srs" -devicelib C:\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v -devicelib C:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v -ologparam "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\syntmp\Projeto_impl1.plg" -osyn "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synwork\Projeto_impl1_prem.srd" -prjdir "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\" -prjname proj_1 -log "I:\Meu Drive\Projetos_Verilog\Registrador_6_bits\Projeto\impl1\synlog\Projeto_impl1_premap.srr" -sn 2023.09 -jobname "premap"
rc:1 success:1 runtime:28
file:..\synwork\projeto_impl1_prem.srd|io:o|time:1759864370|size:4481|exec:0|csum:
file:..\projeto_impl1.edi|io:o|time:1759863977|size:48841|exec:0|csum:
file:..\projeto_impl1_cck.rpt|io:o|time:1759864372|size:2230|exec:0|csum:
file:..\synwork\projeto_impl1_mult.srs|io:i|time:1759864347|size:2879|exec:0|csum:9935881B284077553EE67E5B4FBD286E
file:c:\lscc\diamond\3.14\synpbase\lib\lucent\ecp5u.v|io:i|time:1724359699|size:89974|exec:0|csum:85BD439A14EE708460D98A7CDD285D98
file:c:\lscc\diamond\3.14\synpbase\lib\lucent\pmi_def.v|io:i|time:1727134390|size:40584|exec:0|csum:62845CEC2BB6FEBE1BA059B1E18015F4
file:"i:\meu drive\projetos_verilog\registrador_6_bits\projeto\impl1\syntmp\projeto_impl1.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\synwork\projeto_impl1_prem.srd|io:o|time:1759864370|size:4481|exec:0|csum:
file:..\synlog\projeto_impl1_premap.srr|io:o|time:1759864375|size:7019|exec:0|csum:
file:c:\lscc\diamond\3.14\synpbase\bin64\m_gen_lattice.exe|io:i|time:1727134361|size:47087104|exec:1|csum:434DCC32F4BB204D3EE80093B14279C2
