// Seed: 2439533612
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_6;
endmodule
program module_0 (
    id_1,
    id_2,
    id_3,
    access,
    id_4,
    id_5,
    module_1,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_12;
  assign id_12[1] = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_5,
      id_9,
      id_5
  );
  wire  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ;
endprogram
