<stg><name>top</name>


<trans_list>

<trans id="358" from="1" to="2">
<condition id="353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="2" to="4">
<condition id="411">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="2" to="3">
<condition id="413">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="3" to="2">
<condition id="412">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="4" to="5">
<condition id="370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="5" to="7">
<condition id="414">
<or_exp><and_exp><literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="5" to="6">
<condition id="416">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="6" to="5">
<condition id="415">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="7" to="8">
<condition id="378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="8" to="10">
<condition id="417">
<or_exp><and_exp><literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="8" to="9">
<condition id="419">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="9" to="8">
<condition id="418">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="10" to="11">
<condition id="385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="11" to="12">
<condition id="390">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="11" to="15">
<condition id="398">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="12" to="13">
<condition id="392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="13" to="14">
<condition id="393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="14" to="11">
<condition id="395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="15" to="20">
<condition id="420">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="15" to="16">
<condition id="425">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="16" to="17">
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="17" to="18">
<condition id="422">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="18" to="19">
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="19" to="15">
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecBitsMap([4682 x i64]* %wt_i_V), !map !588

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x i64]* %kh_i_V), !map !594

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i64]* %dmem_i_V), !map !600

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap([128 x i64]* %dmem_o_V), !map !606

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_inputs_V), !map !612

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:5  call void (...)* @_ssdm_op_SpecBitsMap(i16 %n_outputs_V), !map !618

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:6  call void (...)* @_ssdm_op_SpecBitsMap(i16 %input_words_V), !map !622

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
._crit_edge:7  call void (...)* @_ssdm_op_SpecBitsMap(i16 %output_words_V), !map !626

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="3">
<![CDATA[
._crit_edge:8  call void (...)* @_ssdm_op_SpecBitsMap(i3 %layer_mode_V), !map !630

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
._crit_edge:9  call void (...)* @_ssdm_op_SpecBitsMap(i1 %dmem_mode_V), !map !634

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
._crit_edge:10  call void (...)* @_ssdm_op_SpecBitsMap(i2 %width_mode_V), !map !638

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
._crit_edge:11  call void (...)* @_ssdm_op_SpecBitsMap(i2 %norm_mode_V), !map !642

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:12  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:13  %norm_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %norm_mode_V)

]]></Node>
<StgValue><ssdm name="norm_mode_V_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge:14  %width_mode_V_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %width_mode_V)

]]></Node>
<StgValue><ssdm name="width_mode_V_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge:15  %dmem_mode_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %dmem_mode_V)

]]></Node>
<StgValue><ssdm name="dmem_mode_V_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge:16  %layer_mode_V_read = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %layer_mode_V)

]]></Node>
<StgValue><ssdm name="layer_mode_V_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:17  %output_words_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_words_V)

]]></Node>
<StgValue><ssdm name="output_words_V_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:18  %input_words_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_words_V)

]]></Node>
<StgValue><ssdm name="input_words_V_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:19  %n_outputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_outputs_V)

]]></Node>
<StgValue><ssdm name="n_outputs_V_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge:20  %n_inputs_V_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %n_inputs_V)

]]></Node>
<StgValue><ssdm name="n_inputs_V_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="2" op_0_bw="2" op_1_bw="3" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge:21  %layer_type_V = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %layer_mode_V_read, i32 1, i32 2)

]]></Node>
<StgValue><ssdm name="layer_type_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="3">
<![CDATA[
._crit_edge:22  %tmp_32 = trunc i3 %layer_mode_V_read to i1

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:23  br i1 %tmp_32, label %0, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16">
<![CDATA[
:0  %p_Val2_s = load i16* @kh_index_V, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="16">
<![CDATA[
:1  %tmp_33 = trunc i16 %p_Val2_s to i1

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="1">
<![CDATA[
:2  %p_Result_s = zext i1 %tmp_33 to i16

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  store i16 %p_Result_s, i16* @kh_index_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="245">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  store i16 0, i16* @kh_index_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store i16 0, i16* @o_index_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="247">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %p_9 = phi i1 [ %tmp_33, %1 ], [ false, %0 ]

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  %d_o_idx_V = xor i1 %dmem_mode_V_read, true

]]></Node>
<StgValue><ssdm name="d_o_idx_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
:2  %tmp_s = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %width_mode_V_read, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="3">
<![CDATA[
:3  %tmp_cast1 = zext i3 %tmp_s to i16

]]></Node>
<StgValue><ssdm name="tmp_cast1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="3">
<![CDATA[
:4  %tmp_cast = zext i3 %tmp_s to i5

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %words_per_image_V = shl i5 1, %tmp_cast

]]></Node>
<StgValue><ssdm name="words_per_image_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %tmp_3 = icmp eq i2 %layer_type_V, 1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="5">
<![CDATA[
:7  %tmp_4_cast = zext i5 %words_per_image_V to i11

]]></Node>
<StgValue><ssdm name="tmp_4_cast"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8  %tmp_5 = icmp eq i2 %layer_type_V, 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %p_1 = phi i16 [ 0, %2 ], [ %p_s, %11 ]

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %p_2 = phi i10 [ 0, %2 ], [ %p_s_42, %11 ]

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %p_4 = phi i16 [ 0, %2 ], [ %i_V_2, %11 ]

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %exitcond1 = icmp eq i16 %p_4, %input_words_V_read

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %i_V_2 = add i16 %p_4, 1

]]></Node>
<StgValue><ssdm name="i_V_2"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond1, label %.preheader1202.preheader, label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="16">
<![CDATA[
:0  %r_V_10 = trunc i16 %p_4 to i10

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1860) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1860)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 512, i32 256, [1 x i8]* @p_str1813) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1813) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_3, label %_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="251">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_5, label %6, label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %r_V_6 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_4, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="16">
<![CDATA[
:2  %tmp_14 = zext i16 %p_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %dmem_i_V_addr_2 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %tmp_14

]]></Node>
<StgValue><ssdm name="dmem_i_V_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="11">
<![CDATA[
:4  %dmem_i_V_load_1 = load i64* %dmem_i_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="dmem_i_V_load_1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="252">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="16">
<![CDATA[
:5  %tmp_38 = trunc i16 %p_4 to i1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="253">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="dmem_mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch4:0  br i1 %tmp_38, label %branch17, label %branch16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="254">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="dmem_mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch447:0  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="255">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="dmem_mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch5:0  br i1 %tmp_38, label %branch27, label %branch26

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="256">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="dmem_mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch572:0  br label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="257">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="16">
<![CDATA[
:1  %tmp_12 = zext i16 %p_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %dmem_i_V_addr_1 = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %tmp_12

]]></Node>
<StgValue><ssdm name="dmem_i_V_addr_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="11">
<![CDATA[
:3  %dmem_i_V_load = load i64* %dmem_i_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dmem_i_V_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="258">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:4  %tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_4, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="259">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="dmem_mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch6:0  br i1 %tmp_37, label %branch15, label %branch14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="260">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="dmem_mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch644:0  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="261">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="dmem_mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch7:0  br i1 %tmp_37, label %branch25, label %branch24

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="262">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="dmem_mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch768:0  br label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="263">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="264">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:0  %r_V_s = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_1, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_s"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="15">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:1  %r_V_11 = zext i15 %r_V_s to i16

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:2  %r_V_2 = shl i16 %r_V_11, %tmp_cast1

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="17" op_0_bw="16">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:3  %lhs_V = zext i16 %r_V_2 to i17

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="10">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:4  %rhs_V = zext i10 %p_2 to i17

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:5  %r_V_3 = add i17 %rhs_V, %lhs_V

]]></Node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="16">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:7  %tmp_4 = zext i16 %p_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:8  %dmem_i_V_addr = getelementptr [2048 x i64]* %dmem_i_V, i64 0, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="dmem_i_V_addr"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="11">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:9  %dmem_i_V_load_2 = load i64* %dmem_i_V_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_i_V_load_2"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="265">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="16">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:10  %tmp_35 = trunc i16 %p_1 to i1

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="266">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="dmem_mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch8:0  br i1 %tmp_35, label %branch13, label %branch12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="267">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="dmem_mode_V_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch841:0  br label %_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="268">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="dmem_mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch9:0  br i1 %tmp_35, label %branch23, label %branch22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="269">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="dmem_mode_V_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch964:0  br label %_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit32

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="270">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit32:0  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %img_off_V = add i10 %p_2, 1

]]></Node>
<StgValue><ssdm name="img_off_V"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="11" op_0_bw="10">
<![CDATA[
:1  %tmp_34_cast = zext i10 %img_off_V to i11

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_24 = icmp eq i11 %tmp_34_cast, %tmp_4_cast

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %img_idx_V = add i16 %p_1, 1

]]></Node>
<StgValue><ssdm name="img_idx_V"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  %p_s = select i1 %tmp_24, i16 %img_idx_V, i16 %p_1

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:5  %p_s_42 = select i1 %tmp_24, i10 0, i10 %img_off_V

]]></Node>
<StgValue><ssdm name="p_s_42"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1860, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="271">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="15">
<![CDATA[
:1  %tmp_13 = zext i15 %r_V_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="11">
<![CDATA[
:4  %dmem_i_V_load_1 = load i64* %dmem_i_V_addr_2, align 8

]]></Node>
<StgValue><ssdm name="dmem_i_V_load_1"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dmem_V_0_0_addr_2 = getelementptr [1024 x i64]* @dmem_V_0_0, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="dmem_V_0_0_addr_2"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dmem_V_0_1_addr_2 = getelementptr [1024 x i64]* @dmem_V_0_1, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="dmem_V_0_1_addr_2"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %dmem_V_1_0_addr_2 = getelementptr [1024 x i64]* @dmem_V_1_0, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="dmem_V_1_0_addr_2"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %dmem_V_1_1_addr_2 = getelementptr [1024 x i64]* @dmem_V_1_1, i64 0, i64 %tmp_13

]]></Node>
<StgValue><ssdm name="dmem_V_1_1_addr_2"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="272">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10  br i1 %dmem_mode_V_read, label %branch5, label %branch4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="dmem_mode_V_read" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch16:0  store i64 %dmem_i_V_load_1, i64* %dmem_V_0_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="276">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="dmem_mode_V_read" val="0"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %branch447

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="dmem_mode_V_read" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch17:0  store i64 %dmem_i_V_load_1, i64* %dmem_V_0_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="279">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="dmem_mode_V_read" val="0"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %branch447

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="dmem_mode_V_read" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch26:0  store i64 %dmem_i_V_load_1, i64* %dmem_V_1_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="281">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="dmem_mode_V_read" val="1"/>
<literal name="tmp_38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %branch572

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="dmem_mode_V_read" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch27:0  store i64 %dmem_i_V_load_1, i64* %dmem_V_1_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="284">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
<literal name="dmem_mode_V_read" val="1"/>
<literal name="tmp_38" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %branch572

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="10">
<![CDATA[
:0  %tmp_11 = zext i10 %r_V_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="11">
<![CDATA[
:3  %dmem_i_V_load = load i64* %dmem_i_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="dmem_i_V_load"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dmem_V_0_0_addr_1 = getelementptr [1024 x i64]* @dmem_V_0_0, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="dmem_V_0_0_addr_1"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %dmem_V_0_1_addr_1 = getelementptr [1024 x i64]* @dmem_V_0_1, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="dmem_V_0_1_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %dmem_V_1_0_addr_1 = getelementptr [1024 x i64]* @dmem_V_1_0, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="dmem_V_1_0_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %dmem_V_1_1_addr_1 = getelementptr [1024 x i64]* @dmem_V_1_1, i64 0, i64 %tmp_11

]]></Node>
<StgValue><ssdm name="dmem_V_1_1_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="286">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %dmem_mode_V_read, label %branch7, label %branch6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="dmem_mode_V_read" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch14:0  store i64 %dmem_i_V_load, i64* %dmem_V_0_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="288">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="dmem_mode_V_read" val="0"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %branch644

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="dmem_mode_V_read" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch15:0  store i64 %dmem_i_V_load, i64* %dmem_V_0_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="291">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="dmem_mode_V_read" val="0"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %branch644

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="dmem_mode_V_read" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch24:0  store i64 %dmem_i_V_load, i64* %dmem_V_1_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="293">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="dmem_mode_V_read" val="1"/>
<literal name="tmp_37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %branch768

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="dmem_mode_V_read" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch25:0  store i64 %dmem_i_V_load, i64* %dmem_V_1_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="296">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="1"/>
<literal name="dmem_mode_V_read" val="1"/>
<literal name="tmp_37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %branch768

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="17">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:6  %tmp_2 = zext i17 %r_V_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="11">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:9  %dmem_i_V_load_2 = load i64* %dmem_i_V_addr, align 8

]]></Node>
<StgValue><ssdm name="dmem_i_V_load_2"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:11  %dmem_V_0_0_addr = getelementptr [1024 x i64]* @dmem_V_0_0, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="dmem_V_0_0_addr"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:12  %dmem_V_0_1_addr = getelementptr [1024 x i64]* @dmem_V_0_1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="dmem_V_0_1_addr"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:13  %dmem_V_1_0_addr = getelementptr [1024 x i64]* @dmem_V_1_0, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="dmem_V_1_0_addr"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:14  %dmem_V_1_1_addr = getelementptr [1024 x i64]* @dmem_V_1_1, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="dmem_V_1_1_addr"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="298">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZNK11ap_int_baseILi16ELb0ELb1EElsILi34EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:15  br i1 %dmem_mode_V_read, label %branch9, label %branch8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="dmem_mode_V_read" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch12:0  store i64 %dmem_i_V_load_2, i64* %dmem_V_0_0_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="300">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="dmem_mode_V_read" val="0"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %branch841

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="dmem_mode_V_read" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch13:0  store i64 %dmem_i_V_load_2, i64* %dmem_V_0_1_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="303">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="dmem_mode_V_read" val="0"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %branch841

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="dmem_mode_V_read" val="1"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch22:0  store i64 %dmem_i_V_load_2, i64* %dmem_V_1_0_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="305">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="dmem_mode_V_read" val="1"/>
<literal name="tmp_35" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %branch964

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="dmem_mode_V_read" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="64" op_1_bw="10">
<![CDATA[
branch23:0  store i64 %dmem_i_V_load_2, i64* %dmem_V_1_1_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="308">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="dmem_mode_V_read" val="1"/>
<literal name="tmp_35" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %branch964

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="164" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.preheader1202.preheader:0  br label %.preheader1202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="165" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
.preheader1202:0  %p_5 = phi i13 [ %i_V, %13 ], [ 0, %.preheader1202.preheader ]

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="166" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1202:1  %tmp_6 = icmp eq i13 %p_5, -3510

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="167" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader1202:2  %i_V = add i13 %p_5, 1

]]></Node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1202:3  br i1 %tmp_6, label %.preheader1201.preheader, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1861)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
:4  %r_V = call i12 @_ssdm_op_PartSelect.i12.i13.i32.i32(i13 %p_5, i32 1, i32 12)

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="13">
<![CDATA[
:6  %tmp_10 = zext i13 %p_5 to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="13" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %wt_i_V_addr = getelementptr [4682 x i64]* %wt_i_V, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="wt_i_V_addr"/></StgValue>
</operation>

<operation id="173" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="13">
<![CDATA[
:8  %wt_i_V_load = load i64* %wt_i_V_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_i_V_load"/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="13">
<![CDATA[
:9  %tmp_36 = trunc i13 %p_5 to i1

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %tmp_36, label %branch11, label %branch10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_43 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1861, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="311">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader1202

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="178" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4682, i64 4682, i64 4682)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1861) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1813) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="12">
<![CDATA[
:5  %tmp_1 = zext i12 %r_V to i64

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="182" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="64" op_0_bw="13">
<![CDATA[
:8  %wt_i_V_load = load i64* %wt_i_V_addr, align 8

]]></Node>
<StgValue><ssdm name="wt_i_V_load"/></StgValue>
</operation>

<operation id="183" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %wt_mem_V_0_addr = getelementptr [2341 x i64]* @wt_mem_V_0, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="wt_mem_V_0_addr"/></StgValue>
</operation>

<operation id="184" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %wt_mem_V_1_addr = getelementptr [2341 x i64]* @wt_mem_V_1, i64 0, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="wt_mem_V_1_addr"/></StgValue>
</operation>

<operation id="185" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
branch10:0  store i64 %wt_i_V_load, i64* %wt_mem_V_0_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="314">
<or_exp><and_exp><literal name="tmp_36" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="64" op_1_bw="12">
<![CDATA[
branch11:0  store i64 %wt_i_V_load, i64* %wt_mem_V_1_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="316">
<or_exp><and_exp><literal name="tmp_36" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="189" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
.preheader1201.preheader:0  br label %.preheader1201

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
.preheader1201:0  %p_6 = phi i7 [ %i_V_1, %14 ], [ 0, %.preheader1201.preheader ]

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1201:1  %tmp_9 = icmp eq i7 %p_6, -64

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader1201:2  %i_V_1 = add i7 %p_6, 1

]]></Node>
<StgValue><ssdm name="i_V_1"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1201:3  br i1 %tmp_9, label %15, label %14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="7">
<![CDATA[
:4  %tmp_16 = zext i7 %p_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %kh_i_V_addr = getelementptr [64 x i64]* %kh_i_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="kh_i_V_addr"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="6">
<![CDATA[
:6  %kh_i_V_load = load i64* %kh_i_V_addr, align 8

]]></Node>
<StgValue><ssdm name="kh_i_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1862) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %tmp_15 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str1862)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1813) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="64" op_0_bw="6">
<![CDATA[
:6  %kh_i_V_load = load i64* %kh_i_V_addr, align 8

]]></Node>
<StgValue><ssdm name="kh_i_V_load"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %kh_mem_V_addr = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %tmp_16

]]></Node>
<StgValue><ssdm name="kh_mem_V_addr"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
:8  store i64 %kh_i_V_load, i64* %kh_mem_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:9  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str1862, i32 %tmp_15)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader1201

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="319">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_5, label %16, label %17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="321">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_3, label %.preheader.preheader, label %18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="16">
<![CDATA[
:0  %o_index_V_load_2 = load i16* @o_index_V, align 2

]]></Node>
<StgValue><ssdm name="o_index_V_load_2"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="323">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="2" op_9_bw="1" op_10_bw="1" op_11_bw="16" op_12_bw="16" op_13_bw="16">
<![CDATA[
:1  call fastcc void @bin_dense([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, [64 x i64]* @kh_mem_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i16 %o_index_V_load_2, i16 %n_inputs_V_read, i16 %n_outputs_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="325">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="16">
<![CDATA[
:0  %o_index_V_load = load i16* @o_index_V, align 2

]]></Node>
<StgValue><ssdm name="o_index_V_load"/></StgValue>
</operation>

<operation id="212" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="327">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="16" op_12_bw="16">
<![CDATA[
:1  call fastcc void @fp_conv([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, [64 x i64]* @kh_mem_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i1 %p_9, i16 %o_index_V_load, i16 %n_outputs_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="213" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="2" op_9_bw="1" op_10_bw="1" op_11_bw="16" op_12_bw="16" op_13_bw="16">
<![CDATA[
:1  call fastcc void @bin_dense([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, [64 x i64]* @kh_mem_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i2 %layer_type_V, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i16 %o_index_V_load_2, i16 %n_inputs_V_read, i16 %n_outputs_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="16">
<![CDATA[
:2  %o_index_V_load_3 = load i16* @o_index_V, align 2

]]></Node>
<StgValue><ssdm name="o_index_V_load_3"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_19 = add i16 %o_index_V_load_3, %n_outputs_V_read

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  store i16 %tmp_19, i16* @o_index_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="328">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %p_7 = phi i10 [ %i_V_3, %_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="10">
<![CDATA[
.preheader:1  %tmp_25_cast = zext i10 %p_7 to i16

]]></Node>
<StgValue><ssdm name="tmp_25_cast"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader:2  %tmp_20 = icmp ult i16 %tmp_25_cast, %n_outputs_V_read

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:3  %i_V_3 = add i10 %p_7, 1

]]></Node>
<StgValue><ssdm name="i_V_3"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="329">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_20, label %_ifconv, label %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:3  %kh_index_V_load_2 = load i16* @kh_index_V, align 2

]]></Node>
<StgValue><ssdm name="kh_index_V_load_2"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="14" op_0_bw="14" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:4  %r_V_8 = call i14 @_ssdm_op_PartSelect.i14.i16.i32.i32(i16 %kh_index_V_load_2, i32 2, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="14">
<![CDATA[
_ifconv:5  %tmp_i = zext i14 %r_V_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:6  %kh_mem_V_addr_1 = getelementptr [64 x i64]* @kh_mem_V, i64 0, i64 %tmp_i

]]></Node>
<StgValue><ssdm name="kh_mem_V_addr_1"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:7  %kh_word_V = load i64* %kh_mem_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="kh_word_V"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="16">
<![CDATA[
_ifconv:8  %off_V = trunc i16 %kh_index_V_load_2 to i2

]]></Node>
<StgValue><ssdm name="off_V"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="331">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ifconv:26  %this_assign_1 = icmp eq i10 %p_7, 0

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="333">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="336">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="0"/>
<literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:0  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="16" op_12_bw="16">
<![CDATA[
:1  call fastcc void @fp_conv([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, [64 x i64]* @kh_mem_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i1 %p_9, i16 %o_index_V_load, i16 %n_outputs_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="16">
<![CDATA[
:2  %kh_index_V_load = load i16* @kh_index_V, align 2

]]></Node>
<StgValue><ssdm name="kh_index_V_load"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %tmp_17 = add i16 %kh_index_V_load, %n_outputs_V_read

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  store i16 %tmp_17, i16* @kh_index_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="16">
<![CDATA[
:5  %o_index_V_load_1 = load i16* @o_index_V, align 2

]]></Node>
<StgValue><ssdm name="o_index_V_load_1"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  %tmp_18 = add i16 %o_index_V_load_1, %n_outputs_V_read

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  store i16 %tmp_18, i16* @o_index_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="337">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %tmp_25 = icmp ne i2 %norm_mode_V_read, -2

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="3" op_0_bw="3" op_1_bw="5" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %sf = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %words_per_image_V, i32 2, i32 4)

]]></Node>
<StgValue><ssdm name="sf"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="5" op_0_bw="3">
<![CDATA[
:2  %tmp = zext i3 %sf to i5

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:3  %words_per_out_V = select i1 %tmp_25, i5 %words_per_image_V, i5 %tmp

]]></Node>
<StgValue><ssdm name="words_per_out_V"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="20" op_0_bw="5">
<![CDATA[
:4  %rhs_V_1_cast = zext i5 %words_per_out_V to i20

]]></Node>
<StgValue><ssdm name="rhs_V_1_cast"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="5">
<![CDATA[
:5  %tmp_32_cast = zext i5 %words_per_out_V to i11

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:6  %tmp_55_not = icmp ne i2 %width_mode_V_read, 0

]]></Node>
<StgValue><ssdm name="tmp_55_not"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %brmerge = or i1 %tmp_55_not, %tmp_25

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="1" op_0_bw="1" op_1_bw="3" op_2_bw="32">
<![CDATA[
:8  %tmp_41 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %layer_mode_V_read, i32 2)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %brmerge_not = xor i1 %brmerge, true

]]></Node>
<StgValue><ssdm name="brmerge_not"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %brmerge1 = or i1 %tmp_41, %brmerge_not

]]></Node>
<StgValue><ssdm name="brmerge1"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="340">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="252" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:7  %kh_word_V = load i64* %kh_mem_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name="kh_word_V"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:9  %tmp_42_i = icmp eq i2 %off_V, 0

]]></Node>
<StgValue><ssdm name="tmp_42_i"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="64">
<![CDATA[
_ifconv:10  %loc_V = trunc i64 %kh_word_V to i16

]]></Node>
<StgValue><ssdm name="loc_V"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:11  %tmp_43_i = icmp eq i2 %off_V, 1

]]></Node>
<StgValue><ssdm name="tmp_43_i"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:12  %loc_V_1 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="loc_V_1"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:13  %tmp_44_i = icmp eq i2 %off_V, -2

]]></Node>
<StgValue><ssdm name="tmp_44_i"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:14  %loc_V_2 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="loc_V_2"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="16" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:15  %loc_V_3 = call i16 @_ssdm_op_PartSelect.i16.i64.i32.i32(i64 %kh_word_V, i32 48, i32 63)

]]></Node>
<StgValue><ssdm name="loc_V_3"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:16  %sel_tmp1 = xor i1 %tmp_42_i, true

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:17  %sel_tmp2 = and i1 %tmp_43_i, %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %sel_tmp6_demorgan = or i1 %tmp_42_i, %tmp_43_i

]]></Node>
<StgValue><ssdm name="sel_tmp6_demorgan"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:19  %sel_tmp6 = xor i1 %sel_tmp6_demorgan, true

]]></Node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20  %sel_tmp7 = and i1 %tmp_44_i, %sel_tmp6

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:21  %newSel = select i1 %sel_tmp7, i16 %loc_V_2, i16 %loc_V_1

]]></Node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %or_cond = or i1 %sel_tmp7, %sel_tmp2

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:23  %newSel1 = select i1 %tmp_42_i, i16 %loc_V, i16 %loc_V_3

]]></Node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="341">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:24  %nc_V = select i1 %or_cond, i16 %newSel, i16 %newSel1

]]></Node>
<StgValue><ssdm name="nc_V"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:25  %o_index_V_load_4 = load i16* @o_index_V, align 2

]]></Node>
<StgValue><ssdm name="o_index_V_load_4"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="342">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="16" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="1" op_9_bw="1" op_10_bw="16" op_11_bw="16" op_12_bw="1" op_13_bw="2" op_14_bw="2">
<![CDATA[
_ifconv:27  call fastcc void @bin_conv([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, i16 %nc_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i16 %n_inputs_V_read, i16 %o_index_V_load_4, i1 %this_assign_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="271" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1866) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:1  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1866)

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="273" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1, i32 1, [1 x i8]* @p_str1813) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="16" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="1" op_9_bw="1" op_10_bw="16" op_11_bw="16" op_12_bw="1" op_13_bw="2" op_14_bw="2">
<![CDATA[
_ifconv:27  call fastcc void @bin_conv([2341 x i64]* @wt_mem_V_0, [2341 x i64]* @wt_mem_V_1, i16 %nc_V, [1024 x i64]* @dmem_V_0_0, [1024 x i64]* @dmem_V_0_1, [1024 x i64]* @dmem_V_1_0, [1024 x i64]* @dmem_V_1_1, i1 %dmem_mode_V_read, i1 %d_o_idx_V, i16 %n_inputs_V_read, i16 %o_index_V_load_4, i1 %this_assign_1, i2 %width_mode_V_read, i2 %norm_mode_V_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:28  %t_V = load i16* @kh_index_V, align 2

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="276" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:29  %tmp_22 = add i16 1, %t_V

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="277" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:30  store i16 %tmp_22, i16* @kh_index_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:31  %t_V_1 = load i16* @o_index_V, align 2

]]></Node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="279" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:32  %tmp_23 = add i16 1, %t_V_1

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="280" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:33  store i16 %tmp_23, i16* @o_index_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:34  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1866, i32 %tmp_21)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="282" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="343">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:35  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="283" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %p_0583_2 = phi i16 [ 0, %19 ], [ %p_0583_2_46, %22 ]

]]></Node>
<StgValue><ssdm name="p_0583_2"/></StgValue>
</operation>

<operation id="284" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:1  %p_0579_2 = phi i10 [ 0, %19 ], [ %p_3, %22 ]

]]></Node>
<StgValue><ssdm name="p_0579_2"/></StgValue>
</operation>

<operation id="285" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %p_8 = phi i16 [ 0, %19 ], [ %i_V_4, %22 ]

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="286" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %exitcond = icmp eq i16 %p_8, %output_words_V_read

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="287" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %i_V_4 = add i16 %p_8, 1

]]></Node>
<StgValue><ssdm name="i_V_4"/></StgValue>
</operation>

<operation id="288" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond, label %23, label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str1867) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_26 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1867)

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="291" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1, i32 1, i32 1, [1 x i8]* @p_str1813) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1813) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %brmerge1, label %._crit_edge1220_ifconv, label %._crit_edge1221_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1221_ifconv:0  %r_V_1 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_0583_2, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="295" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="20" op_0_bw="15">
<![CDATA[
._crit_edge1221_ifconv:2  %lhs_V_1_cast = zext i15 %r_V_1 to i20

]]></Node>
<StgValue><ssdm name="lhs_V_1_cast"/></StgValue>
</operation>

<operation id="296" st_id="15" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge1221_ifconv:3  %r_V_5 = mul i20 %lhs_V_1_cast, %rhs_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="297" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="344">
<or_exp><and_exp><literal name="exitcond" val="0"/>
<literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="16">
<![CDATA[
._crit_edge1221_ifconv:7  %tmp_43 = trunc i16 %p_0583_2 to i1

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="298" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %img_off_V_1 = add i10 %p_0579_2, 1

]]></Node>
<StgValue><ssdm name="img_off_V_1"/></StgValue>
</operation>

<operation id="299" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="10">
<![CDATA[
:1  %tmp_40_cast = zext i10 %img_off_V_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="300" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:2  %tmp_31 = icmp eq i11 %tmp_40_cast, %tmp_32_cast

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="301" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %img_idx_V_1 = add i16 %p_0583_2, 1

]]></Node>
<StgValue><ssdm name="img_idx_V_1"/></StgValue>
</operation>

<operation id="302" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:4  %p_0583_2_46 = select i1 %tmp_31, i16 %img_idx_V_1, i16 %p_0583_2

]]></Node>
<StgValue><ssdm name="p_0583_2_46"/></StgValue>
</operation>

<operation id="303" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:5  %p_3 = select i1 %tmp_31, i10 0, i10 %img_off_V_1

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="304" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:6  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1867, i32 %tmp_26)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="305" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="345">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="306" st_id="16" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge1221_ifconv:3  %r_V_5 = mul i20 %lhs_V_1_cast, %rhs_V_1_cast

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="307" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="20" op_0_bw="10">
<![CDATA[
._crit_edge1221_ifconv:4  %rhs_V_2_cast = zext i10 %p_0579_2 to i20

]]></Node>
<StgValue><ssdm name="rhs_V_2_cast"/></StgValue>
</operation>

<operation id="308" st_id="16" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
._crit_edge1221_ifconv:5  %r_V_9 = add i20 %r_V_5, %rhs_V_2_cast

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="309" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="20">
<![CDATA[
._crit_edge1221_ifconv:6  %tmp_30 = zext i20 %r_V_9 to i64

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="310" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1221_ifconv:8  %dmem_V_0_0_addr_4 = getelementptr [1024 x i64]* @dmem_V_0_0, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="dmem_V_0_0_addr_4"/></StgValue>
</operation>

<operation id="311" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1221_ifconv:9  %dmem_V_0_1_addr_4 = getelementptr [1024 x i64]* @dmem_V_0_1, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="dmem_V_0_1_addr_4"/></StgValue>
</operation>

<operation id="312" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1221_ifconv:10  %dmem_V_1_0_addr_4 = getelementptr [1024 x i64]* @dmem_V_1_0, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="dmem_V_1_0_addr_4"/></StgValue>
</operation>

<operation id="313" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1221_ifconv:11  %dmem_V_1_1_addr_4 = getelementptr [1024 x i64]* @dmem_V_1_1, i64 0, i64 %tmp_30

]]></Node>
<StgValue><ssdm name="dmem_V_1_1_addr_4"/></StgValue>
</operation>

<operation id="314" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="430">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1221_ifconv:12  %dmem_V_0_1_load_1 = load i64* %dmem_V_0_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_0_1_load_1"/></StgValue>
</operation>

<operation id="315" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="436">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1221_ifconv:13  %dmem_V_0_0_load_1 = load i64* %dmem_V_0_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_0_0_load_1"/></StgValue>
</operation>

<operation id="316" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="428">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1221_ifconv:14  %dmem_V_1_1_load_1 = load i64* %dmem_V_1_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_1_load_1"/></StgValue>
</operation>

<operation id="317" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="438">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1221_ifconv:15  %dmem_V_1_0_load_1 = load i64* %dmem_V_1_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_0_load_1"/></StgValue>
</operation>

<operation id="318" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="15" op_0_bw="15" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge1220_ifconv:1  %r_V_7 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %p_8, i32 1, i32 15)

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="319" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="15">
<![CDATA[
._crit_edge1220_ifconv:2  %tmp_28 = zext i15 %r_V_7 to i64

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="320" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1220_ifconv:4  %dmem_V_0_0_addr_3 = getelementptr [1024 x i64]* @dmem_V_0_0, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="dmem_V_0_0_addr_3"/></StgValue>
</operation>

<operation id="321" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1220_ifconv:5  %dmem_V_0_1_addr_3 = getelementptr [1024 x i64]* @dmem_V_0_1, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="dmem_V_0_1_addr_3"/></StgValue>
</operation>

<operation id="322" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1220_ifconv:6  %dmem_V_1_0_addr_3 = getelementptr [1024 x i64]* @dmem_V_1_0, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="dmem_V_1_0_addr_3"/></StgValue>
</operation>

<operation id="323" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="10" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1220_ifconv:7  %dmem_V_1_1_addr_3 = getelementptr [1024 x i64]* @dmem_V_1_1, i64 0, i64 %tmp_28

]]></Node>
<StgValue><ssdm name="dmem_V_1_1_addr_3"/></StgValue>
</operation>

<operation id="324" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1220_ifconv:8  %dmem_V_0_1_load = load i64* %dmem_V_0_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_0_1_load"/></StgValue>
</operation>

<operation id="325" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1220_ifconv:9  %dmem_V_0_0_load = load i64* %dmem_V_0_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_0_0_load"/></StgValue>
</operation>

<operation id="326" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1220_ifconv:10  %dmem_V_1_1_load = load i64* %dmem_V_1_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_1_load"/></StgValue>
</operation>

<operation id="327" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1220_ifconv:11  %dmem_V_1_0_load = load i64* %dmem_V_1_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_0_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="328" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1221_ifconv:12  %dmem_V_0_1_load_1 = load i64* %dmem_V_0_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_0_1_load_1"/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1221_ifconv:13  %dmem_V_0_0_load_1 = load i64* %dmem_V_0_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_0_0_load_1"/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1221_ifconv:14  %dmem_V_1_1_load_1 = load i64* %dmem_V_1_1_addr_4, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_1_load_1"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1221_ifconv:15  %dmem_V_1_0_load_1 = load i64* %dmem_V_1_0_addr_4, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_0_load_1"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1221_ifconv:16  %sel_tmp4 = xor i1 %tmp_43, true

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="333" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1221_ifconv:17  %sel_tmp5 = and i1 %dmem_mode_V_read, %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="334" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1221_ifconv:18  %sel_tmp8 = and i1 %tmp_43, %d_o_idx_V

]]></Node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="335" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1221_ifconv:19  %newSel6 = select i1 %sel_tmp8, i64 %dmem_V_1_1_load_1, i64 %dmem_V_0_1_load_1

]]></Node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="336" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
<literal name="tmp_43" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1221_ifconv:20  %newSel7 = select i1 %sel_tmp5, i64 %dmem_V_0_0_load_1, i64 %dmem_V_1_0_load_1

]]></Node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="337" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1221_ifconv:21  %newSel8 = select i1 %tmp_43, i64 %newSel6, i64 %newSel7

]]></Node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="338" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="16">
<![CDATA[
._crit_edge1220_ifconv:3  %tmp_42 = trunc i16 %p_8 to i1

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="339" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1220_ifconv:8  %dmem_V_0_1_load = load i64* %dmem_V_0_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_0_1_load"/></StgValue>
</operation>

<operation id="340" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1220_ifconv:9  %dmem_V_0_0_load = load i64* %dmem_V_0_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_0_0_load"/></StgValue>
</operation>

<operation id="341" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1220_ifconv:10  %dmem_V_1_1_load = load i64* %dmem_V_1_1_addr_3, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_1_load"/></StgValue>
</operation>

<operation id="342" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="64" op_0_bw="10">
<![CDATA[
._crit_edge1220_ifconv:11  %dmem_V_1_0_load = load i64* %dmem_V_1_0_addr_3, align 8

]]></Node>
<StgValue><ssdm name="dmem_V_1_0_load"/></StgValue>
</operation>

<operation id="343" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1220_ifconv:12  %sel_tmp9 = xor i1 %tmp_42, true

]]></Node>
<StgValue><ssdm name="sel_tmp9"/></StgValue>
</operation>

<operation id="344" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1220_ifconv:13  %sel_tmp = and i1 %dmem_mode_V_read, %sel_tmp9

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="345" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge1220_ifconv:14  %sel_tmp3 = and i1 %tmp_42, %d_o_idx_V

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="346" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1220_ifconv:15  %newSel3 = select i1 %sel_tmp3, i64 %dmem_V_1_1_load, i64 %dmem_V_0_1_load

]]></Node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="347" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1220_ifconv:16  %newSel4 = select i1 %sel_tmp, i64 %dmem_V_0_0_load, i64 %dmem_V_1_0_load

]]></Node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="348" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1220_ifconv:17  %newSel5 = select i1 %tmp_42, i64 %newSel3, i64 %newSel4

]]></Node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge1221_ifconv:1  %tmp_29 = zext i16 %p_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="350" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1221_ifconv:22  %dmem_o_V_addr_1 = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 %tmp_29

]]></Node>
<StgValue><ssdm name="dmem_o_V_addr_1"/></StgValue>
</operation>

<operation id="351" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
._crit_edge1221_ifconv:23  store i64 %newSel8, i64* %dmem_o_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="346">
<or_exp><and_exp><literal name="brmerge1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1221_ifconv:24  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge1220_ifconv:0  %tmp_27 = zext i16 %p_8 to i64

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="354" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="7" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge1220_ifconv:18  %dmem_o_V_addr = getelementptr [128 x i64]* %dmem_o_V, i64 0, i64 %tmp_27

]]></Node>
<StgValue><ssdm name="dmem_o_V_addr"/></StgValue>
</operation>

<operation id="355" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="64" op_1_bw="7">
<![CDATA[
._crit_edge1220_ifconv:19  store i64 %newSel5, i64* %dmem_o_V_addr, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="349">
<or_exp><and_exp><literal name="brmerge1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge1220_ifconv:20  br label %22

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="351">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="422" name="wt_i_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="wt_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="423" name="kh_i_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="kh_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="424" name="dmem_i_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="dmem_i_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="425" name="dmem_o_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dmem_o_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="426" name="n_inputs_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n_inputs_V"/></StgValue>
</port>
<port id="427" name="n_outputs_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n_outputs_V"/></StgValue>
</port>
<port id="428" name="input_words_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_words_V"/></StgValue>
</port>
<port id="429" name="output_words_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_words_V"/></StgValue>
</port>
<port id="430" name="layer_mode_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="layer_mode_V"/></StgValue>
</port>
<port id="431" name="dmem_mode_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="dmem_mode_V"/></StgValue>
</port>
<port id="432" name="width_mode_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="width_mode_V"/></StgValue>
</port>
<port id="433" name="norm_mode_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm_mode_V"/></StgValue>
</port>
<port id="434" name="kh_index_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="kh_index_V"/></StgValue>
</port>
<port id="435" name="o_index_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="o_index_V"/></StgValue>
</port>
<port id="436" name="kh_mem_V" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="kh_mem_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="437" name="wt_mem_V_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="wt_mem_V_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="438" name="wt_mem_V_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="wt_mem_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="439" name="dmem_V_0_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="dmem_V_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="440" name="dmem_V_0_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="dmem_V_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="441" name="dmem_V_1_0" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="dmem_V_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="442" name="dmem_V_1_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="dmem_V_1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="443" name="wt_addr_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="wt_addr_V"/></StgValue>
</port>
<port id="444" name="wt_offset_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="wt_offset_V"/></StgValue>
</port>
<port id="445" name="outword_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="outword_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="447" from="_ssdm_op_SpecBitsMap" to="StgValue_21" fromId="446" toId="21">
</dataflow>
<dataflow id="448" from="wt_i_V" to="StgValue_21" fromId="422" toId="21">
</dataflow>
<dataflow id="449" from="_ssdm_op_SpecBitsMap" to="StgValue_22" fromId="446" toId="22">
</dataflow>
<dataflow id="450" from="kh_i_V" to="StgValue_22" fromId="423" toId="22">
</dataflow>
<dataflow id="451" from="_ssdm_op_SpecBitsMap" to="StgValue_23" fromId="446" toId="23">
</dataflow>
<dataflow id="452" from="dmem_i_V" to="StgValue_23" fromId="424" toId="23">
</dataflow>
<dataflow id="453" from="_ssdm_op_SpecBitsMap" to="StgValue_24" fromId="446" toId="24">
</dataflow>
<dataflow id="454" from="dmem_o_V" to="StgValue_24" fromId="425" toId="24">
</dataflow>
<dataflow id="455" from="_ssdm_op_SpecBitsMap" to="StgValue_25" fromId="446" toId="25">
</dataflow>
<dataflow id="456" from="n_inputs_V" to="StgValue_25" fromId="426" toId="25">
</dataflow>
<dataflow id="457" from="_ssdm_op_SpecBitsMap" to="StgValue_26" fromId="446" toId="26">
</dataflow>
<dataflow id="458" from="n_outputs_V" to="StgValue_26" fromId="427" toId="26">
</dataflow>
<dataflow id="459" from="_ssdm_op_SpecBitsMap" to="StgValue_27" fromId="446" toId="27">
</dataflow>
<dataflow id="460" from="input_words_V" to="StgValue_27" fromId="428" toId="27">
</dataflow>
<dataflow id="461" from="_ssdm_op_SpecBitsMap" to="StgValue_28" fromId="446" toId="28">
</dataflow>
<dataflow id="462" from="output_words_V" to="StgValue_28" fromId="429" toId="28">
</dataflow>
<dataflow id="463" from="_ssdm_op_SpecBitsMap" to="StgValue_29" fromId="446" toId="29">
</dataflow>
<dataflow id="464" from="layer_mode_V" to="StgValue_29" fromId="430" toId="29">
</dataflow>
<dataflow id="465" from="_ssdm_op_SpecBitsMap" to="StgValue_30" fromId="446" toId="30">
</dataflow>
<dataflow id="466" from="dmem_mode_V" to="StgValue_30" fromId="431" toId="30">
</dataflow>
<dataflow id="467" from="_ssdm_op_SpecBitsMap" to="StgValue_31" fromId="446" toId="31">
</dataflow>
<dataflow id="468" from="width_mode_V" to="StgValue_31" fromId="432" toId="31">
</dataflow>
<dataflow id="469" from="_ssdm_op_SpecBitsMap" to="StgValue_32" fromId="446" toId="32">
</dataflow>
<dataflow id="470" from="norm_mode_V" to="StgValue_32" fromId="433" toId="32">
</dataflow>
<dataflow id="472" from="_ssdm_op_SpecTopModule" to="StgValue_33" fromId="471" toId="33">
</dataflow>
<dataflow id="474" from="top_str" to="StgValue_33" fromId="473" toId="33">
</dataflow>
<dataflow id="476" from="_ssdm_op_Read.ap_auto.i2" to="norm_mode_V_read" fromId="475" toId="34">
</dataflow>
<dataflow id="477" from="norm_mode_V" to="norm_mode_V_read" fromId="433" toId="34">
</dataflow>
<dataflow id="478" from="_ssdm_op_Read.ap_auto.i2" to="width_mode_V_read" fromId="475" toId="35">
</dataflow>
<dataflow id="479" from="width_mode_V" to="width_mode_V_read" fromId="432" toId="35">
</dataflow>
<dataflow id="481" from="_ssdm_op_Read.ap_auto.i1" to="dmem_mode_V_read" fromId="480" toId="36">
</dataflow>
<dataflow id="482" from="dmem_mode_V" to="dmem_mode_V_read" fromId="431" toId="36">
</dataflow>
<dataflow id="484" from="_ssdm_op_Read.ap_auto.i3" to="layer_mode_V_read" fromId="483" toId="37">
</dataflow>
<dataflow id="485" from="layer_mode_V" to="layer_mode_V_read" fromId="430" toId="37">
</dataflow>
<dataflow id="487" from="_ssdm_op_Read.ap_auto.i16" to="output_words_V_read" fromId="486" toId="38">
</dataflow>
<dataflow id="488" from="output_words_V" to="output_words_V_read" fromId="429" toId="38">
</dataflow>
<dataflow id="489" from="_ssdm_op_Read.ap_auto.i16" to="input_words_V_read" fromId="486" toId="39">
</dataflow>
<dataflow id="490" from="input_words_V" to="input_words_V_read" fromId="428" toId="39">
</dataflow>
<dataflow id="491" from="_ssdm_op_Read.ap_auto.i16" to="n_outputs_V_read" fromId="486" toId="40">
</dataflow>
<dataflow id="492" from="n_outputs_V" to="n_outputs_V_read" fromId="427" toId="40">
</dataflow>
<dataflow id="493" from="_ssdm_op_Read.ap_auto.i16" to="n_inputs_V_read" fromId="486" toId="41">
</dataflow>
<dataflow id="494" from="n_inputs_V" to="n_inputs_V_read" fromId="426" toId="41">
</dataflow>
<dataflow id="496" from="_ssdm_op_PartSelect.i2.i3.i32.i32" to="layer_type_V" fromId="495" toId="42">
</dataflow>
<dataflow id="497" from="layer_mode_V_read" to="layer_type_V" fromId="37" toId="42">
</dataflow>
<dataflow id="499" from="StgValue_498" to="layer_type_V" fromId="498" toId="42">
</dataflow>
<dataflow id="501" from="StgValue_500" to="layer_type_V" fromId="500" toId="42">
</dataflow>
<dataflow id="502" from="layer_mode_V_read" to="tmp_32" fromId="37" toId="43">
</dataflow>
<dataflow id="503" from="tmp_32" to="StgValue_44" fromId="43" toId="44">
</dataflow>
<dataflow id="504" from="kh_index_V" to="p_Val2_s" fromId="434" toId="45">
</dataflow>
<dataflow id="505" from="p_Val2_s" to="tmp_33" fromId="45" toId="46">
</dataflow>
<dataflow id="506" from="tmp_33" to="p_Result_s" fromId="46" toId="47">
</dataflow>
<dataflow id="507" from="p_Result_s" to="StgValue_48" fromId="47" toId="48">
</dataflow>
<dataflow id="508" from="kh_index_V" to="StgValue_48" fromId="434" toId="48">
</dataflow>
<dataflow id="510" from="StgValue_509" to="StgValue_50" fromId="509" toId="50">
</dataflow>
<dataflow id="511" from="kh_index_V" to="StgValue_50" fromId="434" toId="50">
</dataflow>
<dataflow id="512" from="StgValue_509" to="StgValue_51" fromId="509" toId="51">
</dataflow>
<dataflow id="513" from="o_index_V" to="StgValue_51" fromId="435" toId="51">
</dataflow>
<dataflow id="514" from="tmp_33" to="p_9" fromId="46" toId="53">
<condition id="463">
<or_exp><and_exp><literal name="tmp_32" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="515" from="StgValue_49" to="p_9" fromId="49" toId="53">
</dataflow>
<dataflow id="517" from="StgValue_516" to="p_9" fromId="516" toId="53">
<condition id="464">
<or_exp><and_exp><literal name="tmp_32" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="518" from="StgValue_52" to="p_9" fromId="52" toId="53">
</dataflow>
<dataflow id="519" from="dmem_mode_V_read" to="d_o_idx_V" fromId="36" toId="54">
</dataflow>
<dataflow id="521" from="StgValue_520" to="d_o_idx_V" fromId="520" toId="54">
</dataflow>
<dataflow id="523" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="tmp_s" fromId="522" toId="55">
</dataflow>
<dataflow id="524" from="width_mode_V_read" to="tmp_s" fromId="35" toId="55">
</dataflow>
<dataflow id="525" from="StgValue_516" to="tmp_s" fromId="516" toId="55">
</dataflow>
<dataflow id="526" from="tmp_s" to="tmp_cast1" fromId="55" toId="56">
</dataflow>
<dataflow id="527" from="tmp_s" to="tmp_cast" fromId="55" toId="57">
</dataflow>
<dataflow id="529" from="StgValue_528" to="words_per_image_V" fromId="528" toId="58">
</dataflow>
<dataflow id="530" from="tmp_cast" to="words_per_image_V" fromId="57" toId="58">
</dataflow>
<dataflow id="531" from="layer_type_V" to="tmp_3" fromId="42" toId="59">
</dataflow>
<dataflow id="533" from="StgValue_532" to="tmp_3" fromId="532" toId="59">
</dataflow>
<dataflow id="534" from="words_per_image_V" to="tmp_4_cast" fromId="58" toId="60">
</dataflow>
<dataflow id="535" from="layer_type_V" to="tmp_5" fromId="42" toId="61">
</dataflow>
<dataflow id="537" from="StgValue_536" to="tmp_5" fromId="536" toId="61">
</dataflow>
<dataflow id="538" from="StgValue_509" to="p_1" fromId="509" toId="63">
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="539" from="StgValue_62" to="p_1" fromId="62" toId="63">
</dataflow>
<dataflow id="540" from="p_s" to="p_1" fromId="115" toId="63">
<BackEdge/>
<condition id="466">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="541" from="StgValue_118" to="p_1" fromId="118" toId="63">
<BackEdge/>
</dataflow>
<dataflow id="543" from="StgValue_542" to="p_2" fromId="542" toId="64">
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="544" from="StgValue_62" to="p_2" fromId="62" toId="64">
</dataflow>
<dataflow id="545" from="p_s_42" to="p_2" fromId="116" toId="64">
<BackEdge/>
<condition id="468">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="546" from="StgValue_118" to="p_2" fromId="118" toId="64">
<BackEdge/>
</dataflow>
<dataflow id="547" from="StgValue_509" to="p_4" fromId="509" toId="65">
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="548" from="StgValue_62" to="p_4" fromId="62" toId="65">
</dataflow>
<dataflow id="549" from="i_V_2" to="p_4" fromId="67" toId="65">
<BackEdge/>
<condition id="470">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="550" from="StgValue_118" to="p_4" fromId="118" toId="65">
<BackEdge/>
</dataflow>
<dataflow id="551" from="p_4" to="exitcond1" fromId="65" toId="66">
</dataflow>
<dataflow id="552" from="input_words_V_read" to="exitcond1" fromId="39" toId="66">
</dataflow>
<dataflow id="553" from="p_4" to="i_V_2" fromId="65" toId="67">
</dataflow>
<dataflow id="555" from="StgValue_554" to="i_V_2" fromId="554" toId="67">
</dataflow>
<dataflow id="556" from="exitcond1" to="StgValue_68" fromId="66" toId="68">
</dataflow>
<dataflow id="557" from="p_4" to="r_V_10" fromId="65" toId="69">
</dataflow>
<dataflow id="559" from="_ssdm_op_SpecLoopName" to="StgValue_70" fromId="558" toId="70">
</dataflow>
<dataflow id="561" from="p_str1860" to="StgValue_70" fromId="560" toId="70">
</dataflow>
<dataflow id="563" from="_ssdm_op_SpecRegionBegin" to="tmp_8" fromId="562" toId="71">
</dataflow>
<dataflow id="564" from="p_str1860" to="tmp_8" fromId="560" toId="71">
</dataflow>
<dataflow id="566" from="_ssdm_op_SpecLoopTripCount" to="StgValue_72" fromId="565" toId="72">
</dataflow>
<dataflow id="567" from="StgValue_498" to="StgValue_72" fromId="498" toId="72">
</dataflow>
<dataflow id="569" from="StgValue_568" to="StgValue_72" fromId="568" toId="72">
</dataflow>
<dataflow id="571" from="StgValue_570" to="StgValue_72" fromId="570" toId="72">
</dataflow>
<dataflow id="573" from="p_str1813" to="StgValue_72" fromId="572" toId="72">
</dataflow>
<dataflow id="575" from="_ssdm_op_SpecPipeline" to="StgValue_73" fromId="574" toId="73">
</dataflow>
<dataflow id="577" from="StgValue_576" to="StgValue_73" fromId="576" toId="73">
</dataflow>
<dataflow id="578" from="StgValue_498" to="StgValue_73" fromId="498" toId="73">
</dataflow>
<dataflow id="579" from="StgValue_498" to="StgValue_73" fromId="498" toId="73">
</dataflow>
<dataflow id="581" from="StgValue_580" to="StgValue_73" fromId="580" toId="73">
</dataflow>
<dataflow id="582" from="p_str1813" to="StgValue_73" fromId="572" toId="73">
</dataflow>
<dataflow id="583" from="tmp_3" to="StgValue_74" fromId="59" toId="74">
</dataflow>
<dataflow id="584" from="tmp_5" to="StgValue_75" fromId="61" toId="75">
</dataflow>
<dataflow id="586" from="_ssdm_op_PartSelect.i15.i16.i32.i32" to="r_V_6" fromId="585" toId="76">
</dataflow>
<dataflow id="587" from="p_4" to="r_V_6" fromId="65" toId="76">
</dataflow>
<dataflow id="588" from="StgValue_498" to="r_V_6" fromId="498" toId="76">
</dataflow>
<dataflow id="590" from="StgValue_589" to="r_V_6" fromId="589" toId="76">
</dataflow>
<dataflow id="591" from="p_4" to="tmp_14" fromId="65" toId="77">
</dataflow>
<dataflow id="592" from="dmem_i_V" to="dmem_i_V_addr_2" fromId="424" toId="78">
</dataflow>
<dataflow id="594" from="StgValue_593" to="dmem_i_V_addr_2" fromId="593" toId="78">
</dataflow>
<dataflow id="595" from="tmp_14" to="dmem_i_V_addr_2" fromId="77" toId="78">
</dataflow>
<dataflow id="596" from="dmem_i_V_addr_2" to="dmem_i_V_load_1" fromId="78" toId="79">
</dataflow>
<dataflow id="597" from="p_4" to="tmp_38" fromId="65" toId="80">
</dataflow>
<dataflow id="598" from="tmp_38" to="StgValue_81" fromId="80" toId="81">
</dataflow>
<dataflow id="599" from="tmp_38" to="StgValue_83" fromId="80" toId="83">
</dataflow>
<dataflow id="600" from="p_4" to="tmp_12" fromId="65" toId="86">
</dataflow>
<dataflow id="601" from="dmem_i_V" to="dmem_i_V_addr_1" fromId="424" toId="87">
</dataflow>
<dataflow id="602" from="StgValue_593" to="dmem_i_V_addr_1" fromId="593" toId="87">
</dataflow>
<dataflow id="603" from="tmp_12" to="dmem_i_V_addr_1" fromId="86" toId="87">
</dataflow>
<dataflow id="604" from="dmem_i_V_addr_1" to="dmem_i_V_load" fromId="87" toId="88">
</dataflow>
<dataflow id="606" from="_ssdm_op_BitSelect.i1.i16.i32" to="tmp_37" fromId="605" toId="89">
</dataflow>
<dataflow id="607" from="p_4" to="tmp_37" fromId="65" toId="89">
</dataflow>
<dataflow id="609" from="StgValue_608" to="tmp_37" fromId="608" toId="89">
</dataflow>
<dataflow id="610" from="tmp_37" to="StgValue_90" fromId="89" toId="90">
</dataflow>
<dataflow id="611" from="tmp_37" to="StgValue_92" fromId="89" toId="92">
</dataflow>
<dataflow id="612" from="_ssdm_op_PartSelect.i15.i16.i32.i32" to="r_V_s" fromId="585" toId="96">
</dataflow>
<dataflow id="613" from="p_1" to="r_V_s" fromId="63" toId="96">
</dataflow>
<dataflow id="614" from="StgValue_498" to="r_V_s" fromId="498" toId="96">
</dataflow>
<dataflow id="615" from="StgValue_589" to="r_V_s" fromId="589" toId="96">
</dataflow>
<dataflow id="616" from="r_V_s" to="r_V_11" fromId="96" toId="97">
</dataflow>
<dataflow id="617" from="r_V_11" to="r_V_2" fromId="97" toId="98">
</dataflow>
<dataflow id="618" from="tmp_cast1" to="r_V_2" fromId="56" toId="98">
</dataflow>
<dataflow id="619" from="r_V_2" to="lhs_V" fromId="98" toId="99">
</dataflow>
<dataflow id="620" from="p_2" to="rhs_V" fromId="64" toId="100">
</dataflow>
<dataflow id="621" from="rhs_V" to="r_V_3" fromId="100" toId="101">
</dataflow>
<dataflow id="622" from="lhs_V" to="r_V_3" fromId="99" toId="101">
</dataflow>
<dataflow id="623" from="p_4" to="tmp_4" fromId="65" toId="102">
</dataflow>
<dataflow id="624" from="dmem_i_V" to="dmem_i_V_addr" fromId="424" toId="103">
</dataflow>
<dataflow id="625" from="StgValue_593" to="dmem_i_V_addr" fromId="593" toId="103">
</dataflow>
<dataflow id="626" from="tmp_4" to="dmem_i_V_addr" fromId="102" toId="103">
</dataflow>
<dataflow id="627" from="dmem_i_V_addr" to="dmem_i_V_load_2" fromId="103" toId="104">
</dataflow>
<dataflow id="628" from="p_1" to="tmp_35" fromId="63" toId="105">
</dataflow>
<dataflow id="629" from="tmp_35" to="StgValue_106" fromId="105" toId="106">
</dataflow>
<dataflow id="630" from="tmp_35" to="StgValue_108" fromId="105" toId="108">
</dataflow>
<dataflow id="631" from="p_2" to="img_off_V" fromId="64" toId="111">
</dataflow>
<dataflow id="633" from="StgValue_632" to="img_off_V" fromId="632" toId="111">
</dataflow>
<dataflow id="634" from="img_off_V" to="tmp_34_cast" fromId="111" toId="112">
</dataflow>
<dataflow id="635" from="tmp_34_cast" to="tmp_24" fromId="112" toId="113">
</dataflow>
<dataflow id="636" from="tmp_4_cast" to="tmp_24" fromId="60" toId="113">
</dataflow>
<dataflow id="637" from="p_1" to="img_idx_V" fromId="63" toId="114">
</dataflow>
<dataflow id="638" from="StgValue_554" to="img_idx_V" fromId="554" toId="114">
</dataflow>
<dataflow id="639" from="tmp_24" to="p_s" fromId="113" toId="115">
</dataflow>
<dataflow id="640" from="img_idx_V" to="p_s" fromId="114" toId="115">
</dataflow>
<dataflow id="641" from="p_1" to="p_s" fromId="63" toId="115">
</dataflow>
<dataflow id="642" from="tmp_24" to="p_s_42" fromId="113" toId="116">
</dataflow>
<dataflow id="643" from="StgValue_542" to="p_s_42" fromId="542" toId="116">
</dataflow>
<dataflow id="644" from="img_off_V" to="p_s_42" fromId="111" toId="116">
</dataflow>
<dataflow id="646" from="_ssdm_op_SpecRegionEnd" to="empty" fromId="645" toId="117">
</dataflow>
<dataflow id="647" from="p_str1860" to="empty" fromId="560" toId="117">
</dataflow>
<dataflow id="648" from="tmp_8" to="empty" fromId="71" toId="117">
</dataflow>
<dataflow id="649" from="r_V_6" to="tmp_13" fromId="76" toId="119">
</dataflow>
<dataflow id="650" from="dmem_i_V_addr_2" to="dmem_i_V_load_1" fromId="78" toId="120">
</dataflow>
<dataflow id="651" from="dmem_V_0_0" to="dmem_V_0_0_addr_2" fromId="439" toId="121">
</dataflow>
<dataflow id="652" from="StgValue_593" to="dmem_V_0_0_addr_2" fromId="593" toId="121">
</dataflow>
<dataflow id="653" from="tmp_13" to="dmem_V_0_0_addr_2" fromId="119" toId="121">
</dataflow>
<dataflow id="654" from="dmem_V_0_1" to="dmem_V_0_1_addr_2" fromId="440" toId="122">
</dataflow>
<dataflow id="655" from="StgValue_593" to="dmem_V_0_1_addr_2" fromId="593" toId="122">
</dataflow>
<dataflow id="656" from="tmp_13" to="dmem_V_0_1_addr_2" fromId="119" toId="122">
</dataflow>
<dataflow id="657" from="dmem_V_1_0" to="dmem_V_1_0_addr_2" fromId="441" toId="123">
</dataflow>
<dataflow id="658" from="StgValue_593" to="dmem_V_1_0_addr_2" fromId="593" toId="123">
</dataflow>
<dataflow id="659" from="tmp_13" to="dmem_V_1_0_addr_2" fromId="119" toId="123">
</dataflow>
<dataflow id="660" from="dmem_V_1_1" to="dmem_V_1_1_addr_2" fromId="442" toId="124">
</dataflow>
<dataflow id="661" from="StgValue_593" to="dmem_V_1_1_addr_2" fromId="593" toId="124">
</dataflow>
<dataflow id="662" from="tmp_13" to="dmem_V_1_1_addr_2" fromId="119" toId="124">
</dataflow>
<dataflow id="663" from="dmem_mode_V_read" to="StgValue_125" fromId="36" toId="125">
</dataflow>
<dataflow id="664" from="dmem_i_V_load_1" to="StgValue_126" fromId="120" toId="126">
</dataflow>
<dataflow id="665" from="dmem_V_0_0_addr_2" to="StgValue_126" fromId="121" toId="126">
</dataflow>
<dataflow id="666" from="dmem_i_V_load_1" to="StgValue_128" fromId="120" toId="128">
</dataflow>
<dataflow id="667" from="dmem_V_0_1_addr_2" to="StgValue_128" fromId="122" toId="128">
</dataflow>
<dataflow id="668" from="dmem_i_V_load_1" to="StgValue_130" fromId="120" toId="130">
</dataflow>
<dataflow id="669" from="dmem_V_1_0_addr_2" to="StgValue_130" fromId="123" toId="130">
</dataflow>
<dataflow id="670" from="dmem_i_V_load_1" to="StgValue_132" fromId="120" toId="132">
</dataflow>
<dataflow id="671" from="dmem_V_1_1_addr_2" to="StgValue_132" fromId="124" toId="132">
</dataflow>
<dataflow id="672" from="r_V_10" to="tmp_11" fromId="69" toId="134">
</dataflow>
<dataflow id="673" from="dmem_i_V_addr_1" to="dmem_i_V_load" fromId="87" toId="135">
</dataflow>
<dataflow id="674" from="dmem_V_0_0" to="dmem_V_0_0_addr_1" fromId="439" toId="136">
</dataflow>
<dataflow id="675" from="StgValue_593" to="dmem_V_0_0_addr_1" fromId="593" toId="136">
</dataflow>
<dataflow id="676" from="tmp_11" to="dmem_V_0_0_addr_1" fromId="134" toId="136">
</dataflow>
<dataflow id="677" from="dmem_V_0_1" to="dmem_V_0_1_addr_1" fromId="440" toId="137">
</dataflow>
<dataflow id="678" from="StgValue_593" to="dmem_V_0_1_addr_1" fromId="593" toId="137">
</dataflow>
<dataflow id="679" from="tmp_11" to="dmem_V_0_1_addr_1" fromId="134" toId="137">
</dataflow>
<dataflow id="680" from="dmem_V_1_0" to="dmem_V_1_0_addr_1" fromId="441" toId="138">
</dataflow>
<dataflow id="681" from="StgValue_593" to="dmem_V_1_0_addr_1" fromId="593" toId="138">
</dataflow>
<dataflow id="682" from="tmp_11" to="dmem_V_1_0_addr_1" fromId="134" toId="138">
</dataflow>
<dataflow id="683" from="dmem_V_1_1" to="dmem_V_1_1_addr_1" fromId="442" toId="139">
</dataflow>
<dataflow id="684" from="StgValue_593" to="dmem_V_1_1_addr_1" fromId="593" toId="139">
</dataflow>
<dataflow id="685" from="tmp_11" to="dmem_V_1_1_addr_1" fromId="134" toId="139">
</dataflow>
<dataflow id="686" from="dmem_mode_V_read" to="StgValue_140" fromId="36" toId="140">
</dataflow>
<dataflow id="687" from="dmem_i_V_load" to="StgValue_141" fromId="135" toId="141">
</dataflow>
<dataflow id="688" from="dmem_V_0_0_addr_1" to="StgValue_141" fromId="136" toId="141">
</dataflow>
<dataflow id="689" from="dmem_i_V_load" to="StgValue_143" fromId="135" toId="143">
</dataflow>
<dataflow id="690" from="dmem_V_0_1_addr_1" to="StgValue_143" fromId="137" toId="143">
</dataflow>
<dataflow id="691" from="dmem_i_V_load" to="StgValue_145" fromId="135" toId="145">
</dataflow>
<dataflow id="692" from="dmem_V_1_0_addr_1" to="StgValue_145" fromId="138" toId="145">
</dataflow>
<dataflow id="693" from="dmem_i_V_load" to="StgValue_147" fromId="135" toId="147">
</dataflow>
<dataflow id="694" from="dmem_V_1_1_addr_1" to="StgValue_147" fromId="139" toId="147">
</dataflow>
<dataflow id="695" from="r_V_3" to="tmp_2" fromId="101" toId="149">
</dataflow>
<dataflow id="696" from="dmem_i_V_addr" to="dmem_i_V_load_2" fromId="103" toId="150">
</dataflow>
<dataflow id="697" from="dmem_V_0_0" to="dmem_V_0_0_addr" fromId="439" toId="151">
</dataflow>
<dataflow id="698" from="StgValue_593" to="dmem_V_0_0_addr" fromId="593" toId="151">
</dataflow>
<dataflow id="699" from="tmp_2" to="dmem_V_0_0_addr" fromId="149" toId="151">
</dataflow>
<dataflow id="700" from="dmem_V_0_1" to="dmem_V_0_1_addr" fromId="440" toId="152">
</dataflow>
<dataflow id="701" from="StgValue_593" to="dmem_V_0_1_addr" fromId="593" toId="152">
</dataflow>
<dataflow id="702" from="tmp_2" to="dmem_V_0_1_addr" fromId="149" toId="152">
</dataflow>
<dataflow id="703" from="dmem_V_1_0" to="dmem_V_1_0_addr" fromId="441" toId="153">
</dataflow>
<dataflow id="704" from="StgValue_593" to="dmem_V_1_0_addr" fromId="593" toId="153">
</dataflow>
<dataflow id="705" from="tmp_2" to="dmem_V_1_0_addr" fromId="149" toId="153">
</dataflow>
<dataflow id="706" from="dmem_V_1_1" to="dmem_V_1_1_addr" fromId="442" toId="154">
</dataflow>
<dataflow id="707" from="StgValue_593" to="dmem_V_1_1_addr" fromId="593" toId="154">
</dataflow>
<dataflow id="708" from="tmp_2" to="dmem_V_1_1_addr" fromId="149" toId="154">
</dataflow>
<dataflow id="709" from="dmem_mode_V_read" to="StgValue_155" fromId="36" toId="155">
</dataflow>
<dataflow id="710" from="dmem_i_V_load_2" to="StgValue_156" fromId="150" toId="156">
</dataflow>
<dataflow id="711" from="dmem_V_0_0_addr" to="StgValue_156" fromId="151" toId="156">
</dataflow>
<dataflow id="712" from="dmem_i_V_load_2" to="StgValue_158" fromId="150" toId="158">
</dataflow>
<dataflow id="713" from="dmem_V_0_1_addr" to="StgValue_158" fromId="152" toId="158">
</dataflow>
<dataflow id="714" from="dmem_i_V_load_2" to="StgValue_160" fromId="150" toId="160">
</dataflow>
<dataflow id="715" from="dmem_V_1_0_addr" to="StgValue_160" fromId="153" toId="160">
</dataflow>
<dataflow id="716" from="dmem_i_V_load_2" to="StgValue_162" fromId="150" toId="162">
</dataflow>
<dataflow id="717" from="dmem_V_1_1_addr" to="StgValue_162" fromId="154" toId="162">
</dataflow>
<dataflow id="718" from="i_V" to="p_5" fromId="167" toId="165">
<BackEdge/>
<condition id="471">
<or_exp><and_exp><literal name="tmp_6" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="719" from="StgValue_177" to="p_5" fromId="177" toId="165">
<BackEdge/>
</dataflow>
<dataflow id="721" from="StgValue_720" to="p_5" fromId="720" toId="165">
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="722" from="StgValue_164" to="p_5" fromId="164" toId="165">
</dataflow>
<dataflow id="723" from="p_5" to="tmp_6" fromId="165" toId="166">
</dataflow>
<dataflow id="725" from="StgValue_724" to="tmp_6" fromId="724" toId="166">
</dataflow>
<dataflow id="726" from="p_5" to="i_V" fromId="165" toId="167">
</dataflow>
<dataflow id="728" from="StgValue_727" to="i_V" fromId="727" toId="167">
</dataflow>
<dataflow id="729" from="tmp_6" to="StgValue_168" fromId="166" toId="168">
</dataflow>
<dataflow id="730" from="_ssdm_op_SpecRegionBegin" to="tmp_7" fromId="562" toId="169">
</dataflow>
<dataflow id="732" from="p_str1861" to="tmp_7" fromId="731" toId="169">
</dataflow>
<dataflow id="734" from="_ssdm_op_PartSelect.i12.i13.i32.i32" to="r_V" fromId="733" toId="170">
</dataflow>
<dataflow id="735" from="p_5" to="r_V" fromId="165" toId="170">
</dataflow>
<dataflow id="736" from="StgValue_498" to="r_V" fromId="498" toId="170">
</dataflow>
<dataflow id="738" from="StgValue_737" to="r_V" fromId="737" toId="170">
</dataflow>
<dataflow id="739" from="p_5" to="tmp_10" fromId="165" toId="171">
</dataflow>
<dataflow id="740" from="wt_i_V" to="wt_i_V_addr" fromId="422" toId="172">
</dataflow>
<dataflow id="741" from="StgValue_593" to="wt_i_V_addr" fromId="593" toId="172">
</dataflow>
<dataflow id="742" from="tmp_10" to="wt_i_V_addr" fromId="171" toId="172">
</dataflow>
<dataflow id="743" from="wt_i_V_addr" to="wt_i_V_load" fromId="172" toId="173">
</dataflow>
<dataflow id="744" from="p_5" to="tmp_36" fromId="165" toId="174">
</dataflow>
<dataflow id="745" from="tmp_36" to="StgValue_175" fromId="174" toId="175">
</dataflow>
<dataflow id="746" from="_ssdm_op_SpecRegionEnd" to="empty_43" fromId="645" toId="176">
</dataflow>
<dataflow id="747" from="p_str1861" to="empty_43" fromId="731" toId="176">
</dataflow>
<dataflow id="748" from="tmp_7" to="empty_43" fromId="169" toId="176">
</dataflow>
<dataflow id="749" from="_ssdm_op_SpecLoopTripCount" to="StgValue_178" fromId="565" toId="178">
</dataflow>
<dataflow id="751" from="StgValue_750" to="StgValue_178" fromId="750" toId="178">
</dataflow>
<dataflow id="752" from="StgValue_750" to="StgValue_178" fromId="750" toId="178">
</dataflow>
<dataflow id="753" from="StgValue_750" to="StgValue_178" fromId="750" toId="178">
</dataflow>
<dataflow id="754" from="_ssdm_op_SpecLoopName" to="StgValue_179" fromId="558" toId="179">
</dataflow>
<dataflow id="755" from="p_str1861" to="StgValue_179" fromId="731" toId="179">
</dataflow>
<dataflow id="756" from="_ssdm_op_SpecPipeline" to="StgValue_180" fromId="574" toId="180">
</dataflow>
<dataflow id="757" from="StgValue_576" to="StgValue_180" fromId="576" toId="180">
</dataflow>
<dataflow id="758" from="StgValue_498" to="StgValue_180" fromId="498" toId="180">
</dataflow>
<dataflow id="759" from="StgValue_498" to="StgValue_180" fromId="498" toId="180">
</dataflow>
<dataflow id="760" from="StgValue_580" to="StgValue_180" fromId="580" toId="180">
</dataflow>
<dataflow id="761" from="p_str1813" to="StgValue_180" fromId="572" toId="180">
</dataflow>
<dataflow id="762" from="r_V" to="tmp_1" fromId="170" toId="181">
</dataflow>
<dataflow id="763" from="wt_i_V_addr" to="wt_i_V_load" fromId="172" toId="182">
</dataflow>
<dataflow id="764" from="wt_mem_V_0" to="wt_mem_V_0_addr" fromId="437" toId="183">
</dataflow>
<dataflow id="765" from="StgValue_593" to="wt_mem_V_0_addr" fromId="593" toId="183">
</dataflow>
<dataflow id="766" from="tmp_1" to="wt_mem_V_0_addr" fromId="181" toId="183">
</dataflow>
<dataflow id="767" from="wt_mem_V_1" to="wt_mem_V_1_addr" fromId="438" toId="184">
</dataflow>
<dataflow id="768" from="StgValue_593" to="wt_mem_V_1_addr" fromId="593" toId="184">
</dataflow>
<dataflow id="769" from="tmp_1" to="wt_mem_V_1_addr" fromId="181" toId="184">
</dataflow>
<dataflow id="770" from="wt_i_V_load" to="StgValue_185" fromId="182" toId="185">
</dataflow>
<dataflow id="771" from="wt_mem_V_0_addr" to="StgValue_185" fromId="183" toId="185">
</dataflow>
<dataflow id="772" from="wt_i_V_load" to="StgValue_187" fromId="182" toId="187">
</dataflow>
<dataflow id="773" from="wt_mem_V_1_addr" to="StgValue_187" fromId="184" toId="187">
</dataflow>
<dataflow id="774" from="i_V_1" to="p_6" fromId="192" toId="190">
<BackEdge/>
<condition id="473">
<or_exp><and_exp><literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="775" from="StgValue_205" to="p_6" fromId="205" toId="190">
<BackEdge/>
</dataflow>
<dataflow id="777" from="StgValue_776" to="p_6" fromId="776" toId="190">
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="778" from="StgValue_189" to="p_6" fromId="189" toId="190">
</dataflow>
<dataflow id="779" from="p_6" to="tmp_9" fromId="190" toId="191">
</dataflow>
<dataflow id="781" from="StgValue_780" to="tmp_9" fromId="780" toId="191">
</dataflow>
<dataflow id="782" from="p_6" to="i_V_1" fromId="190" toId="192">
</dataflow>
<dataflow id="784" from="StgValue_783" to="i_V_1" fromId="783" toId="192">
</dataflow>
<dataflow id="785" from="tmp_9" to="StgValue_193" fromId="191" toId="193">
</dataflow>
<dataflow id="786" from="p_6" to="tmp_16" fromId="190" toId="194">
</dataflow>
<dataflow id="787" from="kh_i_V" to="kh_i_V_addr" fromId="423" toId="195">
</dataflow>
<dataflow id="788" from="StgValue_593" to="kh_i_V_addr" fromId="593" toId="195">
</dataflow>
<dataflow id="789" from="tmp_16" to="kh_i_V_addr" fromId="194" toId="195">
</dataflow>
<dataflow id="790" from="kh_i_V_addr" to="kh_i_V_load" fromId="195" toId="196">
</dataflow>
<dataflow id="791" from="_ssdm_op_SpecLoopTripCount" to="StgValue_197" fromId="565" toId="197">
</dataflow>
<dataflow id="793" from="StgValue_792" to="StgValue_197" fromId="792" toId="197">
</dataflow>
<dataflow id="794" from="StgValue_792" to="StgValue_197" fromId="792" toId="197">
</dataflow>
<dataflow id="795" from="StgValue_792" to="StgValue_197" fromId="792" toId="197">
</dataflow>
<dataflow id="796" from="_ssdm_op_SpecLoopName" to="StgValue_198" fromId="558" toId="198">
</dataflow>
<dataflow id="798" from="p_str1862" to="StgValue_198" fromId="797" toId="198">
</dataflow>
<dataflow id="799" from="_ssdm_op_SpecRegionBegin" to="tmp_15" fromId="562" toId="199">
</dataflow>
<dataflow id="800" from="p_str1862" to="tmp_15" fromId="797" toId="199">
</dataflow>
<dataflow id="801" from="_ssdm_op_SpecPipeline" to="StgValue_200" fromId="574" toId="200">
</dataflow>
<dataflow id="802" from="StgValue_576" to="StgValue_200" fromId="576" toId="200">
</dataflow>
<dataflow id="803" from="StgValue_498" to="StgValue_200" fromId="498" toId="200">
</dataflow>
<dataflow id="804" from="StgValue_498" to="StgValue_200" fromId="498" toId="200">
</dataflow>
<dataflow id="805" from="StgValue_580" to="StgValue_200" fromId="580" toId="200">
</dataflow>
<dataflow id="806" from="p_str1813" to="StgValue_200" fromId="572" toId="200">
</dataflow>
<dataflow id="807" from="kh_i_V_addr" to="kh_i_V_load" fromId="195" toId="201">
</dataflow>
<dataflow id="808" from="kh_mem_V" to="kh_mem_V_addr" fromId="436" toId="202">
</dataflow>
<dataflow id="809" from="StgValue_593" to="kh_mem_V_addr" fromId="593" toId="202">
</dataflow>
<dataflow id="810" from="tmp_16" to="kh_mem_V_addr" fromId="194" toId="202">
</dataflow>
<dataflow id="811" from="kh_i_V_load" to="StgValue_203" fromId="201" toId="203">
</dataflow>
<dataflow id="812" from="kh_mem_V_addr" to="StgValue_203" fromId="202" toId="203">
</dataflow>
<dataflow id="813" from="_ssdm_op_SpecRegionEnd" to="empty_44" fromId="645" toId="204">
</dataflow>
<dataflow id="814" from="p_str1862" to="empty_44" fromId="797" toId="204">
</dataflow>
<dataflow id="815" from="tmp_15" to="empty_44" fromId="199" toId="204">
</dataflow>
<dataflow id="816" from="tmp_5" to="StgValue_206" fromId="61" toId="206">
</dataflow>
<dataflow id="817" from="tmp_3" to="StgValue_207" fromId="59" toId="207">
</dataflow>
<dataflow id="818" from="o_index_V" to="o_index_V_load_2" fromId="435" toId="208">
</dataflow>
<dataflow id="820" from="bin_dense" to="StgValue_209" fromId="819" toId="209">
</dataflow>
<dataflow id="821" from="wt_mem_V_0" to="StgValue_209" fromId="437" toId="209">
</dataflow>
<dataflow id="822" from="wt_mem_V_1" to="StgValue_209" fromId="438" toId="209">
</dataflow>
<dataflow id="823" from="kh_mem_V" to="StgValue_209" fromId="436" toId="209">
</dataflow>
<dataflow id="824" from="dmem_V_0_0" to="StgValue_209" fromId="439" toId="209">
</dataflow>
<dataflow id="825" from="dmem_V_0_1" to="StgValue_209" fromId="440" toId="209">
</dataflow>
<dataflow id="826" from="dmem_V_1_0" to="StgValue_209" fromId="441" toId="209">
</dataflow>
<dataflow id="827" from="dmem_V_1_1" to="StgValue_209" fromId="442" toId="209">
</dataflow>
<dataflow id="828" from="layer_type_V" to="StgValue_209" fromId="42" toId="209">
</dataflow>
<dataflow id="829" from="dmem_mode_V_read" to="StgValue_209" fromId="36" toId="209">
</dataflow>
<dataflow id="830" from="d_o_idx_V" to="StgValue_209" fromId="54" toId="209">
</dataflow>
<dataflow id="831" from="o_index_V_load_2" to="StgValue_209" fromId="208" toId="209">
</dataflow>
<dataflow id="832" from="n_inputs_V_read" to="StgValue_209" fromId="41" toId="209">
</dataflow>
<dataflow id="833" from="n_outputs_V_read" to="StgValue_209" fromId="40" toId="209">
</dataflow>
<dataflow id="834" from="o_index_V" to="o_index_V_load" fromId="435" toId="211">
</dataflow>
<dataflow id="836" from="fp_conv" to="StgValue_212" fromId="835" toId="212">
</dataflow>
<dataflow id="837" from="wt_mem_V_0" to="StgValue_212" fromId="437" toId="212">
</dataflow>
<dataflow id="838" from="wt_mem_V_1" to="StgValue_212" fromId="438" toId="212">
</dataflow>
<dataflow id="839" from="kh_mem_V" to="StgValue_212" fromId="436" toId="212">
</dataflow>
<dataflow id="840" from="dmem_V_0_0" to="StgValue_212" fromId="439" toId="212">
</dataflow>
<dataflow id="841" from="dmem_V_0_1" to="StgValue_212" fromId="440" toId="212">
</dataflow>
<dataflow id="842" from="dmem_V_1_0" to="StgValue_212" fromId="441" toId="212">
</dataflow>
<dataflow id="843" from="dmem_V_1_1" to="StgValue_212" fromId="442" toId="212">
</dataflow>
<dataflow id="844" from="dmem_mode_V_read" to="StgValue_212" fromId="36" toId="212">
</dataflow>
<dataflow id="845" from="d_o_idx_V" to="StgValue_212" fromId="54" toId="212">
</dataflow>
<dataflow id="846" from="p_9" to="StgValue_212" fromId="53" toId="212">
</dataflow>
<dataflow id="847" from="o_index_V_load" to="StgValue_212" fromId="211" toId="212">
</dataflow>
<dataflow id="848" from="n_outputs_V_read" to="StgValue_212" fromId="40" toId="212">
</dataflow>
<dataflow id="849" from="bin_dense" to="StgValue_213" fromId="819" toId="213">
</dataflow>
<dataflow id="850" from="wt_mem_V_0" to="StgValue_213" fromId="437" toId="213">
</dataflow>
<dataflow id="851" from="wt_mem_V_1" to="StgValue_213" fromId="438" toId="213">
</dataflow>
<dataflow id="852" from="kh_mem_V" to="StgValue_213" fromId="436" toId="213">
</dataflow>
<dataflow id="853" from="dmem_V_0_0" to="StgValue_213" fromId="439" toId="213">
</dataflow>
<dataflow id="854" from="dmem_V_0_1" to="StgValue_213" fromId="440" toId="213">
</dataflow>
<dataflow id="855" from="dmem_V_1_0" to="StgValue_213" fromId="441" toId="213">
</dataflow>
<dataflow id="856" from="dmem_V_1_1" to="StgValue_213" fromId="442" toId="213">
</dataflow>
<dataflow id="857" from="layer_type_V" to="StgValue_213" fromId="42" toId="213">
</dataflow>
<dataflow id="858" from="dmem_mode_V_read" to="StgValue_213" fromId="36" toId="213">
</dataflow>
<dataflow id="859" from="d_o_idx_V" to="StgValue_213" fromId="54" toId="213">
</dataflow>
<dataflow id="860" from="o_index_V_load_2" to="StgValue_213" fromId="208" toId="213">
</dataflow>
<dataflow id="861" from="n_inputs_V_read" to="StgValue_213" fromId="41" toId="213">
</dataflow>
<dataflow id="862" from="n_outputs_V_read" to="StgValue_213" fromId="40" toId="213">
</dataflow>
<dataflow id="863" from="o_index_V" to="o_index_V_load_3" fromId="435" toId="214">
</dataflow>
<dataflow id="864" from="o_index_V_load_3" to="tmp_19" fromId="214" toId="215">
</dataflow>
<dataflow id="865" from="n_outputs_V_read" to="tmp_19" fromId="40" toId="215">
</dataflow>
<dataflow id="866" from="tmp_19" to="StgValue_216" fromId="215" toId="216">
</dataflow>
<dataflow id="867" from="o_index_V" to="StgValue_216" fromId="435" toId="216">
</dataflow>
<dataflow id="868" from="i_V_3" to="p_7" fromId="221" toId="218">
<BackEdge/>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="869" from="StgValue_282" to="p_7" fromId="282" toId="218">
<BackEdge/>
</dataflow>
<dataflow id="870" from="StgValue_542" to="p_7" fromId="542" toId="218">
<condition id="476">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="871" from="StgValue_210" to="p_7" fromId="210" toId="218">
</dataflow>
<dataflow id="872" from="p_7" to="tmp_25_cast" fromId="218" toId="219">
</dataflow>
<dataflow id="873" from="tmp_25_cast" to="tmp_20" fromId="219" toId="220">
</dataflow>
<dataflow id="874" from="n_outputs_V_read" to="tmp_20" fromId="40" toId="220">
</dataflow>
<dataflow id="875" from="p_7" to="i_V_3" fromId="218" toId="221">
</dataflow>
<dataflow id="876" from="StgValue_632" to="i_V_3" fromId="632" toId="221">
</dataflow>
<dataflow id="877" from="tmp_20" to="StgValue_222" fromId="220" toId="222">
</dataflow>
<dataflow id="878" from="kh_index_V" to="kh_index_V_load_2" fromId="434" toId="223">
</dataflow>
<dataflow id="880" from="_ssdm_op_PartSelect.i14.i16.i32.i32" to="r_V_8" fromId="879" toId="224">
</dataflow>
<dataflow id="881" from="kh_index_V_load_2" to="r_V_8" fromId="223" toId="224">
</dataflow>
<dataflow id="882" from="StgValue_500" to="r_V_8" fromId="500" toId="224">
</dataflow>
<dataflow id="883" from="StgValue_589" to="r_V_8" fromId="589" toId="224">
</dataflow>
<dataflow id="884" from="r_V_8" to="tmp_i" fromId="224" toId="225">
</dataflow>
<dataflow id="885" from="kh_mem_V" to="kh_mem_V_addr_1" fromId="436" toId="226">
</dataflow>
<dataflow id="886" from="StgValue_593" to="kh_mem_V_addr_1" fromId="593" toId="226">
</dataflow>
<dataflow id="887" from="tmp_i" to="kh_mem_V_addr_1" fromId="225" toId="226">
</dataflow>
<dataflow id="888" from="kh_mem_V_addr_1" to="kh_word_V" fromId="226" toId="227">
</dataflow>
<dataflow id="889" from="kh_index_V_load_2" to="off_V" fromId="223" toId="228">
</dataflow>
<dataflow id="890" from="p_7" to="this_assign_1" fromId="218" toId="229">
</dataflow>
<dataflow id="891" from="StgValue_542" to="this_assign_1" fromId="542" toId="229">
</dataflow>
<dataflow id="892" from="fp_conv" to="StgValue_232" fromId="835" toId="232">
</dataflow>
<dataflow id="893" from="wt_mem_V_0" to="StgValue_232" fromId="437" toId="232">
</dataflow>
<dataflow id="894" from="wt_mem_V_1" to="StgValue_232" fromId="438" toId="232">
</dataflow>
<dataflow id="895" from="kh_mem_V" to="StgValue_232" fromId="436" toId="232">
</dataflow>
<dataflow id="896" from="dmem_V_0_0" to="StgValue_232" fromId="439" toId="232">
</dataflow>
<dataflow id="897" from="dmem_V_0_1" to="StgValue_232" fromId="440" toId="232">
</dataflow>
<dataflow id="898" from="dmem_V_1_0" to="StgValue_232" fromId="441" toId="232">
</dataflow>
<dataflow id="899" from="dmem_V_1_1" to="StgValue_232" fromId="442" toId="232">
</dataflow>
<dataflow id="900" from="dmem_mode_V_read" to="StgValue_232" fromId="36" toId="232">
</dataflow>
<dataflow id="901" from="d_o_idx_V" to="StgValue_232" fromId="54" toId="232">
</dataflow>
<dataflow id="902" from="p_9" to="StgValue_232" fromId="53" toId="232">
</dataflow>
<dataflow id="903" from="o_index_V_load" to="StgValue_232" fromId="211" toId="232">
</dataflow>
<dataflow id="904" from="n_outputs_V_read" to="StgValue_232" fromId="40" toId="232">
</dataflow>
<dataflow id="905" from="kh_index_V" to="kh_index_V_load" fromId="434" toId="233">
</dataflow>
<dataflow id="906" from="kh_index_V_load" to="tmp_17" fromId="233" toId="234">
</dataflow>
<dataflow id="907" from="n_outputs_V_read" to="tmp_17" fromId="40" toId="234">
</dataflow>
<dataflow id="908" from="tmp_17" to="StgValue_235" fromId="234" toId="235">
</dataflow>
<dataflow id="909" from="kh_index_V" to="StgValue_235" fromId="434" toId="235">
</dataflow>
<dataflow id="910" from="o_index_V" to="o_index_V_load_1" fromId="435" toId="236">
</dataflow>
<dataflow id="911" from="o_index_V_load_1" to="tmp_18" fromId="236" toId="237">
</dataflow>
<dataflow id="912" from="n_outputs_V_read" to="tmp_18" fromId="40" toId="237">
</dataflow>
<dataflow id="913" from="tmp_18" to="StgValue_238" fromId="237" toId="238">
</dataflow>
<dataflow id="914" from="o_index_V" to="StgValue_238" fromId="435" toId="238">
</dataflow>
<dataflow id="915" from="norm_mode_V_read" to="tmp_25" fromId="34" toId="240">
</dataflow>
<dataflow id="917" from="StgValue_916" to="tmp_25" fromId="916" toId="240">
</dataflow>
<dataflow id="919" from="_ssdm_op_PartSelect.i3.i5.i32.i32" to="sf" fromId="918" toId="241">
</dataflow>
<dataflow id="920" from="words_per_image_V" to="sf" fromId="58" toId="241">
</dataflow>
<dataflow id="921" from="StgValue_500" to="sf" fromId="500" toId="241">
</dataflow>
<dataflow id="923" from="StgValue_922" to="sf" fromId="922" toId="241">
</dataflow>
<dataflow id="924" from="sf" to="tmp" fromId="241" toId="242">
</dataflow>
<dataflow id="925" from="tmp_25" to="words_per_out_V" fromId="240" toId="243">
</dataflow>
<dataflow id="926" from="words_per_image_V" to="words_per_out_V" fromId="58" toId="243">
</dataflow>
<dataflow id="927" from="tmp" to="words_per_out_V" fromId="242" toId="243">
</dataflow>
<dataflow id="928" from="words_per_out_V" to="rhs_V_1_cast" fromId="243" toId="244">
</dataflow>
<dataflow id="929" from="words_per_out_V" to="tmp_32_cast" fromId="243" toId="245">
</dataflow>
<dataflow id="930" from="width_mode_V_read" to="tmp_55_not" fromId="35" toId="246">
</dataflow>
<dataflow id="931" from="StgValue_536" to="tmp_55_not" fromId="536" toId="246">
</dataflow>
<dataflow id="932" from="tmp_55_not" to="brmerge" fromId="246" toId="247">
</dataflow>
<dataflow id="933" from="tmp_25" to="brmerge" fromId="240" toId="247">
</dataflow>
<dataflow id="935" from="_ssdm_op_BitSelect.i1.i3.i32" to="tmp_41" fromId="934" toId="248">
</dataflow>
<dataflow id="936" from="layer_mode_V_read" to="tmp_41" fromId="37" toId="248">
</dataflow>
<dataflow id="937" from="StgValue_500" to="tmp_41" fromId="500" toId="248">
</dataflow>
<dataflow id="938" from="brmerge" to="brmerge_not" fromId="247" toId="249">
</dataflow>
<dataflow id="939" from="StgValue_520" to="brmerge_not" fromId="520" toId="249">
</dataflow>
<dataflow id="940" from="tmp_41" to="brmerge1" fromId="248" toId="250">
</dataflow>
<dataflow id="941" from="brmerge_not" to="brmerge1" fromId="249" toId="250">
</dataflow>
<dataflow id="942" from="kh_mem_V_addr_1" to="kh_word_V" fromId="226" toId="252">
</dataflow>
<dataflow id="943" from="off_V" to="tmp_42_i" fromId="228" toId="253">
</dataflow>
<dataflow id="944" from="StgValue_536" to="tmp_42_i" fromId="536" toId="253">
</dataflow>
<dataflow id="945" from="kh_word_V" to="loc_V" fromId="252" toId="254">
</dataflow>
<dataflow id="946" from="off_V" to="tmp_43_i" fromId="228" toId="255">
</dataflow>
<dataflow id="947" from="StgValue_532" to="tmp_43_i" fromId="532" toId="255">
</dataflow>
<dataflow id="949" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="loc_V_1" fromId="948" toId="256">
</dataflow>
<dataflow id="950" from="kh_word_V" to="loc_V_1" fromId="252" toId="256">
</dataflow>
<dataflow id="952" from="StgValue_951" to="loc_V_1" fromId="951" toId="256">
</dataflow>
<dataflow id="954" from="StgValue_953" to="loc_V_1" fromId="953" toId="256">
</dataflow>
<dataflow id="955" from="off_V" to="tmp_44_i" fromId="228" toId="257">
</dataflow>
<dataflow id="956" from="StgValue_916" to="tmp_44_i" fromId="916" toId="257">
</dataflow>
<dataflow id="957" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="loc_V_2" fromId="948" toId="258">
</dataflow>
<dataflow id="958" from="kh_word_V" to="loc_V_2" fromId="252" toId="258">
</dataflow>
<dataflow id="960" from="StgValue_959" to="loc_V_2" fromId="959" toId="258">
</dataflow>
<dataflow id="962" from="StgValue_961" to="loc_V_2" fromId="961" toId="258">
</dataflow>
<dataflow id="963" from="_ssdm_op_PartSelect.i16.i64.i32.i32" to="loc_V_3" fromId="948" toId="259">
</dataflow>
<dataflow id="964" from="kh_word_V" to="loc_V_3" fromId="252" toId="259">
</dataflow>
<dataflow id="966" from="StgValue_965" to="loc_V_3" fromId="965" toId="259">
</dataflow>
<dataflow id="968" from="StgValue_967" to="loc_V_3" fromId="967" toId="259">
</dataflow>
<dataflow id="969" from="tmp_42_i" to="sel_tmp1" fromId="253" toId="260">
</dataflow>
<dataflow id="970" from="StgValue_520" to="sel_tmp1" fromId="520" toId="260">
</dataflow>
<dataflow id="971" from="tmp_43_i" to="sel_tmp2" fromId="255" toId="261">
</dataflow>
<dataflow id="972" from="sel_tmp1" to="sel_tmp2" fromId="260" toId="261">
</dataflow>
<dataflow id="973" from="tmp_42_i" to="sel_tmp6_demorgan" fromId="253" toId="262">
</dataflow>
<dataflow id="974" from="tmp_43_i" to="sel_tmp6_demorgan" fromId="255" toId="262">
</dataflow>
<dataflow id="975" from="sel_tmp6_demorgan" to="sel_tmp6" fromId="262" toId="263">
</dataflow>
<dataflow id="976" from="StgValue_520" to="sel_tmp6" fromId="520" toId="263">
</dataflow>
<dataflow id="977" from="tmp_44_i" to="sel_tmp7" fromId="257" toId="264">
</dataflow>
<dataflow id="978" from="sel_tmp6" to="sel_tmp7" fromId="263" toId="264">
</dataflow>
<dataflow id="979" from="sel_tmp7" to="newSel" fromId="264" toId="265">
</dataflow>
<dataflow id="980" from="loc_V_2" to="newSel" fromId="258" toId="265">
</dataflow>
<dataflow id="981" from="loc_V_1" to="newSel" fromId="256" toId="265">
</dataflow>
<dataflow id="982" from="sel_tmp7" to="or_cond" fromId="264" toId="266">
</dataflow>
<dataflow id="983" from="sel_tmp2" to="or_cond" fromId="261" toId="266">
</dataflow>
<dataflow id="984" from="tmp_42_i" to="newSel1" fromId="253" toId="267">
</dataflow>
<dataflow id="985" from="loc_V" to="newSel1" fromId="254" toId="267">
</dataflow>
<dataflow id="986" from="loc_V_3" to="newSel1" fromId="259" toId="267">
</dataflow>
<dataflow id="987" from="or_cond" to="nc_V" fromId="266" toId="268">
</dataflow>
<dataflow id="988" from="newSel" to="nc_V" fromId="265" toId="268">
</dataflow>
<dataflow id="989" from="newSel1" to="nc_V" fromId="267" toId="268">
</dataflow>
<dataflow id="990" from="o_index_V" to="o_index_V_load_4" fromId="435" toId="269">
</dataflow>
<dataflow id="992" from="bin_conv" to="StgValue_270" fromId="991" toId="270">
</dataflow>
<dataflow id="993" from="wt_mem_V_0" to="StgValue_270" fromId="437" toId="270">
</dataflow>
<dataflow id="994" from="wt_mem_V_1" to="StgValue_270" fromId="438" toId="270">
</dataflow>
<dataflow id="995" from="nc_V" to="StgValue_270" fromId="268" toId="270">
</dataflow>
<dataflow id="996" from="dmem_V_0_0" to="StgValue_270" fromId="439" toId="270">
</dataflow>
<dataflow id="997" from="dmem_V_0_1" to="StgValue_270" fromId="440" toId="270">
</dataflow>
<dataflow id="998" from="dmem_V_1_0" to="StgValue_270" fromId="441" toId="270">
</dataflow>
<dataflow id="999" from="dmem_V_1_1" to="StgValue_270" fromId="442" toId="270">
</dataflow>
<dataflow id="1000" from="dmem_mode_V_read" to="StgValue_270" fromId="36" toId="270">
</dataflow>
<dataflow id="1001" from="d_o_idx_V" to="StgValue_270" fromId="54" toId="270">
</dataflow>
<dataflow id="1002" from="n_inputs_V_read" to="StgValue_270" fromId="41" toId="270">
</dataflow>
<dataflow id="1003" from="o_index_V_load_4" to="StgValue_270" fromId="269" toId="270">
</dataflow>
<dataflow id="1004" from="this_assign_1" to="StgValue_270" fromId="229" toId="270">
</dataflow>
<dataflow id="1005" from="width_mode_V_read" to="StgValue_270" fromId="35" toId="270">
</dataflow>
<dataflow id="1006" from="norm_mode_V_read" to="StgValue_270" fromId="34" toId="270">
</dataflow>
<dataflow id="1007" from="wt_addr_V" to="StgValue_270" fromId="443" toId="270">
</dataflow>
<dataflow id="1008" from="wt_offset_V" to="StgValue_270" fromId="444" toId="270">
</dataflow>
<dataflow id="1009" from="outword_V" to="StgValue_270" fromId="445" toId="270">
</dataflow>
<dataflow id="1010" from="_ssdm_op_SpecLoopName" to="StgValue_271" fromId="558" toId="271">
</dataflow>
<dataflow id="1012" from="p_str1866" to="StgValue_271" fromId="1011" toId="271">
</dataflow>
<dataflow id="1013" from="_ssdm_op_SpecRegionBegin" to="tmp_21" fromId="562" toId="272">
</dataflow>
<dataflow id="1014" from="p_str1866" to="tmp_21" fromId="1011" toId="272">
</dataflow>
<dataflow id="1015" from="_ssdm_op_SpecLoopTripCount" to="StgValue_273" fromId="565" toId="273">
</dataflow>
<dataflow id="1016" from="StgValue_498" to="StgValue_273" fromId="498" toId="273">
</dataflow>
<dataflow id="1017" from="StgValue_498" to="StgValue_273" fromId="498" toId="273">
</dataflow>
<dataflow id="1018" from="StgValue_498" to="StgValue_273" fromId="498" toId="273">
</dataflow>
<dataflow id="1019" from="p_str1813" to="StgValue_273" fromId="572" toId="273">
</dataflow>
<dataflow id="1020" from="bin_conv" to="StgValue_274" fromId="991" toId="274">
</dataflow>
<dataflow id="1021" from="wt_mem_V_0" to="StgValue_274" fromId="437" toId="274">
</dataflow>
<dataflow id="1022" from="wt_mem_V_1" to="StgValue_274" fromId="438" toId="274">
</dataflow>
<dataflow id="1023" from="nc_V" to="StgValue_274" fromId="268" toId="274">
</dataflow>
<dataflow id="1024" from="dmem_V_0_0" to="StgValue_274" fromId="439" toId="274">
</dataflow>
<dataflow id="1025" from="dmem_V_0_1" to="StgValue_274" fromId="440" toId="274">
</dataflow>
<dataflow id="1026" from="dmem_V_1_0" to="StgValue_274" fromId="441" toId="274">
</dataflow>
<dataflow id="1027" from="dmem_V_1_1" to="StgValue_274" fromId="442" toId="274">
</dataflow>
<dataflow id="1028" from="dmem_mode_V_read" to="StgValue_274" fromId="36" toId="274">
</dataflow>
<dataflow id="1029" from="d_o_idx_V" to="StgValue_274" fromId="54" toId="274">
</dataflow>
<dataflow id="1030" from="n_inputs_V_read" to="StgValue_274" fromId="41" toId="274">
</dataflow>
<dataflow id="1031" from="o_index_V_load_4" to="StgValue_274" fromId="269" toId="274">
</dataflow>
<dataflow id="1032" from="this_assign_1" to="StgValue_274" fromId="229" toId="274">
</dataflow>
<dataflow id="1033" from="width_mode_V_read" to="StgValue_274" fromId="35" toId="274">
</dataflow>
<dataflow id="1034" from="norm_mode_V_read" to="StgValue_274" fromId="34" toId="274">
</dataflow>
<dataflow id="1035" from="wt_addr_V" to="StgValue_274" fromId="443" toId="274">
</dataflow>
<dataflow id="1036" from="wt_offset_V" to="StgValue_274" fromId="444" toId="274">
</dataflow>
<dataflow id="1037" from="outword_V" to="StgValue_274" fromId="445" toId="274">
</dataflow>
<dataflow id="1038" from="kh_index_V" to="t_V" fromId="434" toId="275">
</dataflow>
<dataflow id="1039" from="StgValue_554" to="tmp_22" fromId="554" toId="276">
</dataflow>
<dataflow id="1040" from="t_V" to="tmp_22" fromId="275" toId="276">
</dataflow>
<dataflow id="1041" from="tmp_22" to="StgValue_277" fromId="276" toId="277">
</dataflow>
<dataflow id="1042" from="kh_index_V" to="StgValue_277" fromId="434" toId="277">
</dataflow>
<dataflow id="1043" from="o_index_V" to="t_V_1" fromId="435" toId="278">
</dataflow>
<dataflow id="1044" from="StgValue_554" to="tmp_23" fromId="554" toId="279">
</dataflow>
<dataflow id="1045" from="t_V_1" to="tmp_23" fromId="278" toId="279">
</dataflow>
<dataflow id="1046" from="tmp_23" to="StgValue_280" fromId="279" toId="280">
</dataflow>
<dataflow id="1047" from="o_index_V" to="StgValue_280" fromId="435" toId="280">
</dataflow>
<dataflow id="1048" from="_ssdm_op_SpecRegionEnd" to="empty_45" fromId="645" toId="281">
</dataflow>
<dataflow id="1049" from="p_str1866" to="empty_45" fromId="1011" toId="281">
</dataflow>
<dataflow id="1050" from="tmp_21" to="empty_45" fromId="272" toId="281">
</dataflow>
<dataflow id="1051" from="StgValue_509" to="p_0583_2" fromId="509" toId="283">
<condition id="477">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1052" from="StgValue_251" to="p_0583_2" fromId="251" toId="283">
</dataflow>
<dataflow id="1053" from="p_0583_2_46" to="p_0583_2" fromId="302" toId="283">
<BackEdge/>
<condition id="478">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1054" from="StgValue_305" to="p_0583_2" fromId="305" toId="283">
<BackEdge/>
</dataflow>
<dataflow id="1055" from="StgValue_542" to="p_0579_2" fromId="542" toId="284">
<condition id="479">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1056" from="StgValue_251" to="p_0579_2" fromId="251" toId="284">
</dataflow>
<dataflow id="1057" from="p_3" to="p_0579_2" fromId="303" toId="284">
<BackEdge/>
<condition id="480">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1058" from="StgValue_305" to="p_0579_2" fromId="305" toId="284">
<BackEdge/>
</dataflow>
<dataflow id="1059" from="StgValue_509" to="p_8" fromId="509" toId="285">
<condition id="481">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp><and_exp><literal name="tmp_20" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1060" from="StgValue_251" to="p_8" fromId="251" toId="285">
</dataflow>
<dataflow id="1061" from="i_V_4" to="p_8" fromId="287" toId="285">
<BackEdge/>
<condition id="482">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="1062" from="StgValue_305" to="p_8" fromId="305" toId="285">
<BackEdge/>
</dataflow>
<dataflow id="1063" from="p_8" to="exitcond" fromId="285" toId="286">
</dataflow>
<dataflow id="1064" from="output_words_V_read" to="exitcond" fromId="38" toId="286">
</dataflow>
<dataflow id="1065" from="p_8" to="i_V_4" fromId="285" toId="287">
</dataflow>
<dataflow id="1066" from="StgValue_554" to="i_V_4" fromId="554" toId="287">
</dataflow>
<dataflow id="1067" from="exitcond" to="StgValue_288" fromId="286" toId="288">
</dataflow>
<dataflow id="1068" from="_ssdm_op_SpecLoopName" to="StgValue_289" fromId="558" toId="289">
</dataflow>
<dataflow id="1070" from="p_str1867" to="StgValue_289" fromId="1069" toId="289">
</dataflow>
<dataflow id="1071" from="_ssdm_op_SpecRegionBegin" to="tmp_26" fromId="562" toId="290">
</dataflow>
<dataflow id="1072" from="p_str1867" to="tmp_26" fromId="1069" toId="290">
</dataflow>
<dataflow id="1073" from="_ssdm_op_SpecLoopTripCount" to="StgValue_291" fromId="565" toId="291">
</dataflow>
<dataflow id="1074" from="StgValue_498" to="StgValue_291" fromId="498" toId="291">
</dataflow>
<dataflow id="1075" from="StgValue_498" to="StgValue_291" fromId="498" toId="291">
</dataflow>
<dataflow id="1076" from="StgValue_498" to="StgValue_291" fromId="498" toId="291">
</dataflow>
<dataflow id="1077" from="p_str1813" to="StgValue_291" fromId="572" toId="291">
</dataflow>
<dataflow id="1078" from="_ssdm_op_SpecPipeline" to="StgValue_292" fromId="574" toId="292">
</dataflow>
<dataflow id="1079" from="StgValue_576" to="StgValue_292" fromId="576" toId="292">
</dataflow>
<dataflow id="1080" from="StgValue_498" to="StgValue_292" fromId="498" toId="292">
</dataflow>
<dataflow id="1081" from="StgValue_498" to="StgValue_292" fromId="498" toId="292">
</dataflow>
<dataflow id="1082" from="StgValue_580" to="StgValue_292" fromId="580" toId="292">
</dataflow>
<dataflow id="1083" from="p_str1813" to="StgValue_292" fromId="572" toId="292">
</dataflow>
<dataflow id="1084" from="brmerge1" to="StgValue_293" fromId="250" toId="293">
</dataflow>
<dataflow id="1085" from="_ssdm_op_PartSelect.i15.i16.i32.i32" to="r_V_1" fromId="585" toId="294">
</dataflow>
<dataflow id="1086" from="p_0583_2" to="r_V_1" fromId="283" toId="294">
</dataflow>
<dataflow id="1087" from="StgValue_498" to="r_V_1" fromId="498" toId="294">
</dataflow>
<dataflow id="1088" from="StgValue_589" to="r_V_1" fromId="589" toId="294">
</dataflow>
<dataflow id="1089" from="r_V_1" to="lhs_V_1_cast" fromId="294" toId="295">
</dataflow>
<dataflow id="1090" from="lhs_V_1_cast" to="r_V_5" fromId="295" toId="296">
</dataflow>
<dataflow id="1091" from="rhs_V_1_cast" to="r_V_5" fromId="244" toId="296">
</dataflow>
<dataflow id="1092" from="p_0583_2" to="tmp_43" fromId="283" toId="297">
</dataflow>
<dataflow id="1093" from="p_0579_2" to="img_off_V_1" fromId="284" toId="298">
</dataflow>
<dataflow id="1094" from="StgValue_632" to="img_off_V_1" fromId="632" toId="298">
</dataflow>
<dataflow id="1095" from="img_off_V_1" to="tmp_40_cast" fromId="298" toId="299">
</dataflow>
<dataflow id="1096" from="tmp_40_cast" to="tmp_31" fromId="299" toId="300">
</dataflow>
<dataflow id="1097" from="tmp_32_cast" to="tmp_31" fromId="245" toId="300">
</dataflow>
<dataflow id="1098" from="p_0583_2" to="img_idx_V_1" fromId="283" toId="301">
</dataflow>
<dataflow id="1099" from="StgValue_554" to="img_idx_V_1" fromId="554" toId="301">
</dataflow>
<dataflow id="1100" from="tmp_31" to="p_0583_2_46" fromId="300" toId="302">
</dataflow>
<dataflow id="1101" from="img_idx_V_1" to="p_0583_2_46" fromId="301" toId="302">
</dataflow>
<dataflow id="1102" from="p_0583_2" to="p_0583_2_46" fromId="283" toId="302">
</dataflow>
<dataflow id="1103" from="tmp_31" to="p_3" fromId="300" toId="303">
</dataflow>
<dataflow id="1104" from="StgValue_542" to="p_3" fromId="542" toId="303">
</dataflow>
<dataflow id="1105" from="img_off_V_1" to="p_3" fromId="298" toId="303">
</dataflow>
<dataflow id="1106" from="_ssdm_op_SpecRegionEnd" to="empty_47" fromId="645" toId="304">
</dataflow>
<dataflow id="1107" from="p_str1867" to="empty_47" fromId="1069" toId="304">
</dataflow>
<dataflow id="1108" from="tmp_26" to="empty_47" fromId="290" toId="304">
</dataflow>
<dataflow id="1109" from="lhs_V_1_cast" to="r_V_5" fromId="295" toId="306">
</dataflow>
<dataflow id="1110" from="rhs_V_1_cast" to="r_V_5" fromId="244" toId="306">
</dataflow>
<dataflow id="1111" from="p_0579_2" to="rhs_V_2_cast" fromId="284" toId="307">
</dataflow>
<dataflow id="1112" from="r_V_5" to="r_V_9" fromId="306" toId="308">
</dataflow>
<dataflow id="1113" from="rhs_V_2_cast" to="r_V_9" fromId="307" toId="308">
</dataflow>
<dataflow id="1114" from="r_V_9" to="tmp_30" fromId="308" toId="309">
</dataflow>
<dataflow id="1115" from="dmem_V_0_0" to="dmem_V_0_0_addr_4" fromId="439" toId="310">
</dataflow>
<dataflow id="1116" from="StgValue_593" to="dmem_V_0_0_addr_4" fromId="593" toId="310">
</dataflow>
<dataflow id="1117" from="tmp_30" to="dmem_V_0_0_addr_4" fromId="309" toId="310">
</dataflow>
<dataflow id="1118" from="dmem_V_0_1" to="dmem_V_0_1_addr_4" fromId="440" toId="311">
</dataflow>
<dataflow id="1119" from="StgValue_593" to="dmem_V_0_1_addr_4" fromId="593" toId="311">
</dataflow>
<dataflow id="1120" from="tmp_30" to="dmem_V_0_1_addr_4" fromId="309" toId="311">
</dataflow>
<dataflow id="1121" from="dmem_V_1_0" to="dmem_V_1_0_addr_4" fromId="441" toId="312">
</dataflow>
<dataflow id="1122" from="StgValue_593" to="dmem_V_1_0_addr_4" fromId="593" toId="312">
</dataflow>
<dataflow id="1123" from="tmp_30" to="dmem_V_1_0_addr_4" fromId="309" toId="312">
</dataflow>
<dataflow id="1124" from="dmem_V_1_1" to="dmem_V_1_1_addr_4" fromId="442" toId="313">
</dataflow>
<dataflow id="1125" from="StgValue_593" to="dmem_V_1_1_addr_4" fromId="593" toId="313">
</dataflow>
<dataflow id="1126" from="tmp_30" to="dmem_V_1_1_addr_4" fromId="309" toId="313">
</dataflow>
<dataflow id="1127" from="dmem_V_0_1_addr_4" to="dmem_V_0_1_load_1" fromId="311" toId="314">
</dataflow>
<dataflow id="1128" from="dmem_V_0_0_addr_4" to="dmem_V_0_0_load_1" fromId="310" toId="315">
</dataflow>
<dataflow id="1129" from="dmem_V_1_1_addr_4" to="dmem_V_1_1_load_1" fromId="313" toId="316">
</dataflow>
<dataflow id="1130" from="dmem_V_1_0_addr_4" to="dmem_V_1_0_load_1" fromId="312" toId="317">
</dataflow>
<dataflow id="1131" from="_ssdm_op_PartSelect.i15.i16.i32.i32" to="r_V_7" fromId="585" toId="318">
</dataflow>
<dataflow id="1132" from="p_8" to="r_V_7" fromId="285" toId="318">
</dataflow>
<dataflow id="1133" from="StgValue_498" to="r_V_7" fromId="498" toId="318">
</dataflow>
<dataflow id="1134" from="StgValue_589" to="r_V_7" fromId="589" toId="318">
</dataflow>
<dataflow id="1135" from="r_V_7" to="tmp_28" fromId="318" toId="319">
</dataflow>
<dataflow id="1136" from="dmem_V_0_0" to="dmem_V_0_0_addr_3" fromId="439" toId="320">
</dataflow>
<dataflow id="1137" from="StgValue_593" to="dmem_V_0_0_addr_3" fromId="593" toId="320">
</dataflow>
<dataflow id="1138" from="tmp_28" to="dmem_V_0_0_addr_3" fromId="319" toId="320">
</dataflow>
<dataflow id="1139" from="dmem_V_0_1" to="dmem_V_0_1_addr_3" fromId="440" toId="321">
</dataflow>
<dataflow id="1140" from="StgValue_593" to="dmem_V_0_1_addr_3" fromId="593" toId="321">
</dataflow>
<dataflow id="1141" from="tmp_28" to="dmem_V_0_1_addr_3" fromId="319" toId="321">
</dataflow>
<dataflow id="1142" from="dmem_V_1_0" to="dmem_V_1_0_addr_3" fromId="441" toId="322">
</dataflow>
<dataflow id="1143" from="StgValue_593" to="dmem_V_1_0_addr_3" fromId="593" toId="322">
</dataflow>
<dataflow id="1144" from="tmp_28" to="dmem_V_1_0_addr_3" fromId="319" toId="322">
</dataflow>
<dataflow id="1145" from="dmem_V_1_1" to="dmem_V_1_1_addr_3" fromId="442" toId="323">
</dataflow>
<dataflow id="1146" from="StgValue_593" to="dmem_V_1_1_addr_3" fromId="593" toId="323">
</dataflow>
<dataflow id="1147" from="tmp_28" to="dmem_V_1_1_addr_3" fromId="319" toId="323">
</dataflow>
<dataflow id="1148" from="dmem_V_0_1_addr_3" to="dmem_V_0_1_load" fromId="321" toId="324">
</dataflow>
<dataflow id="1149" from="dmem_V_0_0_addr_3" to="dmem_V_0_0_load" fromId="320" toId="325">
</dataflow>
<dataflow id="1150" from="dmem_V_1_1_addr_3" to="dmem_V_1_1_load" fromId="323" toId="326">
</dataflow>
<dataflow id="1151" from="dmem_V_1_0_addr_3" to="dmem_V_1_0_load" fromId="322" toId="327">
</dataflow>
<dataflow id="1152" from="dmem_V_0_1_addr_4" to="dmem_V_0_1_load_1" fromId="311" toId="328">
</dataflow>
<dataflow id="1153" from="dmem_V_0_0_addr_4" to="dmem_V_0_0_load_1" fromId="310" toId="329">
</dataflow>
<dataflow id="1154" from="dmem_V_1_1_addr_4" to="dmem_V_1_1_load_1" fromId="313" toId="330">
</dataflow>
<dataflow id="1155" from="dmem_V_1_0_addr_4" to="dmem_V_1_0_load_1" fromId="312" toId="331">
</dataflow>
<dataflow id="1156" from="tmp_43" to="sel_tmp4" fromId="297" toId="332">
</dataflow>
<dataflow id="1157" from="StgValue_520" to="sel_tmp4" fromId="520" toId="332">
</dataflow>
<dataflow id="1158" from="dmem_mode_V_read" to="sel_tmp5" fromId="36" toId="333">
</dataflow>
<dataflow id="1159" from="sel_tmp4" to="sel_tmp5" fromId="332" toId="333">
</dataflow>
<dataflow id="1160" from="tmp_43" to="sel_tmp8" fromId="297" toId="334">
</dataflow>
<dataflow id="1161" from="d_o_idx_V" to="sel_tmp8" fromId="54" toId="334">
</dataflow>
<dataflow id="1162" from="sel_tmp8" to="newSel6" fromId="334" toId="335">
</dataflow>
<dataflow id="1163" from="dmem_V_1_1_load_1" to="newSel6" fromId="330" toId="335">
</dataflow>
<dataflow id="1164" from="dmem_V_0_1_load_1" to="newSel6" fromId="328" toId="335">
</dataflow>
<dataflow id="1165" from="sel_tmp5" to="newSel7" fromId="333" toId="336">
</dataflow>
<dataflow id="1166" from="dmem_V_0_0_load_1" to="newSel7" fromId="329" toId="336">
</dataflow>
<dataflow id="1167" from="dmem_V_1_0_load_1" to="newSel7" fromId="331" toId="336">
</dataflow>
<dataflow id="1168" from="tmp_43" to="newSel8" fromId="297" toId="337">
</dataflow>
<dataflow id="1169" from="newSel6" to="newSel8" fromId="335" toId="337">
</dataflow>
<dataflow id="1170" from="newSel7" to="newSel8" fromId="336" toId="337">
</dataflow>
<dataflow id="1171" from="p_8" to="tmp_42" fromId="285" toId="338">
</dataflow>
<dataflow id="1172" from="dmem_V_0_1_addr_3" to="dmem_V_0_1_load" fromId="321" toId="339">
</dataflow>
<dataflow id="1173" from="dmem_V_0_0_addr_3" to="dmem_V_0_0_load" fromId="320" toId="340">
</dataflow>
<dataflow id="1174" from="dmem_V_1_1_addr_3" to="dmem_V_1_1_load" fromId="323" toId="341">
</dataflow>
<dataflow id="1175" from="dmem_V_1_0_addr_3" to="dmem_V_1_0_load" fromId="322" toId="342">
</dataflow>
<dataflow id="1176" from="tmp_42" to="sel_tmp9" fromId="338" toId="343">
</dataflow>
<dataflow id="1177" from="StgValue_520" to="sel_tmp9" fromId="520" toId="343">
</dataflow>
<dataflow id="1178" from="dmem_mode_V_read" to="sel_tmp" fromId="36" toId="344">
</dataflow>
<dataflow id="1179" from="sel_tmp9" to="sel_tmp" fromId="343" toId="344">
</dataflow>
<dataflow id="1180" from="tmp_42" to="sel_tmp3" fromId="338" toId="345">
</dataflow>
<dataflow id="1181" from="d_o_idx_V" to="sel_tmp3" fromId="54" toId="345">
</dataflow>
<dataflow id="1182" from="sel_tmp3" to="newSel3" fromId="345" toId="346">
</dataflow>
<dataflow id="1183" from="dmem_V_1_1_load" to="newSel3" fromId="341" toId="346">
</dataflow>
<dataflow id="1184" from="dmem_V_0_1_load" to="newSel3" fromId="339" toId="346">
</dataflow>
<dataflow id="1185" from="sel_tmp" to="newSel4" fromId="344" toId="347">
</dataflow>
<dataflow id="1186" from="dmem_V_0_0_load" to="newSel4" fromId="340" toId="347">
</dataflow>
<dataflow id="1187" from="dmem_V_1_0_load" to="newSel4" fromId="342" toId="347">
</dataflow>
<dataflow id="1188" from="tmp_42" to="newSel5" fromId="338" toId="348">
</dataflow>
<dataflow id="1189" from="newSel3" to="newSel5" fromId="346" toId="348">
</dataflow>
<dataflow id="1190" from="newSel4" to="newSel5" fromId="347" toId="348">
</dataflow>
<dataflow id="1191" from="p_8" to="tmp_29" fromId="285" toId="349">
</dataflow>
<dataflow id="1192" from="dmem_o_V" to="dmem_o_V_addr_1" fromId="425" toId="350">
</dataflow>
<dataflow id="1193" from="StgValue_593" to="dmem_o_V_addr_1" fromId="593" toId="350">
</dataflow>
<dataflow id="1194" from="tmp_29" to="dmem_o_V_addr_1" fromId="349" toId="350">
</dataflow>
<dataflow id="1195" from="newSel8" to="StgValue_351" fromId="337" toId="351">
</dataflow>
<dataflow id="1196" from="dmem_o_V_addr_1" to="StgValue_351" fromId="350" toId="351">
</dataflow>
<dataflow id="1197" from="p_8" to="tmp_27" fromId="285" toId="353">
</dataflow>
<dataflow id="1198" from="dmem_o_V" to="dmem_o_V_addr" fromId="425" toId="354">
</dataflow>
<dataflow id="1199" from="StgValue_593" to="dmem_o_V_addr" fromId="593" toId="354">
</dataflow>
<dataflow id="1200" from="tmp_27" to="dmem_o_V_addr" fromId="353" toId="354">
</dataflow>
<dataflow id="1201" from="newSel5" to="StgValue_355" fromId="348" toId="355">
</dataflow>
<dataflow id="1202" from="dmem_o_V_addr" to="StgValue_355" fromId="354" toId="355">
</dataflow>
<dataflow id="1203" from="tmp_32" to="StgValue_1" fromId="43" toId="1">
</dataflow>
<dataflow id="1204" from="exitcond1" to="StgValue_2" fromId="66" toId="2">
</dataflow>
<dataflow id="1205" from="tmp_3" to="StgValue_2" fromId="59" toId="2">
</dataflow>
<dataflow id="1206" from="tmp_5" to="StgValue_2" fromId="61" toId="2">
</dataflow>
<dataflow id="1207" from="dmem_mode_V_read" to="StgValue_2" fromId="36" toId="2">
</dataflow>
<dataflow id="1208" from="tmp_3" to="StgValue_3" fromId="59" toId="3">
</dataflow>
<dataflow id="1209" from="tmp_5" to="StgValue_3" fromId="61" toId="3">
</dataflow>
<dataflow id="1210" from="dmem_mode_V_read" to="StgValue_3" fromId="36" toId="3">
</dataflow>
<dataflow id="1211" from="tmp_38" to="StgValue_3" fromId="80" toId="3">
</dataflow>
<dataflow id="1212" from="tmp_37" to="StgValue_3" fromId="89" toId="3">
</dataflow>
<dataflow id="1213" from="tmp_35" to="StgValue_3" fromId="105" toId="3">
</dataflow>
<dataflow id="1214" from="tmp_6" to="StgValue_5" fromId="166" toId="5">
</dataflow>
<dataflow id="1215" from="tmp_36" to="StgValue_6" fromId="174" toId="6">
</dataflow>
<dataflow id="1216" from="tmp_9" to="StgValue_8" fromId="191" toId="8">
</dataflow>
<dataflow id="1217" from="tmp_9" to="StgValue_9" fromId="191" toId="9">
</dataflow>
<dataflow id="1218" from="tmp_5" to="StgValue_10" fromId="61" toId="10">
</dataflow>
<dataflow id="1219" from="tmp_3" to="StgValue_10" fromId="59" toId="10">
</dataflow>
<dataflow id="1220" from="tmp_3" to="StgValue_11" fromId="59" toId="11">
</dataflow>
<dataflow id="1221" from="tmp_5" to="StgValue_11" fromId="61" toId="11">
</dataflow>
<dataflow id="1222" from="tmp_20" to="StgValue_11" fromId="220" toId="11">
</dataflow>
<dataflow id="1223" from="exitcond" to="StgValue_15" fromId="286" toId="15">
</dataflow>
<dataflow id="1224" from="brmerge1" to="StgValue_15" fromId="250" toId="15">
</dataflow>
<dataflow id="1225" from="brmerge1" to="StgValue_16" fromId="250" toId="16">
</dataflow>
<dataflow id="1226" from="brmerge1" to="StgValue_17" fromId="250" toId="17">
</dataflow>
<dataflow id="1227" from="tmp_43" to="StgValue_17" fromId="297" toId="17">
</dataflow>
<dataflow id="1228" from="brmerge1" to="StgValue_18" fromId="250" toId="18">
</dataflow>
<dataflow id="1229" from="tmp_43" to="StgValue_18" fromId="297" toId="18">
</dataflow>
<dataflow id="1230" from="brmerge1" to="StgValue_19" fromId="250" toId="19">
</dataflow>
<dataflow id="1231" from="exitcond1" to="StgValue_3" fromId="66" toId="3">
</dataflow>
<dataflow id="1232" from="tmp_6" to="StgValue_6" fromId="166" toId="6">
</dataflow>
<dataflow id="1233" from="tmp_3" to="StgValue_15" fromId="59" toId="15">
</dataflow>
<dataflow id="1234" from="tmp_5" to="StgValue_15" fromId="61" toId="15">
</dataflow>
<dataflow id="1235" from="tmp_20" to="StgValue_15" fromId="220" toId="15">
</dataflow>
<dataflow id="1236" from="tmp_3" to="StgValue_16" fromId="59" toId="16">
</dataflow>
<dataflow id="1237" from="tmp_5" to="StgValue_16" fromId="61" toId="16">
</dataflow>
<dataflow id="1238" from="tmp_20" to="StgValue_16" fromId="220" toId="16">
</dataflow>
<dataflow id="1239" from="tmp_3" to="StgValue_17" fromId="59" toId="17">
</dataflow>
<dataflow id="1240" from="tmp_5" to="StgValue_17" fromId="61" toId="17">
</dataflow>
<dataflow id="1241" from="tmp_20" to="StgValue_17" fromId="220" toId="17">
</dataflow>
<dataflow id="1242" from="tmp_3" to="StgValue_18" fromId="59" toId="18">
</dataflow>
<dataflow id="1243" from="tmp_5" to="StgValue_18" fromId="61" toId="18">
</dataflow>
<dataflow id="1244" from="tmp_20" to="StgValue_18" fromId="220" toId="18">
</dataflow>
<dataflow id="1245" from="tmp_3" to="StgValue_19" fromId="59" toId="19">
</dataflow>
<dataflow id="1246" from="tmp_5" to="StgValue_19" fromId="61" toId="19">
</dataflow>
<dataflow id="1247" from="tmp_20" to="StgValue_19" fromId="220" toId="19">
</dataflow>
<dataflow id="1248" from="exitcond" to="StgValue_16" fromId="286" toId="16">
</dataflow>
<dataflow id="1249" from="exitcond" to="StgValue_17" fromId="286" toId="17">
</dataflow>
<dataflow id="1250" from="exitcond" to="StgValue_18" fromId="286" toId="18">
</dataflow>
<dataflow id="1251" from="exitcond" to="StgValue_19" fromId="286" toId="19">
</dataflow>
</dataflows>


</stg>
