###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       520925   # Number of WRITE/WRITEP commands
num_reads_done                 =       995526   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       764878   # Number of read row buffer hits
num_read_cmds                  =       995524   # Number of READ/READP commands
num_writes_done                =       520953   # Number of read requests issued
num_write_row_hits             =       422193   # Number of write row buffer hits
num_act_cmds                   =       331729   # Number of ACT commands
num_pre_cmds                   =       331701   # Number of PRE commands
num_ondemand_pres              =       306538   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9582335   # Cyles of rank active rank.0
rank_active_cycles.1           =      9386222   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       417665   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       613778   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1445789   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        16451   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4075   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4791   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6464   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10498   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2611   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          746   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          907   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          632   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23527   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          181   # Write cmd latency (cycles)
write_latency[20-39]           =         1705   # Write cmd latency (cycles)
write_latency[40-59]           =         2535   # Write cmd latency (cycles)
write_latency[60-79]           =         4402   # Write cmd latency (cycles)
write_latency[80-99]           =         6977   # Write cmd latency (cycles)
write_latency[100-119]         =         9267   # Write cmd latency (cycles)
write_latency[120-139]         =        12554   # Write cmd latency (cycles)
write_latency[140-159]         =        15466   # Write cmd latency (cycles)
write_latency[160-179]         =        18576   # Write cmd latency (cycles)
write_latency[180-199]         =        21103   # Write cmd latency (cycles)
write_latency[200-]            =       428159   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       274301   # Read request latency (cycles)
read_latency[40-59]            =       105432   # Read request latency (cycles)
read_latency[60-79]            =       117246   # Read request latency (cycles)
read_latency[80-99]            =        58408   # Read request latency (cycles)
read_latency[100-119]          =        46034   # Read request latency (cycles)
read_latency[120-139]          =        39282   # Read request latency (cycles)
read_latency[140-159]          =        29811   # Read request latency (cycles)
read_latency[160-179]          =        24674   # Read request latency (cycles)
read_latency[180-199]          =        21169   # Read request latency (cycles)
read_latency[200-]             =       279164   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.60046e+09   # Write energy
read_energy                    =  4.01395e+09   # Read energy
act_energy                     =  9.07611e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.00479e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.94613e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97938e+09   # Active standby energy rank.0
act_stb_energy.1               =    5.857e+09   # Active standby energy rank.1
average_read_latency           =      199.495   # Average read request latency (cycles)
average_interarrival           =      6.59417   # Average request interarrival latency (cycles)
total_energy                   =  2.05581e+10   # Total energy (pJ)
average_power                  =      2055.81   # Average power (mW)
average_bandwidth              =      12.9406   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       511332   # Number of WRITE/WRITEP commands
num_reads_done                 =       970961   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       735940   # Number of read row buffer hits
num_read_cmds                  =       970958   # Number of READ/READP commands
num_writes_done                =       511360   # Number of read requests issued
num_write_row_hits             =       412135   # Number of write row buffer hits
num_act_cmds                   =       336265   # Number of ACT commands
num_pre_cmds                   =       336236   # Number of PRE commands
num_ondemand_pres              =       311603   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9521398   # Cyles of rank active rank.0
rank_active_cycles.1           =      9476039   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       478602   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       523961   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1409014   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        19186   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4088   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         4702   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6425   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =        10462   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2686   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          761   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          861   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          648   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        23511   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          165   # Write cmd latency (cycles)
write_latency[20-39]           =         1985   # Write cmd latency (cycles)
write_latency[40-59]           =         2674   # Write cmd latency (cycles)
write_latency[60-79]           =         4874   # Write cmd latency (cycles)
write_latency[80-99]           =         7576   # Write cmd latency (cycles)
write_latency[100-119]         =        10209   # Write cmd latency (cycles)
write_latency[120-139]         =        13767   # Write cmd latency (cycles)
write_latency[140-159]         =        17371   # Write cmd latency (cycles)
write_latency[160-179]         =        20510   # Write cmd latency (cycles)
write_latency[180-199]         =        23035   # Write cmd latency (cycles)
write_latency[200-]            =       409166   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            7   # Read request latency (cycles)
read_latency[20-39]            =       277297   # Read request latency (cycles)
read_latency[40-59]            =       105844   # Read request latency (cycles)
read_latency[60-79]            =       127958   # Read request latency (cycles)
read_latency[80-99]            =        58830   # Read request latency (cycles)
read_latency[100-119]          =        46472   # Read request latency (cycles)
read_latency[120-139]          =        39871   # Read request latency (cycles)
read_latency[140-159]          =        28996   # Read request latency (cycles)
read_latency[160-179]          =        23809   # Read request latency (cycles)
read_latency[180-199]          =        20334   # Read request latency (cycles)
read_latency[200-]             =       241543   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.55257e+09   # Write energy
read_energy                    =   3.9149e+09   # Read energy
act_energy                     =  9.20021e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.29729e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.51501e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.94135e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91305e+09   # Active standby energy rank.1
average_read_latency           =      176.521   # Average read request latency (cycles)
average_interarrival           =      6.74607   # Average request interarrival latency (cycles)
total_energy                   =  2.04278e+10   # Total energy (pJ)
average_power                  =      2042.78   # Average power (mW)
average_bandwidth              =      12.6491   # Average bandwidth
