<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Dec 21 12:42:35 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     test
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 12.890ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             step_i0_i0  (from clk +)
   Destination:    FD1P3JX    PD             charb_i0_i5  (to clk +)

   Delay:                  17.744ns  (28.7% logic, 71.3% route), 12 logic levels.

 Constraint Details:

     17.744ns data_path step_i0_i0 to charb_i0_i5 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 12.890ns

 Path Details: step_i0_i0 to charb_i0_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_i0_i0 (from clk)
Route        38   e 1.759                                  step[0]
LUT4        ---     0.448              A to Z              i7_3_lut_rep_40_4_lut_4_lut_4_lut_then_4_lut
Route         1   e 0.020                                  n10039
MUXL5       ---     0.212           ALUT to Z              i8158
Route         3   e 1.051                                  n9912
LUT4        ---     0.448              D to Z              i1_3_lut_rep_39_4_lut_4_lut_4_lut
Route         9   e 1.315                                  n9911
LUT4        ---     0.448              C to Z              i2_2_lut_rep_37_3_lut_4_lut
Route         4   e 1.120                                  n9909
LUT4        ---     0.448              D to Z              i1_4_lut_4_lut
Route         5   e 1.174                                  n8155
LUT4        ---     0.448              B to Z              i1_2_lut_rep_31
Route         3   e 1.051                                  n9903
LUT4        ---     0.448              B to Z              i1_3_lut_rep_24_4_lut
Route         2   e 0.954                                  n9896
LUT4        ---     0.448              B to Z              i2_3_lut
Route         2   e 0.954                                  n9651
LUT4        ---     0.448              C to Z              i3_4_lut
Route         2   e 0.954                                  n15
LUT4        ---     0.448              B to Z              i1_4_lut
Route        14   e 1.509                                  clk_enable_30
LUT4        ---     0.448              A to Z              i6496_2_lut
Route         1   e 0.788                                  n8191
                  --------
                   17.744  (28.7% logic, 71.3% route), 12 logic levels.


Error:  The following path violates requirements by 12.887ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             step_i0_i0  (from clk +)
   Destination:    FD1P3AX    D              chara_i0_i2  (to clk +)

   Delay:                  17.741ns  (28.7% logic, 71.3% route), 12 logic levels.

 Constraint Details:

     17.741ns data_path step_i0_i0 to chara_i0_i2 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 12.887ns

 Path Details: step_i0_i0 to chara_i0_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_i0_i0 (from clk)
Route        38   e 1.759                                  step[0]
LUT4        ---     0.448              A to Z              i7_3_lut_rep_40_4_lut_4_lut_4_lut_then_4_lut
Route         1   e 0.020                                  n10039
MUXL5       ---     0.212           ALUT to Z              i8158
Route         3   e 1.051                                  n9912
LUT4        ---     0.448              D to Z              i1_3_lut_rep_39_4_lut_4_lut_4_lut
Route         9   e 1.315                                  n9911
LUT4        ---     0.448              C to Z              i2_2_lut_rep_37_3_lut_4_lut
Route         4   e 1.120                                  n9909
LUT4        ---     0.448              D to Z              i1_4_lut_4_lut
Route         5   e 1.174                                  n8155
LUT4        ---     0.448              B to Z              i1_2_lut_rep_31
Route         3   e 1.051                                  n9903
LUT4        ---     0.448              B to Z              i1_3_lut_rep_24_4_lut
Route         2   e 0.954                                  n9896
LUT4        ---     0.448              B to Z              i2_3_lut
Route         2   e 0.954                                  n9651
LUT4        ---     0.448              C to Z              i3_4_lut
Route         2   e 0.954                                  n15
LUT4        ---     0.448              C to Z              i2_3_lut_adj_11
Route        13   e 1.506                                  n6960
LUT4        ---     0.448              C to Z              i11_4_lut_adj_7
Route         1   e 0.788                                  n9545
                  --------
                   17.741  (28.7% logic, 71.3% route), 12 logic levels.


Error:  The following path violates requirements by 12.887ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             step_i0_i0  (from clk +)
   Destination:    FD1P3AX    D              chara_i0_i3  (to clk +)

   Delay:                  17.741ns  (28.7% logic, 71.3% route), 12 logic levels.

 Constraint Details:

     17.741ns data_path step_i0_i0 to chara_i0_i3 violates
      5.000ns delay constraint less
      0.146ns L_S requirement (totaling 4.854ns) by 12.887ns

 Path Details: step_i0_i0 to chara_i0_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.403             CK to Q              step_i0_i0 (from clk)
Route        38   e 1.759                                  step[0]
LUT4        ---     0.448              A to Z              i7_3_lut_rep_40_4_lut_4_lut_4_lut_then_4_lut
Route         1   e 0.020                                  n10039
MUXL5       ---     0.212           ALUT to Z              i8158
Route         3   e 1.051                                  n9912
LUT4        ---     0.448              D to Z              i1_3_lut_rep_39_4_lut_4_lut_4_lut
Route         9   e 1.315                                  n9911
LUT4        ---     0.448              C to Z              i2_2_lut_rep_37_3_lut_4_lut
Route         4   e 1.120                                  n9909
LUT4        ---     0.448              D to Z              i1_4_lut_4_lut
Route         5   e 1.174                                  n8155
LUT4        ---     0.448              B to Z              i1_2_lut_rep_31
Route         3   e 1.051                                  n9903
LUT4        ---     0.448              B to Z              i1_3_lut_rep_24_4_lut
Route         2   e 0.954                                  n9896
LUT4        ---     0.448              B to Z              i2_3_lut
Route         2   e 0.954                                  n9651
LUT4        ---     0.448              C to Z              i3_4_lut
Route         2   e 0.954                                  n15
LUT4        ---     0.448              C to Z              i2_3_lut_adj_11
Route        13   e 1.506                                  n6960
LUT4        ---     0.448              C to Z              mux_5604_i3_3_lut_4_lut
Route         1   e 0.788                                  n6975
                  --------
                   17.741  (28.7% logic, 71.3% route), 12 logic levels.

Warning: 17.890 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |     5.000 ns|    17.890 ns|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n15                                     |       2|    3535|     86.30%
                                        |        |        |
n9651                                   |       2|    3405|     83.13%
                                        |        |        |
n9896                                   |       2|    2643|     64.53%
                                        |        |        |
n9903                                   |       3|    2514|     61.38%
                                        |        |        |
n8155                                   |       5|    1942|     47.41%
                                        |        |        |
n6960                                   |      13|    1905|     46.51%
                                        |        |        |
n9909                                   |       4|    1690|     41.26%
                                        |        |        |
clk_enable_30                           |      14|    1630|     39.79%
                                        |        |        |
n9911                                   |       9|    1584|     38.67%
                                        |        |        |
n9912                                   |       3|    1318|     32.18%
                                        |        |        |
step[2]                                 |      35|     950|     23.19%
                                        |        |        |
step[3]                                 |      35|     931|     22.73%
                                        |        |        |
step[4]                                 |      28|     917|     22.39%
                                        |        |        |
n9915                                   |       3|     870|     21.24%
                                        |        |        |
n12                                     |       6|     830|     20.26%
                                        |        |        |
n9908                                   |       1|     830|     20.26%
                                        |        |        |
n9923                                   |       5|     804|     19.63%
                                        |        |        |
n9910                                   |       3|     783|     19.12%
                                        |        |        |
n10039                                  |       1|     680|     16.60%
                                        |        |        |
step[0]                                 |      38|     670|     16.36%
                                        |        |        |
n9926                                   |       7|     654|     15.97%
                                        |        |        |
step[1]                                 |      35|     628|     15.33%
                                        |        |        |
n9905                                   |       8|     599|     14.62%
                                        |        |        |
n10038                                  |       1|     510|     12.45%
                                        |        |        |
--------------------------------------------------------------------------------


<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 4096  Score: 41354790

Constraints cover  17152 paths, 220 nets, and 686 connections (95.5% coverage)


Peak memory: 210878464 bytes, TRCE: 561152 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
