# pipeline-1
pipelining verilog code with testbencj
