* C:\users\xses\Documents\uni\EE2C11_labs\Draft1.asc
VGS N002 0
VDS N001 0
M1 N001 N002 0 0 NMOS l=180e-9 w=180e-8
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\xses\My Documents\LTspiceXVII\lib\cmp\standard.mos
.lib ptm180.mod
.step VDS 0.6 1.8 0.03
.dc VGS 0 1.8 0.02
.backanno
.end
