{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544083690746 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544083690758 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 02:08:10 2018 " "Processing started: Thu Dec 06 02:08:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544083690758 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083690758 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tank_top_level -c tank_top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off tank_top_level -c tank_top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083690759 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544083691381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544083691381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de2lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de2lcd-a " "Found design unit 1: de2lcd-a" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083707981 ""} { "Info" "ISGN_ENTITY_NAME" "1 de2lcd " "Found entity 1: de2lcd" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083707981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083707981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file leddcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 leddcd-data_flow " "Found design unit 1: leddcd-data_flow" {  } { { "leddcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/leddcd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083707985 ""} { "Info" "ISGN_ENTITY_NAME" "1 leddcd " "Found entity 1: leddcd" {  } { { "leddcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/leddcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083707985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083707985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2-structural " "Found design unit 1: ps2-structural" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083707989 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083707989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083707989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oneshot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oneshot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 oneshot-dd " "Found design unit 1: oneshot-dd" {  } { { "oneshot.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/oneshot.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083707993 ""} { "Info" "ISGN_ENTITY_NAME" "1 oneshot " "Found entity 1: oneshot" {  } { { "oneshot.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/oneshot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083707993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083707993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyboard.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyboard-a " "Found design unit 1: keyboard-a" {  } { { "keyboard.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/keyboard.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083707998 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/keyboard.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083707998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083707998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_top_level-structural " "Found design unit 1: VGA_top_level-structural" {  } { { "VGA_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708002 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_top_level " "Found entity 1: VGA_top_level" {  } { { "VGA_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-behavioral " "Found design unit 1: VGA_SYNC-behavioral" {  } { { "vga_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/vga_sync.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708007 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "vga_sync.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_top_level-structural " "Found design unit 1: tank_top_level-structural" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708011 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank_top_level " "Found entity 1: tank_top_level" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_functions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tank_functions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_functions " "Found design unit 1: tank_functions" {  } { { "tank_functions.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_functions.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708015 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 tank_functions-body " "Found design unit 2: tank_functions-body" {  } { { "tank_functions.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_functions.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank_const.vhd 1 0 " "Found 1 design units, including 0 entities, in source file tank_const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank_const " "Found design unit 1: tank_const" {  } { { "tank_const.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_const.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tank.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tank.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tank-behavioral " "Found design unit 1: tank-behavioral" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708023 ""} { "Info" "ISGN_ENTITY_NAME" "1 tank " "Found entity 1: tank" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgenerator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pixelgenerator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pixelGenerator-behavioral " "Found design unit 1: pixelGenerator-behavioral" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708027 ""} { "Info" "ISGN_ENTITY_NAME" "1 pixelGenerator " "Found entity 1: pixelGenerator" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_logic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game_logic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_logic-behavioral " "Found design unit 1: game_logic-behavioral" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708036 ""} { "Info" "ISGN_ENTITY_NAME" "1 game_logic " "Found entity 1: game_logic" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_components.vhd 2 0 " "Found 2 design units, including 0 entities, in source file game_components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_components " "Found design unit 1: game_components" {  } { { "game_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_components.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708040 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 game_components-body " "Found design unit 2: game_components-body" {  } { { "game_components.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_components.vhd" 156 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bullet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bullet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bullet-behavioral " "Found design unit 1: bullet-behavioral" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708045 ""} { "Info" "ISGN_ENTITY_NAME" "1 bullet " "Found entity 1: bullet" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544083708045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708045 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tank_top_level " "Elaborating entity \"tank_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544083708129 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist3 tank_top_level.vhd(59) " "Verilog HDL or VHDL warning at tank_top_level.vhd(59): object \"hist3\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083708134 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hist2 tank_top_level.vhd(59) " "Verilog HDL or VHDL warning at tank_top_level.vhd(59): object \"hist2\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083708134 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kb_scan_code tank_top_level.vhd(60) " "Verilog HDL or VHDL warning at tank_top_level.vhd(60): object \"kb_scan_code\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083708134 "|tank_top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "kb_scan_ready tank_top_level.vhd(61) " "Verilog HDL or VHDL warning at tank_top_level.vhd(61): object \"kb_scan_ready\" assigned a value but never read" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083708134 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle tank_top_level.vhd(138) " "VHDL Process Statement warning at tank_top_level.vhd(138): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 138 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708135 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cycle tank_top_level.vhd(142) " "VHDL Process Statement warning at tank_top_level.vhd(142): signal \"cycle\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 142 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708135 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist0 tank_top_level.vhd(167) " "VHDL Process Statement warning at tank_top_level.vhd(167): signal \"hist0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708135 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist1 tank_top_level.vhd(167) " "VHDL Process Statement warning at tank_top_level.vhd(167): signal \"hist1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708135 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist0 tank_top_level.vhd(170) " "VHDL Process Statement warning at tank_top_level.vhd(170): signal \"hist0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708135 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist1 tank_top_level.vhd(170) " "VHDL Process Statement warning at tank_top_level.vhd(170): signal \"hist1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708135 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist0 tank_top_level.vhd(172) " "VHDL Process Statement warning at tank_top_level.vhd(172): signal \"hist0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708135 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist1 tank_top_level.vhd(172) " "VHDL Process Statement warning at tank_top_level.vhd(172): signal \"hist1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708135 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist0 tank_top_level.vhd(174) " "VHDL Process Statement warning at tank_top_level.vhd(174): signal \"hist0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708136 "|tank_top_level"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hist1 tank_top_level.vhd(174) " "VHDL Process Statement warning at tank_top_level.vhd(174): signal \"hist1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708136 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_A_fire tank_top_level.vhd(166) " "VHDL Process Statement warning at tank_top_level.vhd(166): inferring latch(es) for signal or variable \"player_A_fire\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544083708136 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_A_speed tank_top_level.vhd(166) " "VHDL Process Statement warning at tank_top_level.vhd(166): inferring latch(es) for signal or variable \"player_A_speed\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544083708136 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_B_fire tank_top_level.vhd(166) " "VHDL Process Statement warning at tank_top_level.vhd(166): inferring latch(es) for signal or variable \"player_B_fire\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544083708136 "|tank_top_level"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "player_B_speed tank_top_level.vhd(166) " "VHDL Process Statement warning at tank_top_level.vhd(166): inferring latch(es) for signal or variable \"player_B_speed\", which holds its previous value in one or more paths through the process" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544083708136 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_B_speed tank_top_level.vhd(166) " "Inferred latch for \"player_B_speed\" at tank_top_level.vhd(166)" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708136 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_B_fire tank_top_level.vhd(166) " "Inferred latch for \"player_B_fire\" at tank_top_level.vhd(166)" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708136 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_A_speed tank_top_level.vhd(166) " "Inferred latch for \"player_A_speed\" at tank_top_level.vhd(166)" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708136 "|tank_top_level"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "player_A_fire tank_top_level.vhd(166) " "Inferred latch for \"player_A_fire\" at tank_top_level.vhd(166)" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708136 "|tank_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_top_level VGA_top_level:VGA_component " "Elaborating entity \"VGA_top_level\" for hierarchy \"VGA_top_level:VGA_component\"" {  } { { "tank_top_level.vhd" "VGA_component" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pixelGenerator VGA_top_level:VGA_component\|pixelGenerator:videoGen " "Elaborating entity \"pixelGenerator\" for hierarchy \"VGA_top_level:VGA_component\|pixelGenerator:videoGen\"" {  } { { "VGA_top_level.vhd" "videoGen" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_A_display_2bit pixelGenerator.vhd(44) " "Verilog HDL or VHDL warning at pixelGenerator.vhd(44): object \"tank_A_display_2bit\" assigned a value but never read" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083708145 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tank_B_display_2bit pixelGenerator.vhd(44) " "Verilog HDL or VHDL warning at pixelGenerator.vhd(44): object \"tank_B_display_2bit\" assigned a value but never read" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083708145 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(75) " "VHDL Process Statement warning at pixelGenerator.vhd(75): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708145 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_pos pixelGenerator.vhd(75) " "VHDL Process Statement warning at pixelGenerator.vhd(75): signal \"tank_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708145 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708145 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_pos pixelGenerator.vhd(76) " "VHDL Process Statement warning at pixelGenerator.vhd(76): signal \"tank_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708145 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_A_display pixelGenerator.vhd(77) " "VHDL Process Statement warning at pixelGenerator.vhd(77): signal \"tank_A_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(82) " "VHDL Process Statement warning at pixelGenerator.vhd(82): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_pos pixelGenerator.vhd(82) " "VHDL Process Statement warning at pixelGenerator.vhd(82): signal \"tank_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(83) " "VHDL Process Statement warning at pixelGenerator.vhd(83): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_pos pixelGenerator.vhd(83) " "VHDL Process Statement warning at pixelGenerator.vhd(83): signal \"tank_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tank_B_display pixelGenerator.vhd(84) " "VHDL Process Statement warning at pixelGenerator.vhd(84): signal \"tank_B_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_B_pos pixelGenerator.vhd(93) " "VHDL Process Statement warning at pixelGenerator.vhd(93): signal \"bullet_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(93) " "VHDL Process Statement warning at pixelGenerator.vhd(93): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_B_pos pixelGenerator.vhd(94) " "VHDL Process Statement warning at pixelGenerator.vhd(94): signal \"bullet_B_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(94) " "VHDL Process Statement warning at pixelGenerator.vhd(94): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_B_display pixelGenerator.vhd(95) " "VHDL Process Statement warning at pixelGenerator.vhd(95): signal \"bullet_B_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_A_pos pixelGenerator.vhd(97) " "VHDL Process Statement warning at pixelGenerator.vhd(97): signal \"bullet_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_column_int pixelGenerator.vhd(97) " "VHDL Process Statement warning at pixelGenerator.vhd(97): signal \"pixel_column_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_A_pos pixelGenerator.vhd(98) " "VHDL Process Statement warning at pixelGenerator.vhd(98): signal \"bullet_A_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pixel_row_int pixelGenerator.vhd(98) " "VHDL Process Statement warning at pixelGenerator.vhd(98): signal \"pixel_row_int\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 98 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708146 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bullet_A_display pixelGenerator.vhd(99) " "VHDL Process Statement warning at pixelGenerator.vhd(99): signal \"bullet_A_display\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pixelGenerator.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/pixelGenerator.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1544083708147 "|tank_top_level|VGA_top_level:VGA_component|pixelGenerator:videoGen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC VGA_top_level:VGA_component\|VGA_SYNC:videoSync " "Elaborating entity \"VGA_SYNC\" for hierarchy \"VGA_top_level:VGA_component\|VGA_SYNC:videoSync\"" {  } { { "VGA_top_level.vhd" "videoSync" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/VGA_top_level.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:Keyboard " "Elaborating entity \"ps2\" for hierarchy \"ps2:Keyboard\"" {  } { { "tank_top_level.vhd" "Keyboard" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hists ps2.vhd(56) " "Verilog HDL or VHDL warning at ps2.vhd(56): object \"hists\" assigned a value but never read" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083708155 "|tank_top_level|ps2:Keyboard"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard ps2:Keyboard\|keyboard:u1 " "Elaborating entity \"keyboard\" for hierarchy \"ps2:Keyboard\|keyboard:u1\"" {  } { { "ps2.vhd" "u1" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneshot ps2:Keyboard\|oneshot:pulser " "Elaborating entity \"oneshot\" for hierarchy \"ps2:Keyboard\|oneshot:pulser\"" {  } { { "ps2.vhd" "pulser" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_logic game_logic:logic_component " "Elaborating entity \"game_logic\" for hierarchy \"game_logic:logic_component\"" {  } { { "tank_top_level.vhd" "logic_component" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708164 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "speed_A_updated game_logic.vhd(67) " "Verilog HDL or VHDL warning at game_logic.vhd(67): object \"speed_A_updated\" assigned a value but never read" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083708169 "|tank_top_level|game_logic:logic_component"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "speed_B_updated game_logic.vhd(67) " "Verilog HDL or VHDL warning at game_logic.vhd(67): object \"speed_B_updated\" assigned a value but never read" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1544083708169 "|tank_top_level|game_logic:logic_component"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank_A " "Elaborating entity \"tank\" for hierarchy \"tank:tank_A\"" {  } { { "tank_top_level.vhd" "tank_A" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tank tank:tank_B " "Elaborating entity \"tank\" for hierarchy \"tank:tank_B\"" {  } { { "tank_top_level.vhd" "tank_B" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet_A " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet_A\"" {  } { { "tank_top_level.vhd" "bullet_A" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bullet bullet:bullet_B " "Elaborating entity \"bullet\" for hierarchy \"bullet:bullet_B\"" {  } { { "tank_top_level.vhd" "bullet_B" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "leddcd leddcd:score_decoder_A " "Elaborating entity \"leddcd\" for hierarchy \"leddcd:score_decoder_A\"" {  } { { "tank_top_level.vhd" "score_decoder_A" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "de2lcd de2lcd:lcd_message " "Elaborating entity \"de2lcd\" for hierarchy \"de2lcd:lcd_message\"" {  } { { "tank_top_level.vhd" "lcd_message" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083708371 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "SEC_LED de2lcd.vhd(8) " "VHDL Signal Declaration warning at de2lcd.vhd(8): used implicit default value for signal \"SEC_LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1544083708374 "|tank_top_level|de2lcd:lcd_message"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "init de2lcd.vhd(52) " "VHDL Process Statement warning at de2lcd.vhd(52): inferring latch(es) for signal or variable \"init\", which holds its previous value in one or more paths through the process" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1544083708374 "|tank_top_level|de2lcd:lcd_message"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "init de2lcd.vhd(56) " "Inferred latch for \"init\" at de2lcd.vhd(56)" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083708374 "|tank_top_level|de2lcd:lcd_message"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_B_fire " "Latch player_B_fire has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2:Keyboard\|history1\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2:Keyboard\|history1\[7\]" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544083711639 ""}  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544083711639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_A_fire " "Latch player_A_fire has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE ps2:Keyboard\|history1\[7\] " "Ports ENA and PRE on the latch are fed by the same signal ps2:Keyboard\|history1\[7\]" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544083711639 ""}  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544083711639 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_B_speed " "Latch player_B_speed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2:Keyboard\|history1\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2:Keyboard\|history1\[7\]" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544083711640 ""}  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544083711640 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "player_A_speed " "Latch player_A_speed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ps2:Keyboard\|history0\[7\] " "Ports D and ENA on the latch are fed by the same signal ps2:Keyboard\|history0\[7\]" {  } { { "ps2.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/ps2.vhd" 88 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1544083711640 ""}  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 42 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1544083711640 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } } { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1544083711653 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1544083711654 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[0\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[0\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083712657 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[1\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[1\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083712657 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[2\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[2\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083712657 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[3\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[3\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083712657 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[4\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[4\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083712657 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[5\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[5\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083712657 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[6\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[6\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083712657 ""} { "Warning" "WMLS_MLS_NODE_NAME" "de2lcd:lcd_message\|DATA_BUS\[7\]~synth " "Node \"de2lcd:lcd_message\|DATA_BUS\[7\]~synth\"" {  } { { "de2lcd.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/de2lcd.vhd" 10 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083712657 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544083712657 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544083712657 "|tank_top_level|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEC_LED GND " "Pin \"SEC_LED\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544083712657 "|tank_top_level|SEC_LED"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1544083712657 "|tank_top_level|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1544083712657 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544083712901 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "game_logic:logic_component\|score_A_out\[0\] Low " "Register game_logic:logic_component\|score_A_out\[0\] will power up to Low" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 376 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "game_logic:logic_component\|score_B_out\[0\] Low " "Register game_logic:logic_component\|score_B_out\[0\] will power up to Low" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 376 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "game_logic:logic_component\|score_A_out\[31\] Low " "Register game_logic:logic_component\|score_A_out\[31\] will power up to Low" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 376 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "game_logic:logic_component\|score_B_out\[31\] Low " "Register game_logic:logic_component\|score_B_out\[31\] will power up to Low" {  } { { "game_logic.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/game_logic.vhd" 376 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[31\] Low " "Register bullet:bullet_B\|curr_pos\[1\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[4\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[4\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[3\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[3\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[2\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[2\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[1\] High " "Register bullet:bullet_B\|curr_pos\[1\]\[1\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[1\]\[0\] Low " "Register bullet:bullet_B\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[31\] Low " "Register tank:tank_A\|curr_speed\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[31\] Low " "Register tank:tank_A\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[8\] High " "Register tank:tank_A\|curr_pos\[0\]\[8\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[6\] High " "Register tank:tank_A\|curr_pos\[0\]\[6\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_speed\[2\] High " "Register tank:tank_A\|curr_speed\[2\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[0\]\[0\] Low " "Register tank:tank_A\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[31\] Low " "Register bullet:bullet_B\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[8\] High " "Register bullet:bullet_B\|curr_pos\[0\]\[8\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[6\] High " "Register bullet:bullet_B\|curr_pos\[0\]\[6\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_B\|curr_pos\[0\]\[0\] Low " "Register bullet:bullet_B\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[1\]\[0\] Low " "Register tank:tank_A\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_A\|curr_pos\[1\]\[1\] High " "Register tank:tank_A\|curr_pos\[1\]\[1\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_speed\[31\] Low " "Register tank:tank_B\|curr_speed\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[31\] Low " "Register tank:tank_B\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[8\] High " "Register tank:tank_B\|curr_pos\[0\]\[8\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[6\] High " "Register tank:tank_B\|curr_pos\[0\]\[6\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_speed\[2\] High " "Register tank:tank_B\|curr_speed\[2\] will power up to High" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "tank:tank_B\|curr_pos\[0\]\[0\] Low " "Register tank:tank_B\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "tank.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank.vhd" 34 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[31\] Low " "Register bullet:bullet_A\|curr_pos\[1\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[8\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[8\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[7\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[7\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[6\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[6\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[0\] Low " "Register bullet:bullet_A\|curr_pos\[1\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[1\]\[1\] High " "Register bullet:bullet_A\|curr_pos\[1\]\[1\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[31\] Low " "Register bullet:bullet_A\|curr_pos\[0\]\[31\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[8\] High " "Register bullet:bullet_A\|curr_pos\[0\]\[8\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[6\] High " "Register bullet:bullet_A\|curr_pos\[0\]\[6\] will power up to High" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "bullet:bullet_A\|curr_pos\[0\]\[0\] Low " "Register bullet:bullet_A\|curr_pos\[0\]\[0\] will power up to Low" {  } { { "bullet.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/bullet.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1544083713147 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1544083713147 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544083715276 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544083715276 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock_50MHZ " "No output dependent on input pin \"clock_50MHZ\"" {  } { { "tank_top_level.vhd" "" { Text "C:/intelFPGA_lite/18.1/Final_Project/git/tank_top_level.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1544083715580 "|tank_top_level|clock_50MHZ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1544083715580 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3488 " "Implemented 3488 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544083715580 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544083715580 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544083715580 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3427 " "Implemented 3427 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544083715580 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544083715580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544083715614 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 02:08:35 2018 " "Processing ended: Thu Dec 06 02:08:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544083715614 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544083715614 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544083715614 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544083715614 ""}
