// Seed: 3464352660
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri0 id_5,
    output tri id_6,
    input supply1 id_7,
    output tri0 id_8,
    output wire id_9,
    output wire id_10,
    input wor id_11,
    output wand id_12
);
  assign id_0 = 1;
  wire id_14;
  id_15(
      .id_0(), .id_1(1), .id_2(1 - 1'b0)
  );
endmodule
module module_0 (
    input wor id_0,
    input wor id_1
    , id_43,
    input wor id_2
    , id_44,
    input wire id_3,
    input wire id_4,
    input uwire id_5,
    output tri id_6,
    input uwire id_7,
    input tri0 id_8,
    output supply1 id_9,
    input tri id_10,
    output wor id_11,
    output supply0 id_12,
    output supply0 id_13,
    input supply1 id_14,
    input supply0 id_15,
    input tri0 module_1,
    input tri id_17
    , id_45,
    input supply1 id_18,
    input supply1 id_19,
    input supply1 id_20
    , id_46,
    input tri0 id_21,
    input wand id_22,
    input wire id_23,
    output uwire id_24,
    input wor id_25,
    input uwire id_26,
    output logic id_27,
    output wand id_28,
    input logic id_29,
    output supply1 id_30,
    input wire id_31,
    output wire id_32,
    input wand id_33,
    input supply0 id_34,
    input supply1 id_35,
    input tri1 id_36,
    input supply0 id_37,
    input supply1 id_38,
    input tri0 id_39,
    input uwire id_40,
    output logic id_41
);
  assign id_24 = 1;
  always @(id_3, id_7 or posedge id_14)
    if (1) begin : LABEL_0
      id_41 = #id_47 1'b0;
    end else id_27 <= #1 id_29;
  module_0 modCall_1 (
      id_12,
      id_0,
      id_13,
      id_17,
      id_22,
      id_11,
      id_9,
      id_36,
      id_24,
      id_32,
      id_30,
      id_4,
      id_12
  );
  assign modCall_1.id_1 = 0;
endmodule
