-- Copyright (C) 2018  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

-- DATE "05/16/2024 16:01:30"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	progCounterTest IS
    PORT (
	z_flag : OUT std_logic;
	clkOut : OUT std_logic;
	reset : IN std_logic;
	alu_rx_recv : OUT std_logic;
	alu_rz_recv : OUT std_logic;
	rz_recv : OUT std_logic;
	rf_init : OUT std_logic;
	ld_r : OUT std_logic;
	instruct : OUT std_logic_vector(31 DOWNTO 0);
	clkIn : IN std_logic;
	test_input : IN std_logic_vector(14 DOWNTO 0);
	state : OUT std_logic_vector(2 DOWNTO 0);
	rf_sel : OUT std_logic_vector(3 DOWNTO 0);
	sip_r : OUT std_logic_vector(15 DOWNTO 0);
	rxData : OUT std_logic_vector(15 DOWNTO 0);
	rx_recv : OUT std_logic;
	opcode : OUT std_logic_vector(5 DOWNTO 0);
	alu_opsel : OUT std_logic_vector(5 DOWNTO 0);
	alu_output : OUT std_logic_vector(15 DOWNTO 0);
	am : OUT std_logic_vector(1 DOWNTO 0);
	dpcr : OUT std_logic_vector(31 DOWNTO 0);
	dprr : OUT std_logic_vector(1 DOWNTO 0);
	increment : OUT std_logic_vector(3 DOWNTO 0);
	operand_out : OUT std_logic_vector(15 DOWNTO 0);
	output_count : OUT std_logic_vector(15 DOWNTO 0);
	rzData : OUT std_logic_vector(15 DOWNTO 0);
	sop : OUT std_logic_vector(15 DOWNTO 0);
	svop : OUT std_logic_vector(15 DOWNTO 0);
	dpcr_lsb_sel : IN std_logic;
	dpcr_wr : IN std_logic;
	sop_wr : IN std_logic;
	svop_wr : IN std_logic;
	sip : IN std_logic_vector(15 DOWNTO 0)
	);
END progCounterTest;

ARCHITECTURE structure OF progCounterTest IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_z_flag : std_logic;
SIGNAL ww_clkOut : std_logic;
SIGNAL ww_reset : std_logic;
SIGNAL ww_alu_rx_recv : std_logic;
SIGNAL ww_alu_rz_recv : std_logic;
SIGNAL ww_rz_recv : std_logic;
SIGNAL ww_rf_init : std_logic;
SIGNAL ww_ld_r : std_logic;
SIGNAL ww_instruct : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_clkIn : std_logic;
SIGNAL ww_test_input : std_logic_vector(14 DOWNTO 0);
SIGNAL ww_state : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_rf_sel : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_sip_r : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rxData : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rx_recv : std_logic;
SIGNAL ww_opcode : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_alu_opsel : std_logic_vector(5 DOWNTO 0);
SIGNAL ww_alu_output : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_am : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_dpcr : std_logic_vector(31 DOWNTO 0);
SIGNAL ww_dprr : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_increment : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_operand_out : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_output_count : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_rzData : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_sop : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_svop : std_logic_vector(15 DOWNTO 0);
SIGNAL ww_dpcr_lsb_sel : std_logic;
SIGNAL ww_dpcr_wr : std_logic;
SIGNAL ww_sop_wr : std_logic;
SIGNAL ww_svop_wr : std_logic;
SIGNAL ww_sip : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ : std_logic_vector(11 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \reset~input_o\ : std_logic;
SIGNAL \dpcr_lsb_sel~input_o\ : std_logic;
SIGNAL \dpcr_wr~input_o\ : std_logic;
SIGNAL \sop_wr~input_o\ : std_logic;
SIGNAL \svop_wr~input_o\ : std_logic;
SIGNAL \sip[15]~input_o\ : std_logic;
SIGNAL \sip[14]~input_o\ : std_logic;
SIGNAL \sip[13]~input_o\ : std_logic;
SIGNAL \sip[12]~input_o\ : std_logic;
SIGNAL \sip[11]~input_o\ : std_logic;
SIGNAL \sip[10]~input_o\ : std_logic;
SIGNAL \sip[9]~input_o\ : std_logic;
SIGNAL \sip[8]~input_o\ : std_logic;
SIGNAL \sip[7]~input_o\ : std_logic;
SIGNAL \sip[6]~input_o\ : std_logic;
SIGNAL \sip[5]~input_o\ : std_logic;
SIGNAL \sip[4]~input_o\ : std_logic;
SIGNAL \sip[3]~input_o\ : std_logic;
SIGNAL \sip[2]~input_o\ : std_logic;
SIGNAL \sip[1]~input_o\ : std_logic;
SIGNAL \sip[0]~input_o\ : std_logic;
SIGNAL \z_flag~output_o\ : std_logic;
SIGNAL \clkOut~output_o\ : std_logic;
SIGNAL \alu_rx_recv~output_o\ : std_logic;
SIGNAL \alu_rz_recv~output_o\ : std_logic;
SIGNAL \rz_recv~output_o\ : std_logic;
SIGNAL \rf_init~output_o\ : std_logic;
SIGNAL \ld_r~output_o\ : std_logic;
SIGNAL \instruct[31]~output_o\ : std_logic;
SIGNAL \instruct[30]~output_o\ : std_logic;
SIGNAL \instruct[29]~output_o\ : std_logic;
SIGNAL \instruct[28]~output_o\ : std_logic;
SIGNAL \instruct[27]~output_o\ : std_logic;
SIGNAL \instruct[26]~output_o\ : std_logic;
SIGNAL \instruct[25]~output_o\ : std_logic;
SIGNAL \instruct[24]~output_o\ : std_logic;
SIGNAL \instruct[23]~output_o\ : std_logic;
SIGNAL \instruct[22]~output_o\ : std_logic;
SIGNAL \instruct[21]~output_o\ : std_logic;
SIGNAL \instruct[20]~output_o\ : std_logic;
SIGNAL \instruct[19]~output_o\ : std_logic;
SIGNAL \instruct[18]~output_o\ : std_logic;
SIGNAL \instruct[17]~output_o\ : std_logic;
SIGNAL \instruct[16]~output_o\ : std_logic;
SIGNAL \instruct[15]~output_o\ : std_logic;
SIGNAL \instruct[14]~output_o\ : std_logic;
SIGNAL \instruct[13]~output_o\ : std_logic;
SIGNAL \instruct[12]~output_o\ : std_logic;
SIGNAL \instruct[11]~output_o\ : std_logic;
SIGNAL \instruct[10]~output_o\ : std_logic;
SIGNAL \instruct[9]~output_o\ : std_logic;
SIGNAL \instruct[8]~output_o\ : std_logic;
SIGNAL \instruct[7]~output_o\ : std_logic;
SIGNAL \instruct[6]~output_o\ : std_logic;
SIGNAL \instruct[5]~output_o\ : std_logic;
SIGNAL \instruct[4]~output_o\ : std_logic;
SIGNAL \instruct[3]~output_o\ : std_logic;
SIGNAL \instruct[2]~output_o\ : std_logic;
SIGNAL \instruct[1]~output_o\ : std_logic;
SIGNAL \instruct[0]~output_o\ : std_logic;
SIGNAL \state[2]~output_o\ : std_logic;
SIGNAL \state[1]~output_o\ : std_logic;
SIGNAL \state[0]~output_o\ : std_logic;
SIGNAL \rf_sel[3]~output_o\ : std_logic;
SIGNAL \rf_sel[2]~output_o\ : std_logic;
SIGNAL \rf_sel[1]~output_o\ : std_logic;
SIGNAL \rf_sel[0]~output_o\ : std_logic;
SIGNAL \sip_r[15]~output_o\ : std_logic;
SIGNAL \sip_r[14]~output_o\ : std_logic;
SIGNAL \sip_r[13]~output_o\ : std_logic;
SIGNAL \sip_r[12]~output_o\ : std_logic;
SIGNAL \sip_r[11]~output_o\ : std_logic;
SIGNAL \sip_r[10]~output_o\ : std_logic;
SIGNAL \sip_r[9]~output_o\ : std_logic;
SIGNAL \sip_r[8]~output_o\ : std_logic;
SIGNAL \sip_r[7]~output_o\ : std_logic;
SIGNAL \sip_r[6]~output_o\ : std_logic;
SIGNAL \sip_r[5]~output_o\ : std_logic;
SIGNAL \sip_r[4]~output_o\ : std_logic;
SIGNAL \sip_r[3]~output_o\ : std_logic;
SIGNAL \sip_r[2]~output_o\ : std_logic;
SIGNAL \sip_r[1]~output_o\ : std_logic;
SIGNAL \sip_r[0]~output_o\ : std_logic;
SIGNAL \rxData[15]~output_o\ : std_logic;
SIGNAL \rxData[14]~output_o\ : std_logic;
SIGNAL \rxData[13]~output_o\ : std_logic;
SIGNAL \rxData[12]~output_o\ : std_logic;
SIGNAL \rxData[11]~output_o\ : std_logic;
SIGNAL \rxData[10]~output_o\ : std_logic;
SIGNAL \rxData[9]~output_o\ : std_logic;
SIGNAL \rxData[8]~output_o\ : std_logic;
SIGNAL \rxData[7]~output_o\ : std_logic;
SIGNAL \rxData[6]~output_o\ : std_logic;
SIGNAL \rxData[5]~output_o\ : std_logic;
SIGNAL \rxData[4]~output_o\ : std_logic;
SIGNAL \rxData[3]~output_o\ : std_logic;
SIGNAL \rxData[2]~output_o\ : std_logic;
SIGNAL \rxData[1]~output_o\ : std_logic;
SIGNAL \rxData[0]~output_o\ : std_logic;
SIGNAL \rx_recv~output_o\ : std_logic;
SIGNAL \opcode[5]~output_o\ : std_logic;
SIGNAL \opcode[4]~output_o\ : std_logic;
SIGNAL \opcode[3]~output_o\ : std_logic;
SIGNAL \opcode[2]~output_o\ : std_logic;
SIGNAL \opcode[1]~output_o\ : std_logic;
SIGNAL \opcode[0]~output_o\ : std_logic;
SIGNAL \alu_opsel[5]~output_o\ : std_logic;
SIGNAL \alu_opsel[4]~output_o\ : std_logic;
SIGNAL \alu_opsel[3]~output_o\ : std_logic;
SIGNAL \alu_opsel[2]~output_o\ : std_logic;
SIGNAL \alu_opsel[1]~output_o\ : std_logic;
SIGNAL \alu_opsel[0]~output_o\ : std_logic;
SIGNAL \alu_output[15]~output_o\ : std_logic;
SIGNAL \alu_output[14]~output_o\ : std_logic;
SIGNAL \alu_output[13]~output_o\ : std_logic;
SIGNAL \alu_output[12]~output_o\ : std_logic;
SIGNAL \alu_output[11]~output_o\ : std_logic;
SIGNAL \alu_output[10]~output_o\ : std_logic;
SIGNAL \alu_output[9]~output_o\ : std_logic;
SIGNAL \alu_output[8]~output_o\ : std_logic;
SIGNAL \alu_output[7]~output_o\ : std_logic;
SIGNAL \alu_output[6]~output_o\ : std_logic;
SIGNAL \alu_output[5]~output_o\ : std_logic;
SIGNAL \alu_output[4]~output_o\ : std_logic;
SIGNAL \alu_output[3]~output_o\ : std_logic;
SIGNAL \alu_output[2]~output_o\ : std_logic;
SIGNAL \alu_output[1]~output_o\ : std_logic;
SIGNAL \alu_output[0]~output_o\ : std_logic;
SIGNAL \am[1]~output_o\ : std_logic;
SIGNAL \am[0]~output_o\ : std_logic;
SIGNAL \dpcr[31]~output_o\ : std_logic;
SIGNAL \dpcr[30]~output_o\ : std_logic;
SIGNAL \dpcr[29]~output_o\ : std_logic;
SIGNAL \dpcr[28]~output_o\ : std_logic;
SIGNAL \dpcr[27]~output_o\ : std_logic;
SIGNAL \dpcr[26]~output_o\ : std_logic;
SIGNAL \dpcr[25]~output_o\ : std_logic;
SIGNAL \dpcr[24]~output_o\ : std_logic;
SIGNAL \dpcr[23]~output_o\ : std_logic;
SIGNAL \dpcr[22]~output_o\ : std_logic;
SIGNAL \dpcr[21]~output_o\ : std_logic;
SIGNAL \dpcr[20]~output_o\ : std_logic;
SIGNAL \dpcr[19]~output_o\ : std_logic;
SIGNAL \dpcr[18]~output_o\ : std_logic;
SIGNAL \dpcr[17]~output_o\ : std_logic;
SIGNAL \dpcr[16]~output_o\ : std_logic;
SIGNAL \dpcr[15]~output_o\ : std_logic;
SIGNAL \dpcr[14]~output_o\ : std_logic;
SIGNAL \dpcr[13]~output_o\ : std_logic;
SIGNAL \dpcr[12]~output_o\ : std_logic;
SIGNAL \dpcr[11]~output_o\ : std_logic;
SIGNAL \dpcr[10]~output_o\ : std_logic;
SIGNAL \dpcr[9]~output_o\ : std_logic;
SIGNAL \dpcr[8]~output_o\ : std_logic;
SIGNAL \dpcr[7]~output_o\ : std_logic;
SIGNAL \dpcr[6]~output_o\ : std_logic;
SIGNAL \dpcr[5]~output_o\ : std_logic;
SIGNAL \dpcr[4]~output_o\ : std_logic;
SIGNAL \dpcr[3]~output_o\ : std_logic;
SIGNAL \dpcr[2]~output_o\ : std_logic;
SIGNAL \dpcr[1]~output_o\ : std_logic;
SIGNAL \dpcr[0]~output_o\ : std_logic;
SIGNAL \dprr[1]~output_o\ : std_logic;
SIGNAL \dprr[0]~output_o\ : std_logic;
SIGNAL \increment[3]~output_o\ : std_logic;
SIGNAL \increment[2]~output_o\ : std_logic;
SIGNAL \increment[1]~output_o\ : std_logic;
SIGNAL \increment[0]~output_o\ : std_logic;
SIGNAL \operand_out[15]~output_o\ : std_logic;
SIGNAL \operand_out[14]~output_o\ : std_logic;
SIGNAL \operand_out[13]~output_o\ : std_logic;
SIGNAL \operand_out[12]~output_o\ : std_logic;
SIGNAL \operand_out[11]~output_o\ : std_logic;
SIGNAL \operand_out[10]~output_o\ : std_logic;
SIGNAL \operand_out[9]~output_o\ : std_logic;
SIGNAL \operand_out[8]~output_o\ : std_logic;
SIGNAL \operand_out[7]~output_o\ : std_logic;
SIGNAL \operand_out[6]~output_o\ : std_logic;
SIGNAL \operand_out[5]~output_o\ : std_logic;
SIGNAL \operand_out[4]~output_o\ : std_logic;
SIGNAL \operand_out[3]~output_o\ : std_logic;
SIGNAL \operand_out[2]~output_o\ : std_logic;
SIGNAL \operand_out[1]~output_o\ : std_logic;
SIGNAL \operand_out[0]~output_o\ : std_logic;
SIGNAL \output_count[15]~output_o\ : std_logic;
SIGNAL \output_count[14]~output_o\ : std_logic;
SIGNAL \output_count[13]~output_o\ : std_logic;
SIGNAL \output_count[12]~output_o\ : std_logic;
SIGNAL \output_count[11]~output_o\ : std_logic;
SIGNAL \output_count[10]~output_o\ : std_logic;
SIGNAL \output_count[9]~output_o\ : std_logic;
SIGNAL \output_count[8]~output_o\ : std_logic;
SIGNAL \output_count[7]~output_o\ : std_logic;
SIGNAL \output_count[6]~output_o\ : std_logic;
SIGNAL \output_count[5]~output_o\ : std_logic;
SIGNAL \output_count[4]~output_o\ : std_logic;
SIGNAL \output_count[3]~output_o\ : std_logic;
SIGNAL \output_count[2]~output_o\ : std_logic;
SIGNAL \output_count[1]~output_o\ : std_logic;
SIGNAL \output_count[0]~output_o\ : std_logic;
SIGNAL \rzData[15]~output_o\ : std_logic;
SIGNAL \rzData[14]~output_o\ : std_logic;
SIGNAL \rzData[13]~output_o\ : std_logic;
SIGNAL \rzData[12]~output_o\ : std_logic;
SIGNAL \rzData[11]~output_o\ : std_logic;
SIGNAL \rzData[10]~output_o\ : std_logic;
SIGNAL \rzData[9]~output_o\ : std_logic;
SIGNAL \rzData[8]~output_o\ : std_logic;
SIGNAL \rzData[7]~output_o\ : std_logic;
SIGNAL \rzData[6]~output_o\ : std_logic;
SIGNAL \rzData[5]~output_o\ : std_logic;
SIGNAL \rzData[4]~output_o\ : std_logic;
SIGNAL \rzData[3]~output_o\ : std_logic;
SIGNAL \rzData[2]~output_o\ : std_logic;
SIGNAL \rzData[1]~output_o\ : std_logic;
SIGNAL \rzData[0]~output_o\ : std_logic;
SIGNAL \sop[15]~output_o\ : std_logic;
SIGNAL \sop[14]~output_o\ : std_logic;
SIGNAL \sop[13]~output_o\ : std_logic;
SIGNAL \sop[12]~output_o\ : std_logic;
SIGNAL \sop[11]~output_o\ : std_logic;
SIGNAL \sop[10]~output_o\ : std_logic;
SIGNAL \sop[9]~output_o\ : std_logic;
SIGNAL \sop[8]~output_o\ : std_logic;
SIGNAL \sop[7]~output_o\ : std_logic;
SIGNAL \sop[6]~output_o\ : std_logic;
SIGNAL \sop[5]~output_o\ : std_logic;
SIGNAL \sop[4]~output_o\ : std_logic;
SIGNAL \sop[3]~output_o\ : std_logic;
SIGNAL \sop[2]~output_o\ : std_logic;
SIGNAL \sop[1]~output_o\ : std_logic;
SIGNAL \sop[0]~output_o\ : std_logic;
SIGNAL \svop[15]~output_o\ : std_logic;
SIGNAL \svop[14]~output_o\ : std_logic;
SIGNAL \svop[13]~output_o\ : std_logic;
SIGNAL \svop[12]~output_o\ : std_logic;
SIGNAL \svop[11]~output_o\ : std_logic;
SIGNAL \svop[10]~output_o\ : std_logic;
SIGNAL \svop[9]~output_o\ : std_logic;
SIGNAL \svop[8]~output_o\ : std_logic;
SIGNAL \svop[7]~output_o\ : std_logic;
SIGNAL \svop[6]~output_o\ : std_logic;
SIGNAL \svop[5]~output_o\ : std_logic;
SIGNAL \svop[4]~output_o\ : std_logic;
SIGNAL \svop[3]~output_o\ : std_logic;
SIGNAL \svop[2]~output_o\ : std_logic;
SIGNAL \svop[1]~output_o\ : std_logic;
SIGNAL \svop[0]~output_o\ : std_logic;
SIGNAL \clkIn~input_o\ : std_logic;
SIGNAL \test_input[14]~input_o\ : std_logic;
SIGNAL \test_input[12]~input_o\ : std_logic;
SIGNAL \test_input[13]~input_o\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\ : std_logic;
SIGNAL \test_input[0]~input_o\ : std_logic;
SIGNAL \test_input[1]~input_o\ : std_logic;
SIGNAL \test_input[2]~input_o\ : std_logic;
SIGNAL \test_input[3]~input_o\ : std_logic;
SIGNAL \test_input[4]~input_o\ : std_logic;
SIGNAL \test_input[5]~input_o\ : std_logic;
SIGNAL \test_input[6]~input_o\ : std_logic;
SIGNAL \test_input[7]~input_o\ : std_logic;
SIGNAL \test_input[8]~input_o\ : std_logic;
SIGNAL \test_input[9]~input_o\ : std_logic;
SIGNAL \test_input[10]~input_o\ : std_logic;
SIGNAL \test_input[11]~input_o\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a159~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a191~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a223~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a255~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a95~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a127~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a157~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a189~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a221~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a253~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a93~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a125~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a155~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a187~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a219~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a251~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a91~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a123~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a153~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a185~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a217~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a249~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a151~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a183~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a215~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a247~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a119~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a149~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a181~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a213~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a245~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a147~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a179~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a211~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a243~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a115~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a145~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a177~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a209~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a241~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a113~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a143~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a175~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a207~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a239~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a111~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a141~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a173~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a205~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a237~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a109~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a139~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a171~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a203~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a235~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a107~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a137~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a169~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a201~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a233~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a135~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a167~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a199~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a231~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a103~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a133~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a165~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a197~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a229~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a131~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a163~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a195~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a227~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a99~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a129~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a161~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a193~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a225~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a97~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst2|opcode\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \inst2|address_method\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \inst2|operand\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\ : std_logic;
SIGNAL \ALT_INV_test_input[13]~input_o\ : std_logic;
SIGNAL \ALT_INV_test_input[12]~input_o\ : std_logic;
SIGNAL \ALT_INV_test_input[14]~input_o\ : std_logic;

BEGIN

z_flag <= ww_z_flag;
clkOut <= ww_clkOut;
ww_reset <= reset;
alu_rx_recv <= ww_alu_rx_recv;
alu_rz_recv <= ww_alu_rz_recv;
rz_recv <= ww_rz_recv;
rf_init <= ww_rf_init;
ld_r <= ww_ld_r;
instruct <= ww_instruct;
ww_clkIn <= clkIn;
ww_test_input <= test_input;
state <= ww_state;
rf_sel <= ww_rf_sel;
sip_r <= ww_sip_r;
rxData <= ww_rxData;
rx_recv <= ww_rx_recv;
opcode <= ww_opcode;
alu_opsel <= ww_alu_opsel;
alu_output <= ww_alu_output;
am <= ww_am;
dpcr <= ww_dpcr;
dprr <= ww_dprr;
increment <= ww_increment;
operand_out <= ww_operand_out;
output_count <= ww_output_count;
rzData <= ww_rzData;
sop <= ww_sop;
svop <= ww_svop;
ww_dpcr_lsb_sel <= dpcr_lsb_sel;
ww_dpcr_wr <= dpcr_wr;
ww_sop_wr <= sop_wr;
ww_svop_wr <= svop_wr;
ww_sip <= sip;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\inst4|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a159~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a191~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a223~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a255~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a95~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a127~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a31~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a63~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a158~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a190~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a222~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a254~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a94~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a126~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a30~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a62~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a157~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a189~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a221~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a253~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a93~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a125~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a29~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a61~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a156~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a188~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a220~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a252~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a92~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a124~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a28~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a60~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a155~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a187~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a219~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a251~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a91~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a123~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a27~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a59~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a154~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a186~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a218~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a250~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a90~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a122~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a26~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a58~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a153~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a185~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a217~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a249~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a89~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a121~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a25~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a57~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a152~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a184~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a216~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a248~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a88~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a120~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a24~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a56~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a151~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a183~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a215~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a247~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a87~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a119~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a23~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a55~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a150~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a182~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a214~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a246~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a86~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a118~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a22~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a54~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a149~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a181~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a213~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a245~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a85~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a117~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a21~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a53~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a148~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a180~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a212~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a244~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a84~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a116~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a20~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a52~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a147~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a179~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a211~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a243~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a83~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a115~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a19~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a51~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a146~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a178~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a210~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a242~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a82~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a114~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a18~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a50~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a145~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a177~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a209~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a241~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a81~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a113~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a17~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a49~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a144~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a176~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a208~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a240~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a80~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a112~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a16~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a48~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a143~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a175~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a207~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a239~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a79~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a111~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a15~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a47~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a142~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a174~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a206~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a238~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a78~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a110~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a14~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a46~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a141~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a173~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a205~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a237~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a77~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a109~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a13~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a45~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a140~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a172~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a204~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a236~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a76~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a108~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a12~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a44~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a139~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a171~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a203~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a235~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a75~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a107~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a11~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a43~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a138~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a170~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a202~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a234~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a74~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a106~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a10~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a42~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a137~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a169~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a201~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a233~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a73~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a105~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a9~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a41~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a136~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a168~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a200~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a232~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a72~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a104~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a8~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a40~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a135~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a167~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a199~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a231~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a71~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a103~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a7~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a39~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a134~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a166~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a198~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a230~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a70~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a102~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a6~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a38~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a133~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a165~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a197~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a229~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a69~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a101~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a5~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a37~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a132~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a164~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a196~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a228~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a68~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a100~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a4~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a36~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a131~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a163~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a195~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a227~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a67~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a99~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a3~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a35~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a130~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a162~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a194~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a226~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a66~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a98~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a2~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a34~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a129~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a161~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a193~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a225~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a65~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a97~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a1~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a33~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a128~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a160~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a192~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a224~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a64~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a96~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a0~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);

\inst4|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\ <= (\test_input[11]~input_o\ & \test_input[10]~input_o\ & \test_input[9]~input_o\ & \test_input[8]~input_o\ & \test_input[7]~input_o\ & \test_input[6]~input_o\ & 
\test_input[5]~input_o\ & \test_input[4]~input_o\ & \test_input[3]~input_o\ & \test_input[2]~input_o\ & \test_input[1]~input_o\ & \test_input[0]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a32~portadataout\ <= \inst4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\(0);
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a59~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a27~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a123~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a91~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a251~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a219~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a187~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a155~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a60~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a28~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a124~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a92~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a252~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a220~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a188~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a156~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a61~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a29~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a125~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a93~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a253~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a221~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a189~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a157~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a62~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a30~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a126~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a94~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a254~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a222~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a190~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a158~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a63~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a31~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a127~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a95~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a255~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a223~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a191~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a159~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a11~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a107~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a75~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a235~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a203~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a171~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a139~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a44~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a12~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a108~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a76~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a236~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a204~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a172~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a140~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a45~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a13~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a109~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a77~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a237~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a205~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a173~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a141~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a46~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a14~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a110~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a78~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a238~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a206~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a174~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a142~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a47~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a15~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a111~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a79~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a239~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a207~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a175~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a143~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a48~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a16~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a112~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a80~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a240~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a208~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a176~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a144~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a49~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a17~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a113~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a81~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a241~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a209~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a177~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a145~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a50~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a18~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a114~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a82~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a242~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a210~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a178~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a146~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a51~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a19~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a115~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a83~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a243~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a211~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a179~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a147~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a52~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a20~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a116~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a84~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a244~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a212~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a180~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a148~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a53~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a21~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a117~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a85~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a245~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a213~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a181~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a149~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a54~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a22~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a118~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a86~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a246~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a214~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a182~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a150~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a55~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a23~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a119~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a87~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a247~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a215~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a183~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a151~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a56~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a24~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a120~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a88~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a248~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a216~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a184~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a152~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a57~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a25~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a121~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a89~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a249~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a217~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a185~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a153~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a58~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a26~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a122~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a90~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a250~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a218~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a186~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a154~portadataout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1) <= NOT \inst4|altsyncram_component|auto_generated|address_reg_a\(1);
\inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0) <= NOT \inst4|altsyncram_component|auto_generated|address_reg_a\(0);
\inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2) <= NOT \inst4|altsyncram_component|auto_generated|address_reg_a\(2);
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a32~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a0~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a96~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a64~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a224~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a192~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a160~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a128~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a33~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a1~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a97~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a65~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a225~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a193~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a161~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a129~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a34~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a2~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a98~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a66~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a226~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a194~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a162~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a130~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a35~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a3~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a99~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a67~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a227~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a195~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a163~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a131~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a36~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a4~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a100~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a68~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a228~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a196~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a164~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a132~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a37~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a5~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a101~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a69~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a229~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a197~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a165~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a133~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a38~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a6~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a102~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a70~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a230~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a198~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a166~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a134~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a39~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a7~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a103~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a71~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a231~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a199~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a167~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a135~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a40~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a8~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a104~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a72~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a232~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a200~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a168~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a136~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a41~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a9~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a105~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a73~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a233~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a201~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a169~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a137~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a42~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a10~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a106~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a74~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a234~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a202~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a170~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a138~portadataout\;
\inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\ <= NOT \inst4|altsyncram_component|auto_generated|ram_block1a43~portadataout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\;
\inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\ <= NOT \inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\;
\ALT_INV_test_input[13]~input_o\ <= NOT \test_input[13]~input_o\;
\ALT_INV_test_input[12]~input_o\ <= NOT \test_input[12]~input_o\;
\ALT_INV_test_input[14]~input_o\ <= NOT \test_input[14]~input_o\;

\z_flag~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \z_flag~output_o\);

\clkOut~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \clkOut~output_o\);

\alu_rx_recv~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_rx_recv~output_o\);

\alu_rz_recv~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_rz_recv~output_o\);

\rz_recv~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rz_recv~output_o\);

\rf_init~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rf_init~output_o\);

\ld_r~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \ld_r~output_o\);

\instruct[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[31]~output_o\);

\instruct[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[30]~output_o\);

\instruct[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[29]~output_o\);

\instruct[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[28]~output_o\);

\instruct[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[27]~output_o\);

\instruct[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[26]~output_o\);

\instruct[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[25]~output_o\);

\instruct[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[24]~output_o\);

\instruct[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[23]~output_o\);

\instruct[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[22]~output_o\);

\instruct[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[21]~output_o\);

\instruct[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[20]~output_o\);

\instruct[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[19]~output_o\);

\instruct[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[18]~output_o\);

\instruct[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[17]~output_o\);

\instruct[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[16]~output_o\);

\instruct[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[15]~output_o\);

\instruct[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[14]~output_o\);

\instruct[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[13]~output_o\);

\instruct[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[12]~output_o\);

\instruct[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[11]~output_o\);

\instruct[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[10]~output_o\);

\instruct[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[9]~output_o\);

\instruct[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[8]~output_o\);

\instruct[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[7]~output_o\);

\instruct[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[6]~output_o\);

\instruct[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[5]~output_o\);

\instruct[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[4]~output_o\);

\instruct[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[3]~output_o\);

\instruct[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[2]~output_o\);

\instruct[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[1]~output_o\);

\instruct[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	devoe => ww_devoe,
	o => \instruct[0]~output_o\);

\state[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \state[2]~output_o\);

\state[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \state[1]~output_o\);

\state[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \state[0]~output_o\);

\rf_sel[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rf_sel[3]~output_o\);

\rf_sel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rf_sel[2]~output_o\);

\rf_sel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rf_sel[1]~output_o\);

\rf_sel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rf_sel[0]~output_o\);

\sip_r[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[15]~output_o\);

\sip_r[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[14]~output_o\);

\sip_r[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[13]~output_o\);

\sip_r[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[12]~output_o\);

\sip_r[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[11]~output_o\);

\sip_r[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[10]~output_o\);

\sip_r[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[9]~output_o\);

\sip_r[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[8]~output_o\);

\sip_r[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[7]~output_o\);

\sip_r[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[6]~output_o\);

\sip_r[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[5]~output_o\);

\sip_r[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[4]~output_o\);

\sip_r[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[3]~output_o\);

\sip_r[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[2]~output_o\);

\sip_r[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[1]~output_o\);

\sip_r[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sip_r[0]~output_o\);

\rxData[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[15]~output_o\);

\rxData[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[14]~output_o\);

\rxData[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[13]~output_o\);

\rxData[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[12]~output_o\);

\rxData[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[11]~output_o\);

\rxData[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[10]~output_o\);

\rxData[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[9]~output_o\);

\rxData[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[8]~output_o\);

\rxData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[7]~output_o\);

\rxData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[6]~output_o\);

\rxData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[5]~output_o\);

\rxData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[4]~output_o\);

\rxData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[3]~output_o\);

\rxData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[2]~output_o\);

\rxData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[1]~output_o\);

\rxData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rxData[0]~output_o\);

\rx_recv~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rx_recv~output_o\);

\opcode[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(5),
	devoe => ww_devoe,
	o => \opcode[5]~output_o\);

\opcode[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(4),
	devoe => ww_devoe,
	o => \opcode[4]~output_o\);

\opcode[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(3),
	devoe => ww_devoe,
	o => \opcode[3]~output_o\);

\opcode[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(2),
	devoe => ww_devoe,
	o => \opcode[2]~output_o\);

\opcode[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(1),
	devoe => ww_devoe,
	o => \opcode[1]~output_o\);

\opcode[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|opcode\(0),
	devoe => ww_devoe,
	o => \opcode[0]~output_o\);

\alu_opsel[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_opsel[5]~output_o\);

\alu_opsel[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_opsel[4]~output_o\);

\alu_opsel[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_opsel[3]~output_o\);

\alu_opsel[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_opsel[2]~output_o\);

\alu_opsel[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_opsel[1]~output_o\);

\alu_opsel[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_opsel[0]~output_o\);

\alu_output[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[15]~output_o\);

\alu_output[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[14]~output_o\);

\alu_output[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[13]~output_o\);

\alu_output[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[12]~output_o\);

\alu_output[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[11]~output_o\);

\alu_output[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[10]~output_o\);

\alu_output[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[9]~output_o\);

\alu_output[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[8]~output_o\);

\alu_output[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[7]~output_o\);

\alu_output[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[6]~output_o\);

\alu_output[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[5]~output_o\);

\alu_output[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[4]~output_o\);

\alu_output[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[3]~output_o\);

\alu_output[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[2]~output_o\);

\alu_output[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[1]~output_o\);

\alu_output[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \alu_output[0]~output_o\);

\am[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|address_method\(1),
	devoe => ww_devoe,
	o => \am[1]~output_o\);

\am[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|address_method\(0),
	devoe => ww_devoe,
	o => \am[0]~output_o\);

\dpcr[31]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[31]~output_o\);

\dpcr[30]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[30]~output_o\);

\dpcr[29]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[29]~output_o\);

\dpcr[28]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[28]~output_o\);

\dpcr[27]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[27]~output_o\);

\dpcr[26]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[26]~output_o\);

\dpcr[25]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[25]~output_o\);

\dpcr[24]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[24]~output_o\);

\dpcr[23]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[23]~output_o\);

\dpcr[22]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[22]~output_o\);

\dpcr[21]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[21]~output_o\);

\dpcr[20]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[20]~output_o\);

\dpcr[19]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[19]~output_o\);

\dpcr[18]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[18]~output_o\);

\dpcr[17]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[17]~output_o\);

\dpcr[16]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[16]~output_o\);

\dpcr[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[15]~output_o\);

\dpcr[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[14]~output_o\);

\dpcr[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[13]~output_o\);

\dpcr[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[12]~output_o\);

\dpcr[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[11]~output_o\);

\dpcr[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[10]~output_o\);

\dpcr[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[9]~output_o\);

\dpcr[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[8]~output_o\);

\dpcr[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[7]~output_o\);

\dpcr[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[6]~output_o\);

\dpcr[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[5]~output_o\);

\dpcr[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[4]~output_o\);

\dpcr[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[3]~output_o\);

\dpcr[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[2]~output_o\);

\dpcr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[1]~output_o\);

\dpcr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dpcr[0]~output_o\);

\dprr[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dprr[1]~output_o\);

\dprr[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \dprr[0]~output_o\);

\increment[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \increment[3]~output_o\);

\increment[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \increment[2]~output_o\);

\increment[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \increment[1]~output_o\);

\increment[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \increment[0]~output_o\);

\operand_out[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(15),
	devoe => ww_devoe,
	o => \operand_out[15]~output_o\);

\operand_out[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(14),
	devoe => ww_devoe,
	o => \operand_out[14]~output_o\);

\operand_out[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(13),
	devoe => ww_devoe,
	o => \operand_out[13]~output_o\);

\operand_out[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(12),
	devoe => ww_devoe,
	o => \operand_out[12]~output_o\);

\operand_out[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(11),
	devoe => ww_devoe,
	o => \operand_out[11]~output_o\);

\operand_out[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(10),
	devoe => ww_devoe,
	o => \operand_out[10]~output_o\);

\operand_out[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(9),
	devoe => ww_devoe,
	o => \operand_out[9]~output_o\);

\operand_out[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(8),
	devoe => ww_devoe,
	o => \operand_out[8]~output_o\);

\operand_out[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(7),
	devoe => ww_devoe,
	o => \operand_out[7]~output_o\);

\operand_out[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(6),
	devoe => ww_devoe,
	o => \operand_out[6]~output_o\);

\operand_out[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(5),
	devoe => ww_devoe,
	o => \operand_out[5]~output_o\);

\operand_out[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(4),
	devoe => ww_devoe,
	o => \operand_out[4]~output_o\);

\operand_out[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(3),
	devoe => ww_devoe,
	o => \operand_out[3]~output_o\);

\operand_out[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(2),
	devoe => ww_devoe,
	o => \operand_out[2]~output_o\);

\operand_out[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(1),
	devoe => ww_devoe,
	o => \operand_out[1]~output_o\);

\operand_out[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \inst2|operand\(0),
	devoe => ww_devoe,
	o => \operand_out[0]~output_o\);

\output_count[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[15]~output_o\);

\output_count[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[14]~output_o\);

\output_count[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[13]~output_o\);

\output_count[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[12]~output_o\);

\output_count[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[11]~output_o\);

\output_count[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[10]~output_o\);

\output_count[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[9]~output_o\);

\output_count[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[8]~output_o\);

\output_count[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[7]~output_o\);

\output_count[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[6]~output_o\);

\output_count[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[5]~output_o\);

\output_count[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[4]~output_o\);

\output_count[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[3]~output_o\);

\output_count[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[2]~output_o\);

\output_count[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[1]~output_o\);

\output_count[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \output_count[0]~output_o\);

\rzData[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[15]~output_o\);

\rzData[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[14]~output_o\);

\rzData[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[13]~output_o\);

\rzData[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[12]~output_o\);

\rzData[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[11]~output_o\);

\rzData[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[10]~output_o\);

\rzData[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[9]~output_o\);

\rzData[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[8]~output_o\);

\rzData[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[7]~output_o\);

\rzData[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[6]~output_o\);

\rzData[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[5]~output_o\);

\rzData[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[4]~output_o\);

\rzData[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[3]~output_o\);

\rzData[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[2]~output_o\);

\rzData[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[1]~output_o\);

\rzData[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \rzData[0]~output_o\);

\sop[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[15]~output_o\);

\sop[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[14]~output_o\);

\sop[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[13]~output_o\);

\sop[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[12]~output_o\);

\sop[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[11]~output_o\);

\sop[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[10]~output_o\);

\sop[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[9]~output_o\);

\sop[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[8]~output_o\);

\sop[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[7]~output_o\);

\sop[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[6]~output_o\);

\sop[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[5]~output_o\);

\sop[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[4]~output_o\);

\sop[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[3]~output_o\);

\sop[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[2]~output_o\);

\sop[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[1]~output_o\);

\sop[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \sop[0]~output_o\);

\svop[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[15]~output_o\);

\svop[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[14]~output_o\);

\svop[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[13]~output_o\);

\svop[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[12]~output_o\);

\svop[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[11]~output_o\);

\svop[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[10]~output_o\);

\svop[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[9]~output_o\);

\svop[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[8]~output_o\);

\svop[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[7]~output_o\);

\svop[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[6]~output_o\);

\svop[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[5]~output_o\);

\svop[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[4]~output_o\);

\svop[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[3]~output_o\);

\svop[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[2]~output_o\);

\svop[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[1]~output_o\);

\svop[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \svop[0]~output_o\);

\clkIn~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clkIn,
	o => \clkIn~input_o\);

\test_input[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(14),
	o => \test_input[14]~input_o\);

\inst4|altsyncram_component|auto_generated|address_reg_a[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \test_input[14]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|altsyncram_component|auto_generated|address_reg_a\(2));

\test_input[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(12),
	o => \test_input[12]~input_o\);

\test_input[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(13),
	o => \test_input[13]~input_o\);

\inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\ = (\test_input[14]~input_o\ & (!\test_input[12]~input_o\ & !\test_input[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000001000000010000000100000001000000010000000100000001000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_test_input[14]~input_o\,
	datab => \ALT_INV_test_input[12]~input_o\,
	datac => \ALT_INV_test_input[13]~input_o\,
	combout => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\);

\test_input[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(0),
	o => \test_input[0]~input_o\);

\test_input[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(1),
	o => \test_input[1]~input_o\);

\test_input[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(2),
	o => \test_input[2]~input_o\);

\test_input[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(3),
	o => \test_input[3]~input_o\);

\test_input[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(4),
	o => \test_input[4]~input_o\);

\test_input[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(5),
	o => \test_input[5]~input_o\);

\test_input[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(6),
	o => \test_input[6]~input_o\);

\test_input[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(7),
	o => \test_input[7]~input_o\);

\test_input[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(8),
	o => \test_input[8]~input_o\);

\test_input[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(9),
	o => \test_input[9]~input_o\);

\test_input[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(10),
	o => \test_input[10]~input_o\);

\test_input[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_test_input(11),
	o => \test_input[11]~input_o\);

\inst4|altsyncram_component|auto_generated|ram_block1a159\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 31,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a159_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a159_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\ = (\test_input[14]~input_o\ & (\test_input[12]~input_o\ & !\test_input[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000000100000001000000010000000100000001000000010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_test_input[14]~input_o\,
	datab => \ALT_INV_test_input[12]~input_o\,
	datac => \ALT_INV_test_input[13]~input_o\,
	combout => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a191\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 31,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a191_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a191_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\ = (\test_input[14]~input_o\ & (!\test_input[12]~input_o\ & \test_input[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000100000001000000010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_test_input[14]~input_o\,
	datab => \ALT_INV_test_input[12]~input_o\,
	datac => \ALT_INV_test_input[13]~input_o\,
	combout => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a223\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 31,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a223_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a223_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\ = (\test_input[14]~input_o\ & (\test_input[12]~input_o\ & \test_input[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_test_input[14]~input_o\,
	datab => \ALT_INV_test_input[12]~input_o\,
	datac => \ALT_INV_test_input[13]~input_o\,
	combout => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a255\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 31,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a255_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a255_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|address_reg_a[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \test_input[12]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|altsyncram_component|auto_generated|address_reg_a\(0));

\inst4|altsyncram_component|auto_generated|address_reg_a[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \test_input[13]~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst4|altsyncram_component|auto_generated|address_reg_a\(1));

\inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a255~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a223~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a191~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a159~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a159~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a191~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a223~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a255~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\ = (!\test_input[14]~input_o\ & (!\test_input[12]~input_o\ & \test_input[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000000010000000100000001000000010000000100000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_test_input[14]~input_o\,
	datab => \ALT_INV_test_input[12]~input_o\,
	datac => \ALT_INV_test_input[13]~input_o\,
	combout => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a95\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 31,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a95_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a95_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\ = (!\test_input[14]~input_o\ & (\test_input[12]~input_o\ & \test_input[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000000010000000100000001000000010000000100000001000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_test_input[14]~input_o\,
	datab => \ALT_INV_test_input[12]~input_o\,
	datac => \ALT_INV_test_input[13]~input_o\,
	combout => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a127\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 31,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a127_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a127_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w[3]\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3) = (!\test_input[14]~input_o\ & (!\test_input[12]~input_o\ & !\test_input[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000010000000100000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_test_input[14]~input_o\,
	datab => \ALT_INV_test_input[12]~input_o\,
	datac => \ALT_INV_test_input[13]~input_o\,
	combout => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3));

\inst4|altsyncram_component|auto_generated|ram_block1a31\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000062A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 31,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a31_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a31_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\ = (!\test_input[14]~input_o\ & (\test_input[12]~input_o\ & !\test_input[13]~input_o\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000100000001000000010000000100000001000000010000000100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_test_input[14]~input_o\,
	datab => \ALT_INV_test_input[12]~input_o\,
	datac => \ALT_INV_test_input[13]~input_o\,
	combout => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a63\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 31,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a63_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a63_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a95~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a127~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a95~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a127~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a95~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a127~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a31~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a63~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a95~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a127~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a95~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a127~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a31~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a63~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w31_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a158\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 30,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a158_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a158_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a190\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 30,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a190_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a190_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a222\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 30,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a222_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a222_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a254\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 30,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a254_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a254_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a254~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a222~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a190~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a158~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a158~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a190~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a222~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a254~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a94\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 30,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a94_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a94_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a126\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 30,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a126_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a126_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a30\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003FF",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 30,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a30_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a30_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a62\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 30,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a62_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a62_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a94~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a94~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a94~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a126~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a30~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a62~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a94~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a126~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a94~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a126~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a30~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a62~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w30_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a157\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 29,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a157_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a157_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a189\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 29,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a189_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a189_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a221\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 29,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a221_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a221_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a253\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 29,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a253_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a253_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a253~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a221~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a189~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a157~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a157~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a189~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a221~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a253~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a93\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 29,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a93_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a93_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a125\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 29,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a125_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a125_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a29\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 29,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a29_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a29_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a61\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 29,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a61_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a61_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a93~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a125~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a93~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a125~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a93~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a125~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a29~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a61~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a93~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a125~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a93~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a125~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a29~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a61~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w29_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a156\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 28,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a156_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a156_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a188\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 28,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a188_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a188_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a220\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 28,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a220_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a220_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a252\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 28,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a252_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a252_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a252~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a220~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a188~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a156~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a156~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a188~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a220~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a252~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a92\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 28,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a92_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a92_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a124\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 28,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a124_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a124_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a28\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000030",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 28,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a28_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a28_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a60\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 28,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a60_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a60_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a92~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a92~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a92~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a124~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a28~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a60~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a92~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a124~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a92~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a124~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a28~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a60~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w28_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a155\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 27,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a155_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a155_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a187\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 27,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a187_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a187_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a219\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 27,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a219_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a219_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a251\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 27,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a251_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a251_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a251~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a219~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a187~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a155~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a155~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a187~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a219~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a251~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a91\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 27,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a91_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a91_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a123\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 27,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a123_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a123_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a27\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003F",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 27,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a27_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a27_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a59\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 27,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a59_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a59_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a91~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a123~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a91~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a123~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a91~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a123~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a27~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a59~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a91~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a123~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a91~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a123~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a27~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a59~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w27_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a154\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 26,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a154_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a154_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a186\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 26,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a186_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a186_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a218\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 26,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a218_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a218_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a250\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 26,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a250_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a250_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a250~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a218~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a186~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a154~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a154~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a186~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a218~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a250~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a90\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 26,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a90_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a90_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a122\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 26,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a122_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a122_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a26\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000CC",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 26,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a26_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a26_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a58\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 26,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a58_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a58_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a122~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a90~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a122~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a90~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a122~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a26~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a58~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a90~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a122~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a90~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a122~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a26~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a58~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w26_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a153\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 25,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a153_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a153_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a185\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 25,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a185_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a185_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a217\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 25,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a217_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a217_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a249\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 25,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a249_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a249_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a249~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a217~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a185~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a153~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a153~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a185~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a217~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a249~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a89\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 25,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a89_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a89_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a121\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 25,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a121_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a121_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a25\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 25,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a25_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a25_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a57\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 25,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a57_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a57_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a89~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a89~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a89~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a121~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a25~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a57~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a89~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a121~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a89~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a121~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a25~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a57~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w25_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a152\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 24,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a152_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a152_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a184\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 24,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a184_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a184_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a216\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 24,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a216_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a216_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a248\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 24,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a248_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a248_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a248~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a216~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a184~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a152~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a152~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a184~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a216~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a248~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a88\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 24,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a88_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a88_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a120\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 24,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a120_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a120_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a24\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 24,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a24_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a24_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a56\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 24,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a56_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a56_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a120~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a88~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a120~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a88~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a120~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a24~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a56~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a88~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a120~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a88~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a120~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a24~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a56~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w24_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a151\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 23,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a151_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a151_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a183\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 23,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a183_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a183_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a215\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 23,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a215_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a215_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a247\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 23,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a247_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a247_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a247~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a215~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a183~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a151~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a151~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a183~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a215~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a247~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a87\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 23,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a87_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a87_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a119\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 23,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a119_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a119_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a23\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007C0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 23,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a23_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a23_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a55\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 23,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a55_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a55_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a87~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a87~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a87~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a119~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a23~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a55~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a87~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a119~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a87~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a119~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a23~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a55~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w23_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w23_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a150\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 22,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a150_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a150_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a182\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 22,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a182_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a182_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a214\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 22,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a214_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a214_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a246\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 22,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a246_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a246_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a246~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a214~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a182~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a150~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a150~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a182~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a214~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a246~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a86\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 22,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a86_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a86_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a118\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 22,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a118_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a118_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a22\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000043C",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 22,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a22_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a22_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a54\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 22,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a54_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a54_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a86~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a86~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a86~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a118~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a22~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a54~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a86~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a118~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a86~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a118~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a22~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a54~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w22_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w22_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a149\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 21,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a149_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a149_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a181\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 21,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a181_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a181_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a213\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 21,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a213_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a213_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a245\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 21,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a245_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a245_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a245~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a213~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a181~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a149~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a149~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a181~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a213~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a245~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a85\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 21,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a85_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a85_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a117\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 21,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a117_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a117_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a21\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000332",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 21,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a21_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a21_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a53\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 21,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a53_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a53_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a85~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a117~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a85~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a117~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a85~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a117~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a21~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a53~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a85~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a117~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a85~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a117~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a21~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a53~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w21_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w21_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a148\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 20,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a148_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a148_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a180\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 20,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a180_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a180_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a212\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 20,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a212_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a212_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a244\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 20,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a244_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a244_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a244~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a212~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a180~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a148~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a148~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a180~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a212~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a244~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a84\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 20,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a84_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a84_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a116\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 20,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a116_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a116_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a20\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002AB",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 20,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a20_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a20_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a52\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 20,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a52_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a52_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a84~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a84~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a116~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a20~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a52~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a84~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a116~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a84~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a116~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a20~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a52~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w20_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w20_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a147\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 19,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a147_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a147_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a179\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 19,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a179_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a179_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a211\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 19,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a211_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a211_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a243\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 19,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a243_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a243_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a243~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a211~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a179~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a147~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a147~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a179~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a211~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a243~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a83\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 19,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a83_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a83_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a115\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 19,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a115_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a115_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a19\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 19,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a19_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a19_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a51\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 19,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a51_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a51_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a51~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a83~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a115~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a51~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a83~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a115~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a51~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a83~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a115~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a19~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a51~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a83~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a115~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a83~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a115~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a19~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a51~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w19_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w19_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a146\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 18,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a146_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a146_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a178\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 18,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a178_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a178_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a210\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 18,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a210_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a210_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a242\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 18,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a242_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a242_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a242~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a210~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a178~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a146~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a146~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a178~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a210~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a242~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a82\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 18,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a82_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a82_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a114\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 18,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a114_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a114_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a18\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 18,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a18_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a18_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a50\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 18,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a50_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a50_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a82~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a114~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a82~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a114~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a82~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a114~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a18~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a50~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a82~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a114~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a82~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a114~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a18~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a50~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w18_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w18_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a145\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 17,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a145_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a145_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a177\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 17,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a177_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a177_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a209\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 17,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a209_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a209_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a241\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 17,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a241_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a241_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a241~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a209~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a177~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a145~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a145~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a177~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a209~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a241~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a81\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 17,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a81_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a81_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a113\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 17,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a113_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a113_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a17\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000022A",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 17,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a17_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a17_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a49\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 17,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a49_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a49_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a81~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a81~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a81~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a113~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a17~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a49~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a81~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a113~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a81~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a113~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a17~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a49~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w17_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w17_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a144\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 16,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a144_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a144_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a176\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 16,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a176_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a176_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a208\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 16,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a208_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a208_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a240\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 16,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a240_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a240_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a240~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a208~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a176~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a144~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a144~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a176~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a208~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a240~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a80\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 16,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a80_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a80_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a112\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 16,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a112_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a112_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a16\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 16,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a16_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a16_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a48\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 16,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a48_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a48_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a80~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a80~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a112~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a16~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a48~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a80~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a112~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a80~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a112~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a16~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a48~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w16_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w16_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a143\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 15,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a143_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a143_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a175\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 15,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a175_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a175_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a207\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 15,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a207_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a207_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a239\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 15,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a239_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a239_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a239~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a207~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a175~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a143~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a143~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a175~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a207~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a239~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a79\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 15,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a79_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a79_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a111\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 15,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a111_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a111_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a15\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 15,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a15_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a47\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 15,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a47_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a47_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a79~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a111~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a79~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a111~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a79~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a111~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a15~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a47~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a79~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a111~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a79~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a111~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a15~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a47~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w15_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a142\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 14,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a142_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a142_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a174\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 14,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a174_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a174_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a206\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 14,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a206_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a206_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a238\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 14,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a238_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a238_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a238~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a206~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a174~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a142~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a142~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a174~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a206~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a238~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a78\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 14,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a78_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a78_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a110\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 14,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a110_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a110_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a14\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 14,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a46\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 14,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a46_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a46_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a78~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a78~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a110~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a14~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a46~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a78~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a110~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a78~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a110~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a14~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a46~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w14_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a141\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 13,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a141_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a141_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a173\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 13,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a173_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a173_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a205\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 13,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a205_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a205_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a237\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 13,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a237_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a237_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a237~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a205~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a173~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a141~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a141~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a173~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a205~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a237~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a77\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 13,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a77_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a77_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a109\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 13,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a109_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a109_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a13\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 13,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a13_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a45\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 13,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a45_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a45_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a77~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a109~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a77~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a109~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a77~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a109~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a13~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a45~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a77~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a109~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a77~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a109~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a13~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a45~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w13_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a140\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 12,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a140_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a140_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a172\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 12,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a172_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a172_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a204\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 12,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a204_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a204_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a236\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 12,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a236_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a236_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a236~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a204~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a172~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a140~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a140~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a172~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a204~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a236~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a76\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 12,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a76_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a76_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a108\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 12,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a108_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a108_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a12\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 12,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a12_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a44\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 12,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a44_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a44_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a76~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a76~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a76~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a108~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a12~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a44~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a76~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a108~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a76~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a108~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a12~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a44~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w12_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a139\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 11,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a139_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a139_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a171\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 11,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a171_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a171_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a203\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 11,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a203_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a203_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a235\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 11,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a235_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a235_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a235~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a203~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a171~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a139~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a139~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a171~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a203~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a235~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a75\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 11,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a75_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a75_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a107\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 11,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a107_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a107_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a11\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 11,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a11_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a43\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 11,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a43_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a43_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a75~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a107~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a75~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a107~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a75~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a107~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a11~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a43~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a75~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a107~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a75~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a107~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a11~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a43~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w11_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a138\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 10,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a138_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a138_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a170\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 10,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a170_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a170_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a202\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 10,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a202_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a202_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a234\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 10,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a234_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a234_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a234~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a202~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a170~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a138~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a138~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a170~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a202~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a234~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a74\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 10,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a74_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a74_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a106\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 10,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a106_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a106_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a10\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 10,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a10_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a42\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 10,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a42_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a42_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a106~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a74~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a106~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a74~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a106~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a10~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a42~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a74~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a106~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a74~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a106~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a10~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a42~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w10_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a137\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 9,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a137_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a137_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a169\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 9,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a169_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a169_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a201\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 9,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a201_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a201_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a233\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 9,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a233_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a233_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a233~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a201~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a169~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a137~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a137~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a169~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a201~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a233~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a73\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 9,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a73_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a73_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a105\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 9,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a105_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a105_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a9\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 9,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a9_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a41\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 9,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a41_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a41_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a73~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a105~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a73~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a105~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a73~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a105~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a9~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a41~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a73~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a105~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a73~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a105~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a9~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a41~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w9_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a136\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 8,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a136_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a136_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a168\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 8,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a168_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a168_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a200\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 8,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a200_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a200_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a232\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 8,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a232_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a232_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a232~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a200~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a168~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a136~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a136~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a168~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a200~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a232~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a72\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 8,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a72_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a72_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a104\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 8,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a104_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a104_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a8\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 8,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a8_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a40\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 8,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a40_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a40_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a72~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a72~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a72~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a104~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a8~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a40~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a72~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a104~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a72~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a104~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a8~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a40~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w8_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a135\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 7,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a135_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a135_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a167\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 7,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a167_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a167_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a199\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 7,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a199_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a199_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a231\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 7,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a231_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a231_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a231~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a199~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a167~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a135~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a135~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a167~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a199~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a231~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a71\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 7,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a71_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a71_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a103\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 7,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a103_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a103_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a7\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 7,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a39\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 7,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a39_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a39_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a71~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a103~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a71~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a103~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a71~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a103~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a7~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a39~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a71~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a103~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a71~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a103~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a7~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a39~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w7_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a134\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 6,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a134_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a134_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a166\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 6,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a166_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a166_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a198\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 6,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a198_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a198_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a230\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 6,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a230_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a230_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a230~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a198~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a166~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a134~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a134~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a166~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a198~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a230~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a70\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 6,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a70_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a70_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a102\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 6,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a102_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a102_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a6\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 6,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a38\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 6,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a38_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a38_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a70~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a70~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a70~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a102~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a6~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a38~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a70~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a102~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a70~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a102~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a6~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a38~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w6_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a133\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 5,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a133_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a133_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a165\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 5,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a165_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a165_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a197\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 5,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a197_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a197_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a229\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 5,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a229_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a229_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a229~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a197~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a165~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a133~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a133~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a165~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a197~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a229~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a69\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 5,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a69_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a69_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a101\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 5,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a101_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a101_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a5\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 5,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a37\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 5,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a37_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a37_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a69~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a101~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a69~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a101~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a69~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a101~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a5~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a37~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a69~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a101~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a69~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a101~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a5~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a37~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w5_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a132\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 4,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a132_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a132_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a164\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 4,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a164_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a164_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a196\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 4,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a196_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a196_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a228\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 4,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a228_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a228_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a228~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a196~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a164~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a132~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a132~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a164~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a196~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a228~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a68\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 4,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a68_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a68_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a100\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 4,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a100_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a100_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a4\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C0",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 4,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a36\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 4,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a36_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a36_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a68~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a68~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a68~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a100~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a4~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a36~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a68~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a100~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a68~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a100~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a4~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a36~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w4_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a131\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 3,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a131_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a131_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a163\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 3,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a163_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a163_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a195\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 3,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a195_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a195_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a227\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 3,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a227_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a227_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a227~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a195~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a163~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a131~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a131~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a163~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a195~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a227~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a67\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 3,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a67_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a67_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a99\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 3,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a99_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a99_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a3\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000094",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 3,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a35\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 3,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a35_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a35_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a67~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a67~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a67~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a99~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a3~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a35~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a67~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a99~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a67~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a99~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a3~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a35~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w3_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a130\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 2,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a130_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a130_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a162\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 2,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a162_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a162_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a194\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 2,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a194_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a194_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a226\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 2,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a226_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a226_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a226~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a194~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a162~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a130~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a130~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a162~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a194~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a226~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a66\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 2,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a66_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a66_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a98\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 2,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a98_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a98_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a2\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000051",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 2,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a34\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 2,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a34_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a34_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a66~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a66~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a66~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a98~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a2~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a34~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a66~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a98~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a66~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a98~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a2~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a34~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w2_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a129\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 1,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a129_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a129_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a161\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 1,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a161_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a161_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a193\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 1,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a193_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a193_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a225\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 1,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a225_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a225_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a225~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a193~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a161~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a129~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a129~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a161~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a193~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a225~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a65\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 1,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a65_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a65_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a97\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 1,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a97_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a97_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a1\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000014",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 1,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a33\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 1,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a33_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a33_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a65~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a97~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a65~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a97~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a65~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a97~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a1~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a33~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a65~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a97~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a65~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a97~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a1~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a33~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w1_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a128\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 16384,
	port_a_first_bit_number => 0,
	port_a_last_address => 20479,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode585w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a128_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a128_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a160\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 20480,
	port_a_first_bit_number => 0,
	port_a_last_address => 24575,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode596w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a160_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a160_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a192\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 24576,
	port_a_first_bit_number => 0,
	port_a_last_address => 28671,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode607w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a192_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a192_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a224\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 28672,
	port_a_first_bit_number => 0,
	port_a_last_address => 32767,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode618w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a224_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a224_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\ = ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a224~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( \inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a192~portadataout\ ) ) ) # ( \inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a160~portadataout\ ) ) ) # ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ( !\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a128~portadataout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101001100110011001100001111000011110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a128~portadataout\,
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a160~portadataout\,
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a192~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a224~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\);

\inst4|altsyncram_component|auto_generated|ram_block1a64\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 8192,
	port_a_first_bit_number => 0,
	port_a_last_address => 12287,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode563w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a64_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a64_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a96\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 12288,
	port_a_first_bit_number => 0,
	port_a_last_address => 16383,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode574w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a96_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a96_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000091",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 4095,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode534w\(3),
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|ram_block1a32\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init1 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "assembler/output.mif",
	init_file_layout => "port_a",
	logical_ram_name => "prog_mem:inst4|altsyncram:altsyncram_component|altsyncram_sa14:auto_generated|ALTSYNCRAM",
	operation_mode => "rom",
	port_a_address_clear => "none",
	port_a_address_width => 12,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 1,
	port_a_first_address => 4096,
	port_a_first_bit_number => 0,
	port_a_last_address => 8191,
	port_a_logical_ram_depth => 32768,
	port_a_logical_ram_width => 32,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_a_write_enable_clock => "none",
	port_b_address_width => 12,
	port_b_data_width => 1,
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portare => VCC,
	clk0 => \clkIn~input_o\,
	ena0 => \inst4|altsyncram_component|auto_generated|rden_decode|w_anode552w[3]~0_combout\,
	portaaddr => \inst4|altsyncram_component|auto_generated|ram_block1a32_PORTAADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \inst4|altsyncram_component|auto_generated|ram_block1a32_PORTADATAOUT_bus\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\ = ( \inst4|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( \inst4|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a64~portadataout\)) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((\inst4|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))) ) ) ) # ( !\inst4|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( 
-- \inst4|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- (\inst4|altsyncram_component|auto_generated|ram_block1a64~portadataout\))) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))) ) ) ) # ( \inst4|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( 
-- (!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(1)) # ((\inst4|altsyncram_component|auto_generated|ram_block1a64~portadataout\)))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & ((\inst4|altsyncram_component|auto_generated|ram_block1a96~portadataout\)))) ) ) ) # ( 
-- !\inst4|altsyncram_component|auto_generated|ram_block1a0~portadataout\ & ( !\inst4|altsyncram_component|auto_generated|ram_block1a32~portadataout\ & ( (\inst4|altsyncram_component|auto_generated|address_reg_a\(1) & 
-- ((!\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & (\inst4|altsyncram_component|auto_generated|ram_block1a64~portadataout\)) # (\inst4|altsyncram_component|auto_generated|address_reg_a\(0) & 
-- ((\inst4|altsyncram_component|auto_generated|ram_block1a96~portadataout\))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001000010011100010101001101101000110010101111100111011011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(0),
	datab => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(1),
	datac => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a64~portadataout\,
	datad => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a96~portadataout\,
	datae => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a0~portadataout\,
	dataf => \inst4|altsyncram_component|auto_generated|ALT_INV_ram_block1a32~portadataout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\);

\inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\ = (!\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & ((\inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~1_combout\))) # 
-- (\inst4|altsyncram_component|auto_generated|address_reg_a\(2) & (\inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~0_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001101100011011000110110001101100011011000110110001101100011011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \inst4|altsyncram_component|auto_generated|ALT_INV_address_reg_a\(2),
	datab => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~0_combout\,
	datac => \inst4|altsyncram_component|auto_generated|mux2|ALT_INV_l3_w0_n0_mux_dataout~1_combout\,
	combout => \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\);

\inst2|opcode[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w29_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(5));

\inst2|opcode[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w28_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(4));

\inst2|opcode[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w27_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(3));

\inst2|opcode[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w26_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(2));

\inst2|opcode[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w25_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(1));

\inst2|opcode[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w24_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|opcode\(0));

\inst2|address_method[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w31_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|address_method\(1));

\inst2|address_method[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w30_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|address_method\(0));

\inst2|operand[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w15_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(15));

\inst2|operand[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w14_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(14));

\inst2|operand[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w13_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(13));

\inst2|operand[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w12_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(12));

\inst2|operand[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w11_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(11));

\inst2|operand[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w10_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(10));

\inst2|operand[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w9_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(9));

\inst2|operand[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w8_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(8));

\inst2|operand[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w7_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(7));

\inst2|operand[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w6_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(6));

\inst2|operand[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w5_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(5));

\inst2|operand[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w4_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(4));

\inst2|operand[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w3_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(3));

\inst2|operand[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w2_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(2));

\inst2|operand[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w1_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(1));

\inst2|operand[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clkIn~input_o\,
	d => \inst4|altsyncram_component|auto_generated|mux2|l3_w0_n0_mux_dataout~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \inst2|operand\(0));

\reset~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_reset,
	o => \reset~input_o\);

\dpcr_lsb_sel~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dpcr_lsb_sel,
	o => \dpcr_lsb_sel~input_o\);

\dpcr_wr~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_dpcr_wr,
	o => \dpcr_wr~input_o\);

\sop_wr~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sop_wr,
	o => \sop_wr~input_o\);

\svop_wr~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_svop_wr,
	o => \svop_wr~input_o\);

\sip[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(15),
	o => \sip[15]~input_o\);

\sip[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(14),
	o => \sip[14]~input_o\);

\sip[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(13),
	o => \sip[13]~input_o\);

\sip[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(12),
	o => \sip[12]~input_o\);

\sip[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(11),
	o => \sip[11]~input_o\);

\sip[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(10),
	o => \sip[10]~input_o\);

\sip[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(9),
	o => \sip[9]~input_o\);

\sip[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(8),
	o => \sip[8]~input_o\);

\sip[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(7),
	o => \sip[7]~input_o\);

\sip[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(6),
	o => \sip[6]~input_o\);

\sip[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(5),
	o => \sip[5]~input_o\);

\sip[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(4),
	o => \sip[4]~input_o\);

\sip[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(3),
	o => \sip[3]~input_o\);

\sip[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(2),
	o => \sip[2]~input_o\);

\sip[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(1),
	o => \sip[1]~input_o\);

\sip[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_sip(0),
	o => \sip[0]~input_o\);

ww_z_flag <= \z_flag~output_o\;

ww_clkOut <= \clkOut~output_o\;

ww_alu_rx_recv <= \alu_rx_recv~output_o\;

ww_alu_rz_recv <= \alu_rz_recv~output_o\;

ww_rz_recv <= \rz_recv~output_o\;

ww_rf_init <= \rf_init~output_o\;

ww_ld_r <= \ld_r~output_o\;

ww_instruct(31) <= \instruct[31]~output_o\;

ww_instruct(30) <= \instruct[30]~output_o\;

ww_instruct(29) <= \instruct[29]~output_o\;

ww_instruct(28) <= \instruct[28]~output_o\;

ww_instruct(27) <= \instruct[27]~output_o\;

ww_instruct(26) <= \instruct[26]~output_o\;

ww_instruct(25) <= \instruct[25]~output_o\;

ww_instruct(24) <= \instruct[24]~output_o\;

ww_instruct(23) <= \instruct[23]~output_o\;

ww_instruct(22) <= \instruct[22]~output_o\;

ww_instruct(21) <= \instruct[21]~output_o\;

ww_instruct(20) <= \instruct[20]~output_o\;

ww_instruct(19) <= \instruct[19]~output_o\;

ww_instruct(18) <= \instruct[18]~output_o\;

ww_instruct(17) <= \instruct[17]~output_o\;

ww_instruct(16) <= \instruct[16]~output_o\;

ww_instruct(15) <= \instruct[15]~output_o\;

ww_instruct(14) <= \instruct[14]~output_o\;

ww_instruct(13) <= \instruct[13]~output_o\;

ww_instruct(12) <= \instruct[12]~output_o\;

ww_instruct(11) <= \instruct[11]~output_o\;

ww_instruct(10) <= \instruct[10]~output_o\;

ww_instruct(9) <= \instruct[9]~output_o\;

ww_instruct(8) <= \instruct[8]~output_o\;

ww_instruct(7) <= \instruct[7]~output_o\;

ww_instruct(6) <= \instruct[6]~output_o\;

ww_instruct(5) <= \instruct[5]~output_o\;

ww_instruct(4) <= \instruct[4]~output_o\;

ww_instruct(3) <= \instruct[3]~output_o\;

ww_instruct(2) <= \instruct[2]~output_o\;

ww_instruct(1) <= \instruct[1]~output_o\;

ww_instruct(0) <= \instruct[0]~output_o\;

ww_state(2) <= \state[2]~output_o\;

ww_state(1) <= \state[1]~output_o\;

ww_state(0) <= \state[0]~output_o\;

ww_rf_sel(3) <= \rf_sel[3]~output_o\;

ww_rf_sel(2) <= \rf_sel[2]~output_o\;

ww_rf_sel(1) <= \rf_sel[1]~output_o\;

ww_rf_sel(0) <= \rf_sel[0]~output_o\;

ww_sip_r(15) <= \sip_r[15]~output_o\;

ww_sip_r(14) <= \sip_r[14]~output_o\;

ww_sip_r(13) <= \sip_r[13]~output_o\;

ww_sip_r(12) <= \sip_r[12]~output_o\;

ww_sip_r(11) <= \sip_r[11]~output_o\;

ww_sip_r(10) <= \sip_r[10]~output_o\;

ww_sip_r(9) <= \sip_r[9]~output_o\;

ww_sip_r(8) <= \sip_r[8]~output_o\;

ww_sip_r(7) <= \sip_r[7]~output_o\;

ww_sip_r(6) <= \sip_r[6]~output_o\;

ww_sip_r(5) <= \sip_r[5]~output_o\;

ww_sip_r(4) <= \sip_r[4]~output_o\;

ww_sip_r(3) <= \sip_r[3]~output_o\;

ww_sip_r(2) <= \sip_r[2]~output_o\;

ww_sip_r(1) <= \sip_r[1]~output_o\;

ww_sip_r(0) <= \sip_r[0]~output_o\;

ww_rxData(15) <= \rxData[15]~output_o\;

ww_rxData(14) <= \rxData[14]~output_o\;

ww_rxData(13) <= \rxData[13]~output_o\;

ww_rxData(12) <= \rxData[12]~output_o\;

ww_rxData(11) <= \rxData[11]~output_o\;

ww_rxData(10) <= \rxData[10]~output_o\;

ww_rxData(9) <= \rxData[9]~output_o\;

ww_rxData(8) <= \rxData[8]~output_o\;

ww_rxData(7) <= \rxData[7]~output_o\;

ww_rxData(6) <= \rxData[6]~output_o\;

ww_rxData(5) <= \rxData[5]~output_o\;

ww_rxData(4) <= \rxData[4]~output_o\;

ww_rxData(3) <= \rxData[3]~output_o\;

ww_rxData(2) <= \rxData[2]~output_o\;

ww_rxData(1) <= \rxData[1]~output_o\;

ww_rxData(0) <= \rxData[0]~output_o\;

ww_rx_recv <= \rx_recv~output_o\;

ww_opcode(5) <= \opcode[5]~output_o\;

ww_opcode(4) <= \opcode[4]~output_o\;

ww_opcode(3) <= \opcode[3]~output_o\;

ww_opcode(2) <= \opcode[2]~output_o\;

ww_opcode(1) <= \opcode[1]~output_o\;

ww_opcode(0) <= \opcode[0]~output_o\;

ww_alu_opsel(5) <= \alu_opsel[5]~output_o\;

ww_alu_opsel(4) <= \alu_opsel[4]~output_o\;

ww_alu_opsel(3) <= \alu_opsel[3]~output_o\;

ww_alu_opsel(2) <= \alu_opsel[2]~output_o\;

ww_alu_opsel(1) <= \alu_opsel[1]~output_o\;

ww_alu_opsel(0) <= \alu_opsel[0]~output_o\;

ww_alu_output(15) <= \alu_output[15]~output_o\;

ww_alu_output(14) <= \alu_output[14]~output_o\;

ww_alu_output(13) <= \alu_output[13]~output_o\;

ww_alu_output(12) <= \alu_output[12]~output_o\;

ww_alu_output(11) <= \alu_output[11]~output_o\;

ww_alu_output(10) <= \alu_output[10]~output_o\;

ww_alu_output(9) <= \alu_output[9]~output_o\;

ww_alu_output(8) <= \alu_output[8]~output_o\;

ww_alu_output(7) <= \alu_output[7]~output_o\;

ww_alu_output(6) <= \alu_output[6]~output_o\;

ww_alu_output(5) <= \alu_output[5]~output_o\;

ww_alu_output(4) <= \alu_output[4]~output_o\;

ww_alu_output(3) <= \alu_output[3]~output_o\;

ww_alu_output(2) <= \alu_output[2]~output_o\;

ww_alu_output(1) <= \alu_output[1]~output_o\;

ww_alu_output(0) <= \alu_output[0]~output_o\;

ww_am(1) <= \am[1]~output_o\;

ww_am(0) <= \am[0]~output_o\;

ww_dpcr(31) <= \dpcr[31]~output_o\;

ww_dpcr(30) <= \dpcr[30]~output_o\;

ww_dpcr(29) <= \dpcr[29]~output_o\;

ww_dpcr(28) <= \dpcr[28]~output_o\;

ww_dpcr(27) <= \dpcr[27]~output_o\;

ww_dpcr(26) <= \dpcr[26]~output_o\;

ww_dpcr(25) <= \dpcr[25]~output_o\;

ww_dpcr(24) <= \dpcr[24]~output_o\;

ww_dpcr(23) <= \dpcr[23]~output_o\;

ww_dpcr(22) <= \dpcr[22]~output_o\;

ww_dpcr(21) <= \dpcr[21]~output_o\;

ww_dpcr(20) <= \dpcr[20]~output_o\;

ww_dpcr(19) <= \dpcr[19]~output_o\;

ww_dpcr(18) <= \dpcr[18]~output_o\;

ww_dpcr(17) <= \dpcr[17]~output_o\;

ww_dpcr(16) <= \dpcr[16]~output_o\;

ww_dpcr(15) <= \dpcr[15]~output_o\;

ww_dpcr(14) <= \dpcr[14]~output_o\;

ww_dpcr(13) <= \dpcr[13]~output_o\;

ww_dpcr(12) <= \dpcr[12]~output_o\;

ww_dpcr(11) <= \dpcr[11]~output_o\;

ww_dpcr(10) <= \dpcr[10]~output_o\;

ww_dpcr(9) <= \dpcr[9]~output_o\;

ww_dpcr(8) <= \dpcr[8]~output_o\;

ww_dpcr(7) <= \dpcr[7]~output_o\;

ww_dpcr(6) <= \dpcr[6]~output_o\;

ww_dpcr(5) <= \dpcr[5]~output_o\;

ww_dpcr(4) <= \dpcr[4]~output_o\;

ww_dpcr(3) <= \dpcr[3]~output_o\;

ww_dpcr(2) <= \dpcr[2]~output_o\;

ww_dpcr(1) <= \dpcr[1]~output_o\;

ww_dpcr(0) <= \dpcr[0]~output_o\;

ww_dprr(1) <= \dprr[1]~output_o\;

ww_dprr(0) <= \dprr[0]~output_o\;

ww_increment(3) <= \increment[3]~output_o\;

ww_increment(2) <= \increment[2]~output_o\;

ww_increment(1) <= \increment[1]~output_o\;

ww_increment(0) <= \increment[0]~output_o\;

ww_operand_out(15) <= \operand_out[15]~output_o\;

ww_operand_out(14) <= \operand_out[14]~output_o\;

ww_operand_out(13) <= \operand_out[13]~output_o\;

ww_operand_out(12) <= \operand_out[12]~output_o\;

ww_operand_out(11) <= \operand_out[11]~output_o\;

ww_operand_out(10) <= \operand_out[10]~output_o\;

ww_operand_out(9) <= \operand_out[9]~output_o\;

ww_operand_out(8) <= \operand_out[8]~output_o\;

ww_operand_out(7) <= \operand_out[7]~output_o\;

ww_operand_out(6) <= \operand_out[6]~output_o\;

ww_operand_out(5) <= \operand_out[5]~output_o\;

ww_operand_out(4) <= \operand_out[4]~output_o\;

ww_operand_out(3) <= \operand_out[3]~output_o\;

ww_operand_out(2) <= \operand_out[2]~output_o\;

ww_operand_out(1) <= \operand_out[1]~output_o\;

ww_operand_out(0) <= \operand_out[0]~output_o\;

ww_output_count(15) <= \output_count[15]~output_o\;

ww_output_count(14) <= \output_count[14]~output_o\;

ww_output_count(13) <= \output_count[13]~output_o\;

ww_output_count(12) <= \output_count[12]~output_o\;

ww_output_count(11) <= \output_count[11]~output_o\;

ww_output_count(10) <= \output_count[10]~output_o\;

ww_output_count(9) <= \output_count[9]~output_o\;

ww_output_count(8) <= \output_count[8]~output_o\;

ww_output_count(7) <= \output_count[7]~output_o\;

ww_output_count(6) <= \output_count[6]~output_o\;

ww_output_count(5) <= \output_count[5]~output_o\;

ww_output_count(4) <= \output_count[4]~output_o\;

ww_output_count(3) <= \output_count[3]~output_o\;

ww_output_count(2) <= \output_count[2]~output_o\;

ww_output_count(1) <= \output_count[1]~output_o\;

ww_output_count(0) <= \output_count[0]~output_o\;

ww_rzData(15) <= \rzData[15]~output_o\;

ww_rzData(14) <= \rzData[14]~output_o\;

ww_rzData(13) <= \rzData[13]~output_o\;

ww_rzData(12) <= \rzData[12]~output_o\;

ww_rzData(11) <= \rzData[11]~output_o\;

ww_rzData(10) <= \rzData[10]~output_o\;

ww_rzData(9) <= \rzData[9]~output_o\;

ww_rzData(8) <= \rzData[8]~output_o\;

ww_rzData(7) <= \rzData[7]~output_o\;

ww_rzData(6) <= \rzData[6]~output_o\;

ww_rzData(5) <= \rzData[5]~output_o\;

ww_rzData(4) <= \rzData[4]~output_o\;

ww_rzData(3) <= \rzData[3]~output_o\;

ww_rzData(2) <= \rzData[2]~output_o\;

ww_rzData(1) <= \rzData[1]~output_o\;

ww_rzData(0) <= \rzData[0]~output_o\;

ww_sop(15) <= \sop[15]~output_o\;

ww_sop(14) <= \sop[14]~output_o\;

ww_sop(13) <= \sop[13]~output_o\;

ww_sop(12) <= \sop[12]~output_o\;

ww_sop(11) <= \sop[11]~output_o\;

ww_sop(10) <= \sop[10]~output_o\;

ww_sop(9) <= \sop[9]~output_o\;

ww_sop(8) <= \sop[8]~output_o\;

ww_sop(7) <= \sop[7]~output_o\;

ww_sop(6) <= \sop[6]~output_o\;

ww_sop(5) <= \sop[5]~output_o\;

ww_sop(4) <= \sop[4]~output_o\;

ww_sop(3) <= \sop[3]~output_o\;

ww_sop(2) <= \sop[2]~output_o\;

ww_sop(1) <= \sop[1]~output_o\;

ww_sop(0) <= \sop[0]~output_o\;

ww_svop(15) <= \svop[15]~output_o\;

ww_svop(14) <= \svop[14]~output_o\;

ww_svop(13) <= \svop[13]~output_o\;

ww_svop(12) <= \svop[12]~output_o\;

ww_svop(11) <= \svop[11]~output_o\;

ww_svop(10) <= \svop[10]~output_o\;

ww_svop(9) <= \svop[9]~output_o\;

ww_svop(8) <= \svop[8]~output_o\;

ww_svop(7) <= \svop[7]~output_o\;

ww_svop(6) <= \svop[6]~output_o\;

ww_svop(5) <= \svop[5]~output_o\;

ww_svop(4) <= \svop[4]~output_o\;

ww_svop(3) <= \svop[3]~output_o\;

ww_svop(2) <= \svop[2]~output_o\;

ww_svop(1) <= \svop[1]~output_o\;

ww_svop(0) <= \svop[0]~output_o\;
END structure;


