{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679719917608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679719917616 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 25 12:51:57 2023 " "Processing started: Sat Mar 25 12:51:57 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679719917616 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719917616 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off car -c car " "Command: quartus_map --read_settings_files=on --write_settings_files=off car -c car" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719917616 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679719918276 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679719918276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.bdf 1 1 " "Found 1 design units, including 1 entities, in source file car.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719926365 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "speed_set.vhd " "Can't analyze file -- file speed_set.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679719926367 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../control/key_start.vhd " "Can't analyze file -- file ../control/key_start.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679719926369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "black_stop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file black_stop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 black_stop-beh " "Found design unit 1: black_stop-beh" {  } { { "black_stop.vhd" "" { Text "E:/Library/FPGA/carrr/black_stop.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926696 ""} { "Info" "ISGN_ENTITY_NAME" "1 black_stop " "Found entity 1: black_stop" {  } { { "black_stop.vhd" "" { Text "E:/Library/FPGA/carrr/black_stop.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719926696 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.vhd " "Can't analyze file -- file test.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679719926698 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "control_line.vhd " "Can't analyze file -- file control_line.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679719926699 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "control_line2.vhd " "Can't analyze file -- file control_line2.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1679719926701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_trans_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_trans_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_trans_test-beh " "Found design unit 1: control_trans_test-beh" {  } { { "control_trans_test.vhd" "" { Text "E:/Library/FPGA/carrr/control_trans_test.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926704 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_trans_test " "Found entity 1: control_trans_test" {  } { { "control_trans_test.vhd" "" { Text "E:/Library/FPGA/carrr/control_trans_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719926704 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "car " "Elaborating entity \"car\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679719926761 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "show_model " "Pin \"show_model\" is missing source" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 800 1200 1376 816 "show_model" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1679719926762 ""}
{ "Warning" "WSGN_SEARCH_FILE" "motor_control.bdf 1 1 " "Using design file motor_control.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 motor_control " "Found entity 1: motor_control" {  } { { "motor_control.bdf" "" { Schematic "E:/Library/FPGA/carrr/motor_control.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719926789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_control motor_control:inst2 " "Elaborating entity \"motor_control\" for hierarchy \"motor_control:inst2\"" {  } { { "car.bdf" "inst2" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 440 1016 1224 600 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719926790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm.bdf 1 1 " "Using design file pwm.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "pwm.bdf" "" { Schematic "E:/Library/FPGA/carrr/pwm.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926821 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719926821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm motor_control:inst2\|pwm:inst " "Elaborating entity \"pwm\" for hierarchy \"motor_control:inst2\|pwm:inst\"" {  } { { "motor_control.bdf" "inst" { Schematic "E:/Library/FPGA/carrr/motor_control.bdf" { { 264 832 1000 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719926821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "pwm_generator.vhd 2 1 " "Using design file pwm_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_generator-beh " "Found design unit 1: PWM_generator-beh" {  } { { "pwm_generator.vhd" "" { Text "E:/Library/FPGA/carrr/pwm_generator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926850 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_generator " "Found entity 1: PWM_generator" {  } { { "pwm_generator.vhd" "" { Text "E:/Library/FPGA/carrr/pwm_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719926850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_generator motor_control:inst2\|pwm:inst\|PWM_generator:inst2 " "Elaborating entity \"PWM_generator\" for hierarchy \"motor_control:inst2\|pwm:inst\|PWM_generator:inst2\"" {  } { { "pwm.bdf" "inst2" { Schematic "E:/Library/FPGA/carrr/pwm.bdf" { { 440 888 1064 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719926851 ""}
{ "Warning" "WSGN_SEARCH_FILE" "taw_generator.vhd 2 1 " "Using design file taw_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TAW_generator-beh " "Found design unit 1: TAW_generator-beh" {  } { { "taw_generator.vhd" "" { Text "E:/Library/FPGA/carrr/taw_generator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926881 ""} { "Info" "ISGN_ENTITY_NAME" "1 TAW_generator " "Found entity 1: TAW_generator" {  } { { "taw_generator.vhd" "" { Text "E:/Library/FPGA/carrr/taw_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926881 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719926881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TAW_generator motor_control:inst2\|pwm:inst\|TAW_generator:inst4 " "Elaborating entity \"TAW_generator\" for hierarchy \"motor_control:inst2\|pwm:inst\|TAW_generator:inst4\"" {  } { { "pwm.bdf" "inst4" { Schematic "E:/Library/FPGA/carrr/pwm.bdf" { { 760 888 1056 840 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719926881 ""}
{ "Warning" "WSGN_SEARCH_FILE" "translator.vhd 2 1 " "Using design file translator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 translator-beh " "Found design unit 1: translator-beh" {  } { { "translator.vhd" "" { Text "E:/Library/FPGA/carrr/translator.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926914 ""} { "Info" "ISGN_ENTITY_NAME" "1 translator " "Found entity 1: translator" {  } { { "translator.vhd" "" { Text "E:/Library/FPGA/carrr/translator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926914 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719926914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "translator motor_control:inst2\|translator:inst1 " "Elaborating entity \"translator\" for hierarchy \"motor_control:inst2\|translator:inst1\"" {  } { { "motor_control.bdf" "inst1" { Schematic "E:/Library/FPGA/carrr/motor_control.bdf" { { 400 832 1016 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719926914 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_generator.vhd 10 5 " "Using design file clk_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 10 design units and 5 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_generator-struct " "Found design unit 1: clk_generator-struct" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926945 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divider_12_5M-beh " "Found design unit 2: divider_12_5M-beh" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926945 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 divider_50-beh " "Found design unit 3: divider_50-beh" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926945 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 divider_2_5M-beh " "Found design unit 4: divider_2_5M-beh" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926945 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 divider_38K-beh " "Found design unit 5: divider_38K-beh" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 163 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926945 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_generator " "Found entity 1: clk_generator" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926945 ""} { "Info" "ISGN_ENTITY_NAME" "2 divider_12_5M " "Found entity 2: divider_12_5M" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926945 ""} { "Info" "ISGN_ENTITY_NAME" "3 divider_50 " "Found entity 3: divider_50" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926945 ""} { "Info" "ISGN_ENTITY_NAME" "4 divider_2_5M " "Found entity 4: divider_2_5M" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926945 ""} { "Info" "ISGN_ENTITY_NAME" "5 divider_38K " "Found entity 5: divider_38K" {  } { { "clk_generator.vhd" "" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926945 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719926945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_generator clk_generator:inst3 " "Elaborating entity \"clk_generator\" for hierarchy \"clk_generator:inst3\"" {  } { { "car.bdf" "inst3" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 312 608 768 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719926946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_12_5M clk_generator:inst3\|divider_12_5M:U0 " "Elaborating entity \"divider_12_5M\" for hierarchy \"clk_generator:inst3\|divider_12_5M:U0\"" {  } { { "clk_generator.vhd" "U0" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719926948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_50 clk_generator:inst3\|divider_50:U1 " "Elaborating entity \"divider_50\" for hierarchy \"clk_generator:inst3\|divider_50:U1\"" {  } { { "clk_generator.vhd" "U1" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719926949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_2_5M clk_generator:inst3\|divider_2_5M:U2 " "Elaborating entity \"divider_2_5M\" for hierarchy \"clk_generator:inst3\|divider_2_5M:U2\"" {  } { { "clk_generator.vhd" "U2" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719926950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider_38K clk_generator:inst3\|divider_38K:U3 " "Elaborating entity \"divider_38K\" for hierarchy \"clk_generator:inst3\|divider_38K:U3\"" {  } { { "clk_generator.vhd" "U3" { Text "E:/Library/FPGA/carrr/clk_generator.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719926951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_trans_test control_trans_test:inst16 " "Elaborating entity \"control_trans_test\" for hierarchy \"control_trans_test:inst16\"" {  } { { "car.bdf" "inst16" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 472 616 856 712 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719926952 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "if_backcar_stop control_trans_test.vhd(50) " "Verilog HDL or VHDL warning at control_trans_test.vhd(50): object \"if_backcar_stop\" assigned a value but never read" {  } { { "control_trans_test.vhd" "" { Text "E:/Library/FPGA/carrr/control_trans_test.vhd" 50 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1679719926965 "|car|control_trans_test:inst16"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "send_stop_temp1 control_trans_test.vhd(58) " "VHDL Signal Declaration warning at control_trans_test.vhd(58): used explicit default value for signal \"send_stop_temp1\" because signal was never assigned a value" {  } { { "control_trans_test.vhd" "" { Text "E:/Library/FPGA/carrr/control_trans_test.vhd" 58 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1679719926965 "|car|control_trans_test:inst16"}
{ "Warning" "WSGN_SEARCH_FILE" "receive.vhd 2 1 " "Using design file receive.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 receive-abc " "Found design unit 1: receive-abc" {  } { { "receive.vhd" "" { Text "E:/Library/FPGA/carrr/receive.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926993 ""} { "Info" "ISGN_ENTITY_NAME" "1 receive " "Found entity 1: receive" {  } { { "receive.vhd" "" { Text "E:/Library/FPGA/carrr/receive.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719926993 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719926993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receive receive:inst8 " "Elaborating entity \"receive\" for hierarchy \"receive:inst8\"" {  } { { "car.bdf" "inst8" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 736 416 576 816 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719926994 ""}
{ "Warning" "WSGN_SEARCH_FILE" "send.vhd 2 1 " "Using design file send.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 send-arch " "Found design unit 1: send-arch" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/carrr/send.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719927025 ""} { "Info" "ISGN_ENTITY_NAME" "1 send " "Found entity 1: send" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/carrr/send.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679719927025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1679719927025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send send:inst7 " "Elaborating entity \"send\" for hierarchy \"send:inst7\"" {  } { { "car.bdf" "inst7" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 840 624 808 984 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719927026 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_temp send.vhd(30) " "VHDL Process Statement warning at send.vhd(30): signal \"key_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/carrr/send.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679719927027 "|car|send:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "key_temp send.vhd(82) " "VHDL Process Statement warning at send.vhd(82): signal \"key_temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/carrr/send.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679719927027 "|car|send:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sreg0 send.vhd(82) " "VHDL Process Statement warning at send.vhd(82): signal \"sreg0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/carrr/send.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679719927027 "|car|send:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "x_in send.vhd(83) " "VHDL Process Statement warning at send.vhd(83): signal \"x_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "send.vhd" "" { Text "E:/Library/FPGA/carrr/send.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1679719927027 "|car|send:inst7"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "show_model GND " "Pin \"show_model\" is stuck at GND" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 800 1200 1376 816 "show_model" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719927417 "|car|show_model"} { "Warning" "WMLS_MLS_STUCK_PIN" "y GND " "Pin \"y\" is stuck at GND" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 896 872 1048 912 "y" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719927417 "|car|y"} { "Warning" "WMLS_MLS_STUCK_PIN" "tiaozhi GND " "Pin \"tiaozhi\" is stuck at GND" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 912 872 1048 928 "tiaozhi" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719927417 "|car|tiaozhi"} { "Warning" "WMLS_MLS_STUCK_PIN" "if_send_stop GND " "Pin \"if_send_stop\" is stuck at GND" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 896 1200 1376 912 "if_send_stop" "" } { 664 856 916 681 "if_send_stop" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719927417 "|car|if_send_stop"} { "Warning" "WMLS_MLS_STUCK_PIN" "vcc_for_hw VCC " "Pin \"vcc_for_hw\" is stuck at VCC" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 864 304 480 880 "vcc_for_hw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719927417 "|car|vcc_for_hw"} { "Warning" "WMLS_MLS_STUCK_PIN" "gnd_for_hw GND " "Pin \"gnd_for_hw\" is stuck at GND" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 896 304 480 912 "gnd_for_hw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719927417 "|car|gnd_for_hw"} { "Warning" "WMLS_MLS_STUCK_PIN" "gnd_for_hwout GND " "Pin \"gnd_for_hwout\" is stuck at GND" {  } { { "car.bdf" "" { Schematic "E:/Library/FPGA/carrr/car.bdf" { { 928 304 480 944 "gnd_for_hwout" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679719927417 "|car|gnd_for_hwout"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679719927417 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679719927470 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "51 " "51 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1679719927741 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679719927853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679719927853 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "204 " "Implemented 204 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679719927899 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679719927899 ""} { "Info" "ICUT_CUT_TM_LCELLS" "171 " "Implemented 171 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679719927899 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679719927899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 29 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 29 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679719927915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 25 12:52:07 2023 " "Processing ended: Sat Mar 25 12:52:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679719927915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679719927915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679719927915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679719927915 ""}
