vlib work
vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:38 on Dec 13,2023
# vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity memory_test
# -- Compiling architecture SYN of memory_test
# End time: 19:53:38 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:53:38 on Dec 13,2023
# vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_testbench
# -- Compiling architecture testbench of memory_testbench
# -- Loading package altera_mf_components
# -- Loading entity memory_test
# ** Error (suppressible): /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl(9): (vcom-1272) Length of expected is 7; length of actual is 6.
# ** Error (suppressible): /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl(22): (vcom-1272) Length of expected is 7; length of actual is 6.
# ** Error (suppressible): /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl(25): (vcom-1272) Length of expected is 7; length of actual is 6.
# ** Error (suppressible): /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl(30): (vcom-1272) Length of expected is 7; length of actual is 6.
# ** Error (suppressible): /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl(32): (vcom-1272) Length of expected is 7; length of actual is 6.
# ** Error (suppressible): /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl(34): (vcom-1272) Length of expected is 7; length of actual is 6.
# ** Error: /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl(45): VHDL Compiler exiting
# End time: 19:53:38 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:25 on Dec 13,2023
# vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity memory_test
# -- Compiling architecture SYN of memory_test
# End time: 19:54:25 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:25 on Dec 13,2023
# vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_testbench
# -- Compiling architecture testbench of memory_testbench
# -- Loading package altera_mf_components
# -- Loading entity memory_test
# End time: 19:54:25 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_test.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:26 on Dec 13,2023
# vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_test.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package altera_mf_components
# -- Compiling entity memory_test
# -- Compiling architecture SYN of memory_test
# End time: 19:54:26 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:54:26 on Dec 13,2023
# vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_testbench
# -- Compiling architecture testbench of memory_testbench
# -- Loading package altera_mf_components
# -- Loading entity memory_test
# End time: 19:54:26 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.memory_testbench
# vsim work.memory_testbench 
# Start time: 19:54:31 on Dec 13,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading altera_mf.altera_mf_components
# Loading work.memory_testbench(testbench)
# Loading work.memory_test(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
add wave -position insertpoint  \
sim:/memory_testbench/address_tb \
sim:/memory_testbench/clk_tb \
sim:/memory_testbench/data_tb \
sim:/memory_testbench/wren_tb \
sim:/memory_testbench/q_tb
run 700 ns
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:56:30 on Dec 13,2023
# vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_testbench
# -- Compiling architecture testbench of memory_testbench
# -- Loading package altera_mf_components
# -- Loading entity memory_test
# End time: 19:56:30 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.memory_testbench(testbench)
run 800us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
restart
run 800 ns
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:22 on Dec 13,2023
# vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_testbench
# -- Compiling architecture testbench of memory_testbench
# -- Loading package altera_mf_components
# -- Loading entity memory_test
# End time: 19:58:22 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:58:22 on Dec 13,2023
# vcom -reportprogress 300 -work work /home/juanfelipe/Documents/UNIVERSIDAD/tesis/memory/memory_testbench.vhdl 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory_testbench
# -- Compiling architecture testbench of memory_testbench
# -- Loading package altera_mf_components
# -- Loading entity memory_test
# End time: 19:58:22 on Dec 13,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.memory_testbench(testbench)
run 800ns
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libpthread.so.0 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/librt.so.1 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libdl.so.2 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libm.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/i386-linux-gnu/libc.so.6 : module was loaded at an absolute address.
# ** Warning: (vsim-3116) Problem reading symbols from /lib/ld-linux.so.2 : module was loaded at an absolute address.
# End time: 20:33:58 on Dec 14,2023, Elapsed time: 24:39:27
# Errors: 0, Warnings: 28
