# Verilog Digital Design Modules

This repository contains a collection of **Verilog HDL modules** for common digital logic circuits, arithmetic units, counters, registers, and other building blocks used in digital systems.  
It is intended for **students, beginners, and enthusiasts** who want to learn and experiment with digital design concepts.

---

## ğŸ“‚ Repository Structure

The modules are organized into functional categories:

### 1. **Arithmetic & Data Processing**
- `ALU.v` â€“ Arithmetic Logic Unit
- `Binary_Adder.v` â€“ Binary Adder
- `Binary_Adder_Substractor.v` â€“ Binary Adder/Subtractor
- `Binary_Substractor.v` â€“ Binary Subtractor
- `Half_Adder.v` â€“ Half Adder
- `Full_Adder.v` â€“ Full Adder
- `Half_Substractor.v` â€“ Half Subtractor
- `BCDtoExcess3.v` â€“ BCD to Excess-3 Converter
- `BinarytoGray.v` â€“ Binary to Gray Converter
- `GraytoBinary.v` â€“ Gray to Binary Converter
- `parity_generator.v` â€“ Parity Generator

---

### 2. **Logic Gates & Combinational Circuits**
- `and_gate.v` â€“ AND Gate
- `OR_Gate.v` â€“ OR Gate
- `Mux2to1.v`, `Mux4to1.v`, `Mux5to1.v`, `Mux8to1.v`, `Mux16to1.v` â€“ Multiplexers
- `Demux2to1.v`, `Demux4to1.v` â€“ Demultiplexers
- `Encoder8to3.v` â€“ 8-to-3 Encoder
- `priority_Encoder.v` â€“ Priority Encoder
- `Decoder3to8.v` â€“ 3-to-8 Decoder
- `Comparator.v` â€“ Comparator
- `SevenSegmentDisplay.v` â€“ Seven Segment Display Driver

---

### 3. **Sequential Circuits**
- **Flip-Flops:**
  - `D_Latch.v`
  - `D_Flipflop.v`
  - `JK_Flipflop.v`
  - `JK_FlipflopNegEdge.v`
  - `T_Flipflop.v`
  - `SRlatch.v`
  - `SR_Flipflop.v`
- **Registers:**
  - `PIPO_register.v` â€“ Parallel In Parallel Out
  - `PISO_register.v` â€“ Parallel In Serial Out
  - `SIPO_Register.v` â€“ Serial In Parallel Out
  - `SISO_register.v` â€“ Serial In Serial Out

---

### 4. **Counters**
- `ModNcounter.v` â€“ Mod-N Counter
- `RippleCounter3bit.v` â€“ 3-bit Ripple Counter
- `RippleDownCounter3bit.v` â€“ 3-bit Ripple Down Counter
- `SynchronousUpCounter.v` â€“ Synchronous Up Counter
- `SynchronousDownCounter.v` â€“ Synchronous Down Counter
- `SyncUpDownCounter.v` â€“ Synchronous Up/Down Counter
- `UPDownCounter.v` â€“ Up/Down Counter
- `ring_counter.v` â€“ Ring Counter
- `jhonson_counter.v` â€“ Johnson Counter

---

## â–¶ï¸ Usage

1. **Clone the repository**
   ```bash
   git clone https://github.com/raviraj-09/Verilog.git
   cd Verilog

ğŸ›  Requirements
Verilog simulator (ModelSim, Vivado, Xilinx ISE, or iverilog)

Basic knowledge of digital logic design

A text editor (VS Code recommended)

ğŸ¤ Contributing
If you have improvements, optimizations, or new modules to add:

Fork this repository

Make your changes

Submit a pull request

Author: Ravi Raj
ğŸ“§ Email: raviraj225566@gmail.com
ğŸ“Œ GitHub: raviraj-09
