<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>SILowerControlFlow.cpp source code [llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>AMDGPU</a>/<a href='SILowerControlFlow.cpp.html'>SILowerControlFlow.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- SILowerControlFlow.cpp - Use predicates for control flow ----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>/// \file</i></td></tr>
<tr><th id="10">10</th><td><i>/// This pass lowers the pseudo control flow instructions to real</i></td></tr>
<tr><th id="11">11</th><td><i>/// machine instructions.</i></td></tr>
<tr><th id="12">12</th><td><i>///</i></td></tr>
<tr><th id="13">13</th><td><i>/// All control flow is handled using predicated instructions and</i></td></tr>
<tr><th id="14">14</th><td><i>/// a predicate stack.  Each Scalar ALU controls the operations of 64 Vector</i></td></tr>
<tr><th id="15">15</th><td><i>/// ALUs.  The Scalar ALU can update the predicate for any of the Vector ALUs</i></td></tr>
<tr><th id="16">16</th><td><i>/// by writting to the 64-bit EXEC register (each bit corresponds to a</i></td></tr>
<tr><th id="17">17</th><td><i>/// single vector ALU).  Typically, for predicates, a vector ALU will write</i></td></tr>
<tr><th id="18">18</th><td><i>/// to its bit of the VCC register (like EXEC VCC is 64-bits, one for each</i></td></tr>
<tr><th id="19">19</th><td><i>/// Vector ALU) and then the ScalarALU will AND the VCC register with the</i></td></tr>
<tr><th id="20">20</th><td><i>/// EXEC to update the predicates.</i></td></tr>
<tr><th id="21">21</th><td><i>///</i></td></tr>
<tr><th id="22">22</th><td><i>/// For example:</i></td></tr>
<tr><th id="23">23</th><td><i>/// %vcc = V_CMP_GT_F32 %vgpr1, %vgpr2</i></td></tr>
<tr><th id="24">24</th><td><i>/// %sgpr0 = SI_IF %vcc</i></td></tr>
<tr><th id="25">25</th><td><i>///   %vgpr0 = V_ADD_F32 %vgpr0, %vgpr0</i></td></tr>
<tr><th id="26">26</th><td><i>/// %sgpr0 = SI_ELSE %sgpr0</i></td></tr>
<tr><th id="27">27</th><td><i>///   %vgpr0 = V_SUB_F32 %vgpr0, %vgpr0</i></td></tr>
<tr><th id="28">28</th><td><i>/// SI_END_CF %sgpr0</i></td></tr>
<tr><th id="29">29</th><td><i>///</i></td></tr>
<tr><th id="30">30</th><td><i>/// becomes:</i></td></tr>
<tr><th id="31">31</th><td><i>///</i></td></tr>
<tr><th id="32">32</th><td><i>/// %sgpr0 = S_AND_SAVEEXEC_B64 %vcc  // Save and update the exec mask</i></td></tr>
<tr><th id="33">33</th><td><i>/// %sgpr0 = S_XOR_B64 %sgpr0, %exec  // Clear live bits from saved exec mask</i></td></tr>
<tr><th id="34">34</th><td><i>/// S_CBRANCH_EXECZ label0            // This instruction is an optional</i></td></tr>
<tr><th id="35">35</th><td><i>///                                   // optimization which allows us to</i></td></tr>
<tr><th id="36">36</th><td><i>///                                   // branch if all the bits of</i></td></tr>
<tr><th id="37">37</th><td><i>///                                   // EXEC are zero.</i></td></tr>
<tr><th id="38">38</th><td><i>/// %vgpr0 = V_ADD_F32 %vgpr0, %vgpr0 // Do the IF block of the branch</i></td></tr>
<tr><th id="39">39</th><td><i>///</i></td></tr>
<tr><th id="40">40</th><td><i>/// label0:</i></td></tr>
<tr><th id="41">41</th><td><i>/// %sgpr0 = S_OR_SAVEEXEC_B64 %sgpr0  // Restore the exec mask for the Then block</i></td></tr>
<tr><th id="42">42</th><td><i>/// %exec = S_XOR_B64 %sgpr0, %exec    // Update the exec mask</i></td></tr>
<tr><th id="43">43</th><td><i>/// S_BRANCH_EXECZ label1              // Use our branch optimization</i></td></tr>
<tr><th id="44">44</th><td><i>///                                    // instruction again.</i></td></tr>
<tr><th id="45">45</th><td><i>/// %vgpr0 = V_SUB_F32 %vgpr0, %vgpr   // Do the THEN block</i></td></tr>
<tr><th id="46">46</th><td><i>/// label1:</i></td></tr>
<tr><th id="47">47</th><td><i>/// %exec = S_OR_B64 %exec, %sgpr0     // Re-enable saved exec mask bits</i></td></tr>
<tr><th id="48">48</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><u>#include <a href="AMDGPU.h.html">"AMDGPU.h"</a></u></td></tr>
<tr><th id="51">51</th><td><u>#include <a href="GCNSubtarget.h.html">"GCNSubtarget.h"</a></u></td></tr>
<tr><th id="52">52</th><td><u>#include <a href="MCTargetDesc/AMDGPUMCTargetDesc.h.html">"MCTargetDesc/AMDGPUMCTargetDesc.h"</a></u></td></tr>
<tr><th id="53">53</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="54">54</th><td><u>#include <a href="../../../include/llvm/CodeGen/LiveIntervals.h.html">"llvm/CodeGen/LiveIntervals.h"</a></u></td></tr>
<tr><th id="55">55</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"si-lower-control-flow"</u></td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="62">62</th><td><dfn class="tu decl def" id="RemoveRedundantEndcf" title='RemoveRedundantEndcf' data-type='cl::opt&lt;bool&gt;' data-ref="RemoveRedundantEndcf" data-ref-filename="RemoveRedundantEndcf">RemoveRedundantEndcf</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"amdgpu-remove-redundant-endcf"</q>,</td></tr>
<tr><th id="63">63</th><td>    <span class="namespace">cl::</span><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_" data-ref-filename="_ZN4llvm2cl4initERKT_">init</a>(<b>true</b>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::ReallyHidden" title='llvm::cl::ReallyHidden' data-ref="llvm::cl::ReallyHidden" data-ref-filename="llvm..cl..ReallyHidden">ReallyHidden</a>);</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><b>namespace</b> {</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="68">68</th><td><b>private</b>:</td></tr>
<tr><th id="69">69</th><td>  <em>const</em> <a class="type" href="SIRegisterInfo.h.html#llvm::SIRegisterInfo" title='llvm::SIRegisterInfo' data-ref="llvm::SIRegisterInfo" data-ref-filename="llvm..SIRegisterInfo">SIRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::TRI" title='(anonymous namespace)::SILowerControlFlow::TRI' data-type='const llvm::SIRegisterInfo *' data-ref="(anonymousnamespace)::SILowerControlFlow::TRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TRI">TRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="70">70</th><td>  <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-type='const llvm::SIInstrInfo *' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="71">71</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-type='llvm::LiveIntervals *' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="72">72</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-type='llvm::MachineRegisterInfo *' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="73">73</th><td>  <a class="type" href="../../../include/llvm/ADT/SetVector.h.html#llvm::SetVector" title='llvm::SetVector' data-ref="llvm::SetVector" data-ref-filename="llvm..SetVector">SetVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a>*&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::LoweredEndCf" title='(anonymous namespace)::SILowerControlFlow::LoweredEndCf' data-type='SetVector&lt;llvm::MachineInstr *&gt;' data-ref="(anonymousnamespace)::SILowerControlFlow::LoweredEndCf" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LoweredEndCf">LoweredEndCf</dfn>;</td></tr>
<tr><th id="74">74</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::LoweredIf" title='(anonymous namespace)::SILowerControlFlow::LoweredIf' data-type='DenseSet&lt;llvm::Register&gt;' data-ref="(anonymousnamespace)::SILowerControlFlow::LoweredIf" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LoweredIf">LoweredIf</dfn>;</td></tr>
<tr><th id="75">75</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>16</var>&gt; <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::NeedsKillCleanup" title='(anonymous namespace)::SILowerControlFlow::NeedsKillCleanup' data-type='SmallSet&lt;llvm::MachineInstr *, 16&gt;' data-ref="(anonymousnamespace)::SILowerControlFlow::NeedsKillCleanup" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..NeedsKillCleanup">NeedsKillCleanup</dfn>;</td></tr>
<tr><th id="76">76</th><td></td></tr>
<tr><th id="77">77</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass" data-ref-filename="llvm..TargetRegisterClass">TargetRegisterClass</a> *<dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::BoolRC" title='(anonymous namespace)::SILowerControlFlow::BoolRC' data-type='const llvm::TargetRegisterClass *' data-ref="(anonymousnamespace)::SILowerControlFlow::BoolRC" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..BoolRC">BoolRC</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="78">78</th><td>  <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::InsertKillCleanups" title='(anonymous namespace)::SILowerControlFlow::InsertKillCleanups' data-type='bool' data-ref="(anonymousnamespace)::SILowerControlFlow::InsertKillCleanups" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..InsertKillCleanups">InsertKillCleanups</dfn>;</td></tr>
<tr><th id="79">79</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::AndOpc" title='(anonymous namespace)::SILowerControlFlow::AndOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerControlFlow::AndOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..AndOpc">AndOpc</dfn>;</td></tr>
<tr><th id="80">80</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::OrOpc" title='(anonymous namespace)::SILowerControlFlow::OrOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerControlFlow::OrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrOpc">OrOpc</dfn>;</td></tr>
<tr><th id="81">81</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::XorOpc" title='(anonymous namespace)::SILowerControlFlow::XorOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerControlFlow::XorOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..XorOpc">XorOpc</dfn>;</td></tr>
<tr><th id="82">82</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::MovTermOpc" title='(anonymous namespace)::SILowerControlFlow::MovTermOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerControlFlow::MovTermOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MovTermOpc">MovTermOpc</dfn>;</td></tr>
<tr><th id="83">83</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::Andn2TermOpc" title='(anonymous namespace)::SILowerControlFlow::Andn2TermOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerControlFlow::Andn2TermOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Andn2TermOpc">Andn2TermOpc</dfn>;</td></tr>
<tr><th id="84">84</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::XorTermrOpc" title='(anonymous namespace)::SILowerControlFlow::XorTermrOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerControlFlow::XorTermrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..XorTermrOpc">XorTermrOpc</dfn>;</td></tr>
<tr><th id="85">85</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::OrTermrOpc" title='(anonymous namespace)::SILowerControlFlow::OrTermrOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerControlFlow::OrTermrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrTermrOpc">OrTermrOpc</dfn>;</td></tr>
<tr><th id="86">86</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::OrSaveExecOpc" title='(anonymous namespace)::SILowerControlFlow::OrSaveExecOpc' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerControlFlow::OrSaveExecOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrSaveExecOpc">OrSaveExecOpc</dfn>;</td></tr>
<tr><th id="87">87</th><td>  <em>unsigned</em> <dfn class="tu decl field" id="(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-type='unsigned int' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</dfn>;</td></tr>
<tr><th id="88">88</th><td></td></tr>
<tr><th id="89">89</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitIf' data-type='void (anonymous namespace)::SILowerControlFlow::emitIf(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE">emitIf</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="1MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="1MI" data-ref-filename="1MI">MI</dfn>);</td></tr>
<tr><th id="90">90</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitElse' data-type='void (anonymous namespace)::SILowerControlFlow::emitElse(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE">emitElse</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="2MI" data-ref-filename="2MI">MI</dfn>);</td></tr>
<tr><th id="91">91</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitIfBreak' data-type='void (anonymous namespace)::SILowerControlFlow::emitIfBreak(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE">emitIfBreak</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="3MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="3MI" data-ref-filename="3MI">MI</dfn>);</td></tr>
<tr><th id="92">92</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitLoop' data-type='void (anonymous namespace)::SILowerControlFlow::emitLoop(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE">emitLoop</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="4MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="4MI" data-ref-filename="4MI">MI</dfn>);</td></tr>
<tr><th id="93">93</th><td></td></tr>
<tr><th id="94">94</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<a class="tu decl fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitEndCf' data-type='llvm::MachineBasicBlock * (anonymous namespace)::SILowerControlFlow::emitEndCf(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE">emitEndCf</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="5MI" data-ref-filename="5MI">MI</dfn>);</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::lowerInitExec' data-type='void (anonymous namespace)::SILowerControlFlow::lowerInitExec(llvm::MachineBasicBlock * MBB, llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE">lowerInitExec</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="6MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="6MBB" data-ref-filename="6MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="7MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="7MI" data-ref-filename="7MI">MI</dfn>);</td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE" title='(anonymous namespace)::SILowerControlFlow::findMaskOperands' data-type='void (anonymous namespace)::SILowerControlFlow::findMaskOperands(llvm::MachineInstr &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp; Src) const' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE">findMaskOperands</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="8MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="8MI" data-ref-filename="8MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="9OpNo" title='OpNo' data-type='unsigned int' data-ref="9OpNo" data-ref-filename="9OpNo">OpNo</dfn>,</td></tr>
<tr><th id="99">99</th><td>                        <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col0 decl" id="10Src" title='Src' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="10Src" data-ref-filename="10Src">Src</dfn>) <em>const</em>;</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::combineMasks' data-type='void (anonymous namespace)::SILowerControlFlow::combineMasks(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">combineMasks</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="11MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="11MI" data-ref-filename="11MI">MI</dfn>);</td></tr>
<tr><th id="102">102</th><td></td></tr>
<tr><th id="103">103</th><td>  <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILowerControlFlow::removeMBBifRedundant' data-type='bool (anonymous namespace)::SILowerControlFlow::removeMBBifRedundant(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockE">removeMBBifRedundant</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="12MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="12MBB" data-ref-filename="12MBB">MBB</dfn>);</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<a class="tu decl fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::process' data-type='llvm::MachineBasicBlock * (anonymous namespace)::SILowerControlFlow::process(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE">process</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="13MI" data-ref-filename="13MI">MI</dfn>);</td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_118SILowerControlFlow30skipIgnoreExecInstsTrivialSuccERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">// Skip to the next instruction, ignoring debug instructions, and trivial</i></td></tr>
<tr><th id="108">108</th><td><i  data-doc="_ZNK12_GLOBAL__N_118SILowerControlFlow30skipIgnoreExecInstsTrivialSuccERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  // block boundaries (blocks that have one (typically fallthrough) successor,</i></td></tr>
<tr><th id="109">109</th><td><i  data-doc="_ZNK12_GLOBAL__N_118SILowerControlFlow30skipIgnoreExecInstsTrivialSuccERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">  // and the successor has one predecessor.</i></td></tr>
<tr><th id="110">110</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="111">111</th><td>  <a class="tu decl fn" href="#_ZNK12_GLOBAL__N_118SILowerControlFlow30skipIgnoreExecInstsTrivialSuccERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SILowerControlFlow::skipIgnoreExecInstsTrivialSucc' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILowerControlFlow::skipIgnoreExecInstsTrivialSucc(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator It) const' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow30skipIgnoreExecInstsTrivialSuccERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow30skipIgnoreExecInstsTrivialSuccERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">skipIgnoreExecInstsTrivialSucc</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="14MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="14MBB" data-ref-filename="14MBB">MBB</dfn>,</td></tr>
<tr><th id="112">112</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="15It" title='It' data-type='MachineBasicBlock::iterator' data-ref="15It" data-ref-filename="15It">It</dfn>) <em>const</em>;</td></tr>
<tr><th id="113">113</th><td></td></tr>
<tr><th id="114">114</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// Find the insertion point for a new conditional branch.</i></td></tr>
<tr><th id="115">115</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="116">116</th><td>  <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SILowerControlFlow::skipToUncondBrOrEnd' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILowerControlFlow::skipToUncondBrOrEnd(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator I) const' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">skipToUncondBrOrEnd</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="16MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="16MBB" data-ref-filename="16MBB">MBB</dfn>,</td></tr>
<tr><th id="117">117</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="17I" title='I' data-type='MachineBasicBlock::iterator' data-ref="17I" data-ref-filename="17I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="118">118</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(I-&gt;isTerminator());</td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td>    <i>// FIXME: What if we had multiple pre-existing conditional branches?</i></td></tr>
<tr><th id="121">121</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="18End" title='End' data-type='MachineBasicBlock::iterator' data-ref="18End" data-ref-filename="18End">End</dfn> = <a class="local col6 ref" href="#16MBB" title='MBB' data-ref="16MBB" data-ref-filename="16MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="122">122</th><td>    <b>while</b> (<a class="local col7 ref" href="#17I" title='I' data-ref="17I" data-ref-filename="17I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col8 ref" href="#18End" title='End' data-ref="18End" data-ref-filename="18End">End</a> &amp;&amp; !<a class="local col7 ref" href="#17I" title='I' data-ref="17I" data-ref-filename="17I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</a>())</td></tr>
<tr><th id="123">123</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col7 ref" href="#17I" title='I' data-ref="17I" data-ref-filename="17I">I</a>;</td></tr>
<tr><th id="124">124</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_"></a><a class="local col7 ref" href="#17I" title='I' data-ref="17I" data-ref-filename="17I">I</a>;</td></tr>
<tr><th id="125">125</th><td>  }</td></tr>
<tr><th id="126">126</th><td></td></tr>
<tr><th id="127">127</th><td>  <i  data-doc="_ZN12_GLOBAL__N_118SILowerControlFlow13optimizeEndCfEv">// Remove redundant SI_END_CF instructions.</i></td></tr>
<tr><th id="128">128</th><td>  <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow13optimizeEndCfEv" title='(anonymous namespace)::SILowerControlFlow::optimizeEndCf' data-type='void (anonymous namespace)::SILowerControlFlow::optimizeEndCf()' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow13optimizeEndCfEv" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow13optimizeEndCfEv">optimizeEndCf</a>();</td></tr>
<tr><th id="129">129</th><td></td></tr>
<tr><th id="130">130</th><td><b>public</b>:</td></tr>
<tr><th id="131">131</th><td>  <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::SILowerControlFlow::ID" title='(anonymous namespace)::SILowerControlFlow::ID' data-type='char' data-ref="(anonymousnamespace)::SILowerControlFlow::ID" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..ID">ID</dfn>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118SILowerControlFlowC1Ev" title='(anonymous namespace)::SILowerControlFlow::SILowerControlFlow' data-type='void (anonymous namespace)::SILowerControlFlow::SILowerControlFlow()' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlowC1Ev" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlowC1Ev">SILowerControlFlow</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::SILowerControlFlow::ID" title='(anonymous namespace)::SILowerControlFlow::ID' data-use='a' data-ref="(anonymousnamespace)::SILowerControlFlow::ID" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..ID">ID</a>) {}</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SILowerControlFlow::runOnMachineFunction' data-type='bool (anonymous namespace)::SILowerControlFlow::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="19MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="19MF" data-ref-filename="19MF">MF</dfn>) override;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_118SILowerControlFlow11getPassNameEv" title='(anonymous namespace)::SILowerControlFlow::getPassName' data-type='llvm::StringRef (anonymous namespace)::SILowerControlFlow::getPassName() const' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="138">138</th><td>    <b>return</b> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI Lower control flow pseudo instructions"</q>;</td></tr>
<tr><th id="139">139</th><td>  }</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <em>void</em> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_118SILowerControlFlow16getAnalysisUsageERN4llvm13AnalysisUsageE" title='(anonymous namespace)::SILowerControlFlow::getAnalysisUsage' data-type='void (anonymous namespace)::SILowerControlFlow::getAnalysisUsage(llvm::AnalysisUsage &amp; AU) const' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow16getAnalysisUsageERN4llvm13AnalysisUsageE" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow16getAnalysisUsageERN4llvm13AnalysisUsageE">getAnalysisUsage</dfn>(<a class="type" href="../../../include/llvm/PassAnalysisSupport.h.html#llvm::AnalysisUsage" title='llvm::AnalysisUsage' data-ref="llvm::AnalysisUsage" data-ref-filename="llvm..AnalysisUsage">AnalysisUsage</a> &amp;<dfn class="local col0 decl" id="20AU" title='AU' data-type='llvm::AnalysisUsage &amp;' data-ref="20AU" data-ref-filename="20AU">AU</dfn>) <em>const</em> override {</td></tr>
<tr><th id="142">142</th><td>    <i>// Should preserve the same set that TwoAddressInstructions does.</i></td></tr>
<tr><th id="143">143</th><td>    <a class="local col0 ref" href="#20AU" title='AU' data-ref="20AU" data-ref-filename="20AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SlotIndexes.h.html#llvm::SlotIndexes" title='llvm::SlotIndexes' data-ref="llvm::SlotIndexes" data-ref-filename="llvm..SlotIndexes">SlotIndexes</a>&gt;();</td></tr>
<tr><th id="144">144</th><td>    <a class="local col0 ref" href="#20AU" title='AU' data-ref="20AU" data-ref-filename="20AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage12addPreservedEv" title='llvm::AnalysisUsage::addPreserved' data-ref="_ZN4llvm13AnalysisUsage12addPreservedEv" data-ref-filename="_ZN4llvm13AnalysisUsage12addPreservedEv">addPreserved</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="145">145</th><td>    <a class="local col0 ref" href="#20AU" title='AU' data-ref="20AU" data-ref-filename="20AU">AU</a>.<a class="ref fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZN4llvm13AnalysisUsage14addPreservedIDERc" title='llvm::AnalysisUsage::addPreservedID' data-ref="_ZN4llvm13AnalysisUsage14addPreservedIDERc" data-ref-filename="_ZN4llvm13AnalysisUsage14addPreservedIDERc">addPreservedID</a>(<span class='refarg'><a class="ref" href="../../../include/llvm/CodeGen/Passes.h.html#llvm::LiveVariablesID" title='llvm::LiveVariablesID' data-ref="llvm::LiveVariablesID" data-ref-filename="llvm..LiveVariablesID">LiveVariablesID</a></span>);</td></tr>
<tr><th id="146">146</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a>::<a class="virtual member fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" title='llvm::MachineFunctionPass::getAnalysisUsage' data-ref="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE" data-ref-filename="_ZNK4llvm19MachineFunctionPass16getAnalysisUsageERNS_13AnalysisUsageE">getAnalysisUsage</a>(<span class='refarg'><a class="local col0 ref" href="#20AU" title='AU' data-ref="20AU" data-ref-filename="20AU">AU</a></span>);</td></tr>
<tr><th id="147">147</th><td>  }</td></tr>
<tr><th id="148">148</th><td>};</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td><em>char</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def" id="(anonymousnamespace)::SILowerControlFlow::ID" title='(anonymous namespace)::SILowerControlFlow::ID' data-type='char' data-ref="(anonymousnamespace)::SILowerControlFlow::ID" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="153">153</th><td></td></tr>
<tr><th id="154">154</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#37" title="static void *initializeSILowerControlFlowPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;SI lower control flow&quot;, &quot;si-lower-control-flow&quot;, &amp;SILowerControlFlow::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;SILowerControlFlow&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeSILowerControlFlowPassFlag; void llvm::initializeSILowerControlFlowPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeSILowerControlFlowPassFlag, initializeSILowerControlFlowPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>, <a class="macro" href="#59" title="&quot;si-lower-control-flow&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>,</td></tr>
<tr><th id="155">155</th><td>               <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"SI lower control flow"</q>, <b>false</b>, <b>false</b>)</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb" title='setImpSCCDefDead' data-type='void setImpSCCDefDead(llvm::MachineInstr &amp; MI, bool IsDead)' data-ref="_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb" data-ref-filename="_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb">setImpSCCDefDead</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="21MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="21MI" data-ref-filename="21MI">MI</dfn>, <em>bool</em> <dfn class="local col2 decl" id="22IsDead" title='IsDead' data-type='bool' data-ref="22IsDead" data-ref-filename="22IsDead">IsDead</dfn>) {</td></tr>
<tr><th id="158">158</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="23ImpDefSCC" title='ImpDefSCC' data-type='llvm::MachineOperand &amp;' data-ref="23ImpDefSCC" data-ref-filename="23ImpDefSCC">ImpDefSCC</dfn> = <a class="local col1 ref" href="#21MI" title='MI' data-ref="21MI" data-ref-filename="21MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>);</td></tr>
<tr><th id="159">159</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ImpDefSCC.getReg() == AMDGPU::SCC &amp;&amp; ImpDefSCC.isDef());</td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td>  <a class="local col3 ref" href="#23ImpDefSCC" title='ImpDefSCC' data-ref="23ImpDefSCC" data-ref-filename="23ImpDefSCC">ImpDefSCC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<a class="local col2 ref" href="#22IsDead" title='IsDead' data-ref="22IsDead" data-ref-filename="22IsDead">IsDead</a>);</td></tr>
<tr><th id="162">162</th><td>}</td></tr>
<tr><th id="163">163</th><td></td></tr>
<tr><th id="164">164</th><td><em>char</em> &amp;<span class="namespace">llvm::</span><dfn class="decl def" id="llvm::SILowerControlFlowID" title='llvm::SILowerControlFlowID' data-ref="llvm::SILowerControlFlowID" data-ref-filename="llvm..SILowerControlFlowID">SILowerControlFlowID</dfn> = <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<a class="tu ref" href="#(anonymousnamespace)::SILowerControlFlow::ID" title='(anonymous namespace)::SILowerControlFlow::ID' data-ref="(anonymousnamespace)::SILowerControlFlow::ID" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..ID">ID</a>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL7hasKillPKN4llvm17MachineBasicBlockES2_PKNS_11SIInstrInfoE" title='hasKill' data-type='bool hasKill(const llvm::MachineBasicBlock * Begin, const llvm::MachineBasicBlock * End, const llvm::SIInstrInfo * TII)' data-ref="_ZL7hasKillPKN4llvm17MachineBasicBlockES2_PKNS_11SIInstrInfoE" data-ref-filename="_ZL7hasKillPKN4llvm17MachineBasicBlockES2_PKNS_11SIInstrInfoE">hasKill</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="24Begin" title='Begin' data-type='const llvm::MachineBasicBlock *' data-ref="24Begin" data-ref-filename="24Begin">Begin</dfn>,</td></tr>
<tr><th id="167">167</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col5 decl" id="25End" title='End' data-type='const llvm::MachineBasicBlock *' data-ref="25End" data-ref-filename="25End">End</dfn>, <em>const</em> <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a> *<dfn class="local col6 decl" id="26TII" title='TII' data-type='const llvm::SIInstrInfo *' data-ref="26TII" data-ref-filename="26TII">TII</dfn>) {</td></tr>
<tr><th id="168">168</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseSet.h.html#llvm::DenseSet" title='llvm::DenseSet' data-ref="llvm::DenseSet" data-ref-filename="llvm..DenseSet">DenseSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>*&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/DenseSet.h.html#268" title='llvm::DenseSet&lt;const llvm::MachineBasicBlock *, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt; &gt;::DenseSet' data-ref="_ZN4llvm8DenseSetIPKNS_17MachineBasicBlockENS_12DenseMapInfoIS3_EEEC1Ev" data-ref-filename="_ZN4llvm8DenseSetIPKNS_17MachineBasicBlockENS_12DenseMapInfoIS3_EEEC1Ev"></a><dfn class="local col7 decl" id="27Visited" title='Visited' data-type='DenseSet&lt;const llvm::MachineBasicBlock *&gt;' data-ref="27Visited" data-ref-filename="27Visited">Visited</dfn>;</td></tr>
<tr><th id="169">169</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <dfn class="local col8 decl" id="28Worklist" title='Worklist' data-type='SmallVector&lt;llvm::MachineBasicBlock *, 4&gt;' data-ref="28Worklist" data-ref-filename="28Worklist">Worklist</dfn><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_14iterator_rangeITL0__EE">(</a><a class="local col4 ref" href="#24Begin" title='Begin' data-ref="24Begin" data-ref-filename="24Begin">Begin</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock10successorsEv" title='llvm::MachineBasicBlock::successors' data-ref="_ZNK4llvm17MachineBasicBlock10successorsEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock10successorsEv">successors</a>());</td></tr>
<tr><th id="170">170</th><td></td></tr>
<tr><th id="171">171</th><td>  <b>while</b> (!<a class="local col8 ref" href="#28Worklist" title='Worklist' data-ref="28Worklist" data-ref-filename="28Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase5emptyEv" title='llvm::SmallVectorBase::empty' data-ref="_ZNK4llvm15SmallVectorBase5emptyEv" data-ref-filename="_ZNK4llvm15SmallVectorBase5emptyEv">empty</a>()) {</td></tr>
<tr><th id="172">172</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col9 decl" id="29MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="29MBB" data-ref-filename="29MBB">MBB</dfn> = <a class="local col8 ref" href="#28Worklist" title='Worklist' data-ref="28Worklist" data-ref-filename="28Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>    <b>if</b> (<a class="local col9 ref" href="#29MBB" title='MBB' data-ref="29MBB" data-ref-filename="29MBB">MBB</a> == <a class="local col5 ref" href="#25End" title='End' data-ref="25End" data-ref-filename="25End">End</a> || !<a class="local col7 ref" href="#27Visited" title='Visited' data-ref="27Visited" data-ref-filename="27Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col9 ref" href="#29MBB" title='MBB' data-ref="29MBB" data-ref-filename="29MBB">MBB</a>).<span class='ref field' title='std::pair&lt;llvm::detail::DenseSetImpl&lt;const llvm::MachineBasicBlock *, llvm::DenseMap&lt;const llvm::MachineBasicBlock *, llvm::detail::DenseSetEmpty, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt;, llvm::detail::DenseSetPair&lt;const llvm::MachineBasicBlock *&gt; &gt;, llvm::DenseMapInfo&lt;const llvm::MachineBasicBlock *&gt; &gt;::Iterator, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</td></tr>
<tr><th id="175">175</th><td>      <b>continue</b>;</td></tr>
<tr><th id="176">176</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col0 decl" id="30Term" title='Term' data-type='llvm::MachineInstr &amp;' data-ref="30Term" data-ref-filename="30Term">Term</dfn> : <a class="local col9 ref" href="#29MBB" title='MBB' data-ref="29MBB" data-ref-filename="29MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11terminatorsEv" title='llvm::MachineBasicBlock::terminators' data-ref="_ZN4llvm17MachineBasicBlock11terminatorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock11terminatorsEv">terminators</a>())</td></tr>
<tr><th id="177">177</th><td>      <b>if</b> (<a class="local col6 ref" href="#26TII" title='TII' data-ref="26TII" data-ref-filename="26TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo16isKillTerminatorEj" title='llvm::SIInstrInfo::isKillTerminator' data-ref="_ZN4llvm11SIInstrInfo16isKillTerminatorEj" data-ref-filename="_ZN4llvm11SIInstrInfo16isKillTerminatorEj">isKillTerminator</a>(<a class="local col0 ref" href="#30Term" title='Term' data-ref="30Term" data-ref-filename="30Term">Term</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()))</td></tr>
<tr><th id="178">178</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td>    <a class="local col8 ref" href="#28Worklist" title='Worklist' data-ref="28Worklist" data-ref-filename="28Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6appendETL0__S1_" title='llvm::SmallVectorImpl::append' data-ref="_ZN4llvm15SmallVectorImpl6appendETL0__S1_" data-ref-filename="_ZN4llvm15SmallVectorImpl6appendETL0__S1_">append</a>(<a class="local col9 ref" href="#29MBB" title='MBB' data-ref="29MBB" data-ref-filename="29MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>(), <a class="local col9 ref" href="#29MBB" title='MBB' data-ref="29MBB" data-ref-filename="29MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock8succ_endEv" title='llvm::MachineBasicBlock::succ_end' data-ref="_ZN4llvm17MachineBasicBlock8succ_endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock8succ_endEv">succ_end</a>());</td></tr>
<tr><th id="181">181</th><td>  }</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="184">184</th><td>}</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE" title='isSimpleIf' data-type='bool isSimpleIf(const llvm::MachineInstr &amp; MI, const llvm::MachineRegisterInfo * MRI)' data-ref="_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE">isSimpleIf</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="31MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="31MI" data-ref-filename="31MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo" data-ref-filename="llvm..MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col2 decl" id="32MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="32MRI" data-ref-filename="32MRI">MRI</dfn>) {</td></tr>
<tr><th id="187">187</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="33SaveExecReg" title='SaveExecReg' data-type='llvm::Register' data-ref="33SaveExecReg" data-ref-filename="33SaveExecReg">SaveExecReg</dfn> = <a class="local col1 ref" href="#31MI" title='MI' data-ref="31MI" data-ref-filename="31MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="188">188</th><td>  <em>auto</em> <dfn class="local col4 decl" id="34U" title='U' data-type='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="34U" data-ref-filename="34U">U</dfn> = <a class="local col2 ref" href="#32MRI" title='MRI' data-ref="32MRI" data-ref-filename="32MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE">use_instr_nodbg_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#33SaveExecReg" title='SaveExecReg' data-ref="33SaveExecReg" data-ref-filename="33SaveExecReg">SaveExecReg</a>);</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td>  <b>if</b> (<a class="local col4 ref" href="#34U" title='U' data-ref="34U" data-ref-filename="34U">U</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator==' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratoreqERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">==</a> <a class="local col2 ref" href="#32MRI" title='MRI' data-ref="32MRI" data-ref-filename="32MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv" title='llvm::MachineRegisterInfo::use_instr_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv">use_instr_nodbg_end</a>() ||</td></tr>
<tr><th id="191">191</th><td>      <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#1079" title='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;::defusechain_instr_iterator' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb1ELb0ELb1ELb0ELb1ELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb1ELb0ELb1ELb0ELb1ELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#34U" title='U' data-ref="34U" data-ref-filename="34U">U</a>) <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator!=' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE">!=</a> <a class="local col2 ref" href="#32MRI" title='MRI' data-ref="32MRI" data-ref-filename="32MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv" title='llvm::MachineRegisterInfo::use_instr_nodbg_end' data-ref="_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv" data-ref-filename="_ZN4llvm19MachineRegisterInfo19use_instr_nodbg_endEv">use_instr_nodbg_end</a>() ||</td></tr>
<tr><th id="192">192</th><td>      <a class="local col4 ref" href="#34U" title='U' data-ref="34U" data-ref-filename="34U">U</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_END_CF" title='llvm::AMDGPU::SI_END_CF' data-ref="llvm::AMDGPU::SI_END_CF" data-ref-filename="llvm..AMDGPU..SI_END_CF">SI_END_CF</a>)</td></tr>
<tr><th id="193">193</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="196">196</th><td>}</td></tr>
<tr><th id="197">197</th><td></td></tr>
<tr><th id="198">198</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitIf' data-type='void (anonymous namespace)::SILowerControlFlow::emitIf(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE">emitIf</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="35MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="35MI" data-ref-filename="35MI">MI</dfn>) {</td></tr>
<tr><th id="199">199</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="36MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="36MBB" data-ref-filename="36MBB">MBB</dfn> = *<a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="200">200</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="37DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="37DL" data-ref-filename="37DL">DL</dfn> = <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="201">201</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="38I" title='I' data-type='MachineBasicBlock::iterator' data-ref="38I" data-ref-filename="38I">I</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE">(</a>&amp;<a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>);</td></tr>
<tr><th id="202">202</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="39SaveExecReg" title='SaveExecReg' data-type='llvm::Register' data-ref="39SaveExecReg" data-ref-filename="39SaveExecReg">SaveExecReg</dfn> = <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="203">203</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&amp; <dfn class="local col0 decl" id="40Cond" title='Cond' data-type='llvm::MachineOperand &amp;' data-ref="40Cond" data-ref-filename="40Cond">Cond</dfn> = <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="204">204</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Cond.getSubReg() == AMDGPU::NoSubRegister);</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="41ImpDefSCC" title='ImpDefSCC' data-type='llvm::MachineOperand &amp;' data-ref="41ImpDefSCC" data-ref-filename="41ImpDefSCC">ImpDefSCC</dfn> = <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>);</td></tr>
<tr><th id="207">207</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(ImpDefSCC.getReg() == AMDGPU::SCC &amp;&amp; ImpDefSCC.isDef());</td></tr>
<tr><th id="208">208</th><td></td></tr>
<tr><th id="209">209</th><td>  <i>// If there is only one use of save exec register and that use is SI_END_CF,</i></td></tr>
<tr><th id="210">210</th><td><i>  // we can optimize SI_IF by returning the full saved exec mask instead of</i></td></tr>
<tr><th id="211">211</th><td><i>  // just cleared bits.</i></td></tr>
<tr><th id="212">212</th><td>  <em>bool</em> <dfn class="local col2 decl" id="42SimpleIf" title='SimpleIf' data-type='bool' data-ref="42SimpleIf" data-ref-filename="42SimpleIf">SimpleIf</dfn> = <a class="tu ref fn" href="#_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE" title='isSimpleIf' data-use='c' data-ref="_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE" data-ref-filename="_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE">isSimpleIf</a>(<a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::InsertKillCleanups" title='(anonymous namespace)::SILowerControlFlow::InsertKillCleanups' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::InsertKillCleanups" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..InsertKillCleanups">InsertKillCleanups</a>) {</td></tr>
<tr><th id="215">215</th><td>    <i>// Check for SI_KILL_*_TERMINATOR on full path of control flow and</i></td></tr>
<tr><th id="216">216</th><td><i>    // flag the associated SI_END_CF for insertion of a kill cleanup.</i></td></tr>
<tr><th id="217">217</th><td>    <em>auto</em> <dfn class="local col3 decl" id="43UseMI" title='UseMI' data-type='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="43UseMI" data-ref-filename="43UseMI">UseMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE">use_instr_nodbg_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#39SaveExecReg" title='SaveExecReg' data-ref="39SaveExecReg" data-ref-filename="39SaveExecReg">SaveExecReg</a>);</td></tr>
<tr><th id="218">218</th><td>    <b>while</b> (<a class="local col3 ref" href="#43UseMI" title='UseMI' data-ref="43UseMI" data-ref-filename="43UseMI">UseMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() != <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_END_CF" title='llvm::AMDGPU::SI_END_CF' data-ref="llvm::AMDGPU::SI_END_CF" data-ref-filename="llvm..AMDGPU..SI_END_CF">SI_END_CF</a>) {</td></tr>
<tr><th id="219">219</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(std::next(UseMI) == MRI-&gt;use_instr_nodbg_end());</td></tr>
<tr><th id="220">220</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(UseMI-&gt;getOpcode() == AMDGPU::SI_ELSE);</td></tr>
<tr><th id="221">221</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="44NextExec" title='NextExec' data-type='llvm::MachineOperand &amp;' data-ref="44NextExec" data-ref-filename="44NextExec">NextExec</dfn> = <a class="local col3 ref" href="#43UseMI" title='UseMI' data-ref="43UseMI" data-ref-filename="43UseMI">UseMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="222">222</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="45NextExecReg" title='NextExecReg' data-type='llvm::Register' data-ref="45NextExecReg" data-ref-filename="45NextExecReg">NextExecReg</dfn> = <a class="local col4 ref" href="#44NextExec" title='NextExec' data-ref="44NextExec" data-ref-filename="44NextExec">NextExec</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="223">223</th><td>      <b>if</b> (<a class="local col4 ref" href="#44NextExec" title='NextExec' data-ref="44NextExec" data-ref-filename="44NextExec">NextExec</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()) {</td></tr>
<tr><th id="224">224</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!SimpleIf);</td></tr>
<tr><th id="225">225</th><td>        <b>break</b>;</td></tr>
<tr><th id="226">226</th><td>      }</td></tr>
<tr><th id="227">227</th><td>      <a class="local col3 ref" href="#43UseMI" title='UseMI' data-ref="43UseMI" data-ref-filename="43UseMI">UseMI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#1079" title='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;::operator=' data-ref="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb1ELb0ELb1ELb0ELb1ELb0EEaSEOS2_" data-ref-filename="_ZN4llvm19MachineRegisterInfo26defusechain_instr_iteratorILb1ELb0ELb1ELb0ELb1ELb0EEaSEOS2_">=</a> <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE">use_instr_nodbg_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#45NextExecReg" title='NextExecReg' data-ref="45NextExecReg" data-ref-filename="45NextExecReg">NextExecReg</a>);</td></tr>
<tr><th id="228">228</th><td>    }</td></tr>
<tr><th id="229">229</th><td>    <b>if</b> (<a class="local col3 ref" href="#43UseMI" title='UseMI' data-ref="43UseMI" data-ref-filename="43UseMI">UseMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_END_CF" title='llvm::AMDGPU::SI_END_CF' data-ref="llvm::AMDGPU::SI_END_CF" data-ref-filename="llvm..AMDGPU..SI_END_CF">SI_END_CF</a>) {</td></tr>
<tr><th id="230">230</th><td>      <b>if</b> (<a class="tu ref fn" href="#_ZL7hasKillPKN4llvm17MachineBasicBlockES2_PKNS_11SIInstrInfoE" title='hasKill' data-use='c' data-ref="_ZL7hasKillPKN4llvm17MachineBasicBlockES2_PKNS_11SIInstrInfoE" data-ref-filename="_ZL7hasKillPKN4llvm17MachineBasicBlockES2_PKNS_11SIInstrInfoE">hasKill</a>(<a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="local col3 ref" href="#43UseMI" title='UseMI' data-ref="43UseMI" data-ref-filename="43UseMI">UseMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>)) {</td></tr>
<tr><th id="231">231</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::NeedsKillCleanup" title='(anonymous namespace)::SILowerControlFlow::NeedsKillCleanup' data-use='m' data-ref="(anonymousnamespace)::SILowerControlFlow::NeedsKillCleanup" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..NeedsKillCleanup">NeedsKillCleanup</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator*' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratordeEv">*</a><a class="local col3 ref" href="#43UseMI" title='UseMI' data-ref="43UseMI" data-ref-filename="43UseMI">UseMI</a>);</td></tr>
<tr><th id="232">232</th><td>        <a class="local col2 ref" href="#42SimpleIf" title='SimpleIf' data-ref="42SimpleIf" data-ref-filename="42SimpleIf">SimpleIf</a> = <b>false</b>;</td></tr>
<tr><th id="233">233</th><td>      }</td></tr>
<tr><th id="234">234</th><td>    }</td></tr>
<tr><th id="235">235</th><td>  } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#42SimpleIf" title='SimpleIf' data-ref="42SimpleIf" data-ref-filename="42SimpleIf">SimpleIf</a>) {</td></tr>
<tr><th id="236">236</th><td>    <i>// Check for SI_KILL_*_TERMINATOR on path from if to endif.</i></td></tr>
<tr><th id="237">237</th><td><i>    // if there is any such terminator simplifications are not safe.</i></td></tr>
<tr><th id="238">238</th><td>    <em>auto</em> <dfn class="local col6 decl" id="46UseMI" title='UseMI' data-type='llvm::MachineRegisterInfo::defusechain_instr_iterator&lt;true, false, true, false, true, false&gt;' data-ref="46UseMI" data-ref-filename="46UseMI">UseMI</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" title='llvm::MachineRegisterInfo::use_instr_nodbg_begin' data-ref="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo21use_instr_nodbg_beginENS_8RegisterE">use_instr_nodbg_begin</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#39SaveExecReg" title='SaveExecReg' data-ref="39SaveExecReg" data-ref-filename="39SaveExecReg">SaveExecReg</a>);</td></tr>
<tr><th id="239">239</th><td>    <a class="local col2 ref" href="#42SimpleIf" title='SimpleIf' data-ref="42SimpleIf" data-ref-filename="42SimpleIf">SimpleIf</a> = !<a class="tu ref fn" href="#_ZL7hasKillPKN4llvm17MachineBasicBlockES2_PKNS_11SIInstrInfoE" title='hasKill' data-use='c' data-ref="_ZL7hasKillPKN4llvm17MachineBasicBlockES2_PKNS_11SIInstrInfoE" data-ref-filename="_ZL7hasKillPKN4llvm17MachineBasicBlockES2_PKNS_11SIInstrInfoE">hasKill</a>(<a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="local col6 ref" href="#46UseMI" title='UseMI' data-ref="46UseMI" data-ref-filename="46UseMI">UseMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" title='llvm::MachineRegisterInfo::defusechain_instr_iterator::operator-&gt;' data-ref="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv" data-ref-filename="_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>(), <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>);</td></tr>
<tr><th id="240">240</th><td>  }</td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td>  <i>// Add an implicit def of exec to discourage scheduling VALU after this which</i></td></tr>
<tr><th id="243">243</th><td><i>  // will interfere with trying to form s_and_saveexec_b64 later.</i></td></tr>
<tr><th id="244">244</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="47CopyReg" title='CopyReg' data-type='llvm::Register' data-ref="47CopyReg" data-ref-filename="47CopyReg">CopyReg</dfn> = <a class="local col2 ref" href="#42SimpleIf" title='SimpleIf' data-ref="42SimpleIf" data-ref-filename="42SimpleIf">SimpleIf</a> ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#39SaveExecReg" title='SaveExecReg' data-ref="39SaveExecReg" data-ref-filename="39SaveExecReg">SaveExecReg</a></td></tr>
<tr><th id="245">245</th><td>                       : <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::BoolRC" title='(anonymous namespace)::SILowerControlFlow::BoolRC' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::BoolRC" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..BoolRC">BoolRC</a>);</td></tr>
<tr><th id="246">246</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="48CopyExec" title='CopyExec' data-type='llvm::MachineInstr *' data-ref="48CopyExec" data-ref-filename="48CopyExec">CopyExec</dfn> =</td></tr>
<tr><th id="247">247</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#38I" title='I' data-ref="38I" data-ref-filename="38I">I</a>, <a class="local col7 ref" href="#37DL" title='DL' data-ref="37DL" data-ref-filename="37DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::COPY" title='llvm::AMDGPU::COPY' data-ref="llvm::AMDGPU::COPY" data-ref-filename="llvm..AMDGPU..COPY">COPY</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#47CopyReg" title='CopyReg' data-ref="47CopyReg" data-ref-filename="47CopyReg">CopyReg</a>)</td></tr>
<tr><th id="248">248</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="249">249</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a>);</td></tr>
<tr><th id="250">250</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LoweredIf" title='(anonymous namespace)::SILowerControlFlow::LoweredIf' data-use='m' data-ref="(anonymousnamespace)::SILowerControlFlow::LoweredIf" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LoweredIf">LoweredIf</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl6insertERKT_" title='llvm::detail::DenseSetImpl::insert' data-ref="_ZN4llvm6detail12DenseSetImpl6insertERKT_" data-ref-filename="_ZN4llvm6detail12DenseSetImpl6insertERKT_">insert</a>(<a class="local col7 ref" href="#47CopyReg" title='CopyReg' data-ref="47CopyReg" data-ref-filename="47CopyReg">CopyReg</a>);</td></tr>
<tr><th id="251">251</th><td></td></tr>
<tr><th id="252">252</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="49Tmp" title='Tmp' data-type='llvm::Register' data-ref="49Tmp" data-ref-filename="49Tmp">Tmp</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::BoolRC" title='(anonymous namespace)::SILowerControlFlow::BoolRC' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::BoolRC" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..BoolRC">BoolRC</a>);</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="50And" title='And' data-type='llvm::MachineInstr *' data-ref="50And" data-ref-filename="50And">And</dfn> =</td></tr>
<tr><th id="255">255</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#38I" title='I' data-ref="38I" data-ref-filename="38I">I</a>, <a class="local col7 ref" href="#37DL" title='DL' data-ref="37DL" data-ref-filename="37DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::AndOpc" title='(anonymous namespace)::SILowerControlFlow::AndOpc' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::AndOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..AndOpc">AndOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#49Tmp" title='Tmp' data-ref="49Tmp" data-ref-filename="49Tmp">Tmp</a>)</td></tr>
<tr><th id="256">256</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#47CopyReg" title='CopyReg' data-ref="47CopyReg" data-ref-filename="47CopyReg">CopyReg</a>)</td></tr>
<tr><th id="257">257</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col0 ref" href="#40Cond" title='Cond' data-ref="40Cond" data-ref-filename="40Cond">Cond</a>);</td></tr>
<tr><th id="258">258</th><td></td></tr>
<tr><th id="259">259</th><td>  <a class="tu ref fn" href="#_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb" title='setImpSCCDefDead' data-use='c' data-ref="_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb" data-ref-filename="_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb">setImpSCCDefDead</a>(<span class='refarg'>*<a class="local col0 ref" href="#50And" title='And' data-ref="50And" data-ref-filename="50And">And</a></span>, <b>true</b>);</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="51Xor" title='Xor' data-type='llvm::MachineInstr *' data-ref="51Xor" data-ref-filename="51Xor">Xor</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="262">262</th><td>  <b>if</b> (!<a class="local col2 ref" href="#42SimpleIf" title='SimpleIf' data-ref="42SimpleIf" data-ref-filename="42SimpleIf">SimpleIf</a>) {</td></tr>
<tr><th id="263">263</th><td>    <a class="local col1 ref" href="#51Xor" title='Xor' data-ref="51Xor" data-ref-filename="51Xor">Xor</a> =</td></tr>
<tr><th id="264">264</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#38I" title='I' data-ref="38I" data-ref-filename="38I">I</a>, <a class="local col7 ref" href="#37DL" title='DL' data-ref="37DL" data-ref-filename="37DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::XorOpc" title='(anonymous namespace)::SILowerControlFlow::XorOpc' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::XorOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..XorOpc">XorOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#39SaveExecReg" title='SaveExecReg' data-ref="39SaveExecReg" data-ref-filename="39SaveExecReg">SaveExecReg</a>)</td></tr>
<tr><th id="265">265</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#49Tmp" title='Tmp' data-ref="49Tmp" data-ref-filename="49Tmp">Tmp</a>)</td></tr>
<tr><th id="266">266</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#47CopyReg" title='CopyReg' data-ref="47CopyReg" data-ref-filename="47CopyReg">CopyReg</a>);</td></tr>
<tr><th id="267">267</th><td>    <a class="tu ref fn" href="#_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb" title='setImpSCCDefDead' data-use='c' data-ref="_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb" data-ref-filename="_ZL16setImpSCCDefDeadRN4llvm12MachineInstrEb">setImpSCCDefDead</a>(<span class='refarg'>*<a class="local col1 ref" href="#51Xor" title='Xor' data-ref="51Xor" data-ref-filename="51Xor">Xor</a></span>, <a class="local col1 ref" href="#41ImpDefSCC" title='ImpDefSCC' data-ref="41ImpDefSCC" data-ref-filename="41ImpDefSCC">ImpDefSCC</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>());</td></tr>
<tr><th id="268">268</th><td>  }</td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td>  <i>// Use a copy that is a terminator to get correct spill code placement it with</i></td></tr>
<tr><th id="271">271</th><td><i>  // fast regalloc.</i></td></tr>
<tr><th id="272">272</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="52SetExec" title='SetExec' data-type='llvm::MachineInstr *' data-ref="52SetExec" data-ref-filename="52SetExec">SetExec</dfn> =</td></tr>
<tr><th id="273">273</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#38I" title='I' data-ref="38I" data-ref-filename="38I">I</a>, <a class="local col7 ref" href="#37DL" title='DL' data-ref="37DL" data-ref-filename="37DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MovTermOpc" title='(anonymous namespace)::SILowerControlFlow::MovTermOpc' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MovTermOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MovTermOpc">MovTermOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="274">274</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#49Tmp" title='Tmp' data-ref="49Tmp" data-ref-filename="49Tmp">Tmp</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="275">275</th><td></td></tr>
<tr><th id="276">276</th><td>  <i>// Skip ahead to the unconditional branch in case there are other terminators</i></td></tr>
<tr><th id="277">277</th><td><i>  // present.</i></td></tr>
<tr><th id="278">278</th><td>  <a class="local col8 ref" href="#38I" title='I' data-ref="38I" data-ref-filename="38I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SILowerControlFlow::skipToUncondBrOrEnd' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">skipToUncondBrOrEnd</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#38I" title='I' data-ref="38I" data-ref-filename="38I">I</a>);</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>  <i>// Insert the S_CBRANCH_EXECZ instruction which will be optimized later</i></td></tr>
<tr><th id="281">281</th><td><i>  // during SIRemoveShortExecBranches.</i></td></tr>
<tr><th id="282">282</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="53NewBr" title='NewBr' data-type='llvm::MachineInstr *' data-ref="53NewBr" data-ref-filename="53NewBr">NewBr</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#36MBB" title='MBB' data-ref="36MBB" data-ref-filename="36MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#38I" title='I' data-ref="38I" data-ref-filename="38I">I</a>, <a class="local col7 ref" href="#37DL" title='DL' data-ref="37DL" data-ref-filename="37DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECZ" title='llvm::AMDGPU::S_CBRANCH_EXECZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECZ">S_CBRANCH_EXECZ</a>))</td></tr>
<tr><th id="283">283</th><td>                            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="284">284</th><td></td></tr>
<tr><th id="285">285</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>) {</td></tr>
<tr><th id="286">286</th><td>    <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="287">287</th><td>    <b>return</b>;</td></tr>
<tr><th id="288">288</th><td>  }</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col8 ref" href="#48CopyExec" title='CopyExec' data-ref="48CopyExec" data-ref-filename="48CopyExec">CopyExec</a></span>);</td></tr>
<tr><th id="291">291</th><td></td></tr>
<tr><th id="292">292</th><td>  <i>// Replace with and so we don't need to fix the live interval for condition</i></td></tr>
<tr><th id="293">293</th><td><i>  // register.</i></td></tr>
<tr><th id="294">294</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" data-ref-filename="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'><a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a></span>, <span class='refarg'>*<a class="local col0 ref" href="#50And" title='And' data-ref="50And" data-ref-filename="50And">And</a></span>);</td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td>  <b>if</b> (!<a class="local col2 ref" href="#42SimpleIf" title='SimpleIf' data-ref="42SimpleIf" data-ref-filename="42SimpleIf">SimpleIf</a>)</td></tr>
<tr><th id="297">297</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col1 ref" href="#51Xor" title='Xor' data-ref="51Xor" data-ref-filename="51Xor">Xor</a></span>);</td></tr>
<tr><th id="298">298</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col2 ref" href="#52SetExec" title='SetExec' data-ref="52SetExec" data-ref-filename="52SetExec">SetExec</a></span>);</td></tr>
<tr><th id="299">299</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col3 ref" href="#53NewBr" title='NewBr' data-ref="53NewBr" data-ref-filename="53NewBr">NewBr</a></span>);</td></tr>
<tr><th id="300">300</th><td></td></tr>
<tr><th id="301">301</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE" title='llvm::LiveIntervals::removeAllRegUnitsForPhysReg' data-ref="_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE" data-ref-filename="_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE">removeAllRegUnitsForPhysReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>);</td></tr>
<tr><th id="302">302</th><td>  <a class="local col5 ref" href="#35MI" title='MI' data-ref="35MI" data-ref-filename="35MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td>  <i>// FIXME: Is there a better way of adjusting the liveness? It shouldn't be</i></td></tr>
<tr><th id="305">305</th><td><i>  // hard to add another def here but I'm not sure how to correctly update the</i></td></tr>
<tr><th id="306">306</th><td><i>  // valno.</i></td></tr>
<tr><th id="307">307</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE">removeInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#39SaveExecReg" title='SaveExecReg' data-ref="39SaveExecReg" data-ref-filename="39SaveExecReg">SaveExecReg</a>);</td></tr>
<tr><th id="308">308</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#39SaveExecReg" title='SaveExecReg' data-ref="39SaveExecReg" data-ref-filename="39SaveExecReg">SaveExecReg</a>);</td></tr>
<tr><th id="309">309</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#49Tmp" title='Tmp' data-ref="49Tmp" data-ref-filename="49Tmp">Tmp</a>);</td></tr>
<tr><th id="310">310</th><td>  <b>if</b> (!<a class="local col2 ref" href="#42SimpleIf" title='SimpleIf' data-ref="42SimpleIf" data-ref-filename="42SimpleIf">SimpleIf</a>)</td></tr>
<tr><th id="311">311</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#47CopyReg" title='CopyReg' data-ref="47CopyReg" data-ref-filename="47CopyReg">CopyReg</a>);</td></tr>
<tr><th id="312">312</th><td>}</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitElse' data-type='void (anonymous namespace)::SILowerControlFlow::emitElse(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE">emitElse</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="54MI" data-ref-filename="54MI">MI</dfn>) {</td></tr>
<tr><th id="315">315</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="55MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="55MBB" data-ref-filename="55MBB">MBB</dfn> = *<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="316">316</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="56DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="56DL" data-ref-filename="56DL">DL</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="57DstReg" title='DstReg' data-type='llvm::Register' data-ref="57DstReg" data-ref-filename="57DstReg">DstReg</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="58Start" title='Start' data-type='MachineBasicBlock::iterator' data-ref="58Start" data-ref-filename="58Start">Start</dfn> = <a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB" data-ref-filename="55MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="321">321</th><td></td></tr>
<tr><th id="322">322</th><td>  <i>// This must be inserted before phis and any spill code inserted before the</i></td></tr>
<tr><th id="323">323</th><td><i>  // else.</i></td></tr>
<tr><th id="324">324</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="59SaveReg" title='SaveReg' data-type='llvm::Register' data-ref="59SaveReg" data-ref-filename="59SaveReg">SaveReg</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::BoolRC" title='(anonymous namespace)::SILowerControlFlow::BoolRC' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::BoolRC" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..BoolRC">BoolRC</a>);</td></tr>
<tr><th id="325">325</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="60OrSaveExec" title='OrSaveExec' data-type='llvm::MachineInstr *' data-ref="60OrSaveExec" data-ref-filename="60OrSaveExec">OrSaveExec</dfn> =</td></tr>
<tr><th id="326">326</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB" data-ref-filename="55MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#58Start" title='Start' data-ref="58Start" data-ref-filename="58Start">Start</a>, <a class="local col6 ref" href="#56DL" title='DL' data-ref="56DL" data-ref-filename="56DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::OrSaveExecOpc" title='(anonymous namespace)::SILowerControlFlow::OrSaveExecOpc' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::OrSaveExecOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrSaveExecOpc">OrSaveExecOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#59SaveReg" title='SaveReg' data-ref="59SaveReg" data-ref-filename="59SaveReg">SaveReg</a>)</td></tr>
<tr><th id="327">327</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)); <i>// Saved EXEC</i></td></tr>
<tr><th id="328">328</th><td></td></tr>
<tr><th id="329">329</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="61DestBB" title='DestBB' data-type='llvm::MachineBasicBlock *' data-ref="61DestBB" data-ref-filename="61DestBB">DestBB</dfn> = <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getMBBEv" title='llvm::MachineOperand::getMBB' data-ref="_ZNK4llvm14MachineOperand6getMBBEv" data-ref-filename="_ZNK4llvm14MachineOperand6getMBBEv">getMBB</a>();</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="62ElsePt" title='ElsePt' data-type='MachineBasicBlock::iterator' data-ref="62ElsePt" data-ref-filename="62ElsePt">ElsePt</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>);</td></tr>
<tr><th id="332">332</th><td></td></tr>
<tr><th id="333">333</th><td>  <i>// This accounts for any modification of the EXEC mask within the block and</i></td></tr>
<tr><th id="334">334</th><td><i>  // can be optimized out pre-RA when not required.</i></td></tr>
<tr><th id="335">335</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="63And" title='And' data-type='llvm::MachineInstr *' data-ref="63And" data-ref-filename="63And">And</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB" data-ref-filename="55MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#62ElsePt" title='ElsePt' data-ref="62ElsePt" data-ref-filename="62ElsePt">ElsePt</a>, <a class="local col6 ref" href="#56DL" title='DL' data-ref="56DL" data-ref-filename="56DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::AndOpc" title='(anonymous namespace)::SILowerControlFlow::AndOpc' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::AndOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..AndOpc">AndOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57DstReg" title='DstReg' data-ref="57DstReg" data-ref-filename="57DstReg">DstReg</a>)</td></tr>
<tr><th id="336">336</th><td>                          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="337">337</th><td>                          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#59SaveReg" title='SaveReg' data-ref="59SaveReg" data-ref-filename="59SaveReg">SaveReg</a>);</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>)</td></tr>
<tr><th id="340">340</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col3 ref" href="#63And" title='And' data-ref="63And" data-ref-filename="63And">And</a></span>);</td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="64Xor" title='Xor' data-type='llvm::MachineInstr *' data-ref="64Xor" data-ref-filename="64Xor">Xor</dfn> =</td></tr>
<tr><th id="343">343</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB" data-ref-filename="55MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#62ElsePt" title='ElsePt' data-ref="62ElsePt" data-ref-filename="62ElsePt">ElsePt</a>, <a class="local col6 ref" href="#56DL" title='DL' data-ref="56DL" data-ref-filename="56DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::XorTermrOpc" title='(anonymous namespace)::SILowerControlFlow::XorTermrOpc' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::XorTermrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..XorTermrOpc">XorTermrOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="344">344</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="345">345</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57DstReg" title='DstReg' data-ref="57DstReg" data-ref-filename="57DstReg">DstReg</a>);</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i>// Skip ahead to the unconditional branch in case there are other terminators</i></td></tr>
<tr><th id="348">348</th><td><i>  // present.</i></td></tr>
<tr><th id="349">349</th><td>  <a class="local col2 ref" href="#62ElsePt" title='ElsePt' data-ref="62ElsePt" data-ref-filename="62ElsePt">ElsePt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SILowerControlFlow::skipToUncondBrOrEnd' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">skipToUncondBrOrEnd</a>(<span class='refarg'><a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB" data-ref-filename="55MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#62ElsePt" title='ElsePt' data-ref="62ElsePt" data-ref-filename="62ElsePt">ElsePt</a>);</td></tr>
<tr><th id="350">350</th><td></td></tr>
<tr><th id="351">351</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="65Branch" title='Branch' data-type='llvm::MachineInstr *' data-ref="65Branch" data-ref-filename="65Branch">Branch</dfn> =</td></tr>
<tr><th id="352">352</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#55MBB" title='MBB' data-ref="55MBB" data-ref-filename="55MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#62ElsePt" title='ElsePt' data-ref="62ElsePt" data-ref-filename="62ElsePt">ElsePt</a>, <a class="local col6 ref" href="#56DL" title='DL' data-ref="56DL" data-ref-filename="56DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECZ" title='llvm::AMDGPU::S_CBRANCH_EXECZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECZ">S_CBRANCH_EXECZ</a>))</td></tr>
<tr><th id="353">353</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col1 ref" href="#61DestBB" title='DestBB' data-ref="61DestBB" data-ref-filename="61DestBB">DestBB</a>);</td></tr>
<tr><th id="354">354</th><td></td></tr>
<tr><th id="355">355</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>) {</td></tr>
<tr><th id="356">356</th><td>    <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="357">357</th><td>    <b>return</b>;</td></tr>
<tr><th id="358">358</th><td>  }</td></tr>
<tr><th id="359">359</th><td></td></tr>
<tr><th id="360">360</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a></span>);</td></tr>
<tr><th id="361">361</th><td>  <a class="local col4 ref" href="#54MI" title='MI' data-ref="54MI" data-ref-filename="54MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="362">362</th><td></td></tr>
<tr><th id="363">363</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col0 ref" href="#60OrSaveExec" title='OrSaveExec' data-ref="60OrSaveExec" data-ref-filename="60OrSaveExec">OrSaveExec</a></span>);</td></tr>
<tr><th id="364">364</th><td></td></tr>
<tr><th id="365">365</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col4 ref" href="#64Xor" title='Xor' data-ref="64Xor" data-ref-filename="64Xor">Xor</a></span>);</td></tr>
<tr><th id="366">366</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col5 ref" href="#65Branch" title='Branch' data-ref="65Branch" data-ref-filename="65Branch">Branch</a></span>);</td></tr>
<tr><th id="367">367</th><td></td></tr>
<tr><th id="368">368</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE">removeInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57DstReg" title='DstReg' data-ref="57DstReg" data-ref-filename="57DstReg">DstReg</a>);</td></tr>
<tr><th id="369">369</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#57DstReg" title='DstReg' data-ref="57DstReg" data-ref-filename="57DstReg">DstReg</a>);</td></tr>
<tr><th id="370">370</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#59SaveReg" title='SaveReg' data-ref="59SaveReg" data-ref-filename="59SaveReg">SaveReg</a>);</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <i>// Let this be recomputed.</i></td></tr>
<tr><th id="373">373</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE" title='llvm::LiveIntervals::removeAllRegUnitsForPhysReg' data-ref="_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE" data-ref-filename="_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE">removeAllRegUnitsForPhysReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>);</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitIfBreak' data-type='void (anonymous namespace)::SILowerControlFlow::emitIfBreak(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE">emitIfBreak</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="66MI" data-ref-filename="66MI">MI</dfn>) {</td></tr>
<tr><th id="377">377</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="67MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="67MBB" data-ref-filename="67MBB">MBB</dfn> = *<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="378">378</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col8 decl" id="68DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="68DL" data-ref-filename="68DL">DL</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="379">379</th><td>  <em>auto</em> <dfn class="local col9 decl" id="69Dst" title='Dst' data-type='llvm::Register' data-ref="69Dst" data-ref-filename="69Dst">Dst</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="380">380</th><td></td></tr>
<tr><th id="381">381</th><td>  <i>// Skip ANDing with exec if the break condition is already masked by exec</i></td></tr>
<tr><th id="382">382</th><td><i>  // because it is a V_CMP in the same basic block. (We know the break</i></td></tr>
<tr><th id="383">383</th><td><i>  // condition operand was an i1 in IR, so if it is a VALU instruction it must</i></td></tr>
<tr><th id="384">384</th><td><i>  // be one with a carry-out.)</i></td></tr>
<tr><th id="385">385</th><td>  <em>bool</em> <dfn class="local col0 decl" id="70SkipAnding" title='SkipAnding' data-type='bool' data-ref="70SkipAnding" data-ref-filename="70SkipAnding">SkipAnding</dfn> = <b>false</b>;</td></tr>
<tr><th id="386">386</th><td>  <b>if</b> (<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="387">387</th><td>    <b>if</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="71Def" title='Def' data-type='llvm::MachineInstr *' data-ref="71Def" data-ref-filename="71Def"><a class="local col1 ref" href="#71Def" title='Def' data-ref="71Def" data-ref-filename="71Def">Def</a></dfn> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())) {</td></tr>
<tr><th id="388">388</th><td>      <a class="local col0 ref" href="#70SkipAnding" title='SkipAnding' data-ref="70SkipAnding" data-ref-filename="70SkipAnding">SkipAnding</a> = <a class="local col1 ref" href="#71Def" title='Def' data-ref="71Def" data-ref-filename="71Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()</td></tr>
<tr><th id="389">389</th><td>          &amp;&amp; <a class="type" href="SIInstrInfo.h.html#llvm::SIInstrInfo" title='llvm::SIInstrInfo' data-ref="llvm::SIInstrInfo" data-ref-filename="llvm..SIInstrInfo">SIInstrInfo</a>::<a class="ref fn" href="SIInstrInfo.h.html#_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" title='llvm::SIInstrInfo::isVALU' data-ref="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm11SIInstrInfo6isVALUERKNS_12MachineInstrE">isVALU</a>(*<a class="local col1 ref" href="#71Def" title='Def' data-ref="71Def" data-ref-filename="71Def">Def</a>);</td></tr>
<tr><th id="390">390</th><td>    }</td></tr>
<tr><th id="391">391</th><td>  }</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <i>// AND the break condition operand with exec, then OR that into the "loop</i></td></tr>
<tr><th id="394">394</th><td><i>  // exit" mask.</i></td></tr>
<tr><th id="395">395</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="72And" title='And' data-type='llvm::MachineInstr *' data-ref="72And" data-ref-filename="72And">And</dfn> = <b>nullptr</b>, *<dfn class="local col3 decl" id="73Or" title='Or' data-type='llvm::MachineInstr *' data-ref="73Or" data-ref-filename="73Or">Or</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="396">396</th><td>  <b>if</b> (!<a class="local col0 ref" href="#70SkipAnding" title='SkipAnding' data-ref="70SkipAnding" data-ref-filename="70SkipAnding">SkipAnding</a>) {</td></tr>
<tr><th id="397">397</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="74AndReg" title='AndReg' data-type='llvm::Register' data-ref="74AndReg" data-ref-filename="74AndReg">AndReg</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::BoolRC" title='(anonymous namespace)::SILowerControlFlow::BoolRC' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::BoolRC" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..BoolRC">BoolRC</a>);</td></tr>
<tr><th id="398">398</th><td>    <a class="local col2 ref" href="#72And" title='And' data-ref="72And" data-ref-filename="72And">And</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#67MBB" title='MBB' data-ref="67MBB" data-ref-filename="67MBB">MBB</a></span>, &amp;<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>, <a class="local col8 ref" href="#68DL" title='DL' data-ref="68DL" data-ref-filename="68DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::AndOpc" title='(anonymous namespace)::SILowerControlFlow::AndOpc' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::AndOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..AndOpc">AndOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#74AndReg" title='AndReg' data-ref="74AndReg" data-ref-filename="74AndReg">AndReg</a>)</td></tr>
<tr><th id="399">399</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="400">400</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="401">401</th><td>    <a class="local col3 ref" href="#73Or" title='Or' data-ref="73Or" data-ref-filename="73Or">Or</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#67MBB" title='MBB' data-ref="67MBB" data-ref-filename="67MBB">MBB</a></span>, &amp;<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>, <a class="local col8 ref" href="#68DL" title='DL' data-ref="68DL" data-ref-filename="68DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::OrOpc" title='(anonymous namespace)::SILowerControlFlow::OrOpc' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::OrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrOpc">OrOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69Dst" title='Dst' data-ref="69Dst" data-ref-filename="69Dst">Dst</a>)</td></tr>
<tr><th id="402">402</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#74AndReg" title='AndReg' data-ref="74AndReg" data-ref-filename="74AndReg">AndReg</a>)</td></tr>
<tr><th id="403">403</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="404">404</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>)</td></tr>
<tr><th id="405">405</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#74AndReg" title='AndReg' data-ref="74AndReg" data-ref-filename="74AndReg">AndReg</a>);</td></tr>
<tr><th id="406">406</th><td>  } <b>else</b></td></tr>
<tr><th id="407">407</th><td>    <a class="local col3 ref" href="#73Or" title='Or' data-ref="73Or" data-ref-filename="73Or">Or</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#67MBB" title='MBB' data-ref="67MBB" data-ref-filename="67MBB">MBB</a></span>, &amp;<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>, <a class="local col8 ref" href="#68DL" title='DL' data-ref="68DL" data-ref-filename="68DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::OrOpc" title='(anonymous namespace)::SILowerControlFlow::OrOpc' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::OrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrOpc">OrOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#69Dst" title='Dst' data-ref="69Dst" data-ref-filename="69Dst">Dst</a>)</td></tr>
<tr><th id="408">408</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="409">409</th><td>             .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="410">410</th><td></td></tr>
<tr><th id="411">411</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>) {</td></tr>
<tr><th id="412">412</th><td>    <b>if</b> (<a class="local col2 ref" href="#72And" title='And' data-ref="72And" data-ref-filename="72And">And</a>)</td></tr>
<tr><th id="413">413</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col2 ref" href="#72And" title='And' data-ref="72And" data-ref-filename="72And">And</a></span>);</td></tr>
<tr><th id="414">414</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" data-ref-filename="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'><a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a></span>, <span class='refarg'>*<a class="local col3 ref" href="#73Or" title='Or' data-ref="73Or" data-ref-filename="73Or">Or</a></span>);</td></tr>
<tr><th id="415">415</th><td>  }</td></tr>
<tr><th id="416">416</th><td></td></tr>
<tr><th id="417">417</th><td>  <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI" data-ref-filename="66MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="418">418</th><td>}</td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitLoop' data-type='void (anonymous namespace)::SILowerControlFlow::emitLoop(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE">emitLoop</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="75MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="75MI" data-ref-filename="75MI">MI</dfn>) {</td></tr>
<tr><th id="421">421</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="76MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="76MBB" data-ref-filename="76MBB">MBB</dfn> = *<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="422">422</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="77DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="77DL" data-ref-filename="77DL">DL</dfn> = <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="78AndN2" title='AndN2' data-type='llvm::MachineInstr *' data-ref="78AndN2" data-ref-filename="78AndN2">AndN2</dfn> =</td></tr>
<tr><th id="425">425</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB" data-ref-filename="76MBB">MBB</a></span>, &amp;<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>, <a class="local col7 ref" href="#77DL" title='DL' data-ref="77DL" data-ref-filename="77DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Andn2TermOpc" title='(anonymous namespace)::SILowerControlFlow::Andn2TermOpc' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Andn2TermOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Andn2TermOpc">Andn2TermOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="426">426</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="427">427</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td>  <em>auto</em> <dfn class="local col9 decl" id="79BranchPt" title='BranchPt' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="79BranchPt" data-ref-filename="79BranchPt">BranchPt</dfn> = <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SILowerControlFlow::skipToUncondBrOrEnd' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow19skipToUncondBrOrEndERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">skipToUncondBrOrEnd</a>(<span class='refarg'><a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB" data-ref-filename="76MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="430">430</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="80Branch" title='Branch' data-type='llvm::MachineInstr *' data-ref="80Branch" data-ref-filename="80Branch">Branch</dfn> =</td></tr>
<tr><th id="431">431</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col6 ref" href="#76MBB" title='MBB' data-ref="76MBB" data-ref-filename="76MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#79BranchPt" title='BranchPt' data-ref="79BranchPt" data-ref-filename="79BranchPt">BranchPt</a>, <a class="local col7 ref" href="#77DL" title='DL' data-ref="77DL" data-ref-filename="77DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CBRANCH_EXECNZ" title='llvm::AMDGPU::S_CBRANCH_EXECNZ' data-ref="llvm::AMDGPU::S_CBRANCH_EXECNZ" data-ref-filename="llvm..AMDGPU..S_CBRANCH_EXECNZ">S_CBRANCH_EXECNZ</a>))</td></tr>
<tr><th id="432">432</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>) {</td></tr>
<tr><th id="435">435</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" data-ref-filename="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'><a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a></span>, <span class='refarg'>*<a class="local col8 ref" href="#78AndN2" title='AndN2' data-ref="78AndN2" data-ref-filename="78AndN2">AndN2</a></span>);</td></tr>
<tr><th id="436">436</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col0 ref" href="#80Branch" title='Branch' data-ref="80Branch" data-ref-filename="80Branch">Branch</a></span>);</td></tr>
<tr><th id="437">437</th><td>  }</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <a class="local col5 ref" href="#75MI" title='MI' data-ref="75MI" data-ref-filename="75MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="440">440</th><td>}</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a></td></tr>
<tr><th id="443">443</th><td><a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118SILowerControlFlow30skipIgnoreExecInstsTrivialSuccERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SILowerControlFlow::skipIgnoreExecInstsTrivialSucc' data-type='MachineBasicBlock::iterator (anonymous namespace)::SILowerControlFlow::skipIgnoreExecInstsTrivialSucc(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator It) const' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow30skipIgnoreExecInstsTrivialSuccERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow30skipIgnoreExecInstsTrivialSuccERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">skipIgnoreExecInstsTrivialSucc</dfn>(</td></tr>
<tr><th id="444">444</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="81MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="81MBB" data-ref-filename="81MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col2 decl" id="82It" title='It' data-type='MachineBasicBlock::iterator' data-ref="82It" data-ref-filename="82It">It</dfn>) <em>const</em> {</td></tr>
<tr><th id="445">445</th><td></td></tr>
<tr><th id="446">446</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet" data-ref-filename="llvm..SmallSet">SmallSet</a>&lt;<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallSet.h.html#256" title='llvm::SmallSet&lt;const llvm::MachineBasicBlock *, 4, std::less&lt;const llvm::MachineBasicBlock *&gt; &gt;::SmallSet' data-ref="_ZN4llvm8SmallSetIPKNS_17MachineBasicBlockELj4ESt4lessIS3_EEC1Ev" data-ref-filename="_ZN4llvm8SmallSetIPKNS_17MachineBasicBlockELj4ESt4lessIS3_EEC1Ev"></a><dfn class="local col3 decl" id="83Visited" title='Visited' data-type='SmallSet&lt;const llvm::MachineBasicBlock *, 4&gt;' data-ref="83Visited" data-ref-filename="83Visited">Visited</dfn>;</td></tr>
<tr><th id="447">447</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col4 decl" id="84B" title='B' data-type='llvm::MachineBasicBlock *' data-ref="84B" data-ref-filename="84B">B</dfn> = &amp;<a class="local col1 ref" href="#81MBB" title='MBB' data-ref="81MBB" data-ref-filename="81MBB">MBB</a>;</td></tr>
<tr><th id="448">448</th><td>  <b>do</b> {</td></tr>
<tr><th id="449">449</th><td>    <b>if</b> (!<a class="local col3 ref" href="#83Visited" title='Visited' data-ref="83Visited" data-ref-filename="83Visited">Visited</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm15SmallPtrSetImpl6insertET_" title='llvm::SmallPtrSetImpl::insert' data-ref="_ZN4llvm15SmallPtrSetImpl6insertET_" data-ref-filename="_ZN4llvm15SmallPtrSetImpl6insertET_">insert</a>(<a class="local col4 ref" href="#84B" title='B' data-ref="84B" data-ref-filename="84B">B</a>).<span class='ref field' title='std::pair&lt;llvm::SmallPtrSetIterator&lt;const llvm::MachineBasicBlock *&gt;, bool&gt;::second' data-ref="std::pair::second" data-ref-filename="std..pair..second">second</span>)</td></tr>
<tr><th id="450">450</th><td>      <b>return</b> <a class="local col1 ref" href="#81MBB" title='MBB' data-ref="81MBB" data-ref-filename="81MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="451">451</th><td></td></tr>
<tr><th id="452">452</th><td>    <em>auto</em> <dfn class="local col5 decl" id="85E" title='E' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="85E" data-ref-filename="85E">E</dfn> = <a class="local col4 ref" href="#84B" title='B' data-ref="84B" data-ref-filename="84B">B</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="453">453</th><td>    <b>for</b> ( ; <a class="local col2 ref" href="#82It" title='It' data-ref="82It" data-ref-filename="82It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#85E" title='E' data-ref="85E" data-ref-filename="85E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col2 ref" href="#82It" title='It' data-ref="82It" data-ref-filename="82It">It</a>) {</td></tr>
<tr><th id="454">454</th><td>      <b>if</b> (<a class="local col2 ref" href="#82It" title='It' data-ref="82It" data-ref-filename="82It">It</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_CLEANUP" title='llvm::AMDGPU::SI_KILL_CLEANUP' data-ref="llvm::AMDGPU::SI_KILL_CLEANUP" data-ref-filename="llvm..AMDGPU..SI_KILL_CLEANUP">SI_KILL_CLEANUP</a>)</td></tr>
<tr><th id="455">455</th><td>        <b>continue</b>;</td></tr>
<tr><th id="456">456</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" title='llvm::SIInstrInfo::mayReadEXEC' data-ref="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo11mayReadEXECERKNS_19MachineRegisterInfoERKNS_12MachineInstrE">mayReadEXEC</a>(*<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#82It" title='It' data-ref="82It" data-ref-filename="82It">It</a>))</td></tr>
<tr><th id="457">457</th><td>        <b>break</b>;</td></tr>
<tr><th id="458">458</th><td>    }</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>    <b>if</b> (<a class="local col2 ref" href="#82It" title='It' data-ref="82It" data-ref-filename="82It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col5 ref" href="#85E" title='E' data-ref="85E" data-ref-filename="85E">E</a>)</td></tr>
<tr><th id="461">461</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1EOS2_"></a><a class="local col2 ref" href="#82It" title='It' data-ref="82It" data-ref-filename="82It">It</a>;</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>    <b>if</b> (<a class="local col4 ref" href="#84B" title='B' data-ref="84B" data-ref-filename="84B">B</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9succ_sizeEv" title='llvm::MachineBasicBlock::succ_size' data-ref="_ZNK4llvm17MachineBasicBlock9succ_sizeEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock9succ_sizeEv">succ_size</a>() != <var>1</var>)</td></tr>
<tr><th id="464">464</th><td>      <b>return</b> <a class="local col1 ref" href="#81MBB" title='MBB' data-ref="81MBB" data-ref-filename="81MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>    <i>// If there is one trivial successor, advance to the next block.</i></td></tr>
<tr><th id="467">467</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="86Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="86Succ" data-ref-filename="86Succ">Succ</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col4 ref" href="#84B" title='B' data-ref="84B" data-ref-filename="84B">B</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>();</td></tr>
<tr><th id="468">468</th><td></td></tr>
<tr><th id="469">469</th><td>    <a class="local col2 ref" href="#82It" title='It' data-ref="82It" data-ref-filename="82It">It</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col6 ref" href="#86Succ" title='Succ' data-ref="86Succ" data-ref-filename="86Succ">Succ</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="470">470</th><td>    <a class="local col4 ref" href="#84B" title='B' data-ref="84B" data-ref-filename="84B">B</a> = <a class="local col6 ref" href="#86Succ" title='Succ' data-ref="86Succ" data-ref-filename="86Succ">Succ</a>;</td></tr>
<tr><th id="471">471</th><td>  } <b>while</b> (<b>true</b>);</td></tr>
<tr><th id="472">472</th><td>}</td></tr>
<tr><th id="473">473</th><td></td></tr>
<tr><th id="474">474</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitEndCf' data-type='llvm::MachineBasicBlock * (anonymous namespace)::SILowerControlFlow::emitEndCf(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE">emitEndCf</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="87MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="87MI" data-ref-filename="87MI">MI</dfn>) {</td></tr>
<tr><th id="475">475</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="88MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="88MBB" data-ref-filename="88MBB">MBB</dfn> = *<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="476">476</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="89DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="89DL" data-ref-filename="89DL">DL</dfn> = <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="90InsPt" title='InsPt' data-type='MachineBasicBlock::iterator' data-ref="90InsPt" data-ref-filename="90InsPt">InsPt</dfn> = <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB" data-ref-filename="88MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td>  <i>// If we have instructions that aren't prolog instructions, split the block</i></td></tr>
<tr><th id="481">481</th><td><i>  // and emit a terminator instruction. This ensures correct spill placement.</i></td></tr>
<tr><th id="482">482</th><td><i>  // FIXME: We should unconditionally split the block here.</i></td></tr>
<tr><th id="483">483</th><td>  <em>bool</em> <dfn class="local col1 decl" id="91NeedBlockSplit" title='NeedBlockSplit' data-type='bool' data-ref="91NeedBlockSplit" data-ref-filename="91NeedBlockSplit">NeedBlockSplit</dfn> = <b>false</b>;</td></tr>
<tr><th id="484">484</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="92DataReg" title='DataReg' data-type='llvm::Register' data-ref="92DataReg" data-ref-filename="92DataReg">DataReg</dfn> = <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="485">485</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="93I" title='I' data-type='MachineBasicBlock::iterator' data-ref="93I" data-ref-filename="93I">I</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#90InsPt" title='InsPt' data-ref="90InsPt" data-ref-filename="90InsPt">InsPt</a>, <dfn class="local col4 decl" id="94E" title='E' data-type='MachineBasicBlock::iterator' data-ref="94E" data-ref-filename="94E">E</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>();</td></tr>
<tr><th id="486">486</th><td>       <a class="local col3 ref" href="#93I" title='I' data-ref="93I" data-ref-filename="93I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#94E" title='E' data-ref="94E" data-ref-filename="94E">E</a>; <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEv" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEv" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEv">++</a><a class="local col3 ref" href="#93I" title='I' data-ref="93I" data-ref-filename="93I">I</a>) {</td></tr>
<tr><th id="487">487</th><td>    <b>if</b> (<a class="local col3 ref" href="#93I" title='I' data-ref="93I" data-ref-filename="93I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#92DataReg" title='DataReg' data-ref="92DataReg" data-ref-filename="92DataReg">DataReg</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TRI" title='(anonymous namespace)::SILowerControlFlow::TRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TRI">TRI</a>)) {</td></tr>
<tr><th id="488">488</th><td>      <a class="local col1 ref" href="#91NeedBlockSplit" title='NeedBlockSplit' data-ref="91NeedBlockSplit" data-ref-filename="91NeedBlockSplit">NeedBlockSplit</a> = <b>true</b>;</td></tr>
<tr><th id="489">489</th><td>      <b>break</b>;</td></tr>
<tr><th id="490">490</th><td>    }</td></tr>
<tr><th id="491">491</th><td>  }</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="95Opcode" title='Opcode' data-type='unsigned int' data-ref="95Opcode" data-ref-filename="95Opcode">Opcode</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::OrOpc" title='(anonymous namespace)::SILowerControlFlow::OrOpc' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::OrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrOpc">OrOpc</a>;</td></tr>
<tr><th id="494">494</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="96SplitBB" title='SplitBB' data-type='llvm::MachineBasicBlock *' data-ref="96SplitBB" data-ref-filename="96SplitBB">SplitBB</dfn> = &amp;<a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB" data-ref-filename="88MBB">MBB</a>;</td></tr>
<tr><th id="495">495</th><td>  <b>if</b> (<a class="local col1 ref" href="#91NeedBlockSplit" title='NeedBlockSplit' data-ref="91NeedBlockSplit" data-ref-filename="91NeedBlockSplit">NeedBlockSplit</a>) {</td></tr>
<tr><th id="496">496</th><td>    <a class="local col6 ref" href="#96SplitBB" title='SplitBB' data-ref="96SplitBB" data-ref-filename="96SplitBB">SplitBB</a> = <a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB" data-ref-filename="88MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock7splitAtERNS_12MachineInstrEbPNS_13LiveIntervalsE" title='llvm::MachineBasicBlock::splitAt' data-ref="_ZN4llvm17MachineBasicBlock7splitAtERNS_12MachineInstrEbPNS_13LiveIntervalsE" data-ref-filename="_ZN4llvm17MachineBasicBlock7splitAtERNS_12MachineInstrEbPNS_13LiveIntervalsE">splitAt</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <i>/*UpdateLiveIns*/</i><b>true</b>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>);</td></tr>
<tr><th id="497">497</th><td>    <a class="local col5 ref" href="#95Opcode" title='Opcode' data-ref="95Opcode" data-ref-filename="95Opcode">Opcode</a> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::OrTermrOpc" title='(anonymous namespace)::SILowerControlFlow::OrTermrOpc' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::OrTermrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrTermrOpc">OrTermrOpc</a>;</td></tr>
<tr><th id="498">498</th><td>    <a class="local col0 ref" href="#90InsPt" title='InsPt' data-ref="90InsPt" data-ref-filename="90InsPt">InsPt</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>;</td></tr>
<tr><th id="499">499</th><td>  }</td></tr>
<tr><th id="500">500</th><td></td></tr>
<tr><th id="501">501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col7 decl" id="97NewMI" title='NewMI' data-type='llvm::MachineInstr *' data-ref="97NewMI" data-ref-filename="97NewMI">NewMI</dfn> =</td></tr>
<tr><th id="502">502</th><td>    <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB" data-ref-filename="88MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#90InsPt" title='InsPt' data-ref="90InsPt" data-ref-filename="90InsPt">InsPt</a>, <a class="local col9 ref" href="#89DL" title='DL' data-ref="89DL" data-ref-filename="89DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#95Opcode" title='Opcode' data-ref="95Opcode" data-ref-filename="95Opcode">Opcode</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="503">503</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="504">504</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="505">505</th><td></td></tr>
<tr><th id="506">506</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LoweredEndCf" title='(anonymous namespace)::SILowerControlFlow::LoweredEndCf' data-use='m' data-ref="(anonymousnamespace)::SILowerControlFlow::LoweredEndCf" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LoweredEndCf">LoweredEndCf</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector6insertERKT_" title='llvm::SetVector::insert' data-ref="_ZN4llvm9SetVector6insertERKT_" data-ref-filename="_ZN4llvm9SetVector6insertERKT_">insert</a>(<a class="local col7 ref" href="#97NewMI" title='NewMI' data-ref="97NewMI" data-ref-filename="97NewMI">NewMI</a>);</td></tr>
<tr><th id="507">507</th><td></td></tr>
<tr><th id="508">508</th><td>  <i>// If this ends control flow which contains kills (as flagged in emitIf)</i></td></tr>
<tr><th id="509">509</th><td><i>  // then insert an SI_KILL_CLEANUP immediately following the exec mask</i></td></tr>
<tr><th id="510">510</th><td><i>  // manipulation.  This can be lowered to early termination if appropriate.</i></td></tr>
<tr><th id="511">511</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col8 decl" id="98CleanUpMI" title='CleanUpMI' data-type='llvm::MachineInstr *' data-ref="98CleanUpMI" data-ref-filename="98CleanUpMI">CleanUpMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="512">512</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::NeedsKillCleanup" title='(anonymous namespace)::SILowerControlFlow::NeedsKillCleanup' data-use='m' data-ref="(anonymousnamespace)::SILowerControlFlow::NeedsKillCleanup" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..NeedsKillCleanup">NeedsKillCleanup</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" title='llvm::SmallPtrSetImpl::count' data-ref="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE" data-ref-filename="_ZNK4llvm15SmallPtrSetImpl5countENS_22add_const_past_pointerIT_vE4typeE">count</a>(&amp;<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>))</td></tr>
<tr><th id="513">513</th><td>    <a class="local col8 ref" href="#98CleanUpMI" title='CleanUpMI' data-ref="98CleanUpMI" data-ref-filename="98CleanUpMI">CleanUpMI</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB" data-ref-filename="88MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#90InsPt" title='InsPt' data-ref="90InsPt" data-ref-filename="90InsPt">InsPt</a>, <a class="local col9 ref" href="#89DL" title='DL' data-ref="89DL" data-ref-filename="89DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_KILL_CLEANUP" title='llvm::AMDGPU::SI_KILL_CLEANUP' data-ref="llvm::AMDGPU::SI_KILL_CLEANUP" data-ref-filename="llvm..AMDGPU..SI_KILL_CLEANUP">SI_KILL_CLEANUP</a>));</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>) {</td></tr>
<tr><th id="516">516</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" title='llvm::LiveIntervals::ReplaceMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_" data-ref-filename="_ZN4llvm13LiveIntervals25ReplaceMachineInstrInMapsERNS_12MachineInstrES2_">ReplaceMachineInstrInMaps</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#97NewMI" title='NewMI' data-ref="97NewMI" data-ref-filename="97NewMI">NewMI</a></span>);</td></tr>
<tr><th id="517">517</th><td>    <b>if</b> (<a class="local col8 ref" href="#98CleanUpMI" title='CleanUpMI' data-ref="98CleanUpMI" data-ref-filename="98CleanUpMI">CleanUpMI</a>)</td></tr>
<tr><th id="518">518</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="local col8 ref" href="#98CleanUpMI" title='CleanUpMI' data-ref="98CleanUpMI" data-ref-filename="98CleanUpMI">CleanUpMI</a></span>);</td></tr>
<tr><th id="519">519</th><td>  }</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td>  <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>)</td></tr>
<tr><th id="524">524</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col7 ref" href="#97NewMI" title='NewMI' data-ref="97NewMI" data-ref-filename="97NewMI">NewMI</a></span>);</td></tr>
<tr><th id="525">525</th><td>  <b>return</b> <a class="local col6 ref" href="#96SplitBB" title='SplitBB' data-ref="96SplitBB" data-ref-filename="96SplitBB">SplitBB</a>;</td></tr>
<tr><th id="526">526</th><td>}</td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><i  data-doc="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE">// Returns replace operands for a logical operation, either single result</i></td></tr>
<tr><th id="529">529</th><td><i  data-doc="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE">// for exec or two operands if source was another equivalent operation.</i></td></tr>
<tr><th id="530">530</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE" title='(anonymous namespace)::SILowerControlFlow::findMaskOperands' data-type='void (anonymous namespace)::SILowerControlFlow::findMaskOperands(llvm::MachineInstr &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp; Src) const' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE">findMaskOperands</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="99MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="99MI" data-ref-filename="99MI">MI</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="100OpNo" title='OpNo' data-type='unsigned int' data-ref="100OpNo" data-ref-filename="100OpNo">OpNo</dfn>,</td></tr>
<tr><th id="531">531</th><td>       <a class="type" href="../../../include/llvm/ADT/APInt.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col1 decl" id="101Src" title='Src' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="101Src" data-ref-filename="101Src">Src</dfn>) <em>const</em> {</td></tr>
<tr><th id="532">532</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="102Op" title='Op' data-type='llvm::MachineOperand &amp;' data-ref="102Op" data-ref-filename="102Op">Op</dfn> = <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI" data-ref-filename="99MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#100OpNo" title='OpNo' data-ref="100OpNo" data-ref-filename="100OpNo">OpNo</a>);</td></tr>
<tr><th id="533">533</th><td>  <b>if</b> (!<a class="local col2 ref" href="#102Op" title='Op' data-ref="102Op" data-ref-filename="102Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col2 ref" href="#102Op" title='Op' data-ref="102Op" data-ref-filename="102Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="534">534</th><td>    <a class="local col1 ref" href="#101Src" title='Src' data-ref="101Src" data-ref-filename="101Src">Src</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col2 ref" href="#102Op" title='Op' data-ref="102Op" data-ref-filename="102Op">Op</a>);</td></tr>
<tr><th id="535">535</th><td>    <b>return</b>;</td></tr>
<tr><th id="536">536</th><td>  }</td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="103Def" title='Def' data-type='llvm::MachineInstr *' data-ref="103Def" data-ref-filename="103Def">Def</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="local col2 ref" href="#102Op" title='Op' data-ref="102Op" data-ref-filename="102Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="539">539</th><td>  <b>if</b> (!<a class="local col3 ref" href="#103Def" title='Def' data-ref="103Def" data-ref-filename="103Def">Def</a> || <a class="local col3 ref" href="#103Def" title='Def' data-ref="103Def" data-ref-filename="103Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() != <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI" data-ref-filename="99MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() ||</td></tr>
<tr><th id="540">540</th><td>      !(<a class="local col3 ref" href="#103Def" title='Def' data-ref="103Def" data-ref-filename="103Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10isFullCopyEv" title='llvm::MachineInstr::isFullCopy' data-ref="_ZNK4llvm12MachineInstr10isFullCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr10isFullCopyEv">isFullCopy</a>() || (<a class="local col3 ref" href="#103Def" title='Def' data-ref="103Def" data-ref-filename="103Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI" data-ref-filename="99MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>())))</td></tr>
<tr><th id="541">541</th><td>    <b>return</b>;</td></tr>
<tr><th id="542">542</th><td></td></tr>
<tr><th id="543">543</th><td>  <i>// Make sure we do not modify exec between def and use.</i></td></tr>
<tr><th id="544">544</th><td><i>  // A copy with implcitly defined exec inserted earlier is an exclusion, it</i></td></tr>
<tr><th id="545">545</th><td><i>  // does not really modify exec.</i></td></tr>
<tr><th id="546">546</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col4 decl" id="104I" title='I' data-type='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;' data-ref="104I" data-ref-filename="104I">I</dfn> = <a class="local col3 ref" href="#103Def" title='Def' data-ref="103Def" data-ref-filename="103Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(); <a class="local col4 ref" href="#104I" title='I' data-ref="104I" data-ref-filename="104I">I</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#99MI" title='MI' data-ref="99MI" data-ref-filename="99MI">MI</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(); <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#104I" title='I' data-ref="104I" data-ref-filename="104I">I</a>)</td></tr>
<tr><th id="547">547</th><td>    <b>if</b> (<a class="local col4 ref" href="#104I" title='I' data-ref="104I" data-ref-filename="104I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" title='llvm::MachineInstr::modifiesRegister' data-ref="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE" data-ref-filename="_ZNK4llvm12MachineInstr16modifiesRegisterENS_8RegisterEPKNS_18TargetRegisterInfoE">modifiesRegister</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TRI" title='(anonymous namespace)::SILowerControlFlow::TRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TRI">TRI</a>) &amp;&amp;</td></tr>
<tr><th id="548">548</th><td>        !(<a class="local col4 ref" href="#104I" title='I' data-ref="104I" data-ref-filename="104I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCopyEv" title='llvm::MachineInstr::isCopy' data-ref="_ZNK4llvm12MachineInstr6isCopyEv" data-ref-filename="_ZNK4llvm12MachineInstr6isCopyEv">isCopy</a>() &amp;&amp; <a class="local col4 ref" href="#104I" title='I' data-ref="104I" data-ref-filename="104I">I</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv" data-ref-filename="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegisterneEj" title='llvm::Register::operator!=' data-ref="_ZNK4llvm8RegisterneEj" data-ref-filename="_ZNK4llvm8RegisterneEj">!=</a> <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>))</td></tr>
<tr><th id="549">549</th><td>      <b>return</b>;</td></tr>
<tr><th id="550">550</th><td></td></tr>
<tr><th id="551">551</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="105SrcOp" title='SrcOp' data-type='const llvm::MachineOperand &amp;' data-ref="105SrcOp" data-ref-filename="105SrcOp">SrcOp</dfn> : <a class="local col3 ref" href="#103Def" title='Def' data-ref="103Def" data-ref-filename="103Def">Def</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17explicit_operandsEv" title='llvm::MachineInstr::explicit_operands' data-ref="_ZN4llvm12MachineInstr17explicit_operandsEv" data-ref-filename="_ZN4llvm12MachineInstr17explicit_operandsEv">explicit_operands</a>())</td></tr>
<tr><th id="552">552</th><td>    <b>if</b> (<a class="local col5 ref" href="#105SrcOp" title='SrcOp' data-ref="105SrcOp" data-ref-filename="105SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#105SrcOp" title='SrcOp' data-ref="105SrcOp" data-ref-filename="105SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>() &amp;&amp;</td></tr>
<tr><th id="553">553</th><td>        (<a class="local col5 ref" href="#105SrcOp" title='SrcOp' data-ref="105SrcOp" data-ref-filename="105SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>().<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>() || <a class="local col5 ref" href="#105SrcOp" title='SrcOp' data-ref="105SrcOp" data-ref-filename="105SrcOp">SrcOp</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>() <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEj" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEj" data-ref-filename="_ZNK4llvm8RegistereqEj">==</a> <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>))</td></tr>
<tr><th id="554">554</th><td>      <a class="local col1 ref" href="#101Src" title='Src' data-ref="101Src" data-ref-filename="101Src">Src</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="local col5 ref" href="#105SrcOp" title='SrcOp' data-ref="105SrcOp" data-ref-filename="105SrcOp">SrcOp</a>);</td></tr>
<tr><th id="555">555</th><td>}</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><i  data-doc="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">// Search and combine pairs of equivalent instructions, like</i></td></tr>
<tr><th id="558">558</th><td><i  data-doc="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">// S_AND_B64 x, (S_AND_B64 x, y) =&gt; S_AND_B64 x, y</i></td></tr>
<tr><th id="559">559</th><td><i  data-doc="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">// S_OR_B64  x, (S_OR_B64  x, y) =&gt; S_OR_B64  x, y</i></td></tr>
<tr><th id="560">560</th><td><i  data-doc="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">// One of the operands is exec mask.</i></td></tr>
<tr><th id="561">561</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::combineMasks' data-type='void (anonymous namespace)::SILowerControlFlow::combineMasks(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">combineMasks</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="106MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="106MI" data-ref-filename="106MI">MI</dfn>) {</td></tr>
<tr><th id="562">562</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MI.getNumExplicitOperands() == <var>3</var>);</td></tr>
<tr><th id="563">563</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col7 decl" id="107Ops" title='Ops' data-type='SmallVector&lt;llvm::MachineOperand, 4&gt;' data-ref="107Ops" data-ref-filename="107Ops">Ops</dfn>;</td></tr>
<tr><th id="564">564</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="108OpToReplace" title='OpToReplace' data-type='unsigned int' data-ref="108OpToReplace" data-ref-filename="108OpToReplace">OpToReplace</dfn> = <var>1</var>;</td></tr>
<tr><th id="565">565</th><td>  <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE" title='(anonymous namespace)::SILowerControlFlow::findMaskOperands' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE">findMaskOperands</a>(<span class='refarg'><a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a></span>, <var>1</var>, <span class='refarg'><a class="local col7 ref" href="#107Ops" title='Ops' data-ref="107Ops" data-ref-filename="107Ops">Ops</a></span>);</td></tr>
<tr><th id="566">566</th><td>  <b>if</b> (<a class="local col7 ref" href="#107Ops" title='Ops' data-ref="107Ops" data-ref-filename="107Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() == <var>1</var>) <a class="local col8 ref" href="#108OpToReplace" title='OpToReplace' data-ref="108OpToReplace" data-ref-filename="108OpToReplace">OpToReplace</a> = <var>2</var>; <i>// First operand can be exec or its copy</i></td></tr>
<tr><th id="567">567</th><td>  <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE" title='(anonymous namespace)::SILowerControlFlow::findMaskOperands' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow16findMaskOperandsERN4llvm12MachineInstrEjRNS1_15SmallVectorImplINS1_14MachineOperandEEE">findMaskOperands</a>(<span class='refarg'><a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a></span>, <var>2</var>, <span class='refarg'><a class="local col7 ref" href="#107Ops" title='Ops' data-ref="107Ops" data-ref-filename="107Ops">Ops</a></span>);</td></tr>
<tr><th id="568">568</th><td>  <b>if</b> (<a class="local col7 ref" href="#107Ops" title='Ops' data-ref="107Ops" data-ref-filename="107Ops">Ops</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() != <var>3</var>) <b>return</b>;</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109UniqueOpndIdx" title='UniqueOpndIdx' data-type='unsigned int' data-ref="109UniqueOpndIdx" data-ref-filename="109UniqueOpndIdx">UniqueOpndIdx</dfn>;</td></tr>
<tr><th id="571">571</th><td>  <b>if</b> (<a class="local col7 ref" href="#107Ops" title='Ops' data-ref="107Ops" data-ref-filename="107Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col7 ref" href="#107Ops" title='Ops' data-ref="107Ops" data-ref-filename="107Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>)) <a class="local col9 ref" href="#109UniqueOpndIdx" title='UniqueOpndIdx' data-ref="109UniqueOpndIdx" data-ref-filename="109UniqueOpndIdx">UniqueOpndIdx</a> = <var>2</var>;</td></tr>
<tr><th id="572">572</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#107Ops" title='Ops' data-ref="107Ops" data-ref-filename="107Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>0</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col7 ref" href="#107Ops" title='Ops' data-ref="107Ops" data-ref-filename="107Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>)) <a class="local col9 ref" href="#109UniqueOpndIdx" title='UniqueOpndIdx' data-ref="109UniqueOpndIdx" data-ref-filename="109UniqueOpndIdx">UniqueOpndIdx</a> = <var>1</var>;</td></tr>
<tr><th id="573">573</th><td>  <b>else</b> <b>if</b> (<a class="local col7 ref" href="#107Ops" title='Ops' data-ref="107Ops" data-ref-filename="107Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>1</var>]</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" title='llvm::MachineOperand::isIdenticalTo' data-ref="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_" data-ref-filename="_ZNK4llvm14MachineOperand13isIdenticalToERKS0_">isIdenticalTo</a>(<a class="local col7 ref" href="#107Ops" title='Ops' data-ref="107Ops" data-ref-filename="107Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<var>2</var>]</a>)) <a class="local col9 ref" href="#109UniqueOpndIdx" title='UniqueOpndIdx' data-ref="109UniqueOpndIdx" data-ref-filename="109UniqueOpndIdx">UniqueOpndIdx</a> = <var>1</var>;</td></tr>
<tr><th id="574">574</th><td>  <b>else</b> <b>return</b>;</td></tr>
<tr><th id="575">575</th><td></td></tr>
<tr><th id="576">576</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="110Reg" title='Reg' data-type='llvm::Register' data-ref="110Reg" data-ref-filename="110Reg">Reg</dfn> = <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#108OpToReplace" title='OpToReplace' data-ref="108OpToReplace" data-ref-filename="108OpToReplace">OpToReplace</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="577">577</th><td>  <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr13RemoveOperandEj" title='llvm::MachineInstr::RemoveOperand' data-ref="_ZN4llvm12MachineInstr13RemoveOperandEj" data-ref-filename="_ZN4llvm12MachineInstr13RemoveOperandEj">RemoveOperand</a>(<a class="local col8 ref" href="#108OpToReplace" title='OpToReplace' data-ref="108OpToReplace" data-ref-filename="108OpToReplace">OpToReplace</a>);</td></tr>
<tr><th id="578">578</th><td>  <a class="local col6 ref" href="#106MI" title='MI' data-ref="106MI" data-ref-filename="106MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col7 ref" href="#107Ops" title='Ops' data-ref="107Ops" data-ref-filename="107Ops">Ops</a><a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col9 ref" href="#109UniqueOpndIdx" title='UniqueOpndIdx' data-ref="109UniqueOpndIdx" data-ref-filename="109UniqueOpndIdx">UniqueOpndIdx</a>]</a>);</td></tr>
<tr><th id="579">579</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE" title='llvm::MachineRegisterInfo::use_empty' data-ref="_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo9use_emptyENS_8RegisterE">use_empty</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg" data-ref-filename="110Reg">Reg</a>))</td></tr>
<tr><th id="580">580</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#110Reg" title='Reg' data-ref="110Reg" data-ref-filename="110Reg">Reg</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="581">581</th><td>}</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118SILowerControlFlow13optimizeEndCfEv" title='(anonymous namespace)::SILowerControlFlow::optimizeEndCf' data-type='void (anonymous namespace)::SILowerControlFlow::optimizeEndCf()' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow13optimizeEndCfEv" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow13optimizeEndCfEv">optimizeEndCf</dfn>() {</td></tr>
<tr><th id="584">584</th><td>  <i>// If the only instruction immediately following this END_CF is an another</i></td></tr>
<tr><th id="585">585</th><td><i>  // END_CF in the only successor we can avoid emitting exec mask restore here.</i></td></tr>
<tr><th id="586">586</th><td>  <b>if</b> (!<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#RemoveRedundantEndcf" title='RemoveRedundantEndcf' data-use='m' data-ref="RemoveRedundantEndcf" data-ref-filename="RemoveRedundantEndcf">RemoveRedundantEndcf</a>)</td></tr>
<tr><th id="587">587</th><td>    <b>return</b>;</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="111MI" title='MI' data-type='llvm::MachineInstr *' data-ref="111MI" data-ref-filename="111MI">MI</dfn> : <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LoweredEndCf" title='(anonymous namespace)::SILowerControlFlow::LoweredEndCf' data-ref="(anonymousnamespace)::SILowerControlFlow::LoweredEndCf" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LoweredEndCf">LoweredEndCf</a>) {</td></tr>
<tr><th id="590">590</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="112MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="112MBB" data-ref-filename="112MBB">MBB</dfn> = *<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="591">591</th><td>    <em>auto</em> <dfn class="local col3 decl" id="113Next" title='Next' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="113Next" data-ref-filename="113Next">Next</dfn> =</td></tr>
<tr><th id="592">592</th><td>      <a class="tu member fn" href="#_ZNK12_GLOBAL__N_118SILowerControlFlow30skipIgnoreExecInstsTrivialSuccERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::SILowerControlFlow::skipIgnoreExecInstsTrivialSucc' data-use='c' data-ref="_ZNK12_GLOBAL__N_118SILowerControlFlow30skipIgnoreExecInstsTrivialSuccERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZNK12_GLOBAL__N_118SILowerControlFlow30skipIgnoreExecInstsTrivialSuccERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">skipIgnoreExecInstsTrivialSucc</a>(<span class='refarg'><a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB" data-ref-filename="112MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>()));</td></tr>
<tr><th id="593">593</th><td>    <b>if</b> (<a class="local col3 ref" href="#113Next" title='Next' data-ref="113Next" data-ref-filename="113Next">Next</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator==' data-ref="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmeqERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">==</a> <a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB" data-ref-filename="112MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>() || !<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LoweredEndCf" title='(anonymous namespace)::SILowerControlFlow::LoweredEndCf' data-use='m' data-ref="(anonymousnamespace)::SILowerControlFlow::LoweredEndCf" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LoweredEndCf">LoweredEndCf</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZNK4llvm9SetVector5countERKT_" title='llvm::SetVector::count' data-ref="_ZNK4llvm9SetVector5countERKT_" data-ref-filename="_ZNK4llvm9SetVector5countERKT_">count</a>(&amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#113Next" title='Next' data-ref="113Next" data-ref-filename="113Next">Next</a>))</td></tr>
<tr><th id="594">594</th><td>      <b>continue</b>;</td></tr>
<tr><th id="595">595</th><td>    <i>// Only skip inner END_CF if outer ENDCF belongs to SI_IF.</i></td></tr>
<tr><th id="596">596</th><td><i>    // If that belongs to SI_ELSE then saved mask has an inverted value.</i></td></tr>
<tr><th id="597">597</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="114SavedExec" title='SavedExec' data-type='llvm::Register' data-ref="114SavedExec" data-ref-filename="114SavedExec">SavedExec</dfn></td></tr>
<tr><th id="598">598</th><td>      = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" title='llvm::SIInstrInfo::getNamedOperand' data-ref="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj" data-ref-filename="_ZNK4llvm11SIInstrInfo15getNamedOperandERNS_12MachineInstrEj">getNamedOperand</a>(<span class='refarg'><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#113Next" title='Next' data-ref="113Next" data-ref-filename="113Next">Next</a></span>, <span class="namespace">AMDGPU::OpName::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::OpName::src1" title='llvm::AMDGPU::OpName::src1' data-ref="llvm::AMDGPU::OpName::src1" data-ref-filename="llvm..AMDGPU..OpName..src1">src1</a>)-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="599">599</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(SavedExec.isVirtual() &amp;&amp; <q>"Expected saved exec to be src1!"</q>);</td></tr>
<tr><th id="600">600</th><td></td></tr>
<tr><th id="601">601</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="115Def" title='Def' data-type='const llvm::MachineInstr *' data-ref="115Def" data-ref-filename="115Def">Def</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getUniqueVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo16getUniqueVRegDefENS_8RegisterE">getUniqueVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#114SavedExec" title='SavedExec' data-ref="114SavedExec" data-ref-filename="114SavedExec">SavedExec</a>);</td></tr>
<tr><th id="602">602</th><td>    <b>if</b> (<a class="local col5 ref" href="#115Def" title='Def' data-ref="115Def" data-ref-filename="115Def">Def</a> &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LoweredIf" title='(anonymous namespace)::SILowerControlFlow::LoweredIf' data-use='m' data-ref="(anonymousnamespace)::SILowerControlFlow::LoweredIf" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LoweredIf">LoweredIf</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" title='llvm::detail::DenseSetImpl::count' data-ref="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE" data-ref-filename="_ZNK4llvm6detail12DenseSetImpl5countENS_26const_pointer_or_const_refIT_vE4typeE">count</a>(<a class="local col4 ref" href="#114SavedExec" title='SavedExec' data-ref="114SavedExec" data-ref-filename="114SavedExec">SavedExec</a>)) {</td></tr>
<tr><th id="603">603</th><td>      <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Skip redundant "</q>; MI-&gt;dump());</td></tr>
<tr><th id="604">604</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>)</td></tr>
<tr><th id="605">605</th><td>        <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'>*<a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a></span>);</td></tr>
<tr><th id="606">606</th><td>      <a class="local col1 ref" href="#111MI" title='MI' data-ref="111MI" data-ref-filename="111MI">MI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="607">607</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILowerControlFlow::removeMBBifRedundant' data-use='c' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockE">removeMBBifRedundant</a>(<span class='refarg'><a class="local col2 ref" href="#112MBB" title='MBB' data-ref="112MBB" data-ref-filename="112MBB">MBB</a></span>);</td></tr>
<tr><th id="608">608</th><td>    }</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td>}</td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::process' data-type='llvm::MachineBasicBlock * (anonymous namespace)::SILowerControlFlow::process(llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE">process</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="116MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="116MI" data-ref-filename="116MI">MI</dfn>) {</td></tr>
<tr><th id="613">613</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="117MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="117MBB" data-ref-filename="117MBB">MBB</dfn> = *<a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="614">614</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="118I" title='I' data-type='MachineBasicBlock::iterator' data-ref="118I" data-ref-filename="118I">I</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE">(</a><a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a>);</td></tr>
<tr><th id="615">615</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="119Prev" title='Prev' data-type='llvm::MachineInstr *' data-ref="119Prev" data-ref-filename="119Prev">Prev</dfn> = (<a class="local col8 ref" href="#118I" title='I' data-ref="118I" data-ref-filename="118I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#117MBB" title='MBB' data-ref="117MBB" data-ref-filename="117MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>()) ? &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a>(<span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#118I" title='I' data-ref="118I" data-ref-filename="118I">I</a>)) : <b>nullptr</b>;</td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col0 decl" id="120SplitBB" title='SplitBB' data-type='llvm::MachineBasicBlock *' data-ref="120SplitBB" data-ref-filename="120SplitBB">SplitBB</dfn> = &amp;<a class="local col7 ref" href="#117MBB" title='MBB' data-ref="117MBB" data-ref-filename="117MBB">MBB</a>;</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td>  <b>switch</b> (<a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="620">620</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_IF" title='llvm::AMDGPU::SI_IF' data-ref="llvm::AMDGPU::SI_IF" data-ref-filename="llvm..AMDGPU..SI_IF">SI_IF</a>:</td></tr>
<tr><th id="621">621</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitIf' data-use='c' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE">emitIf</a>(<span class='refarg'><a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a></span>);</td></tr>
<tr><th id="622">622</th><td>    <b>break</b>;</td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_ELSE" title='llvm::AMDGPU::SI_ELSE' data-ref="llvm::AMDGPU::SI_ELSE" data-ref-filename="llvm..AMDGPU..SI_ELSE">SI_ELSE</a>:</td></tr>
<tr><th id="625">625</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitElse' data-use='c' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow8emitElseERN4llvm12MachineInstrE">emitElse</a>(<span class='refarg'><a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a></span>);</td></tr>
<tr><th id="626">626</th><td>    <b>break</b>;</td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_IF_BREAK" title='llvm::AMDGPU::SI_IF_BREAK' data-ref="llvm::AMDGPU::SI_IF_BREAK" data-ref-filename="llvm..AMDGPU..SI_IF_BREAK">SI_IF_BREAK</a>:</td></tr>
<tr><th id="629">629</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitIfBreak' data-use='c' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow11emitIfBreakERN4llvm12MachineInstrE">emitIfBreak</a>(<span class='refarg'><a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a></span>);</td></tr>
<tr><th id="630">630</th><td>    <b>break</b>;</td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_LOOP" title='llvm::AMDGPU::SI_LOOP' data-ref="llvm::AMDGPU::SI_LOOP" data-ref-filename="llvm..AMDGPU..SI_LOOP">SI_LOOP</a>:</td></tr>
<tr><th id="633">633</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitLoop' data-use='c' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow8emitLoopERN4llvm12MachineInstrE">emitLoop</a>(<span class='refarg'><a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a></span>);</td></tr>
<tr><th id="634">634</th><td>    <b>break</b>;</td></tr>
<tr><th id="635">635</th><td></td></tr>
<tr><th id="636">636</th><td>  <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_END_CF" title='llvm::AMDGPU::SI_END_CF' data-ref="llvm::AMDGPU::SI_END_CF" data-ref-filename="llvm..AMDGPU..SI_END_CF">SI_END_CF</a>:</td></tr>
<tr><th id="637">637</th><td>    <a class="local col0 ref" href="#120SplitBB" title='SplitBB' data-ref="120SplitBB" data-ref-filename="120SplitBB">SplitBB</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::emitEndCf' data-use='c' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow9emitEndCfERN4llvm12MachineInstrE">emitEndCf</a>(<span class='refarg'><a class="local col6 ref" href="#116MI" title='MI' data-ref="116MI" data-ref-filename="116MI">MI</a></span>);</td></tr>
<tr><th id="638">638</th><td>    <b>break</b>;</td></tr>
<tr><th id="639">639</th><td></td></tr>
<tr><th id="640">640</th><td>  <b>default</b>:</td></tr>
<tr><th id="641">641</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(<b>false</b> &amp;&amp; <q>"Attempt to process unsupported instruction"</q>);</td></tr>
<tr><th id="642">642</th><td>    <b>break</b>;</td></tr>
<tr><th id="643">643</th><td>  }</td></tr>
<tr><th id="644">644</th><td></td></tr>
<tr><th id="645">645</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col1 decl" id="121Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="121Next" data-ref-filename="121Next">Next</dfn>;</td></tr>
<tr><th id="646">646</th><td>  <b>for</b> (<a class="local col8 ref" href="#118I" title='I' data-ref="118I" data-ref-filename="118I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col9 ref" href="#119Prev" title='Prev' data-ref="119Prev" data-ref-filename="119Prev">Prev</a> ? <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE"></a><a class="local col9 ref" href="#119Prev" title='Prev' data-ref="119Prev" data-ref-filename="119Prev">Prev</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>() : <a class="local col7 ref" href="#117MBB" title='MBB' data-ref="117MBB" data-ref-filename="117MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col8 ref" href="#118I" title='I' data-ref="118I" data-ref-filename="118I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col7 ref" href="#117MBB" title='MBB' data-ref="117MBB" data-ref-filename="117MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(); <a class="local col8 ref" href="#118I" title='I' data-ref="118I" data-ref-filename="118I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col1 ref" href="#121Next" title='Next' data-ref="121Next" data-ref-filename="121Next">Next</a>) {</td></tr>
<tr><th id="647">647</th><td>    <a class="local col1 ref" href="#121Next" title='Next' data-ref="121Next" data-ref-filename="121Next">Next</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#118I" title='I' data-ref="118I" data-ref-filename="118I">I</a>);</td></tr>
<tr><th id="648">648</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="122MaskMI" title='MaskMI' data-type='llvm::MachineInstr &amp;' data-ref="122MaskMI" data-ref-filename="122MaskMI">MaskMI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#118I" title='I' data-ref="118I" data-ref-filename="118I">I</a>;</td></tr>
<tr><th id="649">649</th><td>    <b>switch</b> (<a class="local col2 ref" href="#122MaskMI" title='MaskMI' data-ref="122MaskMI" data-ref-filename="122MaskMI">MaskMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="650">650</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>:</td></tr>
<tr><th id="651">651</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64" title='llvm::AMDGPU::S_OR_B64' data-ref="llvm::AMDGPU::S_OR_B64" data-ref-filename="llvm..AMDGPU..S_OR_B64">S_OR_B64</a>:</td></tr>
<tr><th id="652">652</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>:</td></tr>
<tr><th id="653">653</th><td>    <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>:</td></tr>
<tr><th id="654">654</th><td>      <i>// Cleanup bit manipulations on exec mask</i></td></tr>
<tr><th id="655">655</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::combineMasks' data-use='c' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow12combineMasksERN4llvm12MachineInstrE">combineMasks</a>(<span class='refarg'><a class="local col2 ref" href="#122MaskMI" title='MaskMI' data-ref="122MaskMI" data-ref-filename="122MaskMI">MaskMI</a></span>);</td></tr>
<tr><th id="656">656</th><td>      <b>break</b>;</td></tr>
<tr><th id="657">657</th><td>    <b>default</b>:</td></tr>
<tr><th id="658">658</th><td>      <a class="local col8 ref" href="#118I" title='I' data-ref="118I" data-ref-filename="118I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#117MBB" title='MBB' data-ref="117MBB" data-ref-filename="117MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="659">659</th><td>      <b>break</b>;</td></tr>
<tr><th id="660">660</th><td>    }</td></tr>
<tr><th id="661">661</th><td>  }</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <b>return</b> <a class="local col0 ref" href="#120SplitBB" title='SplitBB' data-ref="120SplitBB" data-ref-filename="120SplitBB">SplitBB</a>;</td></tr>
<tr><th id="664">664</th><td>}</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::lowerInitExec' data-type='void (anonymous namespace)::SILowerControlFlow::lowerInitExec(llvm::MachineBasicBlock * MBB, llvm::MachineInstr &amp; MI)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE">lowerInitExec</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="123MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="123MBB" data-ref-filename="123MBB">MBB</dfn>,</td></tr>
<tr><th id="667">667</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="124MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="124MI" data-ref-filename="124MI">MI</dfn>) {</td></tr>
<tr><th id="668">668</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="125MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="125MF" data-ref-filename="125MF">MF</dfn> = *<a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB" data-ref-filename="123MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="669">669</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col6 decl" id="126ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="126ST" data-ref-filename="126ST">ST</dfn> = <a class="local col5 ref" href="#125MF" title='MF' data-ref="125MF" data-ref-filename="125MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="670">670</th><td>  <em>bool</em> <dfn class="local col7 decl" id="127IsWave32" title='IsWave32' data-type='bool' data-ref="127IsWave32" data-ref-filename="127IsWave32">IsWave32</dfn> = <a class="local col6 ref" href="#126ST" title='ST' data-ref="126ST" data-ref-filename="126ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>();</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>  <b>if</b> (<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>() == <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_INIT_EXEC" title='llvm::AMDGPU::SI_INIT_EXEC' data-ref="llvm::AMDGPU::SI_INIT_EXEC" data-ref-filename="llvm..AMDGPU..SI_INIT_EXEC">SI_INIT_EXEC</a>) {</td></tr>
<tr><th id="673">673</th><td>    <i>// This should be before all vector instructions.</i></td></tr>
<tr><th id="674">674</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB" data-ref-filename="123MBB">MBB</a></span>, <a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB" data-ref-filename="123MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="675">675</th><td>            <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#127IsWave32" title='IsWave32' data-ref="127IsWave32" data-ref-filename="127IsWave32">IsWave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32" title='llvm::AMDGPU::S_MOV_B32' data-ref="llvm::AMDGPU::S_MOV_B32" data-ref-filename="llvm..AMDGPU..S_MOV_B32">S_MOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64" title='llvm::AMDGPU::S_MOV_B64' data-ref="llvm::AMDGPU::S_MOV_B64" data-ref-filename="llvm..AMDGPU..S_MOV_B64">S_MOV_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="676">676</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="677">677</th><td>    <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>)</td></tr>
<tr><th id="678">678</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a></span>);</td></tr>
<tr><th id="679">679</th><td>    <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="680">680</th><td>    <b>return</b>;</td></tr>
<tr><th id="681">681</th><td>  }</td></tr>
<tr><th id="682">682</th><td></td></tr>
<tr><th id="683">683</th><td>  <i>// Extract the thread count from an SGPR input and set EXEC accordingly.</i></td></tr>
<tr><th id="684">684</th><td><i>  // Since BFM can't shift by 64, handle that case with CMP + CMOV.</i></td></tr>
<tr><th id="685">685</th><td><i>  //</i></td></tr>
<tr><th id="686">686</th><td><i>  // S_BFE_U32 count, input, {shift, 7}</i></td></tr>
<tr><th id="687">687</th><td><i>  // S_BFM_B64 exec, count, 0</i></td></tr>
<tr><th id="688">688</th><td><i>  // S_CMP_EQ_U32 count, 64</i></td></tr>
<tr><th id="689">689</th><td><i>  // S_CMOV_B64 exec, -1</i></td></tr>
<tr><th id="690">690</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="128InputReg" title='InputReg' data-type='llvm::Register' data-ref="128InputReg" data-ref-filename="128InputReg">InputReg</dfn> = <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="691">691</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="129FirstMI" title='FirstMI' data-type='llvm::MachineInstr *' data-ref="129FirstMI" data-ref-filename="129FirstMI">FirstMI</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB" data-ref-filename="123MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>();</td></tr>
<tr><th id="692">692</th><td>  <b>if</b> (<a class="local col8 ref" href="#128InputReg" title='InputReg' data-ref="128InputReg" data-ref-filename="128InputReg">InputReg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8Register9isVirtualEv" title='llvm::Register::isVirtual' data-ref="_ZNK4llvm8Register9isVirtualEv" data-ref-filename="_ZNK4llvm8Register9isVirtualEv">isVirtual</a>()) {</td></tr>
<tr><th id="693">693</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col0 decl" id="130DefInstr" title='DefInstr' data-type='llvm::MachineInstr *' data-ref="130DefInstr" data-ref-filename="130DefInstr">DefInstr</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" title='llvm::MachineRegisterInfo::getVRegDef' data-ref="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE" data-ref-filename="_ZNK4llvm19MachineRegisterInfo10getVRegDefENS_8RegisterE">getVRegDef</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#128InputReg" title='InputReg' data-ref="128InputReg" data-ref-filename="128InputReg">InputReg</a>);</td></tr>
<tr><th id="694">694</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(DefInstr &amp;&amp; DefInstr-&gt;isCopy());</td></tr>
<tr><th id="695">695</th><td>    <b>if</b> (<a class="local col0 ref" href="#130DefInstr" title='DefInstr' data-ref="130DefInstr" data-ref-filename="130DefInstr">DefInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>() == <a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB" data-ref-filename="123MBB">MBB</a>) {</td></tr>
<tr><th id="696">696</th><td>      <b>if</b> (<a class="local col0 ref" href="#130DefInstr" title='DefInstr' data-ref="130DefInstr" data-ref-filename="130DefInstr">DefInstr</a> != <a class="local col9 ref" href="#129FirstMI" title='FirstMI' data-ref="129FirstMI" data-ref-filename="129FirstMI">FirstMI</a>) {</td></tr>
<tr><th id="697">697</th><td>        <i>// If the `InputReg` is defined in current block, we also need to</i></td></tr>
<tr><th id="698">698</th><td><i>        // move that instruction to the beginning of the block.</i></td></tr>
<tr><th id="699">699</th><td>        <a class="local col0 ref" href="#130DefInstr" title='DefInstr' data-ref="130DefInstr" data-ref-filename="130DefInstr">DefInstr</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr16removeFromParentEv" title='llvm::MachineInstr::removeFromParent' data-ref="_ZN4llvm12MachineInstr16removeFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr16removeFromParentEv">removeFromParent</a>();</td></tr>
<tr><th id="700">700</th><td>        <a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB" data-ref-filename="123MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" title='llvm::MachineBasicBlock::insert' data-ref="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_" data-ref-filename="_ZN4llvm17MachineBasicBlock6insertENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS2_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator7pointerE"></a><a class="local col9 ref" href="#129FirstMI" title='FirstMI' data-ref="129FirstMI" data-ref-filename="129FirstMI">FirstMI</a>, <a class="local col0 ref" href="#130DefInstr" title='DefInstr' data-ref="130DefInstr" data-ref-filename="130DefInstr">DefInstr</a>);</td></tr>
<tr><th id="701">701</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>)</td></tr>
<tr><th id="702">702</th><td>          <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" title='llvm::LiveIntervals::handleMove' data-ref="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb" data-ref-filename="_ZN4llvm13LiveIntervals10handleMoveERNS_12MachineInstrEb">handleMove</a>(<span class='refarg'>*<a class="local col0 ref" href="#130DefInstr" title='DefInstr' data-ref="130DefInstr" data-ref-filename="130DefInstr">DefInstr</a></span>);</td></tr>
<tr><th id="703">703</th><td>      } <b>else</b> {</td></tr>
<tr><th id="704">704</th><td>        <i>// If first instruction is definition then move pointer after it.</i></td></tr>
<tr><th id="705">705</th><td>        <a class="local col9 ref" href="#129FirstMI" title='FirstMI' data-ref="129FirstMI" data-ref-filename="129FirstMI">FirstMI</a> = &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="local col9 ref" href="#129FirstMI" title='FirstMI' data-ref="129FirstMI" data-ref-filename="129FirstMI">FirstMI</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="706">706</th><td>      }</td></tr>
<tr><th id="707">707</th><td>    }</td></tr>
<tr><th id="708">708</th><td>  }</td></tr>
<tr><th id="709">709</th><td></td></tr>
<tr><th id="710">710</th><td>  <i>// Insert instruction sequence at block beginning (before vector operations).</i></td></tr>
<tr><th id="711">711</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="131DL" title='DL' data-type='const llvm::DebugLoc' data-ref="131DL" data-ref-filename="131DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="712">712</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="132WavefrontSize" title='WavefrontSize' data-type='const unsigned int' data-ref="132WavefrontSize" data-ref-filename="132WavefrontSize">WavefrontSize</dfn> = <a class="local col6 ref" href="#126ST" title='ST' data-ref="126ST" data-ref-filename="126ST">ST</a>.<a class="ref fn" href="AMDGPUSubtarget.h.html#_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" title='llvm::AMDGPUSubtarget::getWavefrontSize' data-ref="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv" data-ref-filename="_ZNK4llvm15AMDGPUSubtarget16getWavefrontSizeEv">getWavefrontSize</a>();</td></tr>
<tr><th id="713">713</th><td>  <em>const</em> <em>unsigned</em> <dfn class="local col3 decl" id="133Mask" title='Mask' data-type='const unsigned int' data-ref="133Mask" data-ref-filename="133Mask">Mask</dfn> = (<a class="local col2 ref" href="#132WavefrontSize" title='WavefrontSize' data-ref="132WavefrontSize" data-ref-filename="132WavefrontSize">WavefrontSize</a> &lt;&lt; <var>1</var>) - <var>1</var>;</td></tr>
<tr><th id="714">714</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="134CountReg" title='CountReg' data-type='llvm::Register' data-ref="134CountReg" data-ref-filename="134CountReg">CountReg</dfn> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" title='llvm::MachineRegisterInfo::createVirtualRegister' data-ref="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE" data-ref-filename="_ZN4llvm19MachineRegisterInfo21createVirtualRegisterEPKNS_19TargetRegisterClassENS_9StringRefE">createVirtualRegister</a>(&amp;<span class="namespace">AMDGPU::</span><a class="ref" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::SGPR_32RegClass" title='llvm::AMDGPU::SGPR_32RegClass' data-ref="llvm::AMDGPU::SGPR_32RegClass" data-ref-filename="llvm..AMDGPU..SGPR_32RegClass">SGPR_32RegClass</a>);</td></tr>
<tr><th id="715">715</th><td>  <em>auto</em> <dfn class="local col5 decl" id="135BfeMI" title='BfeMI' data-type='llvm::MachineInstrBuilder' data-ref="135BfeMI" data-ref-filename="135BfeMI">BfeMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB" data-ref-filename="123MBB">MBB</a></span>, <a class="local col9 ref" href="#129FirstMI" title='FirstMI' data-ref="129FirstMI" data-ref-filename="129FirstMI">FirstMI</a>, <a class="local col1 ref" href="#131DL" title='DL' data-ref="131DL" data-ref-filename="131DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFE_U32" title='llvm::AMDGPU::S_BFE_U32' data-ref="llvm::AMDGPU::S_BFE_U32" data-ref-filename="llvm..AMDGPU..S_BFE_U32">S_BFE_U32</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#134CountReg" title='CountReg' data-ref="134CountReg" data-ref-filename="134CountReg">CountReg</a>)</td></tr>
<tr><th id="716">716</th><td>                   .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#128InputReg" title='InputReg' data-ref="128InputReg" data-ref-filename="128InputReg">InputReg</a>)</td></tr>
<tr><th id="717">717</th><td>                   .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() &amp; <a class="local col3 ref" href="#133Mask" title='Mask' data-ref="133Mask" data-ref-filename="133Mask">Mask</a>) | <var>0x70000</var>);</td></tr>
<tr><th id="718">718</th><td>  <em>auto</em> <dfn class="local col6 decl" id="136BfmMI" title='BfmMI' data-type='llvm::MachineInstrBuilder' data-ref="136BfmMI" data-ref-filename="136BfmMI">BfmMI</dfn> =</td></tr>
<tr><th id="719">719</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB" data-ref-filename="123MBB">MBB</a></span>, <a class="local col9 ref" href="#129FirstMI" title='FirstMI' data-ref="129FirstMI" data-ref-filename="129FirstMI">FirstMI</a>, <a class="local col1 ref" href="#131DL" title='DL' data-ref="131DL" data-ref-filename="131DL">DL</a>,</td></tr>
<tr><th id="720">720</th><td>              <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#127IsWave32" title='IsWave32' data-ref="127IsWave32" data-ref-filename="127IsWave32">IsWave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFM_B32" title='llvm::AMDGPU::S_BFM_B32' data-ref="llvm::AMDGPU::S_BFM_B32" data-ref-filename="llvm..AMDGPU..S_BFM_B32">S_BFM_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BFM_B64" title='llvm::AMDGPU::S_BFM_B64' data-ref="llvm::AMDGPU::S_BFM_B64" data-ref-filename="llvm..AMDGPU..S_BFM_B64">S_BFM_B64</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="721">721</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#134CountReg" title='CountReg' data-ref="134CountReg" data-ref-filename="134CountReg">CountReg</a>)</td></tr>
<tr><th id="722">722</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="723">723</th><td>  <em>auto</em> <dfn class="local col7 decl" id="137CmpMI" title='CmpMI' data-type='llvm::MachineInstrBuilder' data-ref="137CmpMI" data-ref-filename="137CmpMI">CmpMI</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB" data-ref-filename="123MBB">MBB</a></span>, <a class="local col9 ref" href="#129FirstMI" title='FirstMI' data-ref="129FirstMI" data-ref-filename="129FirstMI">FirstMI</a>, <a class="local col1 ref" href="#131DL" title='DL' data-ref="131DL" data-ref-filename="131DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMP_EQ_U32" title='llvm::AMDGPU::S_CMP_EQ_U32' data-ref="llvm::AMDGPU::S_CMP_EQ_U32" data-ref-filename="llvm..AMDGPU..S_CMP_EQ_U32">S_CMP_EQ_U32</a>))</td></tr>
<tr><th id="724">724</th><td>                   .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#134CountReg" title='CountReg' data-ref="134CountReg" data-ref-filename="134CountReg">CountReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="725">725</th><td>                   .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#132WavefrontSize" title='WavefrontSize' data-ref="132WavefrontSize" data-ref-filename="132WavefrontSize">WavefrontSize</a>);</td></tr>
<tr><th id="726">726</th><td>  <em>auto</em> <dfn class="local col8 decl" id="138CmovMI" title='CmovMI' data-type='llvm::MachineInstrBuilder' data-ref="138CmovMI" data-ref-filename="138CmovMI">CmovMI</dfn> =</td></tr>
<tr><th id="727">727</th><td>      <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'>*<a class="local col3 ref" href="#123MBB" title='MBB' data-ref="123MBB" data-ref-filename="123MBB">MBB</a></span>, <a class="local col9 ref" href="#129FirstMI" title='FirstMI' data-ref="129FirstMI" data-ref-filename="129FirstMI">FirstMI</a>, <a class="local col1 ref" href="#131DL" title='DL' data-ref="131DL" data-ref-filename="131DL">DL</a>,</td></tr>
<tr><th id="728">728</th><td>              <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#127IsWave32" title='IsWave32' data-ref="127IsWave32" data-ref-filename="127IsWave32">IsWave32</a> ? <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMOV_B32" title='llvm::AMDGPU::S_CMOV_B32' data-ref="llvm::AMDGPU::S_CMOV_B32" data-ref-filename="llvm..AMDGPU..S_CMOV_B32">S_CMOV_B32</a> : <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_CMOV_B64" title='llvm::AMDGPU::S_CMOV_B64' data-ref="llvm::AMDGPU::S_CMOV_B64" data-ref-filename="llvm..AMDGPU..S_CMOV_B64">S_CMOV_B64</a>),</td></tr>
<tr><th id="729">729</th><td>              <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a>)</td></tr>
<tr><th id="730">730</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>1</var>);</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>) {</td></tr>
<tr><th id="733">733</th><td>    <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="734">734</th><td>    <b>return</b>;</td></tr>
<tr><th id="735">735</th><td>  }</td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a></span>);</td></tr>
<tr><th id="738">738</th><td>  <a class="local col4 ref" href="#124MI" title='MI' data-ref="124MI" data-ref-filename="124MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="739">739</th><td></td></tr>
<tr><th id="740">740</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#135BfeMI" title='BfeMI' data-ref="135BfeMI" data-ref-filename="135BfeMI">BfeMI</a></span>);</td></tr>
<tr><th id="741">741</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col6 ref" href="#136BfmMI" title='BfmMI' data-ref="136BfmMI" data-ref-filename="136BfmMI">BfmMI</a></span>);</td></tr>
<tr><th id="742">742</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#137CmpMI" title='CmpMI' data-ref="137CmpMI" data-ref-filename="137CmpMI">CmpMI</a></span>);</td></tr>
<tr><th id="743">743</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::InsertMachineInstrInMaps' data-ref="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals24InsertMachineInstrInMapsERNS_12MachineInstrE">InsertMachineInstrInMaps</a>(<span class='refarg'>*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col8 ref" href="#138CmovMI" title='CmovMI' data-ref="138CmovMI" data-ref-filename="138CmovMI">CmovMI</a></span>);</td></tr>
<tr><th id="744">744</th><td></td></tr>
<tr><th id="745">745</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" title='llvm::LiveIntervals::removeInterval' data-ref="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals14removeIntervalENS_8RegisterE">removeInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#128InputReg" title='InputReg' data-ref="128InputReg" data-ref-filename="128InputReg">InputReg</a>);</td></tr>
<tr><th id="746">746</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#128InputReg" title='InputReg' data-ref="128InputReg" data-ref-filename="128InputReg">InputReg</a>);</td></tr>
<tr><th id="747">747</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" title='llvm::LiveIntervals::createAndComputeVirtRegInterval' data-ref="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE" data-ref-filename="_ZN4llvm13LiveIntervals31createAndComputeVirtRegIntervalENS_8RegisterE">createAndComputeVirtRegInterval</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#134CountReg" title='CountReg' data-ref="134CountReg" data-ref-filename="134CountReg">CountReg</a>);</td></tr>
<tr><th id="748">748</th><td>}</td></tr>
<tr><th id="749">749</th><td></td></tr>
<tr><th id="750">750</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::SILowerControlFlow::removeMBBifRedundant' data-type='bool (anonymous namespace)::SILowerControlFlow::removeMBBifRedundant(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockE">removeMBBifRedundant</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="139MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="139MBB" data-ref-filename="139MBB">MBB</dfn>) {</td></tr>
<tr><th id="751">751</th><td>  <em>auto</em> <dfn class="local col0 decl" id="140GetFallThroughSucc" title='GetFallThroughSucc' data-type='(lambda at /fast/tmp/llvm-proj-12/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp:751:29)' data-ref="140GetFallThroughSucc" data-ref-filename="140GetFallThroughSucc">GetFallThroughSucc</dfn> = [=](<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col1 decl" id="141B" title='B' data-type='llvm::MachineBasicBlock *' data-ref="141B" data-ref-filename="141B">B</dfn>) -&gt; <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> * {</td></tr>
<tr><th id="752">752</th><td>    <em>auto</em> *<dfn class="local col2 decl" id="142S" title='S' data-type='llvm::MachineBasicBlock *' data-ref="142S" data-ref-filename="142S">S</dfn> = <a class="local col1 ref" href="#141B" title='B' data-ref="141B" data-ref-filename="141B">B</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm22ilist_node_with_parent11getNextNodeEv" title='llvm::ilist_node_with_parent::getNextNode' data-ref="_ZN4llvm22ilist_node_with_parent11getNextNodeEv" data-ref-filename="_ZN4llvm22ilist_node_with_parent11getNextNodeEv">getNextNode</a>();</td></tr>
<tr><th id="753">753</th><td>    <b>if</b> (!<a class="local col2 ref" href="#142S" title='S' data-ref="142S" data-ref-filename="142S">S</a>)</td></tr>
<tr><th id="754">754</th><td>      <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="755">755</th><td>    <b>if</b> (<a class="local col1 ref" href="#141B" title='B' data-ref="141B" data-ref-filename="141B">B</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(<a class="local col2 ref" href="#142S" title='S' data-ref="142S" data-ref-filename="142S">S</a>)) {</td></tr>
<tr><th id="756">756</th><td>      <i>// The only fallthrough candidate</i></td></tr>
<tr><th id="757">757</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="143I" title='I' data-type='MachineBasicBlock::iterator' data-ref="143I" data-ref-filename="143I">I</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iteratorE">(</a><a class="local col1 ref" href="#141B" title='B' data-ref="141B" data-ref-filename="141B">B</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" title='llvm::MachineBasicBlock::getFirstInstrTerminator' data-ref="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv" data-ref-filename="_ZN4llvm17MachineBasicBlock23getFirstInstrTerminatorEv">getFirstInstrTerminator</a>());</td></tr>
<tr><th id="758">758</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="144E" title='E' data-type='MachineBasicBlock::iterator' data-ref="144E" data-ref-filename="144E">E</dfn> = <a class="local col1 ref" href="#141B" title='B' data-ref="141B" data-ref-filename="141B">B</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="759">759</th><td>      <b>for</b> (; <a class="local col3 ref" href="#143I" title='I' data-ref="143I" data-ref-filename="143I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col4 ref" href="#144E" title='E' data-ref="144E" data-ref-filename="144E">E</a>; <a class="local col3 ref" href="#143I" title='I' data-ref="143I" data-ref-filename="143I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorppEi" title='llvm::MachineInstrBundleIterator::operator++' data-ref="_ZN4llvm26MachineInstrBundleIteratorppEi" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorppEi">++</a>) {</td></tr>
<tr><th id="760">760</th><td>        <b>if</b> (<a class="local col3 ref" href="#143I" title='I' data-ref="143I" data-ref-filename="143I">I</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isBranch' data-ref="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr8isBranchENS0_9QueryTypeE">isBranch</a>() &amp;&amp; <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="virtual ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" title='llvm::SIInstrInfo::getBranchDestBlock' data-ref="_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm11SIInstrInfo18getBranchDestBlockERKNS_12MachineInstrE">getBranchDestBlock</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#143I" title='I' data-ref="143I" data-ref-filename="143I">I</a>) == <a class="local col2 ref" href="#142S" title='S' data-ref="142S" data-ref-filename="142S">S</a>)</td></tr>
<tr><th id="761">761</th><td>          <i>// We have unoptimized branch to layout successor</i></td></tr>
<tr><th id="762">762</th><td>          <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="763">763</th><td>      }</td></tr>
<tr><th id="764">764</th><td>    }</td></tr>
<tr><th id="765">765</th><td>    <b>return</b> <a class="local col2 ref" href="#142S" title='S' data-ref="142S" data-ref-filename="142S">S</a>;</td></tr>
<tr><th id="766">766</th><td>  };</td></tr>
<tr><th id="767">767</th><td></td></tr>
<tr><th id="768">768</th><td>  <b>for</b> (<em>auto</em> &amp;<dfn class="local col5 decl" id="145I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="145I" data-ref-filename="145I">I</dfn> : <a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>()) {</td></tr>
<tr><th id="769">769</th><td>    <b>if</b> (!<a class="local col5 ref" href="#145I" title='I' data-ref="145I" data-ref-filename="145I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv" data-ref-filename="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>() &amp;&amp; !<a class="local col5 ref" href="#145I" title='I' data-ref="145I" data-ref-filename="145I">I</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" title='llvm::MachineInstr::isUnconditionalBranch' data-ref="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr21isUnconditionalBranchENS0_9QueryTypeE">isUnconditionalBranch</a>())</td></tr>
<tr><th id="770">770</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="771">771</th><td>  }</td></tr>
<tr><th id="772">772</th><td></td></tr>
<tr><th id="773">773</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBB.succ_size() == <var>1</var> &amp;&amp; <q>"MBB has more than one successor"</q>);</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="146Succ" title='Succ' data-type='llvm::MachineBasicBlock *' data-ref="146Succ" data-ref-filename="146Succ">Succ</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10succ_beginEv" title='llvm::MachineBasicBlock::succ_begin' data-ref="_ZN4llvm17MachineBasicBlock10succ_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10succ_beginEv">succ_begin</a>();</td></tr>
<tr><th id="776">776</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="147FallThrough" title='FallThrough' data-type='llvm::MachineBasicBlock *' data-ref="147FallThrough" data-ref-filename="147FallThrough">FallThrough</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td>  <b>while</b> (!<a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>().<a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZNK4llvm14iterator_range5emptyEv" title='llvm::iterator_range::empty' data-ref="_ZNK4llvm14iterator_range5emptyEv" data-ref-filename="_ZNK4llvm14iterator_range5emptyEv">empty</a>()) {</td></tr>
<tr><th id="779">779</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col8 decl" id="148P" title='P' data-type='llvm::MachineBasicBlock *' data-ref="148P" data-ref-filename="148P">P</dfn> = <span class='ref fn' title='__gnu_cxx::__normal_iterator::operator*' data-ref="__gnu_cxx::__normal_iterator::operator*" data-ref-filename="__gnu_cxx..__normal_iterator..operator*">*</span><a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock10pred_beginEv" title='llvm::MachineBasicBlock::pred_begin' data-ref="_ZN4llvm17MachineBasicBlock10pred_beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock10pred_beginEv">pred_begin</a>();</td></tr>
<tr><th id="780">780</th><td>    <b>if</b> (<a class="local col0 ref" href="#140GetFallThroughSucc" title='GetFallThroughSucc' data-ref="140GetFallThroughSucc" data-ref-filename="140GetFallThroughSucc">GetFallThroughSucc</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockEENK3$_0clEPS2_" title='(anonymous namespace)::SILowerControlFlow::removeMBBifRedundant(llvm::MachineBasicBlock &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockEENK3$_0clEPS2_" data-ref-filename="_ZZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockEENK3$_0clEPS2_">(<a class="local col8 ref" href="#148P" title='P' data-ref="148P" data-ref-filename="148P">P</a>)</a> == &amp;<a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a>)</td></tr>
<tr><th id="781">781</th><td>      <a class="local col7 ref" href="#147FallThrough" title='FallThrough' data-ref="147FallThrough" data-ref-filename="147FallThrough">FallThrough</a> = <a class="local col8 ref" href="#148P" title='P' data-ref="148P" data-ref-filename="148P">P</a>;</td></tr>
<tr><th id="782">782</th><td>    <a class="local col8 ref" href="#148P" title='P' data-ref="148P" data-ref-filename="148P">P</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock22ReplaceUsesOfBlockWithEPS0_S1_" title='llvm::MachineBasicBlock::ReplaceUsesOfBlockWith' data-ref="_ZN4llvm17MachineBasicBlock22ReplaceUsesOfBlockWithEPS0_S1_" data-ref-filename="_ZN4llvm17MachineBasicBlock22ReplaceUsesOfBlockWithEPS0_S1_">ReplaceUsesOfBlockWith</a>(&amp;<a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a>, <a class="local col6 ref" href="#146Succ" title='Succ' data-ref="146Succ" data-ref-filename="146Succ">Succ</a>);</td></tr>
<tr><th id="783">783</th><td>  }</td></tr>
<tr><th id="784">784</th><td>  <a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" title='llvm::MachineBasicBlock::removeSuccessor' data-ref="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b" data-ref-filename="_ZN4llvm17MachineBasicBlock15removeSuccessorEPS0_b">removeSuccessor</a>(<a class="local col6 ref" href="#146Succ" title='Succ' data-ref="146Succ" data-ref-filename="146Succ">Succ</a>);</td></tr>
<tr><th id="785">785</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>) {</td></tr>
<tr><th id="786">786</th><td>    <b>for</b> (<em>auto</em> &amp;<dfn class="local col9 decl" id="149I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="149I" data-ref-filename="149I">I</dfn> : <a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6instrsEv" title='llvm::MachineBasicBlock::instrs' data-ref="_ZN4llvm17MachineBasicBlock6instrsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6instrsEv">instrs</a>())</td></tr>
<tr><th id="787">787</th><td>      <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" title='llvm::LiveIntervals::RemoveMachineInstrFromMaps' data-ref="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE" data-ref-filename="_ZN4llvm13LiveIntervals26RemoveMachineInstrFromMapsERNS_12MachineInstrE">RemoveMachineInstrFromMaps</a>(<span class='refarg'><a class="local col9 ref" href="#149I" title='I' data-ref="149I" data-ref-filename="149I">I</a></span>);</td></tr>
<tr><th id="788">788</th><td>  }</td></tr>
<tr><th id="789">789</th><td>  <a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5clearEv" title='llvm::MachineBasicBlock::clear' data-ref="_ZN4llvm17MachineBasicBlock5clearEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5clearEv">clear</a>();</td></tr>
<tr><th id="790">790</th><td>  <a class="local col9 ref" href="#139MBB" title='MBB' data-ref="139MBB" data-ref-filename="139MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock15eraseFromParentEv" title='llvm::MachineBasicBlock::eraseFromParent' data-ref="_ZN4llvm17MachineBasicBlock15eraseFromParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="791">791</th><td>  <b>if</b> (<a class="local col7 ref" href="#147FallThrough" title='FallThrough' data-ref="147FallThrough" data-ref-filename="147FallThrough">FallThrough</a> &amp;&amp; !<a class="local col7 ref" href="#147FallThrough" title='FallThrough' data-ref="147FallThrough" data-ref-filename="147FallThrough">FallThrough</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" title='llvm::MachineBasicBlock::isLayoutSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_" data-ref-filename="_ZNK4llvm17MachineBasicBlock17isLayoutSuccessorEPKS0_">isLayoutSuccessor</a>(<a class="local col6 ref" href="#146Succ" title='Succ' data-ref="146Succ" data-ref-filename="146Succ">Succ</a>)) {</td></tr>
<tr><th id="792">792</th><td>    <b>if</b> (!<a class="local col0 ref" href="#140GetFallThroughSucc" title='GetFallThroughSucc' data-ref="140GetFallThroughSucc" data-ref-filename="140GetFallThroughSucc">GetFallThroughSucc</a><a class="tu ref fn" href="#_ZZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockEENK3$_0clEPS2_" title='(anonymous namespace)::SILowerControlFlow::removeMBBifRedundant(llvm::MachineBasicBlock &amp;)::(anonymous class)::operator()' data-use='c' data-ref="_ZZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockEENK3$_0clEPS2_" data-ref-filename="_ZZN12_GLOBAL__N_118SILowerControlFlow20removeMBBifRedundantERN4llvm17MachineBasicBlockEENK3$_0clEPS2_">(<a class="local col6 ref" href="#146Succ" title='Succ' data-ref="146Succ" data-ref-filename="146Succ">Succ</a>)</a>) {</td></tr>
<tr><th id="793">793</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col0 decl" id="150MF" title='MF' data-type='llvm::MachineFunction *' data-ref="150MF" data-ref-filename="150MF">MF</dfn> = <a class="local col7 ref" href="#147FallThrough" title='FallThrough' data-ref="147FallThrough" data-ref-filename="147FallThrough">FallThrough</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="794">794</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> <dfn class="local col1 decl" id="151FallThroughPos" title='FallThroughPos' data-type='MachineFunction::iterator' data-ref="151FallThroughPos" data-ref-filename="151FallThroughPos">FallThroughPos</dfn><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE" data-ref-filename="_ZN4llvm14ilist_iteratorC1ENS_12ilist_detail14IteratorTraitsIT_XT1_EE7pointerE">(</a><a class="local col7 ref" href="#147FallThrough" title='FallThrough' data-ref="147FallThrough" data-ref-filename="147FallThrough">FallThrough</a>);</td></tr>
<tr><th id="795">795</th><td>      <a class="local col0 ref" href="#150MF" title='MF' data-ref="150MF" data-ref-filename="150MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6spliceENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::splice' data-ref="_ZN4llvm15MachineFunction6spliceENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6spliceENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">splice</a>(<span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col1 ref" href="#151FallThroughPos" title='FallThroughPos' data-ref="151FallThroughPos" data-ref-filename="151FallThroughPos">FallThroughPos</a>), <a class="local col6 ref" href="#146Succ" title='Succ' data-ref="146Succ" data-ref-filename="146Succ">Succ</a>);</td></tr>
<tr><th id="796">796</th><td>    } <b>else</b></td></tr>
<tr><th id="797">797</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'>*<a class="local col7 ref" href="#147FallThrough" title='FallThrough' data-ref="147FallThrough" data-ref-filename="147FallThrough">FallThrough</a></span>, <a class="local col7 ref" href="#147FallThrough" title='FallThrough' data-ref="147FallThrough" data-ref-filename="147FallThrough">FallThrough</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(),</td></tr>
<tr><th id="798">798</th><td>              <a class="local col7 ref" href="#147FallThrough" title='FallThrough' data-ref="147FallThrough" data-ref-filename="147FallThrough">FallThrough</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18findBranchDebugLocEv" title='llvm::MachineBasicBlock::findBranchDebugLoc' data-ref="_ZN4llvm17MachineBasicBlock18findBranchDebugLocEv" data-ref-filename="_ZN4llvm17MachineBasicBlock18findBranchDebugLocEv">findBranchDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_BRANCH" title='llvm::AMDGPU::S_BRANCH' data-ref="llvm::AMDGPU::S_BRANCH" data-ref-filename="llvm..AMDGPU..S_BRANCH">S_BRANCH</a>))</td></tr>
<tr><th id="799">799</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col6 ref" href="#146Succ" title='Succ' data-ref="146Succ" data-ref-filename="146Succ">Succ</a>);</td></tr>
<tr><th id="800">800</th><td>  }</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="803">803</th><td>}</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::SILowerControlFlow" title='(anonymous namespace)::SILowerControlFlow' data-ref="(anonymousnamespace)::SILowerControlFlow" data-ref-filename="(anonymousnamespace)..SILowerControlFlow">SILowerControlFlow</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_118SILowerControlFlow20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::SILowerControlFlow::runOnMachineFunction' data-type='bool (anonymous namespace)::SILowerControlFlow::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="152MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="152MF" data-ref-filename="152MF">MF</dfn>) {</td></tr>
<tr><th id="806">806</th><td>  <em>const</em> <a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a> &amp;<dfn class="local col3 decl" id="153ST" title='ST' data-type='const llvm::GCNSubtarget &amp;' data-ref="153ST" data-ref-filename="153ST">ST</dfn> = <a class="local col2 ref" href="#152MF" title='MF' data-ref="152MF" data-ref-filename="152MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>&lt;<a class="type" href="GCNSubtarget.h.html#llvm::GCNSubtarget" title='llvm::GCNSubtarget' data-ref="llvm::GCNSubtarget" data-ref-filename="llvm..GCNSubtarget">GCNSubtarget</a>&gt;();</td></tr>
<tr><th id="807">807</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a> = <a class="local col3 ref" href="#153ST" title='ST' data-ref="153ST" data-ref-filename="153ST">ST</a>.<a class="virtual ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget12getInstrInfoEv" title='llvm::GCNSubtarget::getInstrInfo' data-ref="_ZNK4llvm12GCNSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12GCNSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="808">808</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TRI" title='(anonymous namespace)::SILowerControlFlow::TRI' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::TRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TRI">TRI</a> = &amp;<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TII" title='(anonymous namespace)::SILowerControlFlow::TII' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TII" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TII">TII</a>-&gt;<a class="ref fn" href="SIInstrInfo.h.html#_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" title='llvm::SIInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm11SIInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="809">809</th><td></td></tr>
<tr><th id="810">810</th><td>  <i>// This doesn't actually need LiveIntervals, but we can preserve them.</i></td></tr>
<tr><th id="811">811</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a> = <a class="member fn" href="../../../include/llvm/PassAnalysisSupport.h.html#_ZNK4llvm4Pass22getAnalysisIfAvailableEv" title='llvm::Pass::getAnalysisIfAvailable' data-ref="_ZNK4llvm4Pass22getAnalysisIfAvailableEv" data-ref-filename="_ZNK4llvm4Pass22getAnalysisIfAvailableEv">getAnalysisIfAvailable</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals" data-ref-filename="llvm..LiveIntervals">LiveIntervals</a>&gt;();</td></tr>
<tr><th id="812">812</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MRI" title='(anonymous namespace)::SILowerControlFlow::MRI' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::MRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MRI">MRI</a> = &amp;<a class="local col2 ref" href="#152MF" title='MF' data-ref="152MF" data-ref-filename="152MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction10getRegInfoEv" title='llvm::MachineFunction::getRegInfo' data-ref="_ZN4llvm15MachineFunction10getRegInfoEv" data-ref-filename="_ZN4llvm15MachineFunction10getRegInfoEv">getRegInfo</a>();</td></tr>
<tr><th id="813">813</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::BoolRC" title='(anonymous namespace)::SILowerControlFlow::BoolRC' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::BoolRC" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..BoolRC">BoolRC</a> = <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::TRI" title='(anonymous namespace)::SILowerControlFlow::TRI' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::TRI" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..TRI">TRI</a>-&gt;<a class="ref fn" href="SIRegisterInfo.h.html#_ZNK4llvm14SIRegisterInfo9getBoolRCEv" title='llvm::SIRegisterInfo::getBoolRC' data-ref="_ZNK4llvm14SIRegisterInfo9getBoolRCEv" data-ref-filename="_ZNK4llvm14SIRegisterInfo9getBoolRCEv">getBoolRC</a>();</td></tr>
<tr><th id="814">814</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::InsertKillCleanups" title='(anonymous namespace)::SILowerControlFlow::InsertKillCleanups' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::InsertKillCleanups" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..InsertKillCleanups">InsertKillCleanups</a> =</td></tr>
<tr><th id="815">815</th><td>      <a class="local col2 ref" href="#152MF" title='MF' data-ref="152MF" data-ref-filename="152MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function14getCallingConvEv" title='llvm::Function::getCallingConv' data-ref="_ZNK4llvm8Function14getCallingConvEv" data-ref-filename="_ZNK4llvm8Function14getCallingConvEv">getCallingConv</a>() == <span class="namespace">CallingConv::</span><a class="enum" href="../../../include/llvm/IR/CallingConv.h.html#llvm::CallingConv::AMDGPU_PS" title='llvm::CallingConv::AMDGPU_PS' data-ref="llvm::CallingConv::AMDGPU_PS" data-ref-filename="llvm..CallingConv..AMDGPU_PS">AMDGPU_PS</a>;</td></tr>
<tr><th id="816">816</th><td></td></tr>
<tr><th id="817">817</th><td>  <b>if</b> (<a class="local col3 ref" href="#153ST" title='ST' data-ref="153ST" data-ref-filename="153ST">ST</a>.<a class="ref fn" href="GCNSubtarget.h.html#_ZNK4llvm12GCNSubtarget8isWave32Ev" title='llvm::GCNSubtarget::isWave32' data-ref="_ZNK4llvm12GCNSubtarget8isWave32Ev" data-ref-filename="_ZNK4llvm12GCNSubtarget8isWave32Ev">isWave32</a>()) {</td></tr>
<tr><th id="818">818</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::AndOpc" title='(anonymous namespace)::SILowerControlFlow::AndOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::AndOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..AndOpc">AndOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B32" title='llvm::AMDGPU::S_AND_B32' data-ref="llvm::AMDGPU::S_AND_B32" data-ref-filename="llvm..AMDGPU..S_AND_B32">S_AND_B32</a>;</td></tr>
<tr><th id="819">819</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::OrOpc" title='(anonymous namespace)::SILowerControlFlow::OrOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::OrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrOpc">OrOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32" title='llvm::AMDGPU::S_OR_B32' data-ref="llvm::AMDGPU::S_OR_B32" data-ref-filename="llvm..AMDGPU..S_OR_B32">S_OR_B32</a>;</td></tr>
<tr><th id="820">820</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::XorOpc" title='(anonymous namespace)::SILowerControlFlow::XorOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::XorOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..XorOpc">XorOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32" title='llvm::AMDGPU::S_XOR_B32' data-ref="llvm::AMDGPU::S_XOR_B32" data-ref-filename="llvm..AMDGPU..S_XOR_B32">S_XOR_B32</a>;</td></tr>
<tr><th id="821">821</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MovTermOpc" title='(anonymous namespace)::SILowerControlFlow::MovTermOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::MovTermOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MovTermOpc">MovTermOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B32_term" title='llvm::AMDGPU::S_MOV_B32_term' data-ref="llvm::AMDGPU::S_MOV_B32_term" data-ref-filename="llvm..AMDGPU..S_MOV_B32_term">S_MOV_B32_term</a>;</td></tr>
<tr><th id="822">822</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Andn2TermOpc" title='(anonymous namespace)::SILowerControlFlow::Andn2TermOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::Andn2TermOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Andn2TermOpc">Andn2TermOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B32_term" title='llvm::AMDGPU::S_ANDN2_B32_term' data-ref="llvm::AMDGPU::S_ANDN2_B32_term" data-ref-filename="llvm..AMDGPU..S_ANDN2_B32_term">S_ANDN2_B32_term</a>;</td></tr>
<tr><th id="823">823</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::XorTermrOpc" title='(anonymous namespace)::SILowerControlFlow::XorTermrOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::XorTermrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..XorTermrOpc">XorTermrOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B32_term" title='llvm::AMDGPU::S_XOR_B32_term' data-ref="llvm::AMDGPU::S_XOR_B32_term" data-ref-filename="llvm..AMDGPU..S_XOR_B32_term">S_XOR_B32_term</a>;</td></tr>
<tr><th id="824">824</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::OrTermrOpc" title='(anonymous namespace)::SILowerControlFlow::OrTermrOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::OrTermrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrTermrOpc">OrTermrOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B32_term" title='llvm::AMDGPU::S_OR_B32_term' data-ref="llvm::AMDGPU::S_OR_B32_term" data-ref-filename="llvm..AMDGPU..S_OR_B32_term">S_OR_B32_term</a>;</td></tr>
<tr><th id="825">825</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::OrSaveExecOpc" title='(anonymous namespace)::SILowerControlFlow::OrSaveExecOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::OrSaveExecOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrSaveExecOpc">OrSaveExecOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B32" title='llvm::AMDGPU::S_OR_SAVEEXEC_B32' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B32" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B32">S_OR_SAVEEXEC_B32</a>;</td></tr>
<tr><th id="826">826</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC_LO" title='llvm::AMDGPU::EXEC_LO' data-ref="llvm::AMDGPU::EXEC_LO" data-ref-filename="llvm..AMDGPU..EXEC_LO">EXEC_LO</a>;</td></tr>
<tr><th id="827">827</th><td>  } <b>else</b> {</td></tr>
<tr><th id="828">828</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::AndOpc" title='(anonymous namespace)::SILowerControlFlow::AndOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::AndOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..AndOpc">AndOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_AND_B64" title='llvm::AMDGPU::S_AND_B64' data-ref="llvm::AMDGPU::S_AND_B64" data-ref-filename="llvm..AMDGPU..S_AND_B64">S_AND_B64</a>;</td></tr>
<tr><th id="829">829</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::OrOpc" title='(anonymous namespace)::SILowerControlFlow::OrOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::OrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrOpc">OrOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64" title='llvm::AMDGPU::S_OR_B64' data-ref="llvm::AMDGPU::S_OR_B64" data-ref-filename="llvm..AMDGPU..S_OR_B64">S_OR_B64</a>;</td></tr>
<tr><th id="830">830</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::XorOpc" title='(anonymous namespace)::SILowerControlFlow::XorOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::XorOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..XorOpc">XorOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64" title='llvm::AMDGPU::S_XOR_B64' data-ref="llvm::AMDGPU::S_XOR_B64" data-ref-filename="llvm..AMDGPU..S_XOR_B64">S_XOR_B64</a>;</td></tr>
<tr><th id="831">831</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::MovTermOpc" title='(anonymous namespace)::SILowerControlFlow::MovTermOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::MovTermOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..MovTermOpc">MovTermOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_MOV_B64_term" title='llvm::AMDGPU::S_MOV_B64_term' data-ref="llvm::AMDGPU::S_MOV_B64_term" data-ref-filename="llvm..AMDGPU..S_MOV_B64_term">S_MOV_B64_term</a>;</td></tr>
<tr><th id="832">832</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Andn2TermOpc" title='(anonymous namespace)::SILowerControlFlow::Andn2TermOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::Andn2TermOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Andn2TermOpc">Andn2TermOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_ANDN2_B64_term" title='llvm::AMDGPU::S_ANDN2_B64_term' data-ref="llvm::AMDGPU::S_ANDN2_B64_term" data-ref-filename="llvm..AMDGPU..S_ANDN2_B64_term">S_ANDN2_B64_term</a>;</td></tr>
<tr><th id="833">833</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::XorTermrOpc" title='(anonymous namespace)::SILowerControlFlow::XorTermrOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::XorTermrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..XorTermrOpc">XorTermrOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_XOR_B64_term" title='llvm::AMDGPU::S_XOR_B64_term' data-ref="llvm::AMDGPU::S_XOR_B64_term" data-ref-filename="llvm..AMDGPU..S_XOR_B64_term">S_XOR_B64_term</a>;</td></tr>
<tr><th id="834">834</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::OrTermrOpc" title='(anonymous namespace)::SILowerControlFlow::OrTermrOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::OrTermrOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrTermrOpc">OrTermrOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_B64_term" title='llvm::AMDGPU::S_OR_B64_term' data-ref="llvm::AMDGPU::S_OR_B64_term" data-ref-filename="llvm..AMDGPU..S_OR_B64_term">S_OR_B64_term</a>;</td></tr>
<tr><th id="835">835</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::OrSaveExecOpc" title='(anonymous namespace)::SILowerControlFlow::OrSaveExecOpc' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::OrSaveExecOpc" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..OrSaveExecOpc">OrSaveExecOpc</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::S_OR_SAVEEXEC_B64" title='llvm::AMDGPU::S_OR_SAVEEXEC_B64' data-ref="llvm::AMDGPU::S_OR_SAVEEXEC_B64" data-ref-filename="llvm..AMDGPU..S_OR_SAVEEXEC_B64">S_OR_SAVEEXEC_B64</a>;</td></tr>
<tr><th id="836">836</th><td>    <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::Exec" title='(anonymous namespace)::SILowerControlFlow::Exec' data-use='w' data-ref="(anonymousnamespace)::SILowerControlFlow::Exec" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..Exec">Exec</a> = <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>;</td></tr>
<tr><th id="837">837</th><td>  }</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *, <var>32</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col4 decl" id="154Worklist" title='Worklist' data-type='SmallVector&lt;llvm::MachineInstr *, 32&gt;' data-ref="154Worklist" data-ref-filename="154Worklist">Worklist</dfn>;</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> <a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1Ev" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1Ev" data-ref-filename="_ZN4llvm14ilist_iteratorC1Ev"></a><dfn class="local col5 decl" id="155NextBB" title='NextBB' data-type='MachineFunction::iterator' data-ref="155NextBB" data-ref-filename="155NextBB">NextBB</dfn>;</td></tr>
<tr><th id="842">842</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator" data-ref-filename="llvm..MachineFunction..iterator">iterator</a> <dfn class="local col6 decl" id="156BI" title='BI' data-type='MachineFunction::iterator' data-ref="156BI" data-ref-filename="156BI">BI</dfn> = <a class="local col2 ref" href="#152MF" title='MF' data-ref="152MF" data-ref-filename="152MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction5beginEv" title='llvm::MachineFunction::begin' data-ref="_ZN4llvm15MachineFunction5beginEv" data-ref-filename="_ZN4llvm15MachineFunction5beginEv">begin</a>();</td></tr>
<tr><th id="843">843</th><td>       <a class="local col6 ref" href="#156BI" title='BI' data-ref="156BI" data-ref-filename="156BI">BI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" data-ref-filename="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col2 ref" href="#152MF" title='MF' data-ref="152MF" data-ref-filename="152MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction3endEv" title='llvm::MachineFunction::end' data-ref="_ZN4llvm15MachineFunction3endEv" data-ref-filename="_ZN4llvm15MachineFunction3endEv">end</a>(); <a class="local col6 ref" href="#156BI" title='BI' data-ref="156BI" data-ref-filename="156BI">BI</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSERKS5_">=</a> <a class="local col5 ref" href="#155NextBB" title='NextBB' data-ref="155NextBB" data-ref-filename="155NextBB">NextBB</a>) {</td></tr>
<tr><th id="844">844</th><td>    <a class="local col5 ref" href="#155NextBB" title='NextBB' data-ref="155NextBB" data-ref-filename="155NextBB">NextBB</a> <a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEaSEOS5_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="local col6 ref" href="#156BI" title='BI' data-ref="156BI" data-ref-filename="156BI">BI</a>);</td></tr>
<tr><th id="845">845</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="157MBB" title='MBB' data-type='llvm::MachineBasicBlock *' data-ref="157MBB" data-ref-filename="157MBB">MBB</dfn> = &amp;<a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv" data-ref-filename="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col6 ref" href="#156BI" title='BI' data-ref="156BI" data-ref-filename="156BI">BI</a>;</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col8 decl" id="158I" title='I' data-type='MachineBasicBlock::iterator' data-ref="158I" data-ref-filename="158I">I</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col9 decl" id="159E" title='E' data-type='MachineBasicBlock::iterator' data-ref="159E" data-ref-filename="159E">E</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1Ev" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1Ev" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1Ev"></a><dfn class="local col0 decl" id="160Next" title='Next' data-type='MachineBasicBlock::iterator' data-ref="160Next" data-ref-filename="160Next">Next</dfn>;</td></tr>
<tr><th id="848">848</th><td>    <a class="local col9 ref" href="#159E" title='E' data-ref="159E" data-ref-filename="159E">E</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="849">849</th><td>    <b>for</b> (<a class="local col8 ref" href="#158I" title='I' data-ref="158I" data-ref-filename="158I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(); <a class="local col8 ref" href="#158I" title='I' data-ref="158I" data-ref-filename="158I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col9 ref" href="#159E" title='E' data-ref="159E" data-ref-filename="159E">E</a>; <a class="local col8 ref" href="#158I" title='I' data-ref="158I" data-ref-filename="158I">I</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col0 ref" href="#160Next" title='Next' data-ref="160Next" data-ref-filename="160Next">Next</a>) {</td></tr>
<tr><th id="850">850</th><td>      <a class="local col0 ref" href="#160Next" title='Next' data-ref="160Next" data-ref-filename="160Next">Next</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#158I" title='I' data-ref="158I" data-ref-filename="158I">I</a>);</td></tr>
<tr><th id="851">851</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="161MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="161MI" data-ref-filename="161MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col8 ref" href="#158I" title='I' data-ref="158I" data-ref-filename="158I">I</a>;</td></tr>
<tr><th id="852">852</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col2 decl" id="162SplitMBB" title='SplitMBB' data-type='llvm::MachineBasicBlock *' data-ref="162SplitMBB" data-ref-filename="162SplitMBB">SplitMBB</dfn> = <a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a>;</td></tr>
<tr><th id="853">853</th><td></td></tr>
<tr><th id="854">854</th><td>      <b>switch</b> (<a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI" data-ref-filename="161MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="855">855</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_IF" title='llvm::AMDGPU::SI_IF' data-ref="llvm::AMDGPU::SI_IF" data-ref-filename="llvm..AMDGPU..SI_IF">SI_IF</a>:</td></tr>
<tr><th id="856">856</th><td>        <a class="local col2 ref" href="#162SplitMBB" title='SplitMBB' data-ref="162SplitMBB" data-ref-filename="162SplitMBB">SplitMBB</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::process' data-use='c' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE">process</a>(<span class='refarg'><a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI" data-ref-filename="161MI">MI</a></span>);</td></tr>
<tr><th id="857">857</th><td>        <b>break</b>;</td></tr>
<tr><th id="858">858</th><td></td></tr>
<tr><th id="859">859</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_ELSE" title='llvm::AMDGPU::SI_ELSE' data-ref="llvm::AMDGPU::SI_ELSE" data-ref-filename="llvm..AMDGPU..SI_ELSE">SI_ELSE</a>:</td></tr>
<tr><th id="860">860</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_IF_BREAK" title='llvm::AMDGPU::SI_IF_BREAK' data-ref="llvm::AMDGPU::SI_IF_BREAK" data-ref-filename="llvm..AMDGPU..SI_IF_BREAK">SI_IF_BREAK</a>:</td></tr>
<tr><th id="861">861</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_LOOP" title='llvm::AMDGPU::SI_LOOP' data-ref="llvm::AMDGPU::SI_LOOP" data-ref-filename="llvm..AMDGPU..SI_LOOP">SI_LOOP</a>:</td></tr>
<tr><th id="862">862</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_END_CF" title='llvm::AMDGPU::SI_END_CF' data-ref="llvm::AMDGPU::SI_END_CF" data-ref-filename="llvm..AMDGPU..SI_END_CF">SI_END_CF</a>:</td></tr>
<tr><th id="863">863</th><td>        <i>// Only build worklist if SI_IF instructions must be processed first.</i></td></tr>
<tr><th id="864">864</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::InsertKillCleanups" title='(anonymous namespace)::SILowerControlFlow::InsertKillCleanups' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::InsertKillCleanups" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..InsertKillCleanups">InsertKillCleanups</a>)</td></tr>
<tr><th id="865">865</th><td>          <a class="local col4 ref" href="#154Worklist" title='Worklist' data-ref="154Worklist" data-ref-filename="154Worklist">Worklist</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(&amp;<a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI" data-ref-filename="161MI">MI</a>);</td></tr>
<tr><th id="866">866</th><td>        <b>else</b></td></tr>
<tr><th id="867">867</th><td>          <a class="local col2 ref" href="#162SplitMBB" title='SplitMBB' data-ref="162SplitMBB" data-ref-filename="162SplitMBB">SplitMBB</a> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::process' data-use='c' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE">process</a>(<span class='refarg'><a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI" data-ref-filename="161MI">MI</a></span>);</td></tr>
<tr><th id="868">868</th><td>        <b>break</b>;</td></tr>
<tr><th id="869">869</th><td></td></tr>
<tr><th id="870">870</th><td>      <i>// FIXME: find a better place for this</i></td></tr>
<tr><th id="871">871</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_INIT_EXEC" title='llvm::AMDGPU::SI_INIT_EXEC' data-ref="llvm::AMDGPU::SI_INIT_EXEC" data-ref-filename="llvm..AMDGPU..SI_INIT_EXEC">SI_INIT_EXEC</a>:</td></tr>
<tr><th id="872">872</th><td>      <b>case</b> <span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc.html#llvm::AMDGPU::SI_INIT_EXEC_FROM_INPUT" title='llvm::AMDGPU::SI_INIT_EXEC_FROM_INPUT' data-ref="llvm::AMDGPU::SI_INIT_EXEC_FROM_INPUT" data-ref-filename="llvm..AMDGPU..SI_INIT_EXEC_FROM_INPUT">SI_INIT_EXEC_FROM_INPUT</a>:</td></tr>
<tr><th id="873">873</th><td>        <a class="tu member fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::lowerInitExec' data-use='c' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow13lowerInitExecEPN4llvm17MachineBasicBlockERNS1_12MachineInstrE">lowerInitExec</a>(<a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a>, <span class='refarg'><a class="local col1 ref" href="#161MI" title='MI' data-ref="161MI" data-ref-filename="161MI">MI</a></span>);</td></tr>
<tr><th id="874">874</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>)</td></tr>
<tr><th id="875">875</th><td>          <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LIS" title='(anonymous namespace)::SILowerControlFlow::LIS' data-use='r' data-ref="(anonymousnamespace)::SILowerControlFlow::LIS" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LIS">LIS</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/LiveIntervals.h.html#_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE" title='llvm::LiveIntervals::removeAllRegUnitsForPhysReg' data-ref="_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE" data-ref-filename="_ZN4llvm13LiveIntervals27removeAllRegUnitsForPhysRegENS_10MCRegisterE">removeAllRegUnitsForPhysReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">AMDGPU::</span><a class="enum" href="../../../../build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc.html#llvm::AMDGPU::EXEC" title='llvm::AMDGPU::EXEC' data-ref="llvm::AMDGPU::EXEC" data-ref-filename="llvm..AMDGPU..EXEC">EXEC</a>);</td></tr>
<tr><th id="876">876</th><td>        <b>break</b>;</td></tr>
<tr><th id="877">877</th><td></td></tr>
<tr><th id="878">878</th><td>      <b>default</b>:</td></tr>
<tr><th id="879">879</th><td>        <b>break</b>;</td></tr>
<tr><th id="880">880</th><td>      }</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>      <b>if</b> (<a class="local col2 ref" href="#162SplitMBB" title='SplitMBB' data-ref="162SplitMBB" data-ref-filename="162SplitMBB">SplitMBB</a> != <a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a>) {</td></tr>
<tr><th id="883">883</th><td>        <a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a> = <a class="local col0 ref" href="#160Next" title='Next' data-ref="160Next" data-ref-filename="160Next">Next</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="884">884</th><td>        <a class="local col9 ref" href="#159E" title='E' data-ref="159E" data-ref-filename="159E">E</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col7 ref" href="#157MBB" title='MBB' data-ref="157MBB" data-ref-filename="157MBB">MBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="885">885</th><td>      }</td></tr>
<tr><th id="886">886</th><td>    }</td></tr>
<tr><th id="887">887</th><td>  }</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="163MI" title='MI' data-type='llvm::MachineInstr *' data-ref="163MI" data-ref-filename="163MI">MI</dfn> : <a class="local col4 ref" href="#154Worklist" title='Worklist' data-ref="154Worklist" data-ref-filename="154Worklist">Worklist</a>)</td></tr>
<tr><th id="890">890</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE" title='(anonymous namespace)::SILowerControlFlow::process' data-use='c' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow7processERN4llvm12MachineInstrE">process</a>(<span class='refarg'>*<a class="local col3 ref" href="#163MI" title='MI' data-ref="163MI" data-ref-filename="163MI">MI</a></span>);</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_118SILowerControlFlow13optimizeEndCfEv" title='(anonymous namespace)::SILowerControlFlow::optimizeEndCf' data-use='c' data-ref="_ZN12_GLOBAL__N_118SILowerControlFlow13optimizeEndCfEv" data-ref-filename="_ZN12_GLOBAL__N_118SILowerControlFlow13optimizeEndCfEv">optimizeEndCf</a>();</td></tr>
<tr><th id="893">893</th><td></td></tr>
<tr><th id="894">894</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LoweredEndCf" title='(anonymous namespace)::SILowerControlFlow::LoweredEndCf' data-use='m' data-ref="(anonymousnamespace)::SILowerControlFlow::LoweredEndCf" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LoweredEndCf">LoweredEndCf</a>.<a class="ref fn" href="../../../include/llvm/ADT/SetVector.h.html#_ZN4llvm9SetVector5clearEv" title='llvm::SetVector::clear' data-ref="_ZN4llvm9SetVector5clearEv" data-ref-filename="_ZN4llvm9SetVector5clearEv">clear</a>();</td></tr>
<tr><th id="895">895</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::LoweredIf" title='(anonymous namespace)::SILowerControlFlow::LoweredIf' data-use='m' data-ref="(anonymousnamespace)::SILowerControlFlow::LoweredIf" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..LoweredIf">LoweredIf</a>.<a class="ref fn" href="../../../include/llvm/ADT/DenseSet.h.html#_ZN4llvm6detail12DenseSetImpl5clearEv" title='llvm::detail::DenseSetImpl::clear' data-ref="_ZN4llvm6detail12DenseSetImpl5clearEv" data-ref-filename="_ZN4llvm6detail12DenseSetImpl5clearEv">clear</a>();</td></tr>
<tr><th id="896">896</th><td>  <a class="tu member field" href="#(anonymousnamespace)::SILowerControlFlow::NeedsKillCleanup" title='(anonymous namespace)::SILowerControlFlow::NeedsKillCleanup' data-use='m' data-ref="(anonymousnamespace)::SILowerControlFlow::NeedsKillCleanup" data-ref-filename="(anonymousnamespace)..SILowerControlFlow..NeedsKillCleanup">NeedsKillCleanup</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallPtrSet.h.html#_ZN4llvm19SmallPtrSetImplBase5clearEv" title='llvm::SmallPtrSetImplBase::clear' data-ref="_ZN4llvm19SmallPtrSetImplBase5clearEv" data-ref-filename="_ZN4llvm19SmallPtrSetImplBase5clearEv">clear</a>();</td></tr>
<tr><th id="897">897</th><td></td></tr>
<tr><th id="898">898</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="899">899</th><td>}</td></tr>
<tr><th id="900">900</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>