<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><title>regbus_if.sv</title><link rel="stylesheet" type="text/css" href="../../../../styles/main.css" /><script type="text/javascript" src="../../../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3.1 -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="regbus_if.sv"></a><a name="Topic60"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">regbus_if.sv</div>
 <div class="CBody"><p>Copyright (c) 2025 IC Verimeter. All rights reserved.</p><p>Licensed under the MIT License.</p><p>See LICENSE file in the project root for full license information.</p><p>Description: SystemVerilog interface for REGBUS protocol implementation</p></div>
</div>

<a name="regbus_if"></a><a name="Topic19"></a><div class="CTopic TInterface LSystemVerilog">
 <div class="CTitle">regbus_if</div>
 <div class="NDClassPrototype" id="NDClassPrototype19"><div class="CPEntry TInterface Current"><div class="CPModifiers"><span class="SHKeyword">interface</span></div><div class="CPName">regbus_if&#8203;<span class="TemplateSignature">(<span class="SHKeyword">input bit</span> clk, <span class="SHKeyword">input bit</span> rst_n)</span></div></div></div>
 <div class="CBody"><p>SystemVerilog interface for REGBUS protocol implementation</p><p>This interface defines the signals and methods for the REGBUS protocol, which is APB-like (Advanced Peripheral Bus-like). It provides modports for both DUT and testbench connections, and includes a transaction task for UVM driver usage.</p><p>The REGBUS protocol follows the APB protocol structure with peripheral select, enable, and handshake signals for reliable register access.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">clk<div class="CDLParameterType">input bit</div></td><td class="CDLDefinition"><p>Clock signal for the interface</p></td></tr><tr><td class="CDLEntry">rst_n<div class="CDLParameterType">input bit</div></td><td class="CDLDefinition"><p>Active-low reset signal</p></td></tr></table><pre class="CCode"><span class="SHKeyword">interface</span> regbus_if(<span class="SHKeyword">input bit</span> clk, <span class="SHKeyword">input bit</span> rst_n);<br /><span class="SHKeyword">logic</span>        psel;    <span class="SHComment">// Peripheral select signal</span><br /><span class="SHKeyword">logic</span>        penable; <span class="SHComment">// Peripheral enable signal</span><br /><span class="SHKeyword">logic</span>        pwrite;  <span class="SHComment">// Write/read control signal</span><br /><span class="SHKeyword">logic</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] paddr;   <span class="SHComment">// Address bus</span><br /><span class="SHKeyword">logic</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] pwdata;  <span class="SHComment">// Write data bus</span><br /><span class="SHKeyword">logic</span>        pready;  <span class="SHComment">// Peripheral ready signal</span><br /><span class="SHKeyword">logic</span> [<span class="SHNumber">31</span>:<span class="SHNumber">0</span>] prdata;  <span class="SHComment">// Read data bus</span><br /><span class="SHKeyword">logic</span>        pslverr; <span class="SHComment">// Slave error signal</span></pre></div>
</div>

<a name="regbus_if.Variables"></a><a name="Topic259"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="regbus_if.DUT"></a><a name="Topic260"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">DUT</div>
 <div id="NDPrototype260" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/11/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/11/2"><span class="SHKeyword">modport</span> DUT (</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">clk,</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">rst_n,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">psel,</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">penable,</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">pwrite,</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">paddr,</div><div class="PName InLastParameterColumn" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">pwdata,</div><div class="PType InFirstParameterColumn" data-WideGridArea="8/2/9/3" data-NarrowGridArea="9/1/10/2" style="grid-area:8/2/9/3"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">pready,</div><div class="PName InLastParameterColumn" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4">prdata,</div><div class="PName InLastParameterColumn" data-WideGridArea="10/3/11/4" data-NarrowGridArea="11/2/12/3" style="grid-area:10/3/11/4">pslverr</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="10/4/11/5" data-NarrowGridArea="12/1/13/4" style="grid-area:10/4/11/5">)</div></div></div></div>
 <div class="CBody"><p>Modport for DUT (Device Under Test) connection</p><p>This modport defines the signal directions for connecting to the DUT side of the REGBUS interface.</p></div>
</div>

<a name="regbus_if.TB"></a><a name="Topic261"></a><div class="CTopic TVariable LSystemVerilog last">
 <div class="CTitle">TB</div>
 <div id="NDPrototype261" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/11/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/11/2"><span class="SHKeyword">modport</span> TB (</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">input</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">clk,</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">rst_n,</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">pready,</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">prdata,</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">pslverr,</div><div class="PType InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3"><span class="SHKeyword">output</span>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">psel,</div><div class="PName InLastParameterColumn" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">penable,</div><div class="PName InLastParameterColumn" data-WideGridArea="8/3/9/4" data-NarrowGridArea="9/2/10/3" style="grid-area:8/3/9/4">pwrite,</div><div class="PName InLastParameterColumn" data-WideGridArea="9/3/10/4" data-NarrowGridArea="10/2/11/3" style="grid-area:9/3/10/4">paddr,</div><div class="PName InLastParameterColumn" data-WideGridArea="10/3/11/4" data-NarrowGridArea="11/2/12/3" style="grid-area:10/3/11/4">pwdata</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="10/4/11/5" data-NarrowGridArea="12/1/13/4" style="grid-area:10/4/11/5">)</div></div></div></div>
 <div class="CBody"><p>Modport for testbench connection</p><p>This modport defines the signal directions for connecting to the testbench side of the REGBUS interface.</p></div>
</div>

</body></html>