strict digraph "compose( ,  )" {
	node [label="\N"];
	"13:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb13d777390>",
		fillcolor=firebrick,
		label="13:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb13d777390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_12:AL"	[def_var="['q']",
		label="Leaf_12:AL"];
	"13:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"14:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb13d70e290>",
		fillcolor=firebrick,
		label="14:NS
q <= q + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb13d70e290>]",
		style=filled,
		typ=NonblockingSubstitution];
	"14:NS" -> "Leaf_12:AL"	[cond="[]",
		lineno=None];
	"19:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fb13d70ecd0>",
		clk_sens=True,
		fillcolor=gold,
		label="19:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb13d771450>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:AL" -> "20:IF"	[cond="[]",
		lineno=None];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb13d766e90>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb13d766450>",
		fillcolor=firebrick,
		label="21:NS
q <= q - 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb13d766450>]",
		style=filled,
		typ=NonblockingSubstitution];
	"21:IF" -> "21:NS"	[cond="['slowena', 'q']",
		label="(slowena && (q > 0))",
		lineno=21];
	"20:IF" -> "21:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=20];
	"20:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb13d771390>",
		fillcolor=firebrick,
		label="20:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb13d771390>]",
		style=filled,
		typ=NonblockingSubstitution];
	"20:IF" -> "20:NS"	[cond="['reset']",
		label=reset,
		lineno=20];
	"Leaf_19:AL"	[def_var="['q']",
		label="Leaf_19:AL"];
	"20:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
	"13:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb13d777090>",
		fillcolor=springgreen,
		label="13:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:IF" -> "13:NS"	[cond="['reset']",
		label=reset,
		lineno=13];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb13d763e10>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:IF" -> "14:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=13];
	"12:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fb13d7f5390>",
		clk_sens=True,
		fillcolor=gold,
		label="12:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"12:AL" -> "13:IF"	[cond="[]",
		lineno=None];
	"Leaf_19:AL" -> "19:AL";
	"Leaf_19:AL" -> "12:AL";
	"14:IF" -> "14:NS"	[cond="['slowena', 'q']",
		label="(slowena && (q < 9))",
		lineno=14];
	"Leaf_12:AL" -> "19:AL";
	"Leaf_12:AL" -> "12:AL";
	"21:NS" -> "Leaf_19:AL"	[cond="[]",
		lineno=None];
}
