# Verilog building blocks [![Build Status](https://travis-ci.org/mshr-h/verilog_building_block.svg)](https://travis-ci.org/mshr-h/verilog_building_block)

## Description

TBA

## Modules

- `button_debounce.v` - debouncing circuit
- `ram_sp.v` - Single port RAM
- `adder_tree.v` - Adder tree
- `shift_register.v` - Shift Register
- `synchronizer.v` - Synchronize data
- `uart_rx.v` - UART reciever(not tested on FPGA board)
