Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Wed Jan 28 05:18:13 2026
| Host         : Cesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file SupContador_timing_summary_routed.rpt -pb SupContador_timing_summary_routed.pb -rpx SupContador_timing_summary_routed.rpx -warn_on_violation
| Design       : SupContador
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    14          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: uo/aux_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.289        0.000                      0                   27        0.280        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.289        0.000                      0                   27        0.280        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 1.076ns (22.872%)  route 3.628ns (77.128%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     5.154    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.700     6.311    uo/cuenta[19]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.543     6.977    uo/cuenta[25]_i_7_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.101 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.571     7.673    uo/cuenta[25]_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.645     8.442    uo/cuenta[25]_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.169     9.735    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.124     9.859 r  uo/cuenta[18]_i_1/O
                         net (fo=1, routed)           0.000     9.859    uo/cuenta_0[18]
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.855    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[18]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.029    15.148    uo/cuenta_reg[18]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.859    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.292ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.076ns (22.877%)  route 3.627ns (77.123%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     5.154    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.700     6.311    uo/cuenta[19]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.543     6.977    uo/cuenta[25]_i_7_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.101 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.571     7.673    uo/cuenta[25]_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.645     8.442    uo/cuenta[25]_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.168     9.734    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.124     9.858 r  uo/cuenta[19]_i_1/O
                         net (fo=1, routed)           0.000     9.858    uo/cuenta_0[19]
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.855    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.031    15.150    uo/cuenta_reg[19]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.858    
  -------------------------------------------------------------------
                         slack                                  5.292    

Slack (MET) :             5.307ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 1.104ns (23.328%)  route 3.628ns (76.672%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     5.154    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.700     6.311    uo/cuenta[19]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.543     6.977    uo/cuenta[25]_i_7_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.101 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.571     7.673    uo/cuenta[25]_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.645     8.442    uo/cuenta[25]_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.169     9.735    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.152     9.887 r  uo/cuenta[21]_i_1/O
                         net (fo=1, routed)           0.000     9.887    uo/cuenta_0[21]
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.855    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[21]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.075    15.194    uo/cuenta_reg[21]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.887    
  -------------------------------------------------------------------
                         slack                                  5.307    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.731ns  (logic 1.104ns (23.333%)  route 3.627ns (76.667%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     5.154    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.700     6.311    uo/cuenta[19]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.543     6.977    uo/cuenta[25]_i_7_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.101 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.571     7.673    uo/cuenta[25]_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.645     8.442    uo/cuenta[25]_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.168     9.734    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y36          LUT2 (Prop_lut2_I0_O)        0.152     9.886 r  uo/cuenta[20]_i_1/O
                         net (fo=1, routed)           0.000     9.886    uo/cuenta_0[20]
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.855    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[20]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X3Y36          FDCE (Setup_fdce_C_D)        0.075    15.194    uo/cuenta_reg[20]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.630ns  (logic 1.076ns (23.242%)  route 3.554ns (76.758%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     5.154    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.700     6.311    uo/cuenta[19]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.543     6.977    uo/cuenta[25]_i_7_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.101 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.571     7.673    uo/cuenta[25]_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.645     8.442    uo/cuenta[25]_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.094     9.660    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y37          LUT2 (Prop_lut2_I0_O)        0.124     9.784 r  uo/cuenta[22]_i_1/O
                         net (fo=1, routed)           0.000     9.784    uo/cuenta_0[22]
    SLICE_X3Y37          FDCE                                         r  uo/cuenta_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.856    uo/aux_reg_0
    SLICE_X3Y37          FDCE                                         r  uo/cuenta_reg[22]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y37          FDCE (Setup_fdce_C_D)        0.029    15.124    uo/cuenta_reg[22]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.656ns  (logic 1.102ns (23.671%)  route 3.554ns (76.329%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     5.154    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.700     6.311    uo/cuenta[19]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.543     6.977    uo/cuenta[25]_i_7_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.101 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.571     7.673    uo/cuenta[25]_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.645     8.442    uo/cuenta[25]_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.094     9.660    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y37          LUT2 (Prop_lut2_I0_O)        0.150     9.810 r  uo/cuenta[25]_i_1/O
                         net (fo=1, routed)           0.000     9.810    uo/cuenta_0[25]
    SLICE_X3Y37          FDCE                                         r  uo/cuenta_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515    14.856    uo/aux_reg_0
    SLICE_X3Y37          FDCE                                         r  uo/cuenta_reg[25]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y37          FDCE (Setup_fdce_C_D)        0.075    15.170    uo/cuenta_reg[25]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.810    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 1.076ns (23.614%)  route 3.481ns (76.386%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     5.154    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.700     6.311    uo/cuenta[19]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.543     6.977    uo/cuenta[25]_i_7_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.101 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.571     7.673    uo/cuenta[25]_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.645     8.442    uo/cuenta[25]_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.021     9.587    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.124     9.711 r  uo/cuenta[15]_i_1/O
                         net (fo=1, routed)           0.000     9.711    uo/cuenta_0[15]
    SLICE_X3Y35          FDCE                                         r  uo/cuenta_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.855    uo/aux_reg_0
    SLICE_X3Y35          FDCE                                         r  uo/cuenta_reg[15]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDCE (Setup_fdce_C_D)        0.031    15.125    uo/cuenta_reg[15]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.711    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.555ns  (logic 1.076ns (23.625%)  route 3.479ns (76.375%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     5.154    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.700     6.311    uo/cuenta[19]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.543     6.977    uo/cuenta[25]_i_7_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.101 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.571     7.673    uo/cuenta[25]_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.645     8.442    uo/cuenta[25]_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.019     9.585    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.124     9.709 r  uo/cuenta[14]_i_1/O
                         net (fo=1, routed)           0.000     9.709    uo/cuenta_0[14]
    SLICE_X3Y35          FDCE                                         r  uo/cuenta_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.855    uo/aux_reg_0
    SLICE_X3Y35          FDCE                                         r  uo/cuenta_reg[14]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDCE (Setup_fdce_C_D)        0.029    15.123    uo/cuenta_reg[14]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -9.709    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.585ns  (logic 1.104ns (24.081%)  route 3.481ns (75.919%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     5.154    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.700     6.311    uo/cuenta[19]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.543     6.977    uo/cuenta[25]_i_7_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.101 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.571     7.673    uo/cuenta[25]_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.645     8.442    uo/cuenta[25]_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.021     9.587    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.152     9.739 r  uo/cuenta[16]_i_1/O
                         net (fo=1, routed)           0.000     9.739    uo/cuenta_0[16]
    SLICE_X3Y35          FDCE                                         r  uo/cuenta_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.855    uo/aux_reg_0
    SLICE_X3Y35          FDCE                                         r  uo/cuenta_reg[16]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDCE (Setup_fdce_C_D)        0.075    15.169    uo/cuenta_reg[16]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 uo/cuenta_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.583ns  (logic 1.104ns (24.091%)  route 3.479ns (75.908%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.633     5.154    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.456     5.610 f  uo/cuenta_reg[19]/Q
                         net (fo=2, routed)           0.700     6.311    uo/cuenta[19]
    SLICE_X3Y36          LUT4 (Prop_lut4_I0_O)        0.124     6.435 r  uo/cuenta[25]_i_7/O
                         net (fo=1, routed)           0.543     6.977    uo/cuenta[25]_i_7_n_0
    SLICE_X3Y35          LUT5 (Prop_lut5_I4_O)        0.124     7.101 r  uo/cuenta[25]_i_6/O
                         net (fo=1, routed)           0.571     7.673    uo/cuenta[25]_i_6_n_0
    SLICE_X3Y34          LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  uo/cuenta[25]_i_3/O
                         net (fo=1, routed)           0.645     8.442    uo/cuenta[25]_i_3_n_0
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.124     8.566 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          1.019     9.585    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y35          LUT2 (Prop_lut2_I0_O)        0.152     9.737 r  uo/cuenta[17]_i_1/O
                         net (fo=1, routed)           0.000     9.737    uo/cuenta_0[17]
    SLICE_X3Y35          FDCE                                         r  uo/cuenta_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.855    uo/aux_reg_0
    SLICE_X3Y35          FDCE                                         r  uo/cuenta_reg[17]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y35          FDCE (Setup_fdce_C_D)        0.075    15.169    uo/cuenta_reg[17]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  5.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 uo/aux_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/aux_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.471    uo/aux_reg_0
    SLICE_X4Y33          FDCE                                         r  uo/aux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  uo/aux_reg/Q
                         net (fo=15, routed)          0.185     1.797    uo/CLK
    SLICE_X4Y33          LUT2 (Prop_lut2_I1_O)        0.045     1.842 r  uo/aux_i_1/O
                         net (fo=1, routed)           0.000     1.842    uo/aux_i_1_n_0
    SLICE_X4Y33          FDCE                                         r  uo/aux_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.857     1.984    uo/aux_reg_0
    SLICE_X4Y33          FDCE                                         r  uo/aux_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X4Y33          FDCE (Hold_fdce_C_D)         0.091     1.562    uo/aux_reg
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.186ns (42.757%)  route 0.249ns (57.243%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.589     1.472    uo/aux_reg_0
    SLICE_X4Y34          FDCE                                         r  uo/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y34          FDCE (Prop_fdce_C_Q)         0.141     1.613 f  uo/cuenta_reg[0]/Q
                         net (fo=3, routed)           0.249     1.862    uo/cuenta[0]
    SLICE_X4Y34          LUT1 (Prop_lut1_I0_O)        0.045     1.907 r  uo/cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     1.907    uo/cuenta_0[0]
    SLICE_X4Y34          FDCE                                         r  uo/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    uo/aux_reg_0
    SLICE_X4Y34          FDCE                                         r  uo/cuenta_reg[0]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.092     1.564    uo/cuenta_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.278ns (53.390%)  route 0.243ns (46.610%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.471    uo/aux_reg_0
    SLICE_X4Y33          FDCE                                         r  uo/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.128     1.599 f  uo/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.125     1.724    uo/cuenta[5]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.099     1.823 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.118     1.941    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.051     1.992 r  uo/cuenta[8]_i_1/O
                         net (fo=1, routed)           0.000     1.992    uo/cuenta_0[8]
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[8]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.107     1.615    uo/cuenta_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.272ns (52.846%)  route 0.243ns (47.154%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.471    uo/aux_reg_0
    SLICE_X4Y33          FDCE                                         r  uo/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.128     1.599 f  uo/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.125     1.724    uo/cuenta[5]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.099     1.823 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.118     1.941    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.045     1.986 r  uo/cuenta[7]_i_1/O
                         net (fo=1, routed)           0.000     1.986    uo/cuenta_0[7]
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[7]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.092     1.600    uo/cuenta_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.275ns (46.480%)  route 0.317ns (53.520%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.471    uo/aux_reg_0
    SLICE_X4Y33          FDCE                                         r  uo/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.128     1.599 f  uo/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.125     1.724    uo/cuenta[5]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.099     1.823 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.192     2.015    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.048     2.063 r  uo/cuenta[2]_i_1/O
                         net (fo=1, routed)           0.000     2.063    uo/cuenta_0[2]
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[2]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.107     1.615    uo/cuenta_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.276ns (46.492%)  route 0.318ns (53.508%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.471    uo/aux_reg_0
    SLICE_X4Y33          FDCE                                         r  uo/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.128     1.599 f  uo/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.125     1.724    uo/cuenta[5]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.099     1.823 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.193     2.016    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.049     2.065 r  uo/cuenta[4]_i_1/O
                         net (fo=1, routed)           0.000     2.065    uo/cuenta_0[4]
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[4]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.107     1.615    uo/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.272ns (46.129%)  route 0.318ns (53.871%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.471    uo/aux_reg_0
    SLICE_X4Y33          FDCE                                         r  uo/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.128     1.599 f  uo/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.125     1.724    uo/cuenta[5]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.099     1.823 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.193     2.016    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.045     2.061 r  uo/cuenta[3]_i_1/O
                         net (fo=1, routed)           0.000     2.061    uo/cuenta_0[3]
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[3]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.092     1.600    uo/cuenta_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.272ns (46.207%)  route 0.317ns (53.793%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.588     1.471    uo/aux_reg_0
    SLICE_X4Y33          FDCE                                         r  uo/cuenta_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y33          FDCE (Prop_fdce_C_Q)         0.128     1.599 f  uo/cuenta_reg[5]/Q
                         net (fo=2, routed)           0.125     1.724    uo/cuenta[5]
    SLICE_X3Y33          LUT6 (Prop_lut6_I3_O)        0.099     1.823 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.192     2.015    uo/cuenta[25]_i_2_n_0
    SLICE_X3Y33          LUT2 (Prop_lut2_I0_O)        0.045     2.060 r  uo/cuenta[1]_i_1/O
                         net (fo=1, routed)           0.000     2.060    uo/cuenta_0[1]
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[1]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X3Y33          FDCE (Hold_fdce_C_D)         0.091     1.599    uo/cuenta_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.268ns (42.273%)  route 0.366ns (57.727%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.590     1.473    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y33          FDCE (Prop_fdce_C_Q)         0.128     1.601 f  uo/cuenta_reg[4]/Q
                         net (fo=2, routed)           0.101     1.703    uo/cuenta[4]
    SLICE_X3Y33          LUT6 (Prop_lut6_I4_O)        0.098     1.801 r  uo/cuenta[25]_i_2/O
                         net (fo=26, routed)          0.265     2.065    uo/cuenta[25]_i_2_n_0
    SLICE_X4Y34          LUT2 (Prop_lut2_I0_O)        0.042     2.107 r  uo/cuenta[13]_i_1/O
                         net (fo=1, routed)           0.000     2.107    uo/cuenta_0[13]
    SLICE_X4Y34          FDCE                                         r  uo/cuenta_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.858     1.985    uo/aux_reg_0
    SLICE_X4Y34          FDCE                                         r  uo/cuenta_reg[13]/C
                         clock pessimism             -0.478     1.507    
    SLICE_X4Y34          FDCE (Hold_fdce_C_D)         0.107     1.614    uo/cuenta_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 uo/cuenta_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uo/cuenta_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.592     1.475    uo/aux_reg_0
    SLICE_X3Y37          FDCE                                         r  uo/cuenta_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  uo/cuenta_reg[23]/Q
                         net (fo=2, routed)           0.065     1.681    uo/cuenta[23]
    SLICE_X2Y37          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.791 r  uo/plusOp_carry__4/O[2]
                         net (fo=1, routed)           0.161     1.952    uo/data0[23]
    SLICE_X3Y37          LUT2 (Prop_lut2_I1_O)        0.108     2.060 r  uo/cuenta[23]_i_1/O
                         net (fo=1, routed)           0.000     2.060    uo/cuenta_0[23]
    SLICE_X3Y37          FDCE                                         r  uo/cuenta_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.862     1.989    uo/aux_reg_0
    SLICE_X3Y37          FDCE                                         r  uo/cuenta_reg[23]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.092     1.567    uo/cuenta_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.493    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y33    uo/aux_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34    uo/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34    uo/cuenta_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34    uo/cuenta_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y34    uo/cuenta_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y34    uo/cuenta_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    uo/cuenta_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    uo/cuenta_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y35    uo/cuenta_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    uo/aux_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    uo/aux_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    uo/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    uo/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    uo/cuenta_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    uo/cuenta_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    uo/cuenta_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    uo/cuenta_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    uo/cuenta_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    uo/cuenta_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    uo/aux_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y33    uo/aux_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    uo/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    uo/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    uo/cuenta_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y34    uo/cuenta_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    uo/cuenta_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    uo/cuenta_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    uo/cuenta_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y34    uo/cuenta_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.354ns  (logic 5.024ns (35.000%)  route 9.330ns (65.000%))
  Logic Levels:           7  (FDCE=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.020     1.498    u1/cuenta_reg_n_0_[9]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.296     1.794 r  u1/FoutCuenta_OBUF[15]_inst_i_13/O
                         net (fo=7, routed)           0.753     2.547    u1/FoutCuenta_OBUF[15]_inst_i_13_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124     2.671 r  u1/FoutCuenta_OBUF[15]_inst_i_10/O
                         net (fo=5, routed)           1.018     3.689    u1/FoutCuenta_OBUF[15]_inst_i_10_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.152     3.841 r  u1/FoutCuenta_OBUF[13]_inst_i_3/O
                         net (fo=3, routed)           0.819     4.660    u1/FoutCuenta_OBUF[13]_inst_i_3_n_0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.332     4.992 r  u1/FoutCuenta_OBUF[13]_inst_i_2/O
                         net (fo=5, routed)           1.395     6.386    u1/FoutCuenta_OBUF[13]_inst_i_2_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.124     6.510 r  u1/FoutCuenta_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           4.326    10.836    FoutCuenta_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    14.354 r  FoutCuenta_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.354    FoutCuenta[12]
    P3                                                                r  FoutCuenta[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.044ns  (logic 5.013ns (35.698%)  route 9.030ns (64.302%))
  Logic Levels:           7  (FDCE=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.020     1.498    u1/cuenta_reg_n_0_[9]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.296     1.794 r  u1/FoutCuenta_OBUF[15]_inst_i_13/O
                         net (fo=7, routed)           0.753     2.547    u1/FoutCuenta_OBUF[15]_inst_i_13_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124     2.671 r  u1/FoutCuenta_OBUF[15]_inst_i_10/O
                         net (fo=5, routed)           1.018     3.689    u1/FoutCuenta_OBUF[15]_inst_i_10_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.152     3.841 r  u1/FoutCuenta_OBUF[13]_inst_i_3/O
                         net (fo=3, routed)           0.819     4.660    u1/FoutCuenta_OBUF[13]_inst_i_3_n_0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.332     4.992 r  u1/FoutCuenta_OBUF[13]_inst_i_2/O
                         net (fo=5, routed)           1.193     6.184    u1/FoutCuenta_OBUF[13]_inst_i_2_n_0
    SLICE_X8Y33          LUT6 (Prop_lut6_I5_O)        0.124     6.308 r  u1/FoutCuenta_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           4.228    10.536    FoutCuenta_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.044 r  FoutCuenta_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.044    FoutCuenta[13]
    N3                                                                r  FoutCuenta[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.527ns  (logic 5.244ns (38.770%)  route 8.282ns (61.230%))
  Logic Levels:           7  (FDCE=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.020     1.498    u1/cuenta_reg_n_0_[9]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.296     1.794 r  u1/FoutCuenta_OBUF[15]_inst_i_13/O
                         net (fo=7, routed)           0.753     2.547    u1/FoutCuenta_OBUF[15]_inst_i_13_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124     2.671 r  u1/FoutCuenta_OBUF[15]_inst_i_10/O
                         net (fo=5, routed)           1.018     3.689    u1/FoutCuenta_OBUF[15]_inst_i_10_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.152     3.841 r  u1/FoutCuenta_OBUF[13]_inst_i_3/O
                         net (fo=3, routed)           0.819     4.660    u1/FoutCuenta_OBUF[13]_inst_i_3_n_0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.332     4.992 r  u1/FoutCuenta_OBUF[13]_inst_i_2/O
                         net (fo=5, routed)           1.405     6.396    u1/FoutCuenta_OBUF[13]_inst_i_2_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I3_O)        0.150     6.546 r  u1/FoutCuenta_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.268     9.814    FoutCuenta_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.712    13.527 r  FoutCuenta_OBUF[9]_inst/O
                         net (fo=0)                   0.000    13.527    FoutCuenta[9]
    V3                                                                r  FoutCuenta[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.391ns  (logic 5.283ns (39.454%)  route 8.108ns (60.546%))
  Logic Levels:           7  (FDCE=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.020     1.498    u1/cuenta_reg_n_0_[9]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.296     1.794 r  u1/FoutCuenta_OBUF[15]_inst_i_13/O
                         net (fo=7, routed)           0.753     2.547    u1/FoutCuenta_OBUF[15]_inst_i_13_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124     2.671 r  u1/FoutCuenta_OBUF[15]_inst_i_10/O
                         net (fo=5, routed)           1.018     3.689    u1/FoutCuenta_OBUF[15]_inst_i_10_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.152     3.841 r  u1/FoutCuenta_OBUF[13]_inst_i_3/O
                         net (fo=3, routed)           0.819     4.660    u1/FoutCuenta_OBUF[13]_inst_i_3_n_0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.332     4.992 r  u1/FoutCuenta_OBUF[13]_inst_i_2/O
                         net (fo=5, routed)           1.395     6.386    u1/FoutCuenta_OBUF[13]_inst_i_2_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.152     6.538 r  u1/FoutCuenta_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.104     9.642    FoutCuenta_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.749    13.391 r  FoutCuenta_OBUF[10]_inst/O
                         net (fo=0)                   0.000    13.391    FoutCuenta[10]
    W3                                                                r  FoutCuenta[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.358ns  (logic 5.010ns (37.504%)  route 8.348ns (62.496%))
  Logic Levels:           7  (FDCE=1 LUT5=4 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.020     1.498    u1/cuenta_reg_n_0_[9]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.296     1.794 r  u1/FoutCuenta_OBUF[15]_inst_i_13/O
                         net (fo=7, routed)           0.753     2.547    u1/FoutCuenta_OBUF[15]_inst_i_13_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124     2.671 r  u1/FoutCuenta_OBUF[15]_inst_i_10/O
                         net (fo=5, routed)           1.018     3.689    u1/FoutCuenta_OBUF[15]_inst_i_10_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.152     3.841 r  u1/FoutCuenta_OBUF[13]_inst_i_3/O
                         net (fo=3, routed)           0.819     4.660    u1/FoutCuenta_OBUF[13]_inst_i_3_n_0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.332     4.992 r  u1/FoutCuenta_OBUF[13]_inst_i_2/O
                         net (fo=5, routed)           1.405     6.396    u1/FoutCuenta_OBUF[13]_inst_i_2_n_0
    SLICE_X8Y33          LUT5 (Prop_lut5_I0_O)        0.124     6.520 r  u1/FoutCuenta_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.334     9.854    FoutCuenta_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    13.358 r  FoutCuenta_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.358    FoutCuenta[11]
    U3                                                                r  FoutCuenta[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.193ns  (logic 5.121ns (38.819%)  route 8.072ns (61.181%))
  Logic Levels:           6  (FDCE=1 LUT5=3 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.020     1.498    u1/cuenta_reg_n_0_[9]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.296     1.794 r  u1/FoutCuenta_OBUF[15]_inst_i_13/O
                         net (fo=7, routed)           0.753     2.547    u1/FoutCuenta_OBUF[15]_inst_i_13_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124     2.671 r  u1/FoutCuenta_OBUF[15]_inst_i_10/O
                         net (fo=5, routed)           1.019     3.690    u1/FoutCuenta_OBUF[15]_inst_i_10_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.152     3.842 r  u1/FoutCuenta_OBUF[15]_inst_i_5/O
                         net (fo=6, routed)           1.254     5.095    u1/FoutCuenta_OBUF[15]_inst_i_5_n_0
    SLICE_X9Y33          LUT5 (Prop_lut5_I0_O)        0.354     5.449 r  u1/FoutCuenta_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           4.026     9.476    FoutCuenta_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         3.717    13.193 r  FoutCuenta_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.193    FoutCuenta[14]
    P1                                                                r  FoutCuenta[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.850ns  (logic 4.897ns (38.113%)  route 7.952ns (61.887%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.020     1.498    u1/cuenta_reg_n_0_[9]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.296     1.794 r  u1/FoutCuenta_OBUF[15]_inst_i_13/O
                         net (fo=7, routed)           0.753     2.547    u1/FoutCuenta_OBUF[15]_inst_i_13_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124     2.671 r  u1/FoutCuenta_OBUF[15]_inst_i_10/O
                         net (fo=5, routed)           1.019     3.690    u1/FoutCuenta_OBUF[15]_inst_i_10_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.152     3.842 r  u1/FoutCuenta_OBUF[15]_inst_i_5/O
                         net (fo=6, routed)           0.550     4.392    u1/FoutCuenta_OBUF[15]_inst_i_5_n_0
    SLICE_X9Y33          LUT4 (Prop_lut4_I3_O)        0.326     4.718 r  u1/FoutCuenta_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           4.610     9.328    FoutCuenta_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    12.850 r  FoutCuenta_OBUF[15]_inst/O
                         net (fo=0)                   0.000    12.850    FoutCuenta[15]
    L1                                                                r  FoutCuenta[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.430ns  (logic 5.242ns (42.175%)  route 7.188ns (57.825%))
  Logic Levels:           7  (FDCE=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.020     1.498    u1/cuenta_reg_n_0_[9]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.296     1.794 r  u1/FoutCuenta_OBUF[15]_inst_i_13/O
                         net (fo=7, routed)           0.753     2.547    u1/FoutCuenta_OBUF[15]_inst_i_13_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124     2.671 r  u1/FoutCuenta_OBUF[15]_inst_i_10/O
                         net (fo=5, routed)           1.018     3.689    u1/FoutCuenta_OBUF[15]_inst_i_10_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.152     3.841 r  u1/FoutCuenta_OBUF[13]_inst_i_3/O
                         net (fo=3, routed)           0.819     4.660    u1/FoutCuenta_OBUF[13]_inst_i_3_n_0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.360     5.020 r  u1/FoutCuenta_OBUF[8]_inst_i_5/O
                         net (fo=4, routed)           0.883     5.903    u1/FoutCuenta_OBUF[8]_inst_i_5_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.326     6.229 r  u1/FoutCuenta_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.695     8.924    FoutCuenta_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    12.430 r  FoutCuenta_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.430    FoutCuenta[6]
    U14                                                               r  FoutCuenta[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.387ns  (logic 5.240ns (42.303%)  route 7.147ns (57.697%))
  Logic Levels:           7  (FDCE=1 LUT5=3 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.020     1.498    u1/cuenta_reg_n_0_[9]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.296     1.794 r  u1/FoutCuenta_OBUF[15]_inst_i_13/O
                         net (fo=7, routed)           0.753     2.547    u1/FoutCuenta_OBUF[15]_inst_i_13_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I4_O)        0.124     2.671 r  u1/FoutCuenta_OBUF[15]_inst_i_10/O
                         net (fo=5, routed)           1.018     3.689    u1/FoutCuenta_OBUF[15]_inst_i_10_n_0
    SLICE_X7Y32          LUT5 (Prop_lut5_I4_O)        0.152     3.841 r  u1/FoutCuenta_OBUF[13]_inst_i_3/O
                         net (fo=3, routed)           0.819     4.660    u1/FoutCuenta_OBUF[13]_inst_i_3_n_0
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.360     5.020 r  u1/FoutCuenta_OBUF[8]_inst_i_5/O
                         net (fo=4, routed)           0.832     5.852    u1/FoutCuenta_OBUF[8]_inst_i_5_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I3_O)        0.326     6.178 r  u1/FoutCuenta_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.705     8.883    FoutCuenta_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    12.387 r  FoutCuenta_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.387    FoutCuenta[8]
    V13                                                               r  FoutCuenta[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FoutCuenta[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.337ns  (logic 4.771ns (38.668%)  route 7.567ns (61.332%))
  Logic Levels:           7  (FDCE=1 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          1.020     1.498    u1/cuenta_reg_n_0_[9]
    SLICE_X7Y31          LUT5 (Prop_lut5_I4_O)        0.296     1.794 r  u1/FoutCuenta_OBUF[15]_inst_i_13/O
                         net (fo=7, routed)           1.037     2.831    u1/FoutCuenta_OBUF[15]_inst_i_13_n_0
    SLICE_X6Y30          LUT5 (Prop_lut5_I0_O)        0.124     2.955 r  u1/FoutCuenta_OBUF[8]_inst_i_13/O
                         net (fo=3, routed)           0.818     3.774    u1/FoutCuenta_OBUF[8]_inst_i_13_n_0
    SLICE_X5Y30          LUT6 (Prop_lut6_I4_O)        0.124     3.898 r  u1/FoutCuenta_OBUF[8]_inst_i_15/O
                         net (fo=2, routed)           1.010     4.908    u1/FoutCuenta_OBUF[8]_inst_i_15_n_0
    SLICE_X5Y32          LUT6 (Prop_lut6_I3_O)        0.124     5.032 r  u1/FoutCuenta_OBUF[8]_inst_i_7/O
                         net (fo=4, routed)           0.972     6.005    u1/FoutCuenta_OBUF[8]_inst_i_7_n_0
    SLICE_X6Y29          LUT6 (Prop_lut6_I5_O)        0.124     6.129 r  u1/FoutCuenta_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.708     8.837    FoutCuenta_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    12.337 r  FoutCuenta_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.337    FoutCuenta[7]
    V14                                                               r  FoutCuenta[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE                         0.000     0.000 r  u1/cuenta_reg[0]/C
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.164     0.164 f  u1/cuenta_reg[0]/Q
                         net (fo=4, routed)           0.175     0.339    u1/FoutCuenta_OBUF[0]
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.045     0.384 r  u1/cuenta[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.384    u1/cuenta[0]_i_1__0_n_0
    SLICE_X2Y29          FDCE                                         r  u1/cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.670ns  (logic 0.382ns (56.977%)  route 0.288ns (43.023%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/cuenta_reg[12]/Q
                         net (fo=13, routed)          0.064     0.228    u1/cuenta_reg_n_0_[12]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.336 r  u1/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.224     0.560    u1/plusOp_carry__1_n_4
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.110     0.670 r  u1/cuenta[12]_i_1__0/O
                         net (fo=1, routed)           0.000     0.670    u1/cuenta[12]
    SLICE_X2Y31          FDCE                                         r  u1/cuenta_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.419ns (57.655%)  route 0.308ns (42.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y29          FDCE                         0.000     0.000 r  u1/cuenta_reg[3]/C
    SLICE_X2Y29          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u1/cuenta_reg[3]/Q
                         net (fo=10, routed)          0.142     0.290    u1/cuenta_reg_n_0_[3]
    SLICE_X3Y29          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     0.455 r  u1/plusOp_carry/O[2]
                         net (fo=1, routed)           0.166     0.621    u1/plusOp_carry_n_5
    SLICE_X2Y29          LUT2 (Prop_lut2_I0_O)        0.106     0.727 r  u1/cuenta[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.727    u1/cuenta[3]
    SLICE_X2Y29          FDCE                                         r  u1/cuenta_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.727ns  (logic 0.419ns (57.655%)  route 0.308ns (42.345%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y30          FDCE                         0.000     0.000 r  u1/cuenta_reg[7]/C
    SLICE_X2Y30          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u1/cuenta_reg[7]/Q
                         net (fo=12, routed)          0.142     0.290    u1/cuenta_reg_n_0_[7]
    SLICE_X3Y30          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.165     0.455 r  u1/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.166     0.621    u1/plusOp_carry__0_n_5
    SLICE_X2Y30          LUT2 (Prop_lut2_I0_O)        0.106     0.727 r  u1/cuenta[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.727    u1/cuenta[7]
    SLICE_X2Y30          FDCE                                         r  u1/cuenta_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.418ns (57.424%)  route 0.310ns (42.576%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[11]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u1/cuenta_reg[11]/Q
                         net (fo=13, routed)          0.144     0.292    u1/cuenta_reg_n_0_[11]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.164     0.456 r  u1/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.166     0.622    u1/plusOp_carry__1_n_5
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.106     0.728 r  u1/cuenta[11]_i_1__0/O
                         net (fo=1, routed)           0.000     0.728    u1/cuenta[11]
    SLICE_X2Y31          FDCE                                         r  u1/cuenta_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.731ns  (logic 0.254ns (34.728%)  route 0.477ns (65.272%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/cuenta_reg[12]/Q
                         net (fo=13, routed)          0.247     0.411    u1/cuenta_reg_n_0_[12]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.045     0.456 r  u1/cuenta[13]_i_2/O
                         net (fo=14, routed)          0.230     0.686    u1/cuenta[13]_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.045     0.731 r  u1/cuenta[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.731    u1/cuenta[6]
    SLICE_X2Y30          FDCE                                         r  u1/cuenta_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.732ns  (logic 0.254ns (34.681%)  route 0.478ns (65.319%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/cuenta_reg[12]/Q
                         net (fo=13, routed)          0.247     0.411    u1/cuenta_reg_n_0_[12]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.045     0.456 r  u1/cuenta[13]_i_2/O
                         net (fo=14, routed)          0.231     0.687    u1/cuenta[13]_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.045     0.732 r  u1/cuenta[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.732    u1/cuenta[4]
    SLICE_X2Y30          FDCE                                         r  u1/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.733ns  (logic 0.255ns (34.770%)  route 0.478ns (65.230%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/cuenta_reg[12]/Q
                         net (fo=13, routed)          0.247     0.411    u1/cuenta_reg_n_0_[12]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.045     0.456 r  u1/cuenta[13]_i_2/O
                         net (fo=14, routed)          0.231     0.687    u1/cuenta[13]_i_2_n_0
    SLICE_X2Y30          LUT2 (Prop_lut2_I1_O)        0.046     0.733 r  u1/cuenta[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.733    u1/cuenta[5]
    SLICE_X2Y30          FDCE                                         r  u1/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.772ns  (logic 0.423ns (54.815%)  route 0.349ns (45.185%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[9]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  u1/cuenta_reg[9]/Q
                         net (fo=13, routed)          0.124     0.272    u1/cuenta_reg_n_0_[9]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.168     0.440 r  u1/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.224     0.665    u1/plusOp_carry__1_n_7
    SLICE_X2Y31          LUT2 (Prop_lut2_I0_O)        0.107     0.772 r  u1/cuenta[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.772    u1/cuenta[9]
    SLICE_X2Y31          FDCE                                         r  u1/cuenta_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/cuenta_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u1/cuenta_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.793ns  (logic 0.254ns (32.011%)  route 0.539ns (67.989%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y31          FDCE                         0.000     0.000 r  u1/cuenta_reg[12]/C
    SLICE_X2Y31          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  u1/cuenta_reg[12]/Q
                         net (fo=13, routed)          0.247     0.411    u1/cuenta_reg_n_0_[12]
    SLICE_X4Y31          LUT6 (Prop_lut6_I5_O)        0.045     0.456 r  u1/cuenta[13]_i_2/O
                         net (fo=14, routed)          0.292     0.748    u1/cuenta[13]_i_2_n_0
    SLICE_X2Y29          LUT2 (Prop_lut2_I1_O)        0.045     0.793 r  u1/cuenta[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.793    u1/cuenta[2]
    SLICE_X2Y29          FDCE                                         r  u1/cuenta_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 1.441ns (35.652%)  route 2.601ns (64.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=41, routed)          2.601     4.043    uo/AR[0]
    SLICE_X3Y37          FDCE                                         f  uo/cuenta_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515     4.856    uo/aux_reg_0
    SLICE_X3Y37          FDCE                                         r  uo/cuenta_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 1.441ns (35.652%)  route 2.601ns (64.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=41, routed)          2.601     4.043    uo/AR[0]
    SLICE_X3Y37          FDCE                                         f  uo/cuenta_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515     4.856    uo/aux_reg_0
    SLICE_X3Y37          FDCE                                         r  uo/cuenta_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 1.441ns (35.652%)  route 2.601ns (64.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=41, routed)          2.601     4.043    uo/AR[0]
    SLICE_X3Y37          FDCE                                         f  uo/cuenta_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515     4.856    uo/aux_reg_0
    SLICE_X3Y37          FDCE                                         r  uo/cuenta_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.043ns  (logic 1.441ns (35.652%)  route 2.601ns (64.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=41, routed)          2.601     4.043    uo/AR[0]
    SLICE_X3Y37          FDCE                                         f  uo/cuenta_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.515     4.856    uo/aux_reg_0
    SLICE_X3Y37          FDCE                                         r  uo/cuenta_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 1.441ns (35.767%)  route 2.588ns (64.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=41, routed)          2.588     4.030    uo/AR[0]
    SLICE_X3Y36          FDCE                                         f  uo/cuenta_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514     4.855    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 1.441ns (35.767%)  route 2.588ns (64.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=41, routed)          2.588     4.030    uo/AR[0]
    SLICE_X3Y36          FDCE                                         f  uo/cuenta_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514     4.855    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 1.441ns (35.767%)  route 2.588ns (64.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=41, routed)          2.588     4.030    uo/AR[0]
    SLICE_X3Y36          FDCE                                         f  uo/cuenta_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514     4.855    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.030ns  (logic 1.441ns (35.767%)  route 2.588ns (64.233%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=41, routed)          2.588     4.030    uo/AR[0]
    SLICE_X3Y36          FDCE                                         f  uo/cuenta_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514     4.855    uo/aux_reg_0
    SLICE_X3Y36          FDCE                                         r  uo/cuenta_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.739ns  (logic 1.441ns (38.546%)  route 2.298ns (61.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=41, routed)          2.298     3.739    uo/AR[0]
    SLICE_X3Y35          FDCE                                         f  uo/cuenta_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514     4.855    uo/aux_reg_0
    SLICE_X3Y35          FDCE                                         r  uo/cuenta_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.739ns  (logic 1.441ns (38.546%)  route 2.298ns (61.454%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=41, routed)          2.298     3.739    uo/AR[0]
    SLICE_X3Y35          FDCE                                         f  uo/cuenta_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514     4.855    uo/aux_reg_0
    SLICE_X3Y35          FDCE                                         r  uo/cuenta_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.734%)  route 0.852ns (80.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=41, routed)          0.852     1.062    uo/AR[0]
    SLICE_X3Y33          FDCE                                         f  uo/cuenta_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.734%)  route 0.852ns (80.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=41, routed)          0.852     1.062    uo/AR[0]
    SLICE_X3Y33          FDCE                                         f  uo/cuenta_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.734%)  route 0.852ns (80.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=41, routed)          0.852     1.062    uo/AR[0]
    SLICE_X3Y33          FDCE                                         f  uo/cuenta_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.734%)  route 0.852ns (80.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=41, routed)          0.852     1.062    uo/AR[0]
    SLICE_X3Y33          FDCE                                         f  uo/cuenta_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.734%)  route 0.852ns (80.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=41, routed)          0.852     1.062    uo/AR[0]
    SLICE_X3Y33          FDCE                                         f  uo/cuenta_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.210ns (19.734%)  route 0.852ns (80.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=41, routed)          0.852     1.062    uo/AR[0]
    SLICE_X3Y33          FDCE                                         f  uo/cuenta_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.859     1.986    uo/aux_reg_0
    SLICE_X3Y33          FDCE                                         r  uo/cuenta_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/aux_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.210ns (19.594%)  route 0.860ns (80.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=41, routed)          0.860     1.069    uo/AR[0]
    SLICE_X4Y33          FDCE                                         f  uo/aux_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.857     1.984    uo/aux_reg_0
    SLICE_X4Y33          FDCE                                         r  uo/aux_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.210ns (19.594%)  route 0.860ns (80.406%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=41, routed)          0.860     1.069    uo/AR[0]
    SLICE_X4Y33          FDCE                                         f  uo/cuenta_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.857     1.984    uo/aux_reg_0
    SLICE_X4Y33          FDCE                                         r  uo/cuenta_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.210ns (18.624%)  route 0.916ns (81.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=41, routed)          0.916     1.125    uo/AR[0]
    SLICE_X3Y34          FDCE                                         f  uo/cuenta_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     1.987    uo/aux_reg_0
    SLICE_X3Y34          FDCE                                         r  uo/cuenta_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            uo/cuenta_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.210ns (18.624%)  route 0.916ns (81.376%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=41, routed)          0.916     1.125    uo/AR[0]
    SLICE_X3Y34          FDCE                                         f  uo/cuenta_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.860     1.987    uo/aux_reg_0
    SLICE_X3Y34          FDCE                                         r  uo/cuenta_reg[12]/C





