

================================================================
== Vitis HLS Report for 'code_generator_array_dyn_new_Pipeline_CodeGen'
================================================================
* Date:           Tue Oct  8 21:19:28 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.889 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      513|  20.000 ns|  5.130 us|    2|  513|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+---------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+---------+----------+
        |- CodeGen  |        0|      511|         2|          1|          1|  0 ~ 511|       yes|
        +-----------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794]   --->   Operation 5 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%firstCode_15 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 6 'alloca' 'firstCode_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%firstCode = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 7 'alloca' 'firstCode' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%firstCode_16 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 8 'alloca' 'firstCode_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%firstCode_17 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 9 'alloca' 'firstCode_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%firstCode_18 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 10 'alloca' 'firstCode_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%firstCode_19 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 11 'alloca' 'firstCode_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%firstCode_20 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 12 'alloca' 'firstCode_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%firstCode_21 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 13 'alloca' 'firstCode_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%firstCode_22 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 14 'alloca' 'firstCode_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%firstCode_23 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 15 'alloca' 'firstCode_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%firstCode_24 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 16 'alloca' 'firstCode_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%firstCode_25 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 17 'alloca' 'firstCode_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%firstCode_26 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 18 'alloca' 'firstCode_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%firstCode_27 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 19 'alloca' 'firstCode_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%firstCode_28 = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 20 'alloca' 'firstCode_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %lens, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl1Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl2Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl3Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl4Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl5Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl6Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl7Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl8Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl9Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl10Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl11Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl12Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl13Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl14Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i9 %bl15Codes, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%idx_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %idx"   --->   Operation 37 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%codes_val_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %codes_val"   --->   Operation 38 'read' 'codes_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%firstCode_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_reload"   --->   Operation 39 'read' 'firstCode_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%firstCode_1_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_1_reload"   --->   Operation 40 'read' 'firstCode_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%firstCode_2_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_2_reload"   --->   Operation 41 'read' 'firstCode_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%firstCode_3_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_3_reload"   --->   Operation 42 'read' 'firstCode_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%firstCode_4_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_4_reload"   --->   Operation 43 'read' 'firstCode_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%firstCode_5_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_5_reload"   --->   Operation 44 'read' 'firstCode_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%firstCode_6_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_6_reload"   --->   Operation 45 'read' 'firstCode_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%firstCode_7_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_7_reload"   --->   Operation 46 'read' 'firstCode_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%firstCode_8_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_8_reload"   --->   Operation 47 'read' 'firstCode_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%firstCode_9_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_9_reload"   --->   Operation 48 'read' 'firstCode_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%firstCode_10_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_10_reload"   --->   Operation 49 'read' 'firstCode_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%firstCode_11_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_11_reload"   --->   Operation 50 'read' 'firstCode_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%firstCode_12_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_12_reload"   --->   Operation 51 'read' 'firstCode_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%firstCode_13_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_13_reload"   --->   Operation 52 'read' 'firstCode_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%firstCode_14_reload_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %firstCode_14_reload"   --->   Operation 53 'read' 'firstCode_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_14_reload_read, i15 %firstCode_28" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 54 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_13_reload_read, i15 %firstCode_27" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 55 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_12_reload_read, i15 %firstCode_26" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 56 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_11_reload_read, i15 %firstCode_25" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 57 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_10_reload_read, i15 %firstCode_24" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 58 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_9_reload_read, i15 %firstCode_23" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 59 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_8_reload_read, i15 %firstCode_22" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 60 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_7_reload_read, i15 %firstCode_21" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 61 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 62 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_6_reload_read, i15 %firstCode_20" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 62 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_5_reload_read, i15 %firstCode_19" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 63 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_4_reload_read, i15 %firstCode_18" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 64 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_3_reload_read, i15 %firstCode_17" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 65 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_2_reload_read, i15 %firstCode_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 66 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 67 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_1_reload_read, i15 %firstCode" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 67 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 68 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_reload_read, i15 %firstCode_15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 68 'store' 'store_ln781' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln794 = store i9 0, i9 %i_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794]   --->   Operation 69 'store' 'store_ln794' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body45"   --->   Operation 70 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%i = load i9 %i_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796]   --->   Operation 71 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.90ns)   --->   "%icmp_ln794 = icmp_eq  i9 %i, i9 %codes_val_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794]   --->   Operation 72 'icmp' 'icmp_ln794' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 511, i64 0"   --->   Operation 73 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.90ns)   --->   "%i_5 = add i9 %i, i9 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794]   --->   Operation 74 'add' 'i_5' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln794 = br i1 %icmp_ln794, void %for.body45.split, void %for.end141.loopexit.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794]   --->   Operation 75 'br' 'br_ln794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.90ns)   --->   "%add_ln796 = add i9 %i, i9 %idx_read" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796]   --->   Operation 76 'add' 'add_ln796' <Predicate = (!icmp_ln794)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln796 = zext i9 %add_ln796" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796]   --->   Operation 77 'zext' 'zext_ln796' <Predicate = (!icmp_ln794)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%lens_addr = getelementptr i5 %lens, i64 0, i64 %zext_ln796" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796]   --->   Operation 78 'getelementptr' 'lens_addr' <Predicate = (!icmp_ln794)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (0.73ns)   --->   "%lens_load = load i9 %lens_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796]   --->   Operation 79 'load' 'lens_load' <Predicate = (!icmp_ln794)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 318> <RAM>
ST_1 : Operation 80 [1/1] (0.46ns)   --->   "%store_ln794 = store i9 %i_5, i9 %i_4" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794]   --->   Operation 80 'store' 'store_ln794' <Predicate = (!icmp_ln794)> <Delay = 0.46>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln794 = br void %for.body45" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794]   --->   Operation 81 'br' 'br_ln794' <Predicate = (!icmp_ln794)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 219 'ret' 'ret_ln0' <Predicate = (icmp_ln794)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.88>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%specpipeline_ln795 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:795]   --->   Operation 82 'specpipeline' 'specpipeline_ln795' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specloopname_ln794 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794]   --->   Operation 83 'specloopname' 'specloopname_ln794' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/2] (0.73ns)   --->   "%lens_load = load i9 %lens_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796]   --->   Operation 84 'load' 'lens_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 318> <RAM>
ST_2 : Operation 85 [1/1] (0.82ns)   --->   "%icmp_ln797 = icmp_eq  i5 %lens_load, i5 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:797]   --->   Operation 85 'icmp' 'icmp_ln797' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln797 = br i1 %icmp_ln797, void %if.then, void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:797]   --->   Operation 86 'br' 'br_ln797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln798 = trunc i5 %lens_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:798]   --->   Operation 87 'trunc' 'trunc_ln798' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.89ns)   --->   "%switch_ln798 = switch i5 %lens_load, void %sw.epilog, i5 1, void %sw.bb, i5 2, void %sw.bb57, i5 3, void %sw.bb62, i5 4, void %sw.bb67, i5 5, void %sw.bb72, i5 6, void %sw.bb77, i5 7, void %sw.bb82, i5 8, void %sw.bb87, i5 9, void %sw.bb92, i5 10, void %sw.bb98, i5 11, void %sw.bb104, i5 12, void %sw.bb110, i5 13, void %sw.bb116, i5 14, void %sw.bb122, i5 15, void %sw.bb128" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:798]   --->   Operation 88 'switch' 'switch_ln798' <Predicate = (!icmp_ln797)> <Delay = 0.89>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%firstCode_28_load = load i15 %firstCode_28" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:842]   --->   Operation 89 'load' 'firstCode_28_load' <Predicate = (!icmp_ln797 & lens_load == 15)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln842 = trunc i15 %firstCode_28_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:842]   --->   Operation 90 'trunc' 'trunc_ln842' <Predicate = (!icmp_ln797 & lens_load == 15)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln842 = zext i8 %trunc_ln842" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:842]   --->   Operation 91 'zext' 'zext_ln842' <Predicate = (!icmp_ln797 & lens_load == 15)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%bl15Codes_addr = getelementptr i9 %bl15Codes, i64 0, i64 %zext_ln842" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:842]   --->   Operation 92 'getelementptr' 'bl15Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 15)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.73ns)   --->   "%store_ln842 = store i9 %i, i8 %bl15Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:842]   --->   Operation 93 'store' 'store_ln842' <Predicate = (!icmp_ln797 & lens_load == 15)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln843 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:843]   --->   Operation 94 'br' 'br_ln843' <Predicate = (!icmp_ln797 & lens_load == 15)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%firstCode_27_load = load i15 %firstCode_27" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:839]   --->   Operation 95 'load' 'firstCode_27_load' <Predicate = (!icmp_ln797 & lens_load == 14)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln839 = trunc i15 %firstCode_27_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:839]   --->   Operation 96 'trunc' 'trunc_ln839' <Predicate = (!icmp_ln797 & lens_load == 14)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln839 = zext i8 %trunc_ln839" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:839]   --->   Operation 97 'zext' 'zext_ln839' <Predicate = (!icmp_ln797 & lens_load == 14)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%bl14Codes_addr = getelementptr i9 %bl14Codes, i64 0, i64 %zext_ln839" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:839]   --->   Operation 98 'getelementptr' 'bl14Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 14)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.73ns)   --->   "%store_ln839 = store i9 %i, i8 %bl14Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:839]   --->   Operation 99 'store' 'store_ln839' <Predicate = (!icmp_ln797 & lens_load == 14)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln840 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:840]   --->   Operation 100 'br' 'br_ln840' <Predicate = (!icmp_ln797 & lens_load == 14)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%firstCode_26_load = load i15 %firstCode_26" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:836]   --->   Operation 101 'load' 'firstCode_26_load' <Predicate = (!icmp_ln797 & lens_load == 13)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln836 = trunc i15 %firstCode_26_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:836]   --->   Operation 102 'trunc' 'trunc_ln836' <Predicate = (!icmp_ln797 & lens_load == 13)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln836 = zext i8 %trunc_ln836" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:836]   --->   Operation 103 'zext' 'zext_ln836' <Predicate = (!icmp_ln797 & lens_load == 13)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%bl13Codes_addr = getelementptr i9 %bl13Codes, i64 0, i64 %zext_ln836" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:836]   --->   Operation 104 'getelementptr' 'bl13Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 13)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.73ns)   --->   "%store_ln836 = store i9 %i, i8 %bl13Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:836]   --->   Operation 105 'store' 'store_ln836' <Predicate = (!icmp_ln797 & lens_load == 13)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln837 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:837]   --->   Operation 106 'br' 'br_ln837' <Predicate = (!icmp_ln797 & lens_load == 13)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%firstCode_25_load = load i15 %firstCode_25" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:833]   --->   Operation 107 'load' 'firstCode_25_load' <Predicate = (!icmp_ln797 & lens_load == 12)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln833 = trunc i15 %firstCode_25_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:833]   --->   Operation 108 'trunc' 'trunc_ln833' <Predicate = (!icmp_ln797 & lens_load == 12)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln833 = zext i8 %trunc_ln833" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:833]   --->   Operation 109 'zext' 'zext_ln833' <Predicate = (!icmp_ln797 & lens_load == 12)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%bl12Codes_addr = getelementptr i9 %bl12Codes, i64 0, i64 %zext_ln833" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:833]   --->   Operation 110 'getelementptr' 'bl12Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 12)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.73ns)   --->   "%store_ln833 = store i9 %i, i8 %bl12Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:833]   --->   Operation 111 'store' 'store_ln833' <Predicate = (!icmp_ln797 & lens_load == 12)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln834 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:834]   --->   Operation 112 'br' 'br_ln834' <Predicate = (!icmp_ln797 & lens_load == 12)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%firstCode_24_load = load i15 %firstCode_24" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:830]   --->   Operation 113 'load' 'firstCode_24_load' <Predicate = (!icmp_ln797 & lens_load == 11)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln830 = trunc i15 %firstCode_24_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:830]   --->   Operation 114 'trunc' 'trunc_ln830' <Predicate = (!icmp_ln797 & lens_load == 11)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln830 = zext i8 %trunc_ln830" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:830]   --->   Operation 115 'zext' 'zext_ln830' <Predicate = (!icmp_ln797 & lens_load == 11)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%bl11Codes_addr = getelementptr i9 %bl11Codes, i64 0, i64 %zext_ln830" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:830]   --->   Operation 116 'getelementptr' 'bl11Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 11)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.73ns)   --->   "%store_ln830 = store i9 %i, i8 %bl11Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:830]   --->   Operation 117 'store' 'store_ln830' <Predicate = (!icmp_ln797 & lens_load == 11)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%br_ln831 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:831]   --->   Operation 118 'br' 'br_ln831' <Predicate = (!icmp_ln797 & lens_load == 11)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%firstCode_23_load = load i15 %firstCode_23" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:827]   --->   Operation 119 'load' 'firstCode_23_load' <Predicate = (!icmp_ln797 & lens_load == 10)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln827 = trunc i15 %firstCode_23_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:827]   --->   Operation 120 'trunc' 'trunc_ln827' <Predicate = (!icmp_ln797 & lens_load == 10)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln827 = zext i8 %trunc_ln827" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:827]   --->   Operation 121 'zext' 'zext_ln827' <Predicate = (!icmp_ln797 & lens_load == 10)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%bl10Codes_addr = getelementptr i9 %bl10Codes, i64 0, i64 %zext_ln827" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:827]   --->   Operation 122 'getelementptr' 'bl10Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 10)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.73ns)   --->   "%store_ln827 = store i9 %i, i8 %bl10Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:827]   --->   Operation 123 'store' 'store_ln827' <Predicate = (!icmp_ln797 & lens_load == 10)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln828 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:828]   --->   Operation 124 'br' 'br_ln828' <Predicate = (!icmp_ln797 & lens_load == 10)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%firstCode_22_load = load i15 %firstCode_22" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:824]   --->   Operation 125 'load' 'firstCode_22_load' <Predicate = (!icmp_ln797 & lens_load == 9)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln824 = trunc i15 %firstCode_22_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:824]   --->   Operation 126 'trunc' 'trunc_ln824' <Predicate = (!icmp_ln797 & lens_load == 9)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln824 = zext i8 %trunc_ln824" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:824]   --->   Operation 127 'zext' 'zext_ln824' <Predicate = (!icmp_ln797 & lens_load == 9)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%bl9Codes_addr = getelementptr i9 %bl9Codes, i64 0, i64 %zext_ln824" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:824]   --->   Operation 128 'getelementptr' 'bl9Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 9)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.73ns)   --->   "%store_ln824 = store i9 %i, i8 %bl9Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:824]   --->   Operation 129 'store' 'store_ln824' <Predicate = (!icmp_ln797 & lens_load == 9)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln825 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:825]   --->   Operation 130 'br' 'br_ln825' <Predicate = (!icmp_ln797 & lens_load == 9)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%firstCode_21_load = load i15 %firstCode_21" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:821]   --->   Operation 131 'load' 'firstCode_21_load' <Predicate = (!icmp_ln797 & lens_load == 8)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln821 = zext i15 %firstCode_21_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:821]   --->   Operation 132 'zext' 'zext_ln821' <Predicate = (!icmp_ln797 & lens_load == 8)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%bl8Codes_addr = getelementptr i9 %bl8Codes, i64 0, i64 %zext_ln821" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:821]   --->   Operation 133 'getelementptr' 'bl8Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 8)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.73ns)   --->   "%store_ln821 = store i9 %i, i8 %bl8Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:821]   --->   Operation 134 'store' 'store_ln821' <Predicate = (!icmp_ln797 & lens_load == 8)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 256> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln822 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:822]   --->   Operation 135 'br' 'br_ln822' <Predicate = (!icmp_ln797 & lens_load == 8)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%firstCode_20_load = load i15 %firstCode_20" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:818]   --->   Operation 136 'load' 'firstCode_20_load' <Predicate = (!icmp_ln797 & lens_load == 7)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln818 = zext i15 %firstCode_20_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:818]   --->   Operation 137 'zext' 'zext_ln818' <Predicate = (!icmp_ln797 & lens_load == 7)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%bl7Codes_addr = getelementptr i9 %bl7Codes, i64 0, i64 %zext_ln818" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:818]   --->   Operation 138 'getelementptr' 'bl7Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 7)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.73ns)   --->   "%store_ln818 = store i9 %i, i7 %bl7Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:818]   --->   Operation 139 'store' 'store_ln818' <Predicate = (!icmp_ln797 & lens_load == 7)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 128> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln819 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:819]   --->   Operation 140 'br' 'br_ln819' <Predicate = (!icmp_ln797 & lens_load == 7)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%firstCode_19_load = load i15 %firstCode_19" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:815]   --->   Operation 141 'load' 'firstCode_19_load' <Predicate = (!icmp_ln797 & lens_load == 6)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln815 = zext i15 %firstCode_19_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:815]   --->   Operation 142 'zext' 'zext_ln815' <Predicate = (!icmp_ln797 & lens_load == 6)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%bl6Codes_addr = getelementptr i9 %bl6Codes, i64 0, i64 %zext_ln815" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:815]   --->   Operation 143 'getelementptr' 'bl6Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 6)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.73ns)   --->   "%store_ln815 = store i9 %i, i6 %bl6Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:815]   --->   Operation 144 'store' 'store_ln815' <Predicate = (!icmp_ln797 & lens_load == 6)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 64> <RAM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln816 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:816]   --->   Operation 145 'br' 'br_ln816' <Predicate = (!icmp_ln797 & lens_load == 6)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%firstCode_18_load = load i15 %firstCode_18" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:812]   --->   Operation 146 'load' 'firstCode_18_load' <Predicate = (!icmp_ln797 & lens_load == 5)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln812 = zext i15 %firstCode_18_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:812]   --->   Operation 147 'zext' 'zext_ln812' <Predicate = (!icmp_ln797 & lens_load == 5)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%bl5Codes_addr = getelementptr i9 %bl5Codes, i64 0, i64 %zext_ln812" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:812]   --->   Operation 148 'getelementptr' 'bl5Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 5)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.73ns)   --->   "%store_ln812 = store i9 %i, i5 %bl5Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:812]   --->   Operation 149 'store' 'store_ln812' <Predicate = (!icmp_ln797 & lens_load == 5)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 32> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln813 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:813]   --->   Operation 150 'br' 'br_ln813' <Predicate = (!icmp_ln797 & lens_load == 5)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%firstCode_17_load = load i15 %firstCode_17" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:809]   --->   Operation 151 'load' 'firstCode_17_load' <Predicate = (!icmp_ln797 & lens_load == 4)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln809 = zext i15 %firstCode_17_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:809]   --->   Operation 152 'zext' 'zext_ln809' <Predicate = (!icmp_ln797 & lens_load == 4)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%bl4Codes_addr = getelementptr i9 %bl4Codes, i64 0, i64 %zext_ln809" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:809]   --->   Operation 153 'getelementptr' 'bl4Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 4)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.73ns)   --->   "%store_ln809 = store i9 %i, i4 %bl4Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:809]   --->   Operation 154 'store' 'store_ln809' <Predicate = (!icmp_ln797 & lens_load == 4)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 16> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln810 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:810]   --->   Operation 155 'br' 'br_ln810' <Predicate = (!icmp_ln797 & lens_load == 4)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%firstCode_16_load = load i15 %firstCode_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:806]   --->   Operation 156 'load' 'firstCode_16_load' <Predicate = (!icmp_ln797 & lens_load == 3)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln806 = zext i15 %firstCode_16_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:806]   --->   Operation 157 'zext' 'zext_ln806' <Predicate = (!icmp_ln797 & lens_load == 3)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%bl3Codes_addr = getelementptr i9 %bl3Codes, i64 0, i64 %zext_ln806" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:806]   --->   Operation 158 'getelementptr' 'bl3Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 3)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.73ns)   --->   "%store_ln806 = store i9 %i, i3 %bl3Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:806]   --->   Operation 159 'store' 'store_ln806' <Predicate = (!icmp_ln797 & lens_load == 3)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 8> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln807 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:807]   --->   Operation 160 'br' 'br_ln807' <Predicate = (!icmp_ln797 & lens_load == 3)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%firstCode_load = load i15 %firstCode" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:803]   --->   Operation 161 'load' 'firstCode_load' <Predicate = (!icmp_ln797 & lens_load == 2)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln803 = zext i15 %firstCode_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:803]   --->   Operation 162 'zext' 'zext_ln803' <Predicate = (!icmp_ln797 & lens_load == 2)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%bl2Codes_addr = getelementptr i9 %bl2Codes, i64 0, i64 %zext_ln803" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:803]   --->   Operation 163 'getelementptr' 'bl2Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 2)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.73ns)   --->   "%store_ln803 = store i9 %i, i2 %bl2Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:803]   --->   Operation 164 'store' 'store_ln803' <Predicate = (!icmp_ln797 & lens_load == 2)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 4> <RAM>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln804 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:804]   --->   Operation 165 'br' 'br_ln804' <Predicate = (!icmp_ln797 & lens_load == 2)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%firstCode_15_load = load i15 %firstCode_15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:800]   --->   Operation 166 'load' 'firstCode_15_load' <Predicate = (!icmp_ln797 & lens_load == 1)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln800 = zext i15 %firstCode_15_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:800]   --->   Operation 167 'zext' 'zext_ln800' <Predicate = (!icmp_ln797 & lens_load == 1)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%bl1Codes_addr = getelementptr i9 %bl1Codes, i64 0, i64 %zext_ln800" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:800]   --->   Operation 168 'getelementptr' 'bl1Codes_addr' <Predicate = (!icmp_ln797 & lens_load == 1)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.73ns)   --->   "%store_ln800 = store i9 %i, i1 %bl1Codes_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:800]   --->   Operation 169 'store' 'store_ln800' <Predicate = (!icmp_ln797 & lens_load == 1)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 9> <Depth = 2> <RAM>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln801 = br void %sw.epilog" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:801]   --->   Operation 170 'br' 'br_ln801' <Predicate = (!icmp_ln797 & lens_load == 1)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%firstCode_15_load_1 = load i15 %firstCode_15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 171 'load' 'firstCode_15_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%firstCode_load_1 = load i15 %firstCode" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 172 'load' 'firstCode_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%firstCode_16_load_1 = load i15 %firstCode_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 173 'load' 'firstCode_16_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%firstCode_17_load_1 = load i15 %firstCode_17" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 174 'load' 'firstCode_17_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%firstCode_18_load_1 = load i15 %firstCode_18" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 175 'load' 'firstCode_18_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%firstCode_19_load_1 = load i15 %firstCode_19" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 176 'load' 'firstCode_19_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%firstCode_20_load_1 = load i15 %firstCode_20" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 177 'load' 'firstCode_20_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%firstCode_21_load_1 = load i15 %firstCode_21" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 178 'load' 'firstCode_21_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%firstCode_22_load_1 = load i15 %firstCode_22" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 179 'load' 'firstCode_22_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%firstCode_23_load_1 = load i15 %firstCode_23" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 180 'load' 'firstCode_23_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%firstCode_24_load_1 = load i15 %firstCode_24" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 181 'load' 'firstCode_24_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%firstCode_25_load_1 = load i15 %firstCode_25" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 182 'load' 'firstCode_25_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%firstCode_26_load_1 = load i15 %firstCode_26" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 183 'load' 'firstCode_26_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%firstCode_27_load_1 = load i15 %firstCode_27" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 184 'load' 'firstCode_27_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%firstCode_28_load_1 = load i15 %firstCode_28" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 185 'load' 'firstCode_28_load_1' <Predicate = (!icmp_ln797)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.60ns)   --->   "%tmp_14 = sparsemux i15 @_ssdm_op_SparseMux.ap_auto.15i15.i15.i4, i4 1, i15 %firstCode_15_load_1, i4 2, i15 %firstCode_load_1, i4 3, i15 %firstCode_16_load_1, i4 4, i15 %firstCode_17_load_1, i4 5, i15 %firstCode_18_load_1, i4 6, i15 %firstCode_19_load_1, i4 7, i15 %firstCode_20_load_1, i4 8, i15 %firstCode_21_load_1, i4 9, i15 %firstCode_22_load_1, i4 10, i15 %firstCode_23_load_1, i4 11, i15 %firstCode_24_load_1, i4 12, i15 %firstCode_25_load_1, i4 13, i15 %firstCode_26_load_1, i4 14, i15 %firstCode_27_load_1, i4 15, i15 %firstCode_28_load_1, i15 0, i4 %trunc_ln798" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 186 'sparsemux' 'tmp_14' <Predicate = (!icmp_ln797)> <Delay = 0.60> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.60> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (1.08ns)   --->   "%firstCode_29 = add i15 %tmp_14, i15 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 187 'add' 'firstCode_29' <Predicate = (!icmp_ln797)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.88ns)   --->   "%switch_ln845 = switch i4 %trunc_ln798, void %V22.i.i303.case.14, i4 1, void %sw.epilog.for.inc139_crit_edge40, i4 2, void %V22.i.i303.case.1, i4 3, void %V22.i.i303.case.2, i4 4, void %V22.i.i303.case.3, i4 5, void %V22.i.i303.case.4, i4 6, void %V22.i.i303.case.5, i4 7, void %V22.i.i303.case.6, i4 8, void %V22.i.i303.case.7, i4 9, void %V22.i.i303.case.8, i4 10, void %V22.i.i303.case.9, i4 11, void %V22.i.i303.case.10, i4 12, void %V22.i.i303.case.11, i4 13, void %V22.i.i303.case.12, i4 14, void %sw.epilog.for.inc139_crit_edge" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 188 'switch' 'switch_ln845' <Predicate = (!icmp_ln797)> <Delay = 0.88>
ST_2 : Operation 189 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_27" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 189 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 14)> <Delay = 0.46>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 190 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 14)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_26" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 191 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 13)> <Delay = 0.46>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 192 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 13)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_25" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 193 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 12)> <Delay = 0.46>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 194 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 12)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_24" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 195 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 11)> <Delay = 0.46>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 196 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 11)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_23" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 197 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 10)> <Delay = 0.46>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 198 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 10)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_22" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 199 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 9)> <Delay = 0.46>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 200 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 9)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_21" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 201 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 8)> <Delay = 0.46>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 202 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 8)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_20" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 203 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 7)> <Delay = 0.46>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 204 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 7)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_19" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 205 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 6)> <Delay = 0.46>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 206 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 6)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_18" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 207 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 5)> <Delay = 0.46>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 208 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 5)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_17" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 209 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 4)> <Delay = 0.46>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 210 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 4)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 211 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 3)> <Delay = 0.46>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 212 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 3)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 213 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 2)> <Delay = 0.46>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 214 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 2)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_15" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 215 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 1)> <Delay = 0.46>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 216 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 1)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.46ns)   --->   "%store_ln781 = store i15 %firstCode_29, i15 %firstCode_28" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781]   --->   Operation 217 'store' 'store_ln781' <Predicate = (!icmp_ln797 & trunc_ln798 == 15) | (!icmp_ln797 & trunc_ln798 == 0)> <Delay = 0.46>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln845 = br void %for.inc139" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845]   --->   Operation 218 'br' 'br_ln845' <Predicate = (!icmp_ln797 & trunc_ln798 == 15) | (!icmp_ln797 & trunc_ln798 == 0)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.092ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln794', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794) of constant 0 on local variable 'i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794 [98]  (0.460 ns)
	'load' operation 9 bit ('i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796) on local variable 'i', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:794 [101]  (0.000 ns)
	'add' operation 9 bit ('add_ln796', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796) [109]  (0.902 ns)
	'getelementptr' operation 9 bit ('lens_addr', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796) [111]  (0.000 ns)
	'load' operation 5 bit ('lens_load', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796) on array 'lens' [112]  (0.730 ns)

 <State 2>: 2.889ns
The critical path consists of the following:
	'load' operation 5 bit ('lens_load', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:796) on array 'lens' [112]  (0.730 ns)
	'sparsemux' operation 15 bit ('tmp_14', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845) [231]  (0.609 ns)
	'add' operation 15 bit ('firstCode', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845) [232]  (1.090 ns)
	'store' operation 0 bit ('store_ln781', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781) of variable 'firstCode', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:845 on local variable 'firstCode', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:781 [235]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
