
HAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008928  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08008ac0  08008ac0  00018ac0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008adc  08008adc  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  08008adc  08008adc  00018adc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008ae4  08008ae4  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008ae4  08008ae4  00018ae4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008ae8  08008ae8  00018ae8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08008aec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000a64  2000007c  08008b68  0002007c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ae0  08008b68  00020ae0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014b0f  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000038a1  00000000  00000000  00034bfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001148  00000000  00000000  000384a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000d26  00000000  00000000  000395e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000189ae  00000000  00000000  0003a30e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018144  00000000  00000000  00052cbc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008e9bc  00000000  00000000  0006ae00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004adc  00000000  00000000  000f97bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000050  00000000  00000000  000fe298  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000007c 	.word	0x2000007c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08008aa8 	.word	0x08008aa8

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000080 	.word	0x20000080
 80001d4:	08008aa8 	.word	0x08008aa8

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b970 	b.w	80004d0 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9e08      	ldr	r6, [sp, #32]
 800020e:	460d      	mov	r5, r1
 8000210:	4604      	mov	r4, r0
 8000212:	460f      	mov	r7, r1
 8000214:	2b00      	cmp	r3, #0
 8000216:	d14a      	bne.n	80002ae <__udivmoddi4+0xa6>
 8000218:	428a      	cmp	r2, r1
 800021a:	4694      	mov	ip, r2
 800021c:	d965      	bls.n	80002ea <__udivmoddi4+0xe2>
 800021e:	fab2 f382 	clz	r3, r2
 8000222:	b143      	cbz	r3, 8000236 <__udivmoddi4+0x2e>
 8000224:	fa02 fc03 	lsl.w	ip, r2, r3
 8000228:	f1c3 0220 	rsb	r2, r3, #32
 800022c:	409f      	lsls	r7, r3
 800022e:	fa20 f202 	lsr.w	r2, r0, r2
 8000232:	4317      	orrs	r7, r2
 8000234:	409c      	lsls	r4, r3
 8000236:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800023a:	fa1f f58c 	uxth.w	r5, ip
 800023e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000242:	0c22      	lsrs	r2, r4, #16
 8000244:	fb0e 7711 	mls	r7, lr, r1, r7
 8000248:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800024c:	fb01 f005 	mul.w	r0, r1, r5
 8000250:	4290      	cmp	r0, r2
 8000252:	d90a      	bls.n	800026a <__udivmoddi4+0x62>
 8000254:	eb1c 0202 	adds.w	r2, ip, r2
 8000258:	f101 37ff 	add.w	r7, r1, #4294967295
 800025c:	f080 811c 	bcs.w	8000498 <__udivmoddi4+0x290>
 8000260:	4290      	cmp	r0, r2
 8000262:	f240 8119 	bls.w	8000498 <__udivmoddi4+0x290>
 8000266:	3902      	subs	r1, #2
 8000268:	4462      	add	r2, ip
 800026a:	1a12      	subs	r2, r2, r0
 800026c:	b2a4      	uxth	r4, r4
 800026e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000272:	fb0e 2210 	mls	r2, lr, r0, r2
 8000276:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800027a:	fb00 f505 	mul.w	r5, r0, r5
 800027e:	42a5      	cmp	r5, r4
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x90>
 8000282:	eb1c 0404 	adds.w	r4, ip, r4
 8000286:	f100 32ff 	add.w	r2, r0, #4294967295
 800028a:	f080 8107 	bcs.w	800049c <__udivmoddi4+0x294>
 800028e:	42a5      	cmp	r5, r4
 8000290:	f240 8104 	bls.w	800049c <__udivmoddi4+0x294>
 8000294:	4464      	add	r4, ip
 8000296:	3802      	subs	r0, #2
 8000298:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800029c:	1b64      	subs	r4, r4, r5
 800029e:	2100      	movs	r1, #0
 80002a0:	b11e      	cbz	r6, 80002aa <__udivmoddi4+0xa2>
 80002a2:	40dc      	lsrs	r4, r3
 80002a4:	2300      	movs	r3, #0
 80002a6:	e9c6 4300 	strd	r4, r3, [r6]
 80002aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d908      	bls.n	80002c4 <__udivmoddi4+0xbc>
 80002b2:	2e00      	cmp	r6, #0
 80002b4:	f000 80ed 	beq.w	8000492 <__udivmoddi4+0x28a>
 80002b8:	2100      	movs	r1, #0
 80002ba:	e9c6 0500 	strd	r0, r5, [r6]
 80002be:	4608      	mov	r0, r1
 80002c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c4:	fab3 f183 	clz	r1, r3
 80002c8:	2900      	cmp	r1, #0
 80002ca:	d149      	bne.n	8000360 <__udivmoddi4+0x158>
 80002cc:	42ab      	cmp	r3, r5
 80002ce:	d302      	bcc.n	80002d6 <__udivmoddi4+0xce>
 80002d0:	4282      	cmp	r2, r0
 80002d2:	f200 80f8 	bhi.w	80004c6 <__udivmoddi4+0x2be>
 80002d6:	1a84      	subs	r4, r0, r2
 80002d8:	eb65 0203 	sbc.w	r2, r5, r3
 80002dc:	2001      	movs	r0, #1
 80002de:	4617      	mov	r7, r2
 80002e0:	2e00      	cmp	r6, #0
 80002e2:	d0e2      	beq.n	80002aa <__udivmoddi4+0xa2>
 80002e4:	e9c6 4700 	strd	r4, r7, [r6]
 80002e8:	e7df      	b.n	80002aa <__udivmoddi4+0xa2>
 80002ea:	b902      	cbnz	r2, 80002ee <__udivmoddi4+0xe6>
 80002ec:	deff      	udf	#255	; 0xff
 80002ee:	fab2 f382 	clz	r3, r2
 80002f2:	2b00      	cmp	r3, #0
 80002f4:	f040 8090 	bne.w	8000418 <__udivmoddi4+0x210>
 80002f8:	1a8a      	subs	r2, r1, r2
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2101      	movs	r1, #1
 8000304:	fbb2 f5f7 	udiv	r5, r2, r7
 8000308:	fb07 2015 	mls	r0, r7, r5, r2
 800030c:	0c22      	lsrs	r2, r4, #16
 800030e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000312:	fb0e f005 	mul.w	r0, lr, r5
 8000316:	4290      	cmp	r0, r2
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x124>
 800031a:	eb1c 0202 	adds.w	r2, ip, r2
 800031e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x122>
 8000324:	4290      	cmp	r0, r2
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2b8>
 800032a:	4645      	mov	r5, r8
 800032c:	1a12      	subs	r2, r2, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb2 f0f7 	udiv	r0, r2, r7
 8000334:	fb07 2210 	mls	r2, r7, r0, r2
 8000338:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x14e>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 32ff 	add.w	r2, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x14c>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2c2>
 8000354:	4610      	mov	r0, r2
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800035e:	e79f      	b.n	80002a0 <__udivmoddi4+0x98>
 8000360:	f1c1 0720 	rsb	r7, r1, #32
 8000364:	408b      	lsls	r3, r1
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa05 f401 	lsl.w	r4, r5, r1
 8000372:	fa20 f307 	lsr.w	r3, r0, r7
 8000376:	40fd      	lsrs	r5, r7
 8000378:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037c:	4323      	orrs	r3, r4
 800037e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000382:	fa1f fe8c 	uxth.w	lr, ip
 8000386:	fb09 5518 	mls	r5, r9, r8, r5
 800038a:	0c1c      	lsrs	r4, r3, #16
 800038c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000390:	fb08 f50e 	mul.w	r5, r8, lr
 8000394:	42a5      	cmp	r5, r4
 8000396:	fa02 f201 	lsl.w	r2, r2, r1
 800039a:	fa00 f001 	lsl.w	r0, r0, r1
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b0>
 80003a0:	eb1c 0404 	adds.w	r4, ip, r4
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2b4>
 80003ac:	42a5      	cmp	r5, r4
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2b4>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4464      	add	r4, ip
 80003b8:	1b64      	subs	r4, r4, r5
 80003ba:	b29d      	uxth	r5, r3
 80003bc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c0:	fb09 4413 	mls	r4, r9, r3, r4
 80003c4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003c8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1da>
 80003d0:	eb1c 0404 	adds.w	r4, ip, r4
 80003d4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2ac>
 80003da:	45a6      	cmp	lr, r4
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2ac>
 80003de:	3b02      	subs	r3, #2
 80003e0:	4464      	add	r4, ip
 80003e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003e6:	fba3 9502 	umull	r9, r5, r3, r2
 80003ea:	eba4 040e 	sub.w	r4, r4, lr
 80003ee:	42ac      	cmp	r4, r5
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46ae      	mov	lr, r5
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x29c>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x298>
 80003f8:	b156      	cbz	r6, 8000410 <__udivmoddi4+0x208>
 80003fa:	ebb0 0208 	subs.w	r2, r0, r8
 80003fe:	eb64 040e 	sbc.w	r4, r4, lr
 8000402:	fa04 f707 	lsl.w	r7, r4, r7
 8000406:	40ca      	lsrs	r2, r1
 8000408:	40cc      	lsrs	r4, r1
 800040a:	4317      	orrs	r7, r2
 800040c:	e9c6 7400 	strd	r7, r4, [r6]
 8000410:	4618      	mov	r0, r3
 8000412:	2100      	movs	r1, #0
 8000414:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000418:	f1c3 0120 	rsb	r1, r3, #32
 800041c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000420:	fa20 f201 	lsr.w	r2, r0, r1
 8000424:	fa25 f101 	lsr.w	r1, r5, r1
 8000428:	409d      	lsls	r5, r3
 800042a:	432a      	orrs	r2, r5
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb1 f0f7 	udiv	r0, r1, r7
 8000438:	fb07 1510 	mls	r5, r7, r0, r1
 800043c:	0c11      	lsrs	r1, r2, #16
 800043e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000442:	fb00 f50e 	mul.w	r5, r0, lr
 8000446:	428d      	cmp	r5, r1
 8000448:	fa04 f403 	lsl.w	r4, r4, r3
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x258>
 800044e:	eb1c 0101 	adds.w	r1, ip, r1
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 8000458:	428d      	cmp	r5, r1
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800045c:	3802      	subs	r0, #2
 800045e:	4461      	add	r1, ip
 8000460:	1b49      	subs	r1, r1, r5
 8000462:	b292      	uxth	r2, r2
 8000464:	fbb1 f5f7 	udiv	r5, r1, r7
 8000468:	fb07 1115 	mls	r1, r7, r5, r1
 800046c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000470:	fb05 f10e 	mul.w	r1, r5, lr
 8000474:	4291      	cmp	r1, r2
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x282>
 8000478:	eb1c 0202 	adds.w	r2, ip, r2
 800047c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2a8>
 8000482:	4291      	cmp	r1, r2
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2a8>
 8000486:	3d02      	subs	r5, #2
 8000488:	4462      	add	r2, ip
 800048a:	1a52      	subs	r2, r2, r1
 800048c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0xfc>
 8000492:	4631      	mov	r1, r6
 8000494:	4630      	mov	r0, r6
 8000496:	e708      	b.n	80002aa <__udivmoddi4+0xa2>
 8000498:	4639      	mov	r1, r7
 800049a:	e6e6      	b.n	800026a <__udivmoddi4+0x62>
 800049c:	4610      	mov	r0, r2
 800049e:	e6fb      	b.n	8000298 <__udivmoddi4+0x90>
 80004a0:	4548      	cmp	r0, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f0>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004ac:	3b01      	subs	r3, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f0>
 80004b0:	4645      	mov	r5, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x282>
 80004b4:	462b      	mov	r3, r5
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1da>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x258>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b0>
 80004c0:	3d02      	subs	r5, #2
 80004c2:	4462      	add	r2, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x124>
 80004c6:	4608      	mov	r0, r1
 80004c8:	e70a      	b.n	80002e0 <__udivmoddi4+0xd8>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x14e>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d8:	f000 fc74 	bl	8000dc4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004dc:	f000 f81c 	bl	8000518 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80004e0:	f000 f882 	bl	80005e8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e4:	f000 f962 	bl	80007ac <MX_GPIO_Init>
  MX_I2C1_Init();
 80004e8:	f000 f89e 	bl	8000628 <MX_I2C1_Init>
  MX_I2S2_Init();
 80004ec:	f000 f8ca 	bl	8000684 <MX_I2S2_Init>
  MX_I2S3_Init();
 80004f0:	f000 f8f6 	bl	80006e0 <MX_I2S3_Init>
  MX_SPI1_Init();
 80004f4:	f000 f924 	bl	8000740 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004f8:	f007 fe80 	bl	80081fc <MX_USB_HOST_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004fc:	f007 fea4 	bl	8008248 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8000500:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000504:	4803      	ldr	r0, [pc, #12]	; (8000514 <main+0x40>)
 8000506:	f000 ffa2 	bl	800144e <HAL_GPIO_TogglePin>
    HAL_Delay(1000);
 800050a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800050e:	f000 fccb 	bl	8000ea8 <HAL_Delay>
    MX_USB_HOST_Process();
 8000512:	e7f3      	b.n	80004fc <main+0x28>
 8000514:	40020c00 	.word	0x40020c00

08000518 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b094      	sub	sp, #80	; 0x50
 800051c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800051e:	f107 0320 	add.w	r3, r7, #32
 8000522:	2230      	movs	r2, #48	; 0x30
 8000524:	2100      	movs	r1, #0
 8000526:	4618      	mov	r0, r3
 8000528:	f008 fa2e 	bl	8008988 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800052c:	f107 030c 	add.w	r3, r7, #12
 8000530:	2200      	movs	r2, #0
 8000532:	601a      	str	r2, [r3, #0]
 8000534:	605a      	str	r2, [r3, #4]
 8000536:	609a      	str	r2, [r3, #8]
 8000538:	60da      	str	r2, [r3, #12]
 800053a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800053c:	2300      	movs	r3, #0
 800053e:	60bb      	str	r3, [r7, #8]
 8000540:	4b27      	ldr	r3, [pc, #156]	; (80005e0 <SystemClock_Config+0xc8>)
 8000542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000544:	4a26      	ldr	r2, [pc, #152]	; (80005e0 <SystemClock_Config+0xc8>)
 8000546:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800054a:	6413      	str	r3, [r2, #64]	; 0x40
 800054c:	4b24      	ldr	r3, [pc, #144]	; (80005e0 <SystemClock_Config+0xc8>)
 800054e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000550:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000554:	60bb      	str	r3, [r7, #8]
 8000556:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000558:	2300      	movs	r3, #0
 800055a:	607b      	str	r3, [r7, #4]
 800055c:	4b21      	ldr	r3, [pc, #132]	; (80005e4 <SystemClock_Config+0xcc>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	4a20      	ldr	r2, [pc, #128]	; (80005e4 <SystemClock_Config+0xcc>)
 8000562:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000566:	6013      	str	r3, [r2, #0]
 8000568:	4b1e      	ldr	r3, [pc, #120]	; (80005e4 <SystemClock_Config+0xcc>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000570:	607b      	str	r3, [r7, #4]
 8000572:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000574:	2302      	movs	r3, #2
 8000576:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000578:	2301      	movs	r3, #1
 800057a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800057c:	2310      	movs	r3, #16
 800057e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000580:	2302      	movs	r3, #2
 8000582:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000584:	2300      	movs	r3, #0
 8000586:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000588:	2308      	movs	r3, #8
 800058a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 192;
 800058c:	23c0      	movs	r3, #192	; 0xc0
 800058e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000590:	2304      	movs	r3, #4
 8000592:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8000594:	2308      	movs	r3, #8
 8000596:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000598:	f107 0320 	add.w	r3, r7, #32
 800059c:	4618      	mov	r0, r3
 800059e:	f003 fe6f 	bl	8004280 <HAL_RCC_OscConfig>
 80005a2:	4603      	mov	r3, r0
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	d001      	beq.n	80005ac <SystemClock_Config+0x94>
  {
    Error_Handler();
 80005a8:	f000 f9da 	bl	8000960 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ac:	230f      	movs	r3, #15
 80005ae:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b0:	2302      	movs	r3, #2
 80005b2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005b4:	2300      	movs	r3, #0
 80005b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80005b8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005bc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005be:	2300      	movs	r3, #0
 80005c0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80005c2:	f107 030c 	add.w	r3, r7, #12
 80005c6:	2103      	movs	r1, #3
 80005c8:	4618      	mov	r0, r3
 80005ca:	f004 f8d1 	bl	8004770 <HAL_RCC_ClockConfig>
 80005ce:	4603      	mov	r3, r0
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d001      	beq.n	80005d8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80005d4:	f000 f9c4 	bl	8000960 <Error_Handler>
  }
}
 80005d8:	bf00      	nop
 80005da:	3750      	adds	r7, #80	; 0x50
 80005dc:	46bd      	mov	sp, r7
 80005de:	bd80      	pop	{r7, pc}
 80005e0:	40023800 	.word	0x40023800
 80005e4:	40007000 	.word	0x40007000

080005e8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80005e8:	b580      	push	{r7, lr}
 80005ea:	b086      	sub	sp, #24
 80005ec:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80005ee:	463b      	mov	r3, r7
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
 80005fa:	611a      	str	r2, [r3, #16]
 80005fc:	615a      	str	r2, [r3, #20]

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80005fe:	2301      	movs	r3, #1
 8000600:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.PLLI2S.PLLI2SN = 200;
 8000602:	23c8      	movs	r3, #200	; 0xc8
 8000604:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLLI2S.PLLI2SM = 10;
 8000606:	230a      	movs	r3, #10
 8000608:	607b      	str	r3, [r7, #4]
  PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 800060a:	2302      	movs	r3, #2
 800060c:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800060e:	463b      	mov	r3, r7
 8000610:	4618      	mov	r0, r3
 8000612:	f004 fab9 	bl	8004b88 <HAL_RCCEx_PeriphCLKConfig>
 8000616:	4603      	mov	r3, r0
 8000618:	2b00      	cmp	r3, #0
 800061a:	d001      	beq.n	8000620 <PeriphCommonClock_Config+0x38>
  {
    Error_Handler();
 800061c:	f000 f9a0 	bl	8000960 <Error_Handler>
  }
}
 8000620:	bf00      	nop
 8000622:	3718      	adds	r7, #24
 8000624:	46bd      	mov	sp, r7
 8000626:	bd80      	pop	{r7, pc}

08000628 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000628:	b580      	push	{r7, lr}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800062c:	4b12      	ldr	r3, [pc, #72]	; (8000678 <MX_I2C1_Init+0x50>)
 800062e:	4a13      	ldr	r2, [pc, #76]	; (800067c <MX_I2C1_Init+0x54>)
 8000630:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000632:	4b11      	ldr	r3, [pc, #68]	; (8000678 <MX_I2C1_Init+0x50>)
 8000634:	4a12      	ldr	r2, [pc, #72]	; (8000680 <MX_I2C1_Init+0x58>)
 8000636:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000638:	4b0f      	ldr	r3, [pc, #60]	; (8000678 <MX_I2C1_Init+0x50>)
 800063a:	2200      	movs	r2, #0
 800063c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800063e:	4b0e      	ldr	r3, [pc, #56]	; (8000678 <MX_I2C1_Init+0x50>)
 8000640:	2200      	movs	r2, #0
 8000642:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000644:	4b0c      	ldr	r3, [pc, #48]	; (8000678 <MX_I2C1_Init+0x50>)
 8000646:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800064a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800064c:	4b0a      	ldr	r3, [pc, #40]	; (8000678 <MX_I2C1_Init+0x50>)
 800064e:	2200      	movs	r2, #0
 8000650:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000652:	4b09      	ldr	r3, [pc, #36]	; (8000678 <MX_I2C1_Init+0x50>)
 8000654:	2200      	movs	r2, #0
 8000656:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000658:	4b07      	ldr	r3, [pc, #28]	; (8000678 <MX_I2C1_Init+0x50>)
 800065a:	2200      	movs	r2, #0
 800065c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800065e:	4b06      	ldr	r3, [pc, #24]	; (8000678 <MX_I2C1_Init+0x50>)
 8000660:	2200      	movs	r2, #0
 8000662:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000664:	4804      	ldr	r0, [pc, #16]	; (8000678 <MX_I2C1_Init+0x50>)
 8000666:	f003 f827 	bl	80036b8 <HAL_I2C_Init>
 800066a:	4603      	mov	r3, r0
 800066c:	2b00      	cmp	r3, #0
 800066e:	d001      	beq.n	8000674 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000670:	f000 f976 	bl	8000960 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000674:	bf00      	nop
 8000676:	bd80      	pop	{r7, pc}
 8000678:	20000098 	.word	0x20000098
 800067c:	40005400 	.word	0x40005400
 8000680:	000186a0 	.word	0x000186a0

08000684 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000688:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <MX_I2S2_Init+0x50>)
 800068a:	4a13      	ldr	r2, [pc, #76]	; (80006d8 <MX_I2S2_Init+0x54>)
 800068c:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800068e:	4b11      	ldr	r3, [pc, #68]	; (80006d4 <MX_I2S2_Init+0x50>)
 8000690:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000694:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8000696:	4b0f      	ldr	r3, [pc, #60]	; (80006d4 <MX_I2S2_Init+0x50>)
 8000698:	2200      	movs	r2, #0
 800069a:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 800069c:	4b0d      	ldr	r3, [pc, #52]	; (80006d4 <MX_I2S2_Init+0x50>)
 800069e:	2200      	movs	r2, #0
 80006a0:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 80006a2:	4b0c      	ldr	r3, [pc, #48]	; (80006d4 <MX_I2S2_Init+0x50>)
 80006a4:	2200      	movs	r2, #0
 80006a6:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80006a8:	4b0a      	ldr	r3, [pc, #40]	; (80006d4 <MX_I2S2_Init+0x50>)
 80006aa:	4a0c      	ldr	r2, [pc, #48]	; (80006dc <MX_I2S2_Init+0x58>)
 80006ac:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 80006ae:	4b09      	ldr	r3, [pc, #36]	; (80006d4 <MX_I2S2_Init+0x50>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 80006b4:	4b07      	ldr	r3, [pc, #28]	; (80006d4 <MX_I2S2_Init+0x50>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 80006ba:	4b06      	ldr	r3, [pc, #24]	; (80006d4 <MX_I2S2_Init+0x50>)
 80006bc:	2201      	movs	r2, #1
 80006be:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 80006c0:	4804      	ldr	r0, [pc, #16]	; (80006d4 <MX_I2S2_Init+0x50>)
 80006c2:	f003 f93d 	bl	8003940 <HAL_I2S_Init>
 80006c6:	4603      	mov	r3, r0
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d001      	beq.n	80006d0 <MX_I2S2_Init+0x4c>
  {
    Error_Handler();
 80006cc:	f000 f948 	bl	8000960 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 80006d0:	bf00      	nop
 80006d2:	bd80      	pop	{r7, pc}
 80006d4:	200000ec 	.word	0x200000ec
 80006d8:	40003800 	.word	0x40003800
 80006dc:	00017700 	.word	0x00017700

080006e0 <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80006e4:	4b13      	ldr	r3, [pc, #76]	; (8000734 <MX_I2S3_Init+0x54>)
 80006e6:	4a14      	ldr	r2, [pc, #80]	; (8000738 <MX_I2S3_Init+0x58>)
 80006e8:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80006ea:	4b12      	ldr	r3, [pc, #72]	; (8000734 <MX_I2S3_Init+0x54>)
 80006ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006f0:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80006f2:	4b10      	ldr	r3, [pc, #64]	; (8000734 <MX_I2S3_Init+0x54>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80006f8:	4b0e      	ldr	r3, [pc, #56]	; (8000734 <MX_I2S3_Init+0x54>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80006fe:	4b0d      	ldr	r3, [pc, #52]	; (8000734 <MX_I2S3_Init+0x54>)
 8000700:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000704:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000706:	4b0b      	ldr	r3, [pc, #44]	; (8000734 <MX_I2S3_Init+0x54>)
 8000708:	4a0c      	ldr	r2, [pc, #48]	; (800073c <MX_I2S3_Init+0x5c>)
 800070a:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 800070c:	4b09      	ldr	r3, [pc, #36]	; (8000734 <MX_I2S3_Init+0x54>)
 800070e:	2200      	movs	r2, #0
 8000710:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8000712:	4b08      	ldr	r3, [pc, #32]	; (8000734 <MX_I2S3_Init+0x54>)
 8000714:	2200      	movs	r2, #0
 8000716:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000718:	4b06      	ldr	r3, [pc, #24]	; (8000734 <MX_I2S3_Init+0x54>)
 800071a:	2200      	movs	r2, #0
 800071c:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800071e:	4805      	ldr	r0, [pc, #20]	; (8000734 <MX_I2S3_Init+0x54>)
 8000720:	f003 f90e 	bl	8003940 <HAL_I2S_Init>
 8000724:	4603      	mov	r3, r0
 8000726:	2b00      	cmp	r3, #0
 8000728:	d001      	beq.n	800072e <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 800072a:	f000 f919 	bl	8000960 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800072e:	bf00      	nop
 8000730:	bd80      	pop	{r7, pc}
 8000732:	bf00      	nop
 8000734:	20000134 	.word	0x20000134
 8000738:	40003c00 	.word	0x40003c00
 800073c:	00017700 	.word	0x00017700

08000740 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000740:	b580      	push	{r7, lr}
 8000742:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000744:	4b17      	ldr	r3, [pc, #92]	; (80007a4 <MX_SPI1_Init+0x64>)
 8000746:	4a18      	ldr	r2, [pc, #96]	; (80007a8 <MX_SPI1_Init+0x68>)
 8000748:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800074a:	4b16      	ldr	r3, [pc, #88]	; (80007a4 <MX_SPI1_Init+0x64>)
 800074c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000750:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000752:	4b14      	ldr	r3, [pc, #80]	; (80007a4 <MX_SPI1_Init+0x64>)
 8000754:	2200      	movs	r2, #0
 8000756:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000758:	4b12      	ldr	r3, [pc, #72]	; (80007a4 <MX_SPI1_Init+0x64>)
 800075a:	2200      	movs	r2, #0
 800075c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800075e:	4b11      	ldr	r3, [pc, #68]	; (80007a4 <MX_SPI1_Init+0x64>)
 8000760:	2200      	movs	r2, #0
 8000762:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000764:	4b0f      	ldr	r3, [pc, #60]	; (80007a4 <MX_SPI1_Init+0x64>)
 8000766:	2200      	movs	r2, #0
 8000768:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800076a:	4b0e      	ldr	r3, [pc, #56]	; (80007a4 <MX_SPI1_Init+0x64>)
 800076c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000770:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000772:	4b0c      	ldr	r3, [pc, #48]	; (80007a4 <MX_SPI1_Init+0x64>)
 8000774:	2200      	movs	r2, #0
 8000776:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000778:	4b0a      	ldr	r3, [pc, #40]	; (80007a4 <MX_SPI1_Init+0x64>)
 800077a:	2200      	movs	r2, #0
 800077c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800077e:	4b09      	ldr	r3, [pc, #36]	; (80007a4 <MX_SPI1_Init+0x64>)
 8000780:	2200      	movs	r2, #0
 8000782:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000784:	4b07      	ldr	r3, [pc, #28]	; (80007a4 <MX_SPI1_Init+0x64>)
 8000786:	2200      	movs	r2, #0
 8000788:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800078a:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <MX_SPI1_Init+0x64>)
 800078c:	220a      	movs	r2, #10
 800078e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000790:	4804      	ldr	r0, [pc, #16]	; (80007a4 <MX_SPI1_Init+0x64>)
 8000792:	f004 fb4b 	bl	8004e2c <HAL_SPI_Init>
 8000796:	4603      	mov	r3, r0
 8000798:	2b00      	cmp	r3, #0
 800079a:	d001      	beq.n	80007a0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800079c:	f000 f8e0 	bl	8000960 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007a0:	bf00      	nop
 80007a2:	bd80      	pop	{r7, pc}
 80007a4:	2000017c 	.word	0x2000017c
 80007a8:	40013000 	.word	0x40013000

080007ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b08c      	sub	sp, #48	; 0x30
 80007b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007b2:	f107 031c 	add.w	r3, r7, #28
 80007b6:	2200      	movs	r2, #0
 80007b8:	601a      	str	r2, [r3, #0]
 80007ba:	605a      	str	r2, [r3, #4]
 80007bc:	609a      	str	r2, [r3, #8]
 80007be:	60da      	str	r2, [r3, #12]
 80007c0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	61bb      	str	r3, [r7, #24]
 80007c6:	4b61      	ldr	r3, [pc, #388]	; (800094c <MX_GPIO_Init+0x1a0>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	4a60      	ldr	r2, [pc, #384]	; (800094c <MX_GPIO_Init+0x1a0>)
 80007cc:	f043 0310 	orr.w	r3, r3, #16
 80007d0:	6313      	str	r3, [r2, #48]	; 0x30
 80007d2:	4b5e      	ldr	r3, [pc, #376]	; (800094c <MX_GPIO_Init+0x1a0>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	f003 0310 	and.w	r3, r3, #16
 80007da:	61bb      	str	r3, [r7, #24]
 80007dc:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	617b      	str	r3, [r7, #20]
 80007e2:	4b5a      	ldr	r3, [pc, #360]	; (800094c <MX_GPIO_Init+0x1a0>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	4a59      	ldr	r2, [pc, #356]	; (800094c <MX_GPIO_Init+0x1a0>)
 80007e8:	f043 0304 	orr.w	r3, r3, #4
 80007ec:	6313      	str	r3, [r2, #48]	; 0x30
 80007ee:	4b57      	ldr	r3, [pc, #348]	; (800094c <MX_GPIO_Init+0x1a0>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	f003 0304 	and.w	r3, r3, #4
 80007f6:	617b      	str	r3, [r7, #20]
 80007f8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007fa:	2300      	movs	r3, #0
 80007fc:	613b      	str	r3, [r7, #16]
 80007fe:	4b53      	ldr	r3, [pc, #332]	; (800094c <MX_GPIO_Init+0x1a0>)
 8000800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000802:	4a52      	ldr	r2, [pc, #328]	; (800094c <MX_GPIO_Init+0x1a0>)
 8000804:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000808:	6313      	str	r3, [r2, #48]	; 0x30
 800080a:	4b50      	ldr	r3, [pc, #320]	; (800094c <MX_GPIO_Init+0x1a0>)
 800080c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800080e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000812:	613b      	str	r3, [r7, #16]
 8000814:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000816:	2300      	movs	r3, #0
 8000818:	60fb      	str	r3, [r7, #12]
 800081a:	4b4c      	ldr	r3, [pc, #304]	; (800094c <MX_GPIO_Init+0x1a0>)
 800081c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800081e:	4a4b      	ldr	r2, [pc, #300]	; (800094c <MX_GPIO_Init+0x1a0>)
 8000820:	f043 0301 	orr.w	r3, r3, #1
 8000824:	6313      	str	r3, [r2, #48]	; 0x30
 8000826:	4b49      	ldr	r3, [pc, #292]	; (800094c <MX_GPIO_Init+0x1a0>)
 8000828:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082a:	f003 0301 	and.w	r3, r3, #1
 800082e:	60fb      	str	r3, [r7, #12]
 8000830:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000832:	2300      	movs	r3, #0
 8000834:	60bb      	str	r3, [r7, #8]
 8000836:	4b45      	ldr	r3, [pc, #276]	; (800094c <MX_GPIO_Init+0x1a0>)
 8000838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800083a:	4a44      	ldr	r2, [pc, #272]	; (800094c <MX_GPIO_Init+0x1a0>)
 800083c:	f043 0302 	orr.w	r3, r3, #2
 8000840:	6313      	str	r3, [r2, #48]	; 0x30
 8000842:	4b42      	ldr	r3, [pc, #264]	; (800094c <MX_GPIO_Init+0x1a0>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	f003 0302 	and.w	r3, r3, #2
 800084a:	60bb      	str	r3, [r7, #8]
 800084c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800084e:	2300      	movs	r3, #0
 8000850:	607b      	str	r3, [r7, #4]
 8000852:	4b3e      	ldr	r3, [pc, #248]	; (800094c <MX_GPIO_Init+0x1a0>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	4a3d      	ldr	r2, [pc, #244]	; (800094c <MX_GPIO_Init+0x1a0>)
 8000858:	f043 0308 	orr.w	r3, r3, #8
 800085c:	6313      	str	r3, [r2, #48]	; 0x30
 800085e:	4b3b      	ldr	r3, [pc, #236]	; (800094c <MX_GPIO_Init+0x1a0>)
 8000860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000862:	f003 0308 	and.w	r3, r3, #8
 8000866:	607b      	str	r3, [r7, #4]
 8000868:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800086a:	2200      	movs	r2, #0
 800086c:	2108      	movs	r1, #8
 800086e:	4838      	ldr	r0, [pc, #224]	; (8000950 <MX_GPIO_Init+0x1a4>)
 8000870:	f000 fdd4 	bl	800141c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8000874:	2201      	movs	r2, #1
 8000876:	2101      	movs	r1, #1
 8000878:	4836      	ldr	r0, [pc, #216]	; (8000954 <MX_GPIO_Init+0x1a8>)
 800087a:	f000 fdcf 	bl	800141c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800087e:	2200      	movs	r2, #0
 8000880:	f24f 0110 	movw	r1, #61456	; 0xf010
 8000884:	4834      	ldr	r0, [pc, #208]	; (8000958 <MX_GPIO_Init+0x1ac>)
 8000886:	f000 fdc9 	bl	800141c <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : DATA_Ready_Pin */
  GPIO_InitStruct.Pin = DATA_Ready_Pin;
 800088a:	2304      	movs	r3, #4
 800088c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800088e:	2300      	movs	r3, #0
 8000890:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000892:	2300      	movs	r3, #0
 8000894:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DATA_Ready_GPIO_Port, &GPIO_InitStruct);
 8000896:	f107 031c 	add.w	r3, r7, #28
 800089a:	4619      	mov	r1, r3
 800089c:	482c      	ldr	r0, [pc, #176]	; (8000950 <MX_GPIO_Init+0x1a4>)
 800089e:	f000 fc39 	bl	8001114 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80008a2:	2308      	movs	r3, #8
 80008a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a6:	2301      	movs	r3, #1
 80008a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008aa:	2300      	movs	r3, #0
 80008ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ae:	2300      	movs	r3, #0
 80008b0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80008b2:	f107 031c 	add.w	r3, r7, #28
 80008b6:	4619      	mov	r1, r3
 80008b8:	4825      	ldr	r0, [pc, #148]	; (8000950 <MX_GPIO_Init+0x1a4>)
 80008ba:	f000 fc2b 	bl	8001114 <HAL_GPIO_Init>

  /*Configure GPIO pins : INT1_Pin INT2_Pin MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = INT1_Pin|INT2_Pin|MEMS_INT2_Pin;
 80008be:	2332      	movs	r3, #50	; 0x32
 80008c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008c2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80008cc:	f107 031c 	add.w	r3, r7, #28
 80008d0:	4619      	mov	r1, r3
 80008d2:	481f      	ldr	r0, [pc, #124]	; (8000950 <MX_GPIO_Init+0x1a4>)
 80008d4:	f000 fc1e 	bl	8001114 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80008d8:	2301      	movs	r3, #1
 80008da:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008dc:	2301      	movs	r3, #1
 80008de:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e0:	2300      	movs	r3, #0
 80008e2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e4:	2300      	movs	r3, #0
 80008e6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008e8:	f107 031c 	add.w	r3, r7, #28
 80008ec:	4619      	mov	r1, r3
 80008ee:	4819      	ldr	r0, [pc, #100]	; (8000954 <MX_GPIO_Init+0x1a8>)
 80008f0:	f000 fc10 	bl	8001114 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80008f4:	2301      	movs	r3, #1
 80008f6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008f8:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	4619      	mov	r1, r3
 8000908:	4814      	ldr	r0, [pc, #80]	; (800095c <MX_GPIO_Init+0x1b0>)
 800090a:	f000 fc03 	bl	8001114 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800090e:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000912:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000914:	2301      	movs	r3, #1
 8000916:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800091c:	2300      	movs	r3, #0
 800091e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000920:	f107 031c 	add.w	r3, r7, #28
 8000924:	4619      	mov	r1, r3
 8000926:	480c      	ldr	r0, [pc, #48]	; (8000958 <MX_GPIO_Init+0x1ac>)
 8000928:	f000 fbf4 	bl	8001114 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800092c:	2320      	movs	r3, #32
 800092e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000930:	2300      	movs	r3, #0
 8000932:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000934:	2300      	movs	r3, #0
 8000936:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000938:	f107 031c 	add.w	r3, r7, #28
 800093c:	4619      	mov	r1, r3
 800093e:	4806      	ldr	r0, [pc, #24]	; (8000958 <MX_GPIO_Init+0x1ac>)
 8000940:	f000 fbe8 	bl	8001114 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000944:	bf00      	nop
 8000946:	3730      	adds	r7, #48	; 0x30
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	40023800 	.word	0x40023800
 8000950:	40021000 	.word	0x40021000
 8000954:	40020800 	.word	0x40020800
 8000958:	40020c00 	.word	0x40020c00
 800095c:	40020000 	.word	0x40020000

08000960 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000960:	b480      	push	{r7}
 8000962:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000964:	b672      	cpsid	i
}
 8000966:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000968:	e7fe      	b.n	8000968 <Error_Handler+0x8>
	...

0800096c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	607b      	str	r3, [r7, #4]
 8000976:	4b10      	ldr	r3, [pc, #64]	; (80009b8 <HAL_MspInit+0x4c>)
 8000978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800097a:	4a0f      	ldr	r2, [pc, #60]	; (80009b8 <HAL_MspInit+0x4c>)
 800097c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000980:	6453      	str	r3, [r2, #68]	; 0x44
 8000982:	4b0d      	ldr	r3, [pc, #52]	; (80009b8 <HAL_MspInit+0x4c>)
 8000984:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000986:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800098a:	607b      	str	r3, [r7, #4]
 800098c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800098e:	2300      	movs	r3, #0
 8000990:	603b      	str	r3, [r7, #0]
 8000992:	4b09      	ldr	r3, [pc, #36]	; (80009b8 <HAL_MspInit+0x4c>)
 8000994:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000996:	4a08      	ldr	r2, [pc, #32]	; (80009b8 <HAL_MspInit+0x4c>)
 8000998:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800099c:	6413      	str	r3, [r2, #64]	; 0x40
 800099e:	4b06      	ldr	r3, [pc, #24]	; (80009b8 <HAL_MspInit+0x4c>)
 80009a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009a6:	603b      	str	r3, [r7, #0]
 80009a8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009aa:	2007      	movs	r0, #7
 80009ac:	f000 fb70 	bl	8001090 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009b0:	bf00      	nop
 80009b2:	3708      	adds	r7, #8
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}
 80009b8:	40023800 	.word	0x40023800

080009bc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80009bc:	b580      	push	{r7, lr}
 80009be:	b08a      	sub	sp, #40	; 0x28
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009c4:	f107 0314 	add.w	r3, r7, #20
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
 80009cc:	605a      	str	r2, [r3, #4]
 80009ce:	609a      	str	r2, [r3, #8]
 80009d0:	60da      	str	r2, [r3, #12]
 80009d2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	4a19      	ldr	r2, [pc, #100]	; (8000a40 <HAL_I2C_MspInit+0x84>)
 80009da:	4293      	cmp	r3, r2
 80009dc:	d12c      	bne.n	8000a38 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80009de:	2300      	movs	r3, #0
 80009e0:	613b      	str	r3, [r7, #16]
 80009e2:	4b18      	ldr	r3, [pc, #96]	; (8000a44 <HAL_I2C_MspInit+0x88>)
 80009e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009e6:	4a17      	ldr	r2, [pc, #92]	; (8000a44 <HAL_I2C_MspInit+0x88>)
 80009e8:	f043 0302 	orr.w	r3, r3, #2
 80009ec:	6313      	str	r3, [r2, #48]	; 0x30
 80009ee:	4b15      	ldr	r3, [pc, #84]	; (8000a44 <HAL_I2C_MspInit+0x88>)
 80009f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009f2:	f003 0302 	and.w	r3, r3, #2
 80009f6:	613b      	str	r3, [r7, #16]
 80009f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 80009fa:	f44f 7310 	mov.w	r3, #576	; 0x240
 80009fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a00:	2312      	movs	r3, #18
 8000a02:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000a04:	2301      	movs	r3, #1
 8000a06:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000a0c:	2304      	movs	r3, #4
 8000a0e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a10:	f107 0314 	add.w	r3, r7, #20
 8000a14:	4619      	mov	r1, r3
 8000a16:	480c      	ldr	r0, [pc, #48]	; (8000a48 <HAL_I2C_MspInit+0x8c>)
 8000a18:	f000 fb7c 	bl	8001114 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a1c:	2300      	movs	r3, #0
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	4b08      	ldr	r3, [pc, #32]	; (8000a44 <HAL_I2C_MspInit+0x88>)
 8000a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a24:	4a07      	ldr	r2, [pc, #28]	; (8000a44 <HAL_I2C_MspInit+0x88>)
 8000a26:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a2a:	6413      	str	r3, [r2, #64]	; 0x40
 8000a2c:	4b05      	ldr	r3, [pc, #20]	; (8000a44 <HAL_I2C_MspInit+0x88>)
 8000a2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a30:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a34:	60fb      	str	r3, [r7, #12]
 8000a36:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a38:	bf00      	nop
 8000a3a:	3728      	adds	r7, #40	; 0x28
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}
 8000a40:	40005400 	.word	0x40005400
 8000a44:	40023800 	.word	0x40023800
 8000a48:	40020400 	.word	0x40020400

08000a4c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b08e      	sub	sp, #56	; 0x38
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	4a59      	ldr	r2, [pc, #356]	; (8000bd0 <HAL_I2S_MspInit+0x184>)
 8000a6a:	4293      	cmp	r3, r2
 8000a6c:	d15b      	bne.n	8000b26 <HAL_I2S_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000a6e:	2300      	movs	r3, #0
 8000a70:	623b      	str	r3, [r7, #32]
 8000a72:	4b58      	ldr	r3, [pc, #352]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a76:	4a57      	ldr	r2, [pc, #348]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000a78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a7c:	6413      	str	r3, [r2, #64]	; 0x40
 8000a7e:	4b55      	ldr	r3, [pc, #340]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000a80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a86:	623b      	str	r3, [r7, #32]
 8000a88:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	61fb      	str	r3, [r7, #28]
 8000a8e:	4b51      	ldr	r3, [pc, #324]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a92:	4a50      	ldr	r2, [pc, #320]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000a94:	f043 0304 	orr.w	r3, r3, #4
 8000a98:	6313      	str	r3, [r2, #48]	; 0x30
 8000a9a:	4b4e      	ldr	r3, [pc, #312]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9e:	f003 0304 	and.w	r3, r3, #4
 8000aa2:	61fb      	str	r3, [r7, #28]
 8000aa4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	61bb      	str	r3, [r7, #24]
 8000aaa:	4b4a      	ldr	r3, [pc, #296]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000aac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aae:	4a49      	ldr	r2, [pc, #292]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000ab0:	f043 0302 	orr.w	r3, r3, #2
 8000ab4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ab6:	4b47      	ldr	r3, [pc, #284]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000ab8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aba:	f003 0302 	and.w	r3, r3, #2
 8000abe:	61bb      	str	r3, [r7, #24]
 8000ac0:	69bb      	ldr	r3, [r7, #24]
    PC2     ------> I2S2_ext_SD
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ac2:	2304      	movs	r3, #4
 8000ac4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aca:	2300      	movs	r3, #0
 8000acc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8000ad2:	2306      	movs	r3, #6
 8000ad4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ad6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ada:	4619      	mov	r1, r3
 8000adc:	483e      	ldr	r0, [pc, #248]	; (8000bd8 <HAL_I2S_MspInit+0x18c>)
 8000ade:	f000 fb19 	bl	8001114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8000ae2:	2308      	movs	r3, #8
 8000ae4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae6:	2302      	movs	r3, #2
 8000ae8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aea:	2300      	movs	r3, #0
 8000aec:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aee:	2300      	movs	r3, #0
 8000af0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000af2:	2305      	movs	r3, #5
 8000af4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000af6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000afa:	4619      	mov	r1, r3
 8000afc:	4836      	ldr	r0, [pc, #216]	; (8000bd8 <HAL_I2S_MspInit+0x18c>)
 8000afe:	f000 fb09 	bl	8001114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8000b02:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b06:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b10:	2300      	movs	r3, #0
 8000b12:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b14:	2305      	movs	r3, #5
 8000b16:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	482f      	ldr	r0, [pc, #188]	; (8000bdc <HAL_I2S_MspInit+0x190>)
 8000b20:	f000 faf8 	bl	8001114 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000b24:	e04f      	b.n	8000bc6 <HAL_I2S_MspInit+0x17a>
  else if(hi2s->Instance==SPI3)
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	4a2d      	ldr	r2, [pc, #180]	; (8000be0 <HAL_I2S_MspInit+0x194>)
 8000b2c:	4293      	cmp	r3, r2
 8000b2e:	d14a      	bne.n	8000bc6 <HAL_I2S_MspInit+0x17a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000b30:	2300      	movs	r3, #0
 8000b32:	617b      	str	r3, [r7, #20]
 8000b34:	4b27      	ldr	r3, [pc, #156]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b38:	4a26      	ldr	r2, [pc, #152]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000b3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000b3e:	6413      	str	r3, [r2, #64]	; 0x40
 8000b40:	4b24      	ldr	r3, [pc, #144]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000b42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000b48:	617b      	str	r3, [r7, #20]
 8000b4a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b4c:	2300      	movs	r3, #0
 8000b4e:	613b      	str	r3, [r7, #16]
 8000b50:	4b20      	ldr	r3, [pc, #128]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000b52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b54:	4a1f      	ldr	r2, [pc, #124]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000b56:	f043 0301 	orr.w	r3, r3, #1
 8000b5a:	6313      	str	r3, [r2, #48]	; 0x30
 8000b5c:	4b1d      	ldr	r3, [pc, #116]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000b5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b60:	f003 0301 	and.w	r3, r3, #1
 8000b64:	613b      	str	r3, [r7, #16]
 8000b66:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b68:	2300      	movs	r3, #0
 8000b6a:	60fb      	str	r3, [r7, #12]
 8000b6c:	4b19      	ldr	r3, [pc, #100]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000b6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b70:	4a18      	ldr	r2, [pc, #96]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000b72:	f043 0304 	orr.w	r3, r3, #4
 8000b76:	6313      	str	r3, [r2, #48]	; 0x30
 8000b78:	4b16      	ldr	r3, [pc, #88]	; (8000bd4 <HAL_I2S_MspInit+0x188>)
 8000b7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7c:	f003 0304 	and.w	r3, r3, #4
 8000b80:	60fb      	str	r3, [r7, #12]
 8000b82:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000b84:	2310      	movs	r3, #16
 8000b86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b88:	2302      	movs	r3, #2
 8000b8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b90:	2300      	movs	r3, #0
 8000b92:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000b94:	2306      	movs	r3, #6
 8000b96:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000b98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	4811      	ldr	r0, [pc, #68]	; (8000be4 <HAL_I2S_MspInit+0x198>)
 8000ba0:	f000 fab8 	bl	8001114 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000ba4:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000ba8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000baa:	2302      	movs	r3, #2
 8000bac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000bb6:	2306      	movs	r3, #6
 8000bb8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	4805      	ldr	r0, [pc, #20]	; (8000bd8 <HAL_I2S_MspInit+0x18c>)
 8000bc2:	f000 faa7 	bl	8001114 <HAL_GPIO_Init>
}
 8000bc6:	bf00      	nop
 8000bc8:	3738      	adds	r7, #56	; 0x38
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}
 8000bce:	bf00      	nop
 8000bd0:	40003800 	.word	0x40003800
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	40020800 	.word	0x40020800
 8000bdc:	40020400 	.word	0x40020400
 8000be0:	40003c00 	.word	0x40003c00
 8000be4:	40020000 	.word	0x40020000

08000be8 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b08a      	sub	sp, #40	; 0x28
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bf0:	f107 0314 	add.w	r3, r7, #20
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
 8000bfe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	4a19      	ldr	r2, [pc, #100]	; (8000c6c <HAL_SPI_MspInit+0x84>)
 8000c06:	4293      	cmp	r3, r2
 8000c08:	d12b      	bne.n	8000c62 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c0a:	2300      	movs	r3, #0
 8000c0c:	613b      	str	r3, [r7, #16]
 8000c0e:	4b18      	ldr	r3, [pc, #96]	; (8000c70 <HAL_SPI_MspInit+0x88>)
 8000c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c12:	4a17      	ldr	r2, [pc, #92]	; (8000c70 <HAL_SPI_MspInit+0x88>)
 8000c14:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c18:	6453      	str	r3, [r2, #68]	; 0x44
 8000c1a:	4b15      	ldr	r3, [pc, #84]	; (8000c70 <HAL_SPI_MspInit+0x88>)
 8000c1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c1e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c22:	613b      	str	r3, [r7, #16]
 8000c24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c26:	2300      	movs	r3, #0
 8000c28:	60fb      	str	r3, [r7, #12]
 8000c2a:	4b11      	ldr	r3, [pc, #68]	; (8000c70 <HAL_SPI_MspInit+0x88>)
 8000c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2e:	4a10      	ldr	r2, [pc, #64]	; (8000c70 <HAL_SPI_MspInit+0x88>)
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	6313      	str	r3, [r2, #48]	; 0x30
 8000c36:	4b0e      	ldr	r3, [pc, #56]	; (8000c70 <HAL_SPI_MspInit+0x88>)
 8000c38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	60fb      	str	r3, [r7, #12]
 8000c40:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c42:	23e0      	movs	r3, #224	; 0xe0
 8000c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c46:	2302      	movs	r3, #2
 8000c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c4e:	2303      	movs	r3, #3
 8000c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c52:	2305      	movs	r3, #5
 8000c54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c56:	f107 0314 	add.w	r3, r7, #20
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	4805      	ldr	r0, [pc, #20]	; (8000c74 <HAL_SPI_MspInit+0x8c>)
 8000c5e:	f000 fa59 	bl	8001114 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000c62:	bf00      	nop
 8000c64:	3728      	adds	r7, #40	; 0x28
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	bf00      	nop
 8000c6c:	40013000 	.word	0x40013000
 8000c70:	40023800 	.word	0x40023800
 8000c74:	40020000 	.word	0x40020000

08000c78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c7c:	e7fe      	b.n	8000c7c <NMI_Handler+0x4>

08000c7e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c7e:	b480      	push	{r7}
 8000c80:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c82:	e7fe      	b.n	8000c82 <HardFault_Handler+0x4>

08000c84 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c88:	e7fe      	b.n	8000c88 <MemManage_Handler+0x4>

08000c8a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c8e:	e7fe      	b.n	8000c8e <BusFault_Handler+0x4>

08000c90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c94:	e7fe      	b.n	8000c94 <UsageFault_Handler+0x4>

08000c96 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c96:	b480      	push	{r7}
 8000c98:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c9a:	bf00      	nop
 8000c9c:	46bd      	mov	sp, r7
 8000c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca2:	4770      	bx	lr

08000ca4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr

08000cb2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cb2:	b480      	push	{r7}
 8000cb4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000cb6:	bf00      	nop
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbe:	4770      	bx	lr

08000cc0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000cc4:	f000 f8d0 	bl	8000e68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000cc8:	bf00      	nop
 8000cca:	bd80      	pop	{r7, pc}

08000ccc <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000cd0:	4802      	ldr	r0, [pc, #8]	; (8000cdc <OTG_FS_IRQHandler+0x10>)
 8000cd2:	f000 feb7 	bl	8001a44 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000cd6:	bf00      	nop
 8000cd8:	bd80      	pop	{r7, pc}
 8000cda:	bf00      	nop
 8000cdc:	200005b8 	.word	0x200005b8

08000ce0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	b086      	sub	sp, #24
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ce8:	4a14      	ldr	r2, [pc, #80]	; (8000d3c <_sbrk+0x5c>)
 8000cea:	4b15      	ldr	r3, [pc, #84]	; (8000d40 <_sbrk+0x60>)
 8000cec:	1ad3      	subs	r3, r2, r3
 8000cee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cf4:	4b13      	ldr	r3, [pc, #76]	; (8000d44 <_sbrk+0x64>)
 8000cf6:	681b      	ldr	r3, [r3, #0]
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d102      	bne.n	8000d02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000cfc:	4b11      	ldr	r3, [pc, #68]	; (8000d44 <_sbrk+0x64>)
 8000cfe:	4a12      	ldr	r2, [pc, #72]	; (8000d48 <_sbrk+0x68>)
 8000d00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d02:	4b10      	ldr	r3, [pc, #64]	; (8000d44 <_sbrk+0x64>)
 8000d04:	681a      	ldr	r2, [r3, #0]
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	4413      	add	r3, r2
 8000d0a:	693a      	ldr	r2, [r7, #16]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d207      	bcs.n	8000d20 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d10:	f007 fe52 	bl	80089b8 <__errno>
 8000d14:	4603      	mov	r3, r0
 8000d16:	220c      	movs	r2, #12
 8000d18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d1e:	e009      	b.n	8000d34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d20:	4b08      	ldr	r3, [pc, #32]	; (8000d44 <_sbrk+0x64>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d26:	4b07      	ldr	r3, [pc, #28]	; (8000d44 <_sbrk+0x64>)
 8000d28:	681a      	ldr	r2, [r3, #0]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	4413      	add	r3, r2
 8000d2e:	4a05      	ldr	r2, [pc, #20]	; (8000d44 <_sbrk+0x64>)
 8000d30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d32:	68fb      	ldr	r3, [r7, #12]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3718      	adds	r7, #24
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20020000 	.word	0x20020000
 8000d40:	00000400 	.word	0x00000400
 8000d44:	200001d4 	.word	0x200001d4
 8000d48:	20000ae0 	.word	0x20000ae0

08000d4c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d50:	4b06      	ldr	r3, [pc, #24]	; (8000d6c <SystemInit+0x20>)
 8000d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000d56:	4a05      	ldr	r2, [pc, #20]	; (8000d6c <SystemInit+0x20>)
 8000d58:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000d5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d60:	bf00      	nop
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d70:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000da8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d74:	f7ff ffea 	bl	8000d4c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d78:	480c      	ldr	r0, [pc, #48]	; (8000dac <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d7a:	490d      	ldr	r1, [pc, #52]	; (8000db0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d7c:	4a0d      	ldr	r2, [pc, #52]	; (8000db4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d7e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d80:	e002      	b.n	8000d88 <LoopCopyDataInit>

08000d82 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d82:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d84:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d86:	3304      	adds	r3, #4

08000d88 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d88:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d8a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d8c:	d3f9      	bcc.n	8000d82 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d8e:	4a0a      	ldr	r2, [pc, #40]	; (8000db8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000d90:	4c0a      	ldr	r4, [pc, #40]	; (8000dbc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000d92:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d94:	e001      	b.n	8000d9a <LoopFillZerobss>

08000d96 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d96:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d98:	3204      	adds	r2, #4

08000d9a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d9a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d9c:	d3fb      	bcc.n	8000d96 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d9e:	f007 fe11 	bl	80089c4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000da2:	f7ff fb97 	bl	80004d4 <main>
  bx  lr    
 8000da6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000da8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000db0:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000db4:	08008aec 	.word	0x08008aec
  ldr r2, =_sbss
 8000db8:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000dbc:	20000ae0 	.word	0x20000ae0

08000dc0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000dc0:	e7fe      	b.n	8000dc0 <ADC_IRQHandler>
	...

08000dc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dc8:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <HAL_Init+0x40>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a0d      	ldr	r2, [pc, #52]	; (8000e04 <HAL_Init+0x40>)
 8000dce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dd4:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <HAL_Init+0x40>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a0a      	ldr	r2, [pc, #40]	; (8000e04 <HAL_Init+0x40>)
 8000dda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de0:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <HAL_Init+0x40>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a07      	ldr	r2, [pc, #28]	; (8000e04 <HAL_Init+0x40>)
 8000de6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dec:	2003      	movs	r0, #3
 8000dee:	f000 f94f 	bl	8001090 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000df2:	2000      	movs	r0, #0
 8000df4:	f000 f808 	bl	8000e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000df8:	f7ff fdb8 	bl	800096c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dfc:	2300      	movs	r3, #0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40023c00 	.word	0x40023c00

08000e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e10:	4b12      	ldr	r3, [pc, #72]	; (8000e5c <HAL_InitTick+0x54>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4b12      	ldr	r3, [pc, #72]	; (8000e60 <HAL_InitTick+0x58>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 f967 	bl	80010fa <HAL_SYSTICK_Config>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	e00e      	b.n	8000e54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2b0f      	cmp	r3, #15
 8000e3a:	d80a      	bhi.n	8000e52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	6879      	ldr	r1, [r7, #4]
 8000e40:	f04f 30ff 	mov.w	r0, #4294967295
 8000e44:	f000 f92f 	bl	80010a6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e48:	4a06      	ldr	r2, [pc, #24]	; (8000e64 <HAL_InitTick+0x5c>)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	e000      	b.n	8000e54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000000 	.word	0x20000000
 8000e60:	20000008 	.word	0x20000008
 8000e64:	20000004 	.word	0x20000004

08000e68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <HAL_IncTick+0x20>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <HAL_IncTick+0x24>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4413      	add	r3, r2
 8000e78:	4a04      	ldr	r2, [pc, #16]	; (8000e8c <HAL_IncTick+0x24>)
 8000e7a:	6013      	str	r3, [r2, #0]
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	20000008 	.word	0x20000008
 8000e8c:	200001d8 	.word	0x200001d8

08000e90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return uwTick;
 8000e94:	4b03      	ldr	r3, [pc, #12]	; (8000ea4 <HAL_GetTick+0x14>)
 8000e96:	681b      	ldr	r3, [r3, #0]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	200001d8 	.word	0x200001d8

08000ea8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000eb0:	f7ff ffee 	bl	8000e90 <HAL_GetTick>
 8000eb4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000eba:	68fb      	ldr	r3, [r7, #12]
 8000ebc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ec0:	d005      	beq.n	8000ece <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ec2:	4b0a      	ldr	r3, [pc, #40]	; (8000eec <HAL_Delay+0x44>)
 8000ec4:	781b      	ldrb	r3, [r3, #0]
 8000ec6:	461a      	mov	r2, r3
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	4413      	add	r3, r2
 8000ecc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000ece:	bf00      	nop
 8000ed0:	f7ff ffde 	bl	8000e90 <HAL_GetTick>
 8000ed4:	4602      	mov	r2, r0
 8000ed6:	68bb      	ldr	r3, [r7, #8]
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	429a      	cmp	r2, r3
 8000ede:	d8f7      	bhi.n	8000ed0 <HAL_Delay+0x28>
  {
  }
}
 8000ee0:	bf00      	nop
 8000ee2:	bf00      	nop
 8000ee4:	3710      	adds	r7, #16
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	bd80      	pop	{r7, pc}
 8000eea:	bf00      	nop
 8000eec:	20000008 	.word	0x20000008

08000ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	b085      	sub	sp, #20
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	f003 0307 	and.w	r3, r3, #7
 8000efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f00:	4b0c      	ldr	r3, [pc, #48]	; (8000f34 <__NVIC_SetPriorityGrouping+0x44>)
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f06:	68ba      	ldr	r2, [r7, #8]
 8000f08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f14:	68bb      	ldr	r3, [r7, #8]
 8000f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f22:	4a04      	ldr	r2, [pc, #16]	; (8000f34 <__NVIC_SetPriorityGrouping+0x44>)
 8000f24:	68bb      	ldr	r3, [r7, #8]
 8000f26:	60d3      	str	r3, [r2, #12]
}
 8000f28:	bf00      	nop
 8000f2a:	3714      	adds	r7, #20
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f32:	4770      	bx	lr
 8000f34:	e000ed00 	.word	0xe000ed00

08000f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f3c:	4b04      	ldr	r3, [pc, #16]	; (8000f50 <__NVIC_GetPriorityGrouping+0x18>)
 8000f3e:	68db      	ldr	r3, [r3, #12]
 8000f40:	0a1b      	lsrs	r3, r3, #8
 8000f42:	f003 0307 	and.w	r3, r3, #7
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr
 8000f50:	e000ed00 	.word	0xe000ed00

08000f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f62:	2b00      	cmp	r3, #0
 8000f64:	db0b      	blt.n	8000f7e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	f003 021f 	and.w	r2, r3, #31
 8000f6c:	4907      	ldr	r1, [pc, #28]	; (8000f8c <__NVIC_EnableIRQ+0x38>)
 8000f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f72:	095b      	lsrs	r3, r3, #5
 8000f74:	2001      	movs	r0, #1
 8000f76:	fa00 f202 	lsl.w	r2, r0, r2
 8000f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000f7e:	bf00      	nop
 8000f80:	370c      	adds	r7, #12
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr
 8000f8a:	bf00      	nop
 8000f8c:	e000e100 	.word	0xe000e100

08000f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f90:	b480      	push	{r7}
 8000f92:	b083      	sub	sp, #12
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	6039      	str	r1, [r7, #0]
 8000f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	db0a      	blt.n	8000fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	b2da      	uxtb	r2, r3
 8000fa8:	490c      	ldr	r1, [pc, #48]	; (8000fdc <__NVIC_SetPriority+0x4c>)
 8000faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fae:	0112      	lsls	r2, r2, #4
 8000fb0:	b2d2      	uxtb	r2, r2
 8000fb2:	440b      	add	r3, r1
 8000fb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fb8:	e00a      	b.n	8000fd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	b2da      	uxtb	r2, r3
 8000fbe:	4908      	ldr	r1, [pc, #32]	; (8000fe0 <__NVIC_SetPriority+0x50>)
 8000fc0:	79fb      	ldrb	r3, [r7, #7]
 8000fc2:	f003 030f 	and.w	r3, r3, #15
 8000fc6:	3b04      	subs	r3, #4
 8000fc8:	0112      	lsls	r2, r2, #4
 8000fca:	b2d2      	uxtb	r2, r2
 8000fcc:	440b      	add	r3, r1
 8000fce:	761a      	strb	r2, [r3, #24]
}
 8000fd0:	bf00      	nop
 8000fd2:	370c      	adds	r7, #12
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	e000e100 	.word	0xe000e100
 8000fe0:	e000ed00 	.word	0xe000ed00

08000fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b089      	sub	sp, #36	; 0x24
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	60f8      	str	r0, [r7, #12]
 8000fec:	60b9      	str	r1, [r7, #8]
 8000fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	f003 0307 	and.w	r3, r3, #7
 8000ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	f1c3 0307 	rsb	r3, r3, #7
 8000ffe:	2b04      	cmp	r3, #4
 8001000:	bf28      	it	cs
 8001002:	2304      	movcs	r3, #4
 8001004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	3304      	adds	r3, #4
 800100a:	2b06      	cmp	r3, #6
 800100c:	d902      	bls.n	8001014 <NVIC_EncodePriority+0x30>
 800100e:	69fb      	ldr	r3, [r7, #28]
 8001010:	3b03      	subs	r3, #3
 8001012:	e000      	b.n	8001016 <NVIC_EncodePriority+0x32>
 8001014:	2300      	movs	r3, #0
 8001016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001018:	f04f 32ff 	mov.w	r2, #4294967295
 800101c:	69bb      	ldr	r3, [r7, #24]
 800101e:	fa02 f303 	lsl.w	r3, r2, r3
 8001022:	43da      	mvns	r2, r3
 8001024:	68bb      	ldr	r3, [r7, #8]
 8001026:	401a      	ands	r2, r3
 8001028:	697b      	ldr	r3, [r7, #20]
 800102a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800102c:	f04f 31ff 	mov.w	r1, #4294967295
 8001030:	697b      	ldr	r3, [r7, #20]
 8001032:	fa01 f303 	lsl.w	r3, r1, r3
 8001036:	43d9      	mvns	r1, r3
 8001038:	687b      	ldr	r3, [r7, #4]
 800103a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800103c:	4313      	orrs	r3, r2
         );
}
 800103e:	4618      	mov	r0, r3
 8001040:	3724      	adds	r7, #36	; 0x24
 8001042:	46bd      	mov	sp, r7
 8001044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001048:	4770      	bx	lr
	...

0800104c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	3b01      	subs	r3, #1
 8001058:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800105c:	d301      	bcc.n	8001062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800105e:	2301      	movs	r3, #1
 8001060:	e00f      	b.n	8001082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001062:	4a0a      	ldr	r2, [pc, #40]	; (800108c <SysTick_Config+0x40>)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3b01      	subs	r3, #1
 8001068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800106a:	210f      	movs	r1, #15
 800106c:	f04f 30ff 	mov.w	r0, #4294967295
 8001070:	f7ff ff8e 	bl	8000f90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001074:	4b05      	ldr	r3, [pc, #20]	; (800108c <SysTick_Config+0x40>)
 8001076:	2200      	movs	r2, #0
 8001078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800107a:	4b04      	ldr	r3, [pc, #16]	; (800108c <SysTick_Config+0x40>)
 800107c:	2207      	movs	r2, #7
 800107e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	e000e010 	.word	0xe000e010

08001090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b082      	sub	sp, #8
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001098:	6878      	ldr	r0, [r7, #4]
 800109a:	f7ff ff29 	bl	8000ef0 <__NVIC_SetPriorityGrouping>
}
 800109e:	bf00      	nop
 80010a0:	3708      	adds	r7, #8
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b086      	sub	sp, #24
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	4603      	mov	r3, r0
 80010ae:	60b9      	str	r1, [r7, #8]
 80010b0:	607a      	str	r2, [r7, #4]
 80010b2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010b4:	2300      	movs	r3, #0
 80010b6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010b8:	f7ff ff3e 	bl	8000f38 <__NVIC_GetPriorityGrouping>
 80010bc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010be:	687a      	ldr	r2, [r7, #4]
 80010c0:	68b9      	ldr	r1, [r7, #8]
 80010c2:	6978      	ldr	r0, [r7, #20]
 80010c4:	f7ff ff8e 	bl	8000fe4 <NVIC_EncodePriority>
 80010c8:	4602      	mov	r2, r0
 80010ca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ce:	4611      	mov	r1, r2
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff ff5d 	bl	8000f90 <__NVIC_SetPriority>
}
 80010d6:	bf00      	nop
 80010d8:	3718      	adds	r7, #24
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}

080010de <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010de:	b580      	push	{r7, lr}
 80010e0:	b082      	sub	sp, #8
 80010e2:	af00      	add	r7, sp, #0
 80010e4:	4603      	mov	r3, r0
 80010e6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff ff31 	bl	8000f54 <__NVIC_EnableIRQ>
}
 80010f2:	bf00      	nop
 80010f4:	3708      	adds	r7, #8
 80010f6:	46bd      	mov	sp, r7
 80010f8:	bd80      	pop	{r7, pc}

080010fa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b082      	sub	sp, #8
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001102:	6878      	ldr	r0, [r7, #4]
 8001104:	f7ff ffa2 	bl	800104c <SysTick_Config>
 8001108:	4603      	mov	r3, r0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3708      	adds	r7, #8
 800110e:	46bd      	mov	sp, r7
 8001110:	bd80      	pop	{r7, pc}
	...

08001114 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001114:	b480      	push	{r7}
 8001116:	b089      	sub	sp, #36	; 0x24
 8001118:	af00      	add	r7, sp, #0
 800111a:	6078      	str	r0, [r7, #4]
 800111c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800111e:	2300      	movs	r3, #0
 8001120:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001122:	2300      	movs	r3, #0
 8001124:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001126:	2300      	movs	r3, #0
 8001128:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800112a:	2300      	movs	r3, #0
 800112c:	61fb      	str	r3, [r7, #28]
 800112e:	e159      	b.n	80013e4 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001130:	2201      	movs	r2, #1
 8001132:	69fb      	ldr	r3, [r7, #28]
 8001134:	fa02 f303 	lsl.w	r3, r2, r3
 8001138:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	697a      	ldr	r2, [r7, #20]
 8001140:	4013      	ands	r3, r2
 8001142:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001144:	693a      	ldr	r2, [r7, #16]
 8001146:	697b      	ldr	r3, [r7, #20]
 8001148:	429a      	cmp	r2, r3
 800114a:	f040 8148 	bne.w	80013de <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	685b      	ldr	r3, [r3, #4]
 8001152:	f003 0303 	and.w	r3, r3, #3
 8001156:	2b01      	cmp	r3, #1
 8001158:	d005      	beq.n	8001166 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001162:	2b02      	cmp	r3, #2
 8001164:	d130      	bne.n	80011c8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	689b      	ldr	r3, [r3, #8]
 800116a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800116c:	69fb      	ldr	r3, [r7, #28]
 800116e:	005b      	lsls	r3, r3, #1
 8001170:	2203      	movs	r2, #3
 8001172:	fa02 f303 	lsl.w	r3, r2, r3
 8001176:	43db      	mvns	r3, r3
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	4013      	ands	r3, r2
 800117c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	68da      	ldr	r2, [r3, #12]
 8001182:	69fb      	ldr	r3, [r7, #28]
 8001184:	005b      	lsls	r3, r3, #1
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	69ba      	ldr	r2, [r7, #24]
 800118c:	4313      	orrs	r3, r2
 800118e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	69ba      	ldr	r2, [r7, #24]
 8001194:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800119c:	2201      	movs	r2, #1
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	43db      	mvns	r3, r3
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	4013      	ands	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	091b      	lsrs	r3, r3, #4
 80011b2:	f003 0201 	and.w	r2, r3, #1
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	69ba      	ldr	r2, [r7, #24]
 80011c6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	685b      	ldr	r3, [r3, #4]
 80011cc:	f003 0303 	and.w	r3, r3, #3
 80011d0:	2b03      	cmp	r3, #3
 80011d2:	d017      	beq.n	8001204 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	68db      	ldr	r3, [r3, #12]
 80011d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011da:	69fb      	ldr	r3, [r7, #28]
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	2203      	movs	r2, #3
 80011e0:	fa02 f303 	lsl.w	r3, r2, r3
 80011e4:	43db      	mvns	r3, r3
 80011e6:	69ba      	ldr	r2, [r7, #24]
 80011e8:	4013      	ands	r3, r2
 80011ea:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	689a      	ldr	r2, [r3, #8]
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f003 0303 	and.w	r3, r3, #3
 800120c:	2b02      	cmp	r3, #2
 800120e:	d123      	bne.n	8001258 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001210:	69fb      	ldr	r3, [r7, #28]
 8001212:	08da      	lsrs	r2, r3, #3
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	3208      	adds	r2, #8
 8001218:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800121c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800121e:	69fb      	ldr	r3, [r7, #28]
 8001220:	f003 0307 	and.w	r3, r3, #7
 8001224:	009b      	lsls	r3, r3, #2
 8001226:	220f      	movs	r2, #15
 8001228:	fa02 f303 	lsl.w	r3, r2, r3
 800122c:	43db      	mvns	r3, r3
 800122e:	69ba      	ldr	r2, [r7, #24]
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	691a      	ldr	r2, [r3, #16]
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	f003 0307 	and.w	r3, r3, #7
 800123e:	009b      	lsls	r3, r3, #2
 8001240:	fa02 f303 	lsl.w	r3, r2, r3
 8001244:	69ba      	ldr	r2, [r7, #24]
 8001246:	4313      	orrs	r3, r2
 8001248:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	08da      	lsrs	r2, r3, #3
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	3208      	adds	r2, #8
 8001252:	69b9      	ldr	r1, [r7, #24]
 8001254:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	005b      	lsls	r3, r3, #1
 8001262:	2203      	movs	r2, #3
 8001264:	fa02 f303 	lsl.w	r3, r2, r3
 8001268:	43db      	mvns	r3, r3
 800126a:	69ba      	ldr	r2, [r7, #24]
 800126c:	4013      	ands	r3, r2
 800126e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	685b      	ldr	r3, [r3, #4]
 8001274:	f003 0203 	and.w	r2, r3, #3
 8001278:	69fb      	ldr	r3, [r7, #28]
 800127a:	005b      	lsls	r3, r3, #1
 800127c:	fa02 f303 	lsl.w	r3, r2, r3
 8001280:	69ba      	ldr	r2, [r7, #24]
 8001282:	4313      	orrs	r3, r2
 8001284:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	69ba      	ldr	r2, [r7, #24]
 800128a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	685b      	ldr	r3, [r3, #4]
 8001290:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001294:	2b00      	cmp	r3, #0
 8001296:	f000 80a2 	beq.w	80013de <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800129a:	2300      	movs	r3, #0
 800129c:	60fb      	str	r3, [r7, #12]
 800129e:	4b57      	ldr	r3, [pc, #348]	; (80013fc <HAL_GPIO_Init+0x2e8>)
 80012a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a2:	4a56      	ldr	r2, [pc, #344]	; (80013fc <HAL_GPIO_Init+0x2e8>)
 80012a4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012a8:	6453      	str	r3, [r2, #68]	; 0x44
 80012aa:	4b54      	ldr	r3, [pc, #336]	; (80013fc <HAL_GPIO_Init+0x2e8>)
 80012ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012b2:	60fb      	str	r3, [r7, #12]
 80012b4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012b6:	4a52      	ldr	r2, [pc, #328]	; (8001400 <HAL_GPIO_Init+0x2ec>)
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	089b      	lsrs	r3, r3, #2
 80012bc:	3302      	adds	r3, #2
 80012be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	f003 0303 	and.w	r3, r3, #3
 80012ca:	009b      	lsls	r3, r3, #2
 80012cc:	220f      	movs	r2, #15
 80012ce:	fa02 f303 	lsl.w	r3, r2, r3
 80012d2:	43db      	mvns	r3, r3
 80012d4:	69ba      	ldr	r2, [r7, #24]
 80012d6:	4013      	ands	r3, r2
 80012d8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a49      	ldr	r2, [pc, #292]	; (8001404 <HAL_GPIO_Init+0x2f0>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d019      	beq.n	8001316 <HAL_GPIO_Init+0x202>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	4a48      	ldr	r2, [pc, #288]	; (8001408 <HAL_GPIO_Init+0x2f4>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d013      	beq.n	8001312 <HAL_GPIO_Init+0x1fe>
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	4a47      	ldr	r2, [pc, #284]	; (800140c <HAL_GPIO_Init+0x2f8>)
 80012ee:	4293      	cmp	r3, r2
 80012f0:	d00d      	beq.n	800130e <HAL_GPIO_Init+0x1fa>
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	4a46      	ldr	r2, [pc, #280]	; (8001410 <HAL_GPIO_Init+0x2fc>)
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d007      	beq.n	800130a <HAL_GPIO_Init+0x1f6>
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	4a45      	ldr	r2, [pc, #276]	; (8001414 <HAL_GPIO_Init+0x300>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d101      	bne.n	8001306 <HAL_GPIO_Init+0x1f2>
 8001302:	2304      	movs	r3, #4
 8001304:	e008      	b.n	8001318 <HAL_GPIO_Init+0x204>
 8001306:	2307      	movs	r3, #7
 8001308:	e006      	b.n	8001318 <HAL_GPIO_Init+0x204>
 800130a:	2303      	movs	r3, #3
 800130c:	e004      	b.n	8001318 <HAL_GPIO_Init+0x204>
 800130e:	2302      	movs	r3, #2
 8001310:	e002      	b.n	8001318 <HAL_GPIO_Init+0x204>
 8001312:	2301      	movs	r3, #1
 8001314:	e000      	b.n	8001318 <HAL_GPIO_Init+0x204>
 8001316:	2300      	movs	r3, #0
 8001318:	69fa      	ldr	r2, [r7, #28]
 800131a:	f002 0203 	and.w	r2, r2, #3
 800131e:	0092      	lsls	r2, r2, #2
 8001320:	4093      	lsls	r3, r2
 8001322:	69ba      	ldr	r2, [r7, #24]
 8001324:	4313      	orrs	r3, r2
 8001326:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001328:	4935      	ldr	r1, [pc, #212]	; (8001400 <HAL_GPIO_Init+0x2ec>)
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	089b      	lsrs	r3, r3, #2
 800132e:	3302      	adds	r3, #2
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001336:	4b38      	ldr	r3, [pc, #224]	; (8001418 <HAL_GPIO_Init+0x304>)
 8001338:	689b      	ldr	r3, [r3, #8]
 800133a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	43db      	mvns	r3, r3
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	4013      	ands	r3, r2
 8001344:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001346:	683b      	ldr	r3, [r7, #0]
 8001348:	685b      	ldr	r3, [r3, #4]
 800134a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d003      	beq.n	800135a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	4313      	orrs	r3, r2
 8001358:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800135a:	4a2f      	ldr	r2, [pc, #188]	; (8001418 <HAL_GPIO_Init+0x304>)
 800135c:	69bb      	ldr	r3, [r7, #24]
 800135e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001360:	4b2d      	ldr	r3, [pc, #180]	; (8001418 <HAL_GPIO_Init+0x304>)
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	43db      	mvns	r3, r3
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	4013      	ands	r3, r2
 800136e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001370:	683b      	ldr	r3, [r7, #0]
 8001372:	685b      	ldr	r3, [r3, #4]
 8001374:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001378:	2b00      	cmp	r3, #0
 800137a:	d003      	beq.n	8001384 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	4313      	orrs	r3, r2
 8001382:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001384:	4a24      	ldr	r2, [pc, #144]	; (8001418 <HAL_GPIO_Init+0x304>)
 8001386:	69bb      	ldr	r3, [r7, #24]
 8001388:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800138a:	4b23      	ldr	r3, [pc, #140]	; (8001418 <HAL_GPIO_Init+0x304>)
 800138c:	685b      	ldr	r3, [r3, #4]
 800138e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	43db      	mvns	r3, r3
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	4013      	ands	r3, r2
 8001398:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d003      	beq.n	80013ae <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	4313      	orrs	r3, r2
 80013ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013ae:	4a1a      	ldr	r2, [pc, #104]	; (8001418 <HAL_GPIO_Init+0x304>)
 80013b0:	69bb      	ldr	r3, [r7, #24]
 80013b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013b4:	4b18      	ldr	r3, [pc, #96]	; (8001418 <HAL_GPIO_Init+0x304>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	43db      	mvns	r3, r3
 80013be:	69ba      	ldr	r2, [r7, #24]
 80013c0:	4013      	ands	r3, r2
 80013c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013c4:	683b      	ldr	r3, [r7, #0]
 80013c6:	685b      	ldr	r3, [r3, #4]
 80013c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d003      	beq.n	80013d8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80013d0:	69ba      	ldr	r2, [r7, #24]
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	4313      	orrs	r3, r2
 80013d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80013d8:	4a0f      	ldr	r2, [pc, #60]	; (8001418 <HAL_GPIO_Init+0x304>)
 80013da:	69bb      	ldr	r3, [r7, #24]
 80013dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013de:	69fb      	ldr	r3, [r7, #28]
 80013e0:	3301      	adds	r3, #1
 80013e2:	61fb      	str	r3, [r7, #28]
 80013e4:	69fb      	ldr	r3, [r7, #28]
 80013e6:	2b0f      	cmp	r3, #15
 80013e8:	f67f aea2 	bls.w	8001130 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013ec:	bf00      	nop
 80013ee:	bf00      	nop
 80013f0:	3724      	adds	r7, #36	; 0x24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr
 80013fa:	bf00      	nop
 80013fc:	40023800 	.word	0x40023800
 8001400:	40013800 	.word	0x40013800
 8001404:	40020000 	.word	0x40020000
 8001408:	40020400 	.word	0x40020400
 800140c:	40020800 	.word	0x40020800
 8001410:	40020c00 	.word	0x40020c00
 8001414:	40021000 	.word	0x40021000
 8001418:	40013c00 	.word	0x40013c00

0800141c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	460b      	mov	r3, r1
 8001426:	807b      	strh	r3, [r7, #2]
 8001428:	4613      	mov	r3, r2
 800142a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800142c:	787b      	ldrb	r3, [r7, #1]
 800142e:	2b00      	cmp	r3, #0
 8001430:	d003      	beq.n	800143a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001432:	887a      	ldrh	r2, [r7, #2]
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001438:	e003      	b.n	8001442 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800143a:	887b      	ldrh	r3, [r7, #2]
 800143c:	041a      	lsls	r2, r3, #16
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	619a      	str	r2, [r3, #24]
}
 8001442:	bf00      	nop
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800144e:	b480      	push	{r7}
 8001450:	b085      	sub	sp, #20
 8001452:	af00      	add	r7, sp, #0
 8001454:	6078      	str	r0, [r7, #4]
 8001456:	460b      	mov	r3, r1
 8001458:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	695b      	ldr	r3, [r3, #20]
 800145e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001460:	887a      	ldrh	r2, [r7, #2]
 8001462:	68fb      	ldr	r3, [r7, #12]
 8001464:	4013      	ands	r3, r2
 8001466:	041a      	lsls	r2, r3, #16
 8001468:	68fb      	ldr	r3, [r7, #12]
 800146a:	43d9      	mvns	r1, r3
 800146c:	887b      	ldrh	r3, [r7, #2]
 800146e:	400b      	ands	r3, r1
 8001470:	431a      	orrs	r2, r3
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	619a      	str	r2, [r3, #24]
}
 8001476:	bf00      	nop
 8001478:	3714      	adds	r7, #20
 800147a:	46bd      	mov	sp, r7
 800147c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001480:	4770      	bx	lr

08001482 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001482:	b580      	push	{r7, lr}
 8001484:	b086      	sub	sp, #24
 8001486:	af02      	add	r7, sp, #8
 8001488:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2b00      	cmp	r3, #0
 800148e:	d101      	bne.n	8001494 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001490:	2301      	movs	r3, #1
 8001492:	e059      	b.n	8001548 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f893 33d5 	ldrb.w	r3, [r3, #981]	; 0x3d5
 80014a0:	b2db      	uxtb	r3, r3
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d106      	bne.n	80014b4 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	2200      	movs	r2, #0
 80014aa:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f006 ff02 	bl	80082b8 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	2203      	movs	r2, #3
 80014b8:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80014c2:	d102      	bne.n	80014ca <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	2200      	movs	r2, #0
 80014c8:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4618      	mov	r0, r3
 80014d0:	f003 fdaa 	bl	8005028 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	6818      	ldr	r0, [r3, #0]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	7c1a      	ldrb	r2, [r3, #16]
 80014dc:	f88d 2000 	strb.w	r2, [sp]
 80014e0:	3304      	adds	r3, #4
 80014e2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014e4:	f003 fd2b 	bl	8004f3e <USB_CoreInit>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d005      	beq.n	80014fa <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	2202      	movs	r2, #2
 80014f2:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e026      	b.n	8001548 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2101      	movs	r1, #1
 8001500:	4618      	mov	r0, r3
 8001502:	f003 fda2 	bl	800504a <USB_SetCurrentMode>
 8001506:	4603      	mov	r3, r0
 8001508:	2b00      	cmp	r3, #0
 800150a:	d005      	beq.n	8001518 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	2202      	movs	r2, #2
 8001510:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 8001514:	2301      	movs	r3, #1
 8001516:	e017      	b.n	8001548 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	6818      	ldr	r0, [r3, #0]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	7c1a      	ldrb	r2, [r3, #16]
 8001520:	f88d 2000 	strb.w	r2, [sp]
 8001524:	3304      	adds	r3, #4
 8001526:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001528:	f003 ff44 	bl	80053b4 <USB_HostInit>
 800152c:	4603      	mov	r3, r0
 800152e:	2b00      	cmp	r3, #0
 8001530:	d005      	beq.n	800153e <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2202      	movs	r2, #2
 8001536:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 800153a:	2301      	movs	r3, #1
 800153c:	e004      	b.n	8001548 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2201      	movs	r2, #1
 8001542:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5

  return HAL_OK;
 8001546:	2300      	movs	r3, #0
}
 8001548:	4618      	mov	r0, r3
 800154a:	3710      	adds	r7, #16
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}

08001550 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001550:	b590      	push	{r4, r7, lr}
 8001552:	b08b      	sub	sp, #44	; 0x2c
 8001554:	af04      	add	r7, sp, #16
 8001556:	6078      	str	r0, [r7, #4]
 8001558:	4608      	mov	r0, r1
 800155a:	4611      	mov	r1, r2
 800155c:	461a      	mov	r2, r3
 800155e:	4603      	mov	r3, r0
 8001560:	70fb      	strb	r3, [r7, #3]
 8001562:	460b      	mov	r3, r1
 8001564:	70bb      	strb	r3, [r7, #2]
 8001566:	4613      	mov	r3, r2
 8001568:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 800156a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800156c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8001574:	2b01      	cmp	r3, #1
 8001576:	d101      	bne.n	800157c <HAL_HCD_HC_Init+0x2c>
 8001578:	2302      	movs	r3, #2
 800157a:	e09d      	b.n	80016b8 <HAL_HCD_HC_Init+0x168>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2201      	movs	r2, #1
 8001580:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001584:	78fa      	ldrb	r2, [r7, #3]
 8001586:	6879      	ldr	r1, [r7, #4]
 8001588:	4613      	mov	r3, r2
 800158a:	011b      	lsls	r3, r3, #4
 800158c:	1a9b      	subs	r3, r3, r2
 800158e:	009b      	lsls	r3, r3, #2
 8001590:	440b      	add	r3, r1
 8001592:	3319      	adds	r3, #25
 8001594:	2200      	movs	r2, #0
 8001596:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001598:	78fa      	ldrb	r2, [r7, #3]
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	4613      	mov	r3, r2
 800159e:	011b      	lsls	r3, r3, #4
 80015a0:	1a9b      	subs	r3, r3, r2
 80015a2:	009b      	lsls	r3, r3, #2
 80015a4:	440b      	add	r3, r1
 80015a6:	3314      	adds	r3, #20
 80015a8:	787a      	ldrb	r2, [r7, #1]
 80015aa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80015ac:	78fa      	ldrb	r2, [r7, #3]
 80015ae:	6879      	ldr	r1, [r7, #4]
 80015b0:	4613      	mov	r3, r2
 80015b2:	011b      	lsls	r3, r3, #4
 80015b4:	1a9b      	subs	r3, r3, r2
 80015b6:	009b      	lsls	r3, r3, #2
 80015b8:	440b      	add	r3, r1
 80015ba:	3315      	adds	r3, #21
 80015bc:	78fa      	ldrb	r2, [r7, #3]
 80015be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80015c0:	78fa      	ldrb	r2, [r7, #3]
 80015c2:	6879      	ldr	r1, [r7, #4]
 80015c4:	4613      	mov	r3, r2
 80015c6:	011b      	lsls	r3, r3, #4
 80015c8:	1a9b      	subs	r3, r3, r2
 80015ca:	009b      	lsls	r3, r3, #2
 80015cc:	440b      	add	r3, r1
 80015ce:	3326      	adds	r3, #38	; 0x26
 80015d0:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80015d4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 80015d6:	78fa      	ldrb	r2, [r7, #3]
 80015d8:	78bb      	ldrb	r3, [r7, #2]
 80015da:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80015de:	b2d8      	uxtb	r0, r3
 80015e0:	6879      	ldr	r1, [r7, #4]
 80015e2:	4613      	mov	r3, r2
 80015e4:	011b      	lsls	r3, r3, #4
 80015e6:	1a9b      	subs	r3, r3, r2
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	440b      	add	r3, r1
 80015ec:	3316      	adds	r3, #22
 80015ee:	4602      	mov	r2, r0
 80015f0:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 80015f2:	78fb      	ldrb	r3, [r7, #3]
 80015f4:	4619      	mov	r1, r3
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f000 fbc8 	bl	8001d8c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 80015fc:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001600:	2b00      	cmp	r3, #0
 8001602:	da0a      	bge.n	800161a <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001604:	78fa      	ldrb	r2, [r7, #3]
 8001606:	6879      	ldr	r1, [r7, #4]
 8001608:	4613      	mov	r3, r2
 800160a:	011b      	lsls	r3, r3, #4
 800160c:	1a9b      	subs	r3, r3, r2
 800160e:	009b      	lsls	r3, r3, #2
 8001610:	440b      	add	r3, r1
 8001612:	3317      	adds	r3, #23
 8001614:	2201      	movs	r2, #1
 8001616:	701a      	strb	r2, [r3, #0]
 8001618:	e009      	b.n	800162e <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 800161a:	78fa      	ldrb	r2, [r7, #3]
 800161c:	6879      	ldr	r1, [r7, #4]
 800161e:	4613      	mov	r3, r2
 8001620:	011b      	lsls	r3, r3, #4
 8001622:	1a9b      	subs	r3, r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	440b      	add	r3, r1
 8001628:	3317      	adds	r3, #23
 800162a:	2200      	movs	r2, #0
 800162c:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4618      	mov	r0, r3
 8001634:	f004 f80c 	bl	8005650 <USB_GetHostSpeed>
 8001638:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 800163a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800163e:	2b01      	cmp	r3, #1
 8001640:	d10b      	bne.n	800165a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001642:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001646:	2b01      	cmp	r3, #1
 8001648:	d107      	bne.n	800165a <HAL_HCD_HC_Init+0x10a>
 800164a:	693b      	ldr	r3, [r7, #16]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d104      	bne.n	800165a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001650:	697b      	ldr	r3, [r7, #20]
 8001652:	2bbc      	cmp	r3, #188	; 0xbc
 8001654:	d901      	bls.n	800165a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001656:	23bc      	movs	r3, #188	; 0xbc
 8001658:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 800165a:	78fa      	ldrb	r2, [r7, #3]
 800165c:	6879      	ldr	r1, [r7, #4]
 800165e:	4613      	mov	r3, r2
 8001660:	011b      	lsls	r3, r3, #4
 8001662:	1a9b      	subs	r3, r3, r2
 8001664:	009b      	lsls	r3, r3, #2
 8001666:	440b      	add	r3, r1
 8001668:	3318      	adds	r3, #24
 800166a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800166e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001670:	78fa      	ldrb	r2, [r7, #3]
 8001672:	697b      	ldr	r3, [r7, #20]
 8001674:	b298      	uxth	r0, r3
 8001676:	6879      	ldr	r1, [r7, #4]
 8001678:	4613      	mov	r3, r2
 800167a:	011b      	lsls	r3, r3, #4
 800167c:	1a9b      	subs	r3, r3, r2
 800167e:	009b      	lsls	r3, r3, #2
 8001680:	440b      	add	r3, r1
 8001682:	3328      	adds	r3, #40	; 0x28
 8001684:	4602      	mov	r2, r0
 8001686:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6818      	ldr	r0, [r3, #0]
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	b29b      	uxth	r3, r3
 8001690:	787c      	ldrb	r4, [r7, #1]
 8001692:	78ba      	ldrb	r2, [r7, #2]
 8001694:	78f9      	ldrb	r1, [r7, #3]
 8001696:	9302      	str	r3, [sp, #8]
 8001698:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800169c:	9301      	str	r3, [sp, #4]
 800169e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80016a2:	9300      	str	r3, [sp, #0]
 80016a4:	4623      	mov	r3, r4
 80016a6:	f003 fffb 	bl	80056a0 <USB_HC_Init>
 80016aa:	4603      	mov	r3, r0
 80016ac:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2200      	movs	r2, #0
 80016b2:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return status;
 80016b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	371c      	adds	r7, #28
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd90      	pop	{r4, r7, pc}

080016c0 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b084      	sub	sp, #16
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
 80016c8:	460b      	mov	r3, r1
 80016ca:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80016cc:	2300      	movs	r3, #0
 80016ce:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 80016d6:	2b01      	cmp	r3, #1
 80016d8:	d101      	bne.n	80016de <HAL_HCD_HC_Halt+0x1e>
 80016da:	2302      	movs	r3, #2
 80016dc:	e00f      	b.n	80016fe <HAL_HCD_HC_Halt+0x3e>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	2201      	movs	r2, #1
 80016e2:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	78fa      	ldrb	r2, [r7, #3]
 80016ec:	4611      	mov	r1, r2
 80016ee:	4618      	mov	r0, r3
 80016f0:	f004 fb41 	bl	8005d76 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2200      	movs	r2, #0
 80016f8:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return status;
 80016fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80016fe:	4618      	mov	r0, r3
 8001700:	3710      	adds	r7, #16
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	b082      	sub	sp, #8
 800170c:	af00      	add	r7, sp, #0
 800170e:	6078      	str	r0, [r7, #4]
 8001710:	4608      	mov	r0, r1
 8001712:	4611      	mov	r1, r2
 8001714:	461a      	mov	r2, r3
 8001716:	4603      	mov	r3, r0
 8001718:	70fb      	strb	r3, [r7, #3]
 800171a:	460b      	mov	r3, r1
 800171c:	70bb      	strb	r3, [r7, #2]
 800171e:	4613      	mov	r3, r2
 8001720:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001722:	78fa      	ldrb	r2, [r7, #3]
 8001724:	6879      	ldr	r1, [r7, #4]
 8001726:	4613      	mov	r3, r2
 8001728:	011b      	lsls	r3, r3, #4
 800172a:	1a9b      	subs	r3, r3, r2
 800172c:	009b      	lsls	r3, r3, #2
 800172e:	440b      	add	r3, r1
 8001730:	3317      	adds	r3, #23
 8001732:	78ba      	ldrb	r2, [r7, #2]
 8001734:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001736:	78fa      	ldrb	r2, [r7, #3]
 8001738:	6879      	ldr	r1, [r7, #4]
 800173a:	4613      	mov	r3, r2
 800173c:	011b      	lsls	r3, r3, #4
 800173e:	1a9b      	subs	r3, r3, r2
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	440b      	add	r3, r1
 8001744:	3326      	adds	r3, #38	; 0x26
 8001746:	787a      	ldrb	r2, [r7, #1]
 8001748:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800174a:	7c3b      	ldrb	r3, [r7, #16]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d114      	bne.n	800177a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001750:	78fa      	ldrb	r2, [r7, #3]
 8001752:	6879      	ldr	r1, [r7, #4]
 8001754:	4613      	mov	r3, r2
 8001756:	011b      	lsls	r3, r3, #4
 8001758:	1a9b      	subs	r3, r3, r2
 800175a:	009b      	lsls	r3, r3, #2
 800175c:	440b      	add	r3, r1
 800175e:	332a      	adds	r3, #42	; 0x2a
 8001760:	2203      	movs	r2, #3
 8001762:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001764:	78fa      	ldrb	r2, [r7, #3]
 8001766:	6879      	ldr	r1, [r7, #4]
 8001768:	4613      	mov	r3, r2
 800176a:	011b      	lsls	r3, r3, #4
 800176c:	1a9b      	subs	r3, r3, r2
 800176e:	009b      	lsls	r3, r3, #2
 8001770:	440b      	add	r3, r1
 8001772:	3319      	adds	r3, #25
 8001774:	7f3a      	ldrb	r2, [r7, #28]
 8001776:	701a      	strb	r2, [r3, #0]
 8001778:	e009      	b.n	800178e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800177a:	78fa      	ldrb	r2, [r7, #3]
 800177c:	6879      	ldr	r1, [r7, #4]
 800177e:	4613      	mov	r3, r2
 8001780:	011b      	lsls	r3, r3, #4
 8001782:	1a9b      	subs	r3, r3, r2
 8001784:	009b      	lsls	r3, r3, #2
 8001786:	440b      	add	r3, r1
 8001788:	332a      	adds	r3, #42	; 0x2a
 800178a:	2202      	movs	r2, #2
 800178c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 800178e:	787b      	ldrb	r3, [r7, #1]
 8001790:	2b03      	cmp	r3, #3
 8001792:	f200 8102 	bhi.w	800199a <HAL_HCD_HC_SubmitRequest+0x292>
 8001796:	a201      	add	r2, pc, #4	; (adr r2, 800179c <HAL_HCD_HC_SubmitRequest+0x94>)
 8001798:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800179c:	080017ad 	.word	0x080017ad
 80017a0:	08001985 	.word	0x08001985
 80017a4:	08001871 	.word	0x08001871
 80017a8:	080018fb 	.word	0x080018fb
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80017ac:	7c3b      	ldrb	r3, [r7, #16]
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	f040 80f5 	bne.w	800199e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80017b4:	78bb      	ldrb	r3, [r7, #2]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d12d      	bne.n	8001816 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80017ba:	8b3b      	ldrh	r3, [r7, #24]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d109      	bne.n	80017d4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80017c0:	78fa      	ldrb	r2, [r7, #3]
 80017c2:	6879      	ldr	r1, [r7, #4]
 80017c4:	4613      	mov	r3, r2
 80017c6:	011b      	lsls	r3, r3, #4
 80017c8:	1a9b      	subs	r3, r3, r2
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	440b      	add	r3, r1
 80017ce:	333d      	adds	r3, #61	; 0x3d
 80017d0:	2201      	movs	r2, #1
 80017d2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80017d4:	78fa      	ldrb	r2, [r7, #3]
 80017d6:	6879      	ldr	r1, [r7, #4]
 80017d8:	4613      	mov	r3, r2
 80017da:	011b      	lsls	r3, r3, #4
 80017dc:	1a9b      	subs	r3, r3, r2
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	440b      	add	r3, r1
 80017e2:	333d      	adds	r3, #61	; 0x3d
 80017e4:	781b      	ldrb	r3, [r3, #0]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d10a      	bne.n	8001800 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80017ea:	78fa      	ldrb	r2, [r7, #3]
 80017ec:	6879      	ldr	r1, [r7, #4]
 80017ee:	4613      	mov	r3, r2
 80017f0:	011b      	lsls	r3, r3, #4
 80017f2:	1a9b      	subs	r3, r3, r2
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	440b      	add	r3, r1
 80017f8:	332a      	adds	r3, #42	; 0x2a
 80017fa:	2200      	movs	r2, #0
 80017fc:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 80017fe:	e0ce      	b.n	800199e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001800:	78fa      	ldrb	r2, [r7, #3]
 8001802:	6879      	ldr	r1, [r7, #4]
 8001804:	4613      	mov	r3, r2
 8001806:	011b      	lsls	r3, r3, #4
 8001808:	1a9b      	subs	r3, r3, r2
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	440b      	add	r3, r1
 800180e:	332a      	adds	r3, #42	; 0x2a
 8001810:	2202      	movs	r2, #2
 8001812:	701a      	strb	r2, [r3, #0]
      break;
 8001814:	e0c3      	b.n	800199e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8001816:	78fa      	ldrb	r2, [r7, #3]
 8001818:	6879      	ldr	r1, [r7, #4]
 800181a:	4613      	mov	r3, r2
 800181c:	011b      	lsls	r3, r3, #4
 800181e:	1a9b      	subs	r3, r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	440b      	add	r3, r1
 8001824:	331a      	adds	r3, #26
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	2b01      	cmp	r3, #1
 800182a:	f040 80b8 	bne.w	800199e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800182e:	78fa      	ldrb	r2, [r7, #3]
 8001830:	6879      	ldr	r1, [r7, #4]
 8001832:	4613      	mov	r3, r2
 8001834:	011b      	lsls	r3, r3, #4
 8001836:	1a9b      	subs	r3, r3, r2
 8001838:	009b      	lsls	r3, r3, #2
 800183a:	440b      	add	r3, r1
 800183c:	333c      	adds	r3, #60	; 0x3c
 800183e:	781b      	ldrb	r3, [r3, #0]
 8001840:	2b00      	cmp	r3, #0
 8001842:	d10a      	bne.n	800185a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001844:	78fa      	ldrb	r2, [r7, #3]
 8001846:	6879      	ldr	r1, [r7, #4]
 8001848:	4613      	mov	r3, r2
 800184a:	011b      	lsls	r3, r3, #4
 800184c:	1a9b      	subs	r3, r3, r2
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	440b      	add	r3, r1
 8001852:	332a      	adds	r3, #42	; 0x2a
 8001854:	2200      	movs	r2, #0
 8001856:	701a      	strb	r2, [r3, #0]
      break;
 8001858:	e0a1      	b.n	800199e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800185a:	78fa      	ldrb	r2, [r7, #3]
 800185c:	6879      	ldr	r1, [r7, #4]
 800185e:	4613      	mov	r3, r2
 8001860:	011b      	lsls	r3, r3, #4
 8001862:	1a9b      	subs	r3, r3, r2
 8001864:	009b      	lsls	r3, r3, #2
 8001866:	440b      	add	r3, r1
 8001868:	332a      	adds	r3, #42	; 0x2a
 800186a:	2202      	movs	r2, #2
 800186c:	701a      	strb	r2, [r3, #0]
      break;
 800186e:	e096      	b.n	800199e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001870:	78bb      	ldrb	r3, [r7, #2]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d120      	bne.n	80018b8 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001876:	78fa      	ldrb	r2, [r7, #3]
 8001878:	6879      	ldr	r1, [r7, #4]
 800187a:	4613      	mov	r3, r2
 800187c:	011b      	lsls	r3, r3, #4
 800187e:	1a9b      	subs	r3, r3, r2
 8001880:	009b      	lsls	r3, r3, #2
 8001882:	440b      	add	r3, r1
 8001884:	333d      	adds	r3, #61	; 0x3d
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d10a      	bne.n	80018a2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800188c:	78fa      	ldrb	r2, [r7, #3]
 800188e:	6879      	ldr	r1, [r7, #4]
 8001890:	4613      	mov	r3, r2
 8001892:	011b      	lsls	r3, r3, #4
 8001894:	1a9b      	subs	r3, r3, r2
 8001896:	009b      	lsls	r3, r3, #2
 8001898:	440b      	add	r3, r1
 800189a:	332a      	adds	r3, #42	; 0x2a
 800189c:	2200      	movs	r2, #0
 800189e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80018a0:	e07e      	b.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018a2:	78fa      	ldrb	r2, [r7, #3]
 80018a4:	6879      	ldr	r1, [r7, #4]
 80018a6:	4613      	mov	r3, r2
 80018a8:	011b      	lsls	r3, r3, #4
 80018aa:	1a9b      	subs	r3, r3, r2
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	440b      	add	r3, r1
 80018b0:	332a      	adds	r3, #42	; 0x2a
 80018b2:	2202      	movs	r2, #2
 80018b4:	701a      	strb	r2, [r3, #0]
      break;
 80018b6:	e073      	b.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80018b8:	78fa      	ldrb	r2, [r7, #3]
 80018ba:	6879      	ldr	r1, [r7, #4]
 80018bc:	4613      	mov	r3, r2
 80018be:	011b      	lsls	r3, r3, #4
 80018c0:	1a9b      	subs	r3, r3, r2
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	440b      	add	r3, r1
 80018c6:	333c      	adds	r3, #60	; 0x3c
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d10a      	bne.n	80018e4 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80018ce:	78fa      	ldrb	r2, [r7, #3]
 80018d0:	6879      	ldr	r1, [r7, #4]
 80018d2:	4613      	mov	r3, r2
 80018d4:	011b      	lsls	r3, r3, #4
 80018d6:	1a9b      	subs	r3, r3, r2
 80018d8:	009b      	lsls	r3, r3, #2
 80018da:	440b      	add	r3, r1
 80018dc:	332a      	adds	r3, #42	; 0x2a
 80018de:	2200      	movs	r2, #0
 80018e0:	701a      	strb	r2, [r3, #0]
      break;
 80018e2:	e05d      	b.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80018e4:	78fa      	ldrb	r2, [r7, #3]
 80018e6:	6879      	ldr	r1, [r7, #4]
 80018e8:	4613      	mov	r3, r2
 80018ea:	011b      	lsls	r3, r3, #4
 80018ec:	1a9b      	subs	r3, r3, r2
 80018ee:	009b      	lsls	r3, r3, #2
 80018f0:	440b      	add	r3, r1
 80018f2:	332a      	adds	r3, #42	; 0x2a
 80018f4:	2202      	movs	r2, #2
 80018f6:	701a      	strb	r2, [r3, #0]
      break;
 80018f8:	e052      	b.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 80018fa:	78bb      	ldrb	r3, [r7, #2]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d120      	bne.n	8001942 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001900:	78fa      	ldrb	r2, [r7, #3]
 8001902:	6879      	ldr	r1, [r7, #4]
 8001904:	4613      	mov	r3, r2
 8001906:	011b      	lsls	r3, r3, #4
 8001908:	1a9b      	subs	r3, r3, r2
 800190a:	009b      	lsls	r3, r3, #2
 800190c:	440b      	add	r3, r1
 800190e:	333d      	adds	r3, #61	; 0x3d
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d10a      	bne.n	800192c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001916:	78fa      	ldrb	r2, [r7, #3]
 8001918:	6879      	ldr	r1, [r7, #4]
 800191a:	4613      	mov	r3, r2
 800191c:	011b      	lsls	r3, r3, #4
 800191e:	1a9b      	subs	r3, r3, r2
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	440b      	add	r3, r1
 8001924:	332a      	adds	r3, #42	; 0x2a
 8001926:	2200      	movs	r2, #0
 8001928:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800192a:	e039      	b.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800192c:	78fa      	ldrb	r2, [r7, #3]
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	4613      	mov	r3, r2
 8001932:	011b      	lsls	r3, r3, #4
 8001934:	1a9b      	subs	r3, r3, r2
 8001936:	009b      	lsls	r3, r3, #2
 8001938:	440b      	add	r3, r1
 800193a:	332a      	adds	r3, #42	; 0x2a
 800193c:	2202      	movs	r2, #2
 800193e:	701a      	strb	r2, [r3, #0]
      break;
 8001940:	e02e      	b.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001942:	78fa      	ldrb	r2, [r7, #3]
 8001944:	6879      	ldr	r1, [r7, #4]
 8001946:	4613      	mov	r3, r2
 8001948:	011b      	lsls	r3, r3, #4
 800194a:	1a9b      	subs	r3, r3, r2
 800194c:	009b      	lsls	r3, r3, #2
 800194e:	440b      	add	r3, r1
 8001950:	333c      	adds	r3, #60	; 0x3c
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d10a      	bne.n	800196e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001958:	78fa      	ldrb	r2, [r7, #3]
 800195a:	6879      	ldr	r1, [r7, #4]
 800195c:	4613      	mov	r3, r2
 800195e:	011b      	lsls	r3, r3, #4
 8001960:	1a9b      	subs	r3, r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	440b      	add	r3, r1
 8001966:	332a      	adds	r3, #42	; 0x2a
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
      break;
 800196c:	e018      	b.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800196e:	78fa      	ldrb	r2, [r7, #3]
 8001970:	6879      	ldr	r1, [r7, #4]
 8001972:	4613      	mov	r3, r2
 8001974:	011b      	lsls	r3, r3, #4
 8001976:	1a9b      	subs	r3, r3, r2
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	440b      	add	r3, r1
 800197c:	332a      	adds	r3, #42	; 0x2a
 800197e:	2202      	movs	r2, #2
 8001980:	701a      	strb	r2, [r3, #0]
      break;
 8001982:	e00d      	b.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001984:	78fa      	ldrb	r2, [r7, #3]
 8001986:	6879      	ldr	r1, [r7, #4]
 8001988:	4613      	mov	r3, r2
 800198a:	011b      	lsls	r3, r3, #4
 800198c:	1a9b      	subs	r3, r3, r2
 800198e:	009b      	lsls	r3, r3, #2
 8001990:	440b      	add	r3, r1
 8001992:	332a      	adds	r3, #42	; 0x2a
 8001994:	2200      	movs	r2, #0
 8001996:	701a      	strb	r2, [r3, #0]
      break;
 8001998:	e002      	b.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 800199a:	bf00      	nop
 800199c:	e000      	b.n	80019a0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 800199e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80019a0:	78fa      	ldrb	r2, [r7, #3]
 80019a2:	6879      	ldr	r1, [r7, #4]
 80019a4:	4613      	mov	r3, r2
 80019a6:	011b      	lsls	r3, r3, #4
 80019a8:	1a9b      	subs	r3, r3, r2
 80019aa:	009b      	lsls	r3, r3, #2
 80019ac:	440b      	add	r3, r1
 80019ae:	332c      	adds	r3, #44	; 0x2c
 80019b0:	697a      	ldr	r2, [r7, #20]
 80019b2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80019b4:	78fa      	ldrb	r2, [r7, #3]
 80019b6:	8b39      	ldrh	r1, [r7, #24]
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	4613      	mov	r3, r2
 80019bc:	011b      	lsls	r3, r3, #4
 80019be:	1a9b      	subs	r3, r3, r2
 80019c0:	009b      	lsls	r3, r3, #2
 80019c2:	4403      	add	r3, r0
 80019c4:	3334      	adds	r3, #52	; 0x34
 80019c6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80019c8:	78fa      	ldrb	r2, [r7, #3]
 80019ca:	6879      	ldr	r1, [r7, #4]
 80019cc:	4613      	mov	r3, r2
 80019ce:	011b      	lsls	r3, r3, #4
 80019d0:	1a9b      	subs	r3, r3, r2
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	440b      	add	r3, r1
 80019d6:	334c      	adds	r3, #76	; 0x4c
 80019d8:	2200      	movs	r2, #0
 80019da:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80019dc:	78fa      	ldrb	r2, [r7, #3]
 80019de:	6879      	ldr	r1, [r7, #4]
 80019e0:	4613      	mov	r3, r2
 80019e2:	011b      	lsls	r3, r3, #4
 80019e4:	1a9b      	subs	r3, r3, r2
 80019e6:	009b      	lsls	r3, r3, #2
 80019e8:	440b      	add	r3, r1
 80019ea:	3338      	adds	r3, #56	; 0x38
 80019ec:	2200      	movs	r2, #0
 80019ee:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80019f0:	78fa      	ldrb	r2, [r7, #3]
 80019f2:	6879      	ldr	r1, [r7, #4]
 80019f4:	4613      	mov	r3, r2
 80019f6:	011b      	lsls	r3, r3, #4
 80019f8:	1a9b      	subs	r3, r3, r2
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	440b      	add	r3, r1
 80019fe:	3315      	adds	r3, #21
 8001a00:	78fa      	ldrb	r2, [r7, #3]
 8001a02:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001a04:	78fa      	ldrb	r2, [r7, #3]
 8001a06:	6879      	ldr	r1, [r7, #4]
 8001a08:	4613      	mov	r3, r2
 8001a0a:	011b      	lsls	r3, r3, #4
 8001a0c:	1a9b      	subs	r3, r3, r2
 8001a0e:	009b      	lsls	r3, r3, #2
 8001a10:	440b      	add	r3, r1
 8001a12:	334d      	adds	r3, #77	; 0x4d
 8001a14:	2200      	movs	r2, #0
 8001a16:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6818      	ldr	r0, [r3, #0]
 8001a1c:	78fa      	ldrb	r2, [r7, #3]
 8001a1e:	4613      	mov	r3, r2
 8001a20:	011b      	lsls	r3, r3, #4
 8001a22:	1a9b      	subs	r3, r3, r2
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	3310      	adds	r3, #16
 8001a28:	687a      	ldr	r2, [r7, #4]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	1d19      	adds	r1, r3, #4
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	799b      	ldrb	r3, [r3, #6]
 8001a32:	461a      	mov	r2, r3
 8001a34:	f003 ff4a 	bl	80058cc <USB_HC_StartXfer>
 8001a38:	4603      	mov	r3, r0
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop

08001a44 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b086      	sub	sp, #24
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f003 fc6b 	bl	8005336 <USB_GetMode>
 8001a60:	4603      	mov	r3, r0
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	f040 80fb 	bne.w	8001c5e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4618      	mov	r0, r3
 8001a6e:	f003 fc2e 	bl	80052ce <USB_ReadInterrupts>
 8001a72:	4603      	mov	r3, r0
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	f000 80f1 	beq.w	8001c5c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f003 fc25 	bl	80052ce <USB_ReadInterrupts>
 8001a84:	4603      	mov	r3, r0
 8001a86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001a8a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001a8e:	d104      	bne.n	8001a9a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001a98:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f003 fc15 	bl	80052ce <USB_ReadInterrupts>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001aaa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001aae:	d104      	bne.n	8001aba <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001ab8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	681b      	ldr	r3, [r3, #0]
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f003 fc05 	bl	80052ce <USB_ReadInterrupts>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001aca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001ace:	d104      	bne.n	8001ada <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001ad8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f003 fbf5 	bl	80052ce <USB_ReadInterrupts>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	2b02      	cmp	r3, #2
 8001aec:	d103      	bne.n	8001af6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	2202      	movs	r2, #2
 8001af4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	4618      	mov	r0, r3
 8001afc:	f003 fbe7 	bl	80052ce <USB_ReadInterrupts>
 8001b00:	4603      	mov	r3, r0
 8001b02:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b06:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b0a:	d120      	bne.n	8001b4e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001b14:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0301 	and.w	r3, r3, #1
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d113      	bne.n	8001b4e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001b26:	2110      	movs	r1, #16
 8001b28:	6938      	ldr	r0, [r7, #16]
 8001b2a:	f003 fada 	bl	80050e2 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001b2e:	6938      	ldr	r0, [r7, #16]
 8001b30:	f003 fb09 	bl	8005146 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	7a5b      	ldrb	r3, [r3, #9]
 8001b38:	2b02      	cmp	r3, #2
 8001b3a:	d105      	bne.n	8001b48 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2101      	movs	r1, #1
 8001b42:	4618      	mov	r0, r3
 8001b44:	f003 fce4 	bl	8005510 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001b48:	6878      	ldr	r0, [r7, #4]
 8001b4a:	f006 fc33 	bl	80083b4 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4618      	mov	r0, r3
 8001b54:	f003 fbbb 	bl	80052ce <USB_ReadInterrupts>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b5e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b62:	d102      	bne.n	8001b6a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f001 fd33 	bl	80035d0 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	4618      	mov	r0, r3
 8001b70:	f003 fbad 	bl	80052ce <USB_ReadInterrupts>
 8001b74:	4603      	mov	r3, r0
 8001b76:	f003 0308 	and.w	r3, r3, #8
 8001b7a:	2b08      	cmp	r3, #8
 8001b7c:	d106      	bne.n	8001b8c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 8001b7e:	6878      	ldr	r0, [r7, #4]
 8001b80:	f006 fbfc 	bl	800837c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2208      	movs	r2, #8
 8001b8a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4618      	mov	r0, r3
 8001b92:	f003 fb9c 	bl	80052ce <USB_ReadInterrupts>
 8001b96:	4603      	mov	r3, r0
 8001b98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b9c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001ba0:	d139      	bne.n	8001c16 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f004 f8d4 	bl	8005d54 <USB_HC_ReadInterrupt>
 8001bac:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001bae:	2300      	movs	r3, #0
 8001bb0:	617b      	str	r3, [r7, #20]
 8001bb2:	e025      	b.n	8001c00 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	f003 030f 	and.w	r3, r3, #15
 8001bba:	68ba      	ldr	r2, [r7, #8]
 8001bbc:	fa22 f303 	lsr.w	r3, r2, r3
 8001bc0:	f003 0301 	and.w	r3, r3, #1
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d018      	beq.n	8001bfa <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001bc8:	697b      	ldr	r3, [r7, #20]
 8001bca:	015a      	lsls	r2, r3, #5
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	4413      	add	r3, r2
 8001bd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001bda:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001bde:	d106      	bne.n	8001bee <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	b2db      	uxtb	r3, r3
 8001be4:	4619      	mov	r1, r3
 8001be6:	6878      	ldr	r0, [r7, #4]
 8001be8:	f000 f905 	bl	8001df6 <HCD_HC_IN_IRQHandler>
 8001bec:	e005      	b.n	8001bfa <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001bee:	697b      	ldr	r3, [r7, #20]
 8001bf0:	b2db      	uxtb	r3, r3
 8001bf2:	4619      	mov	r1, r3
 8001bf4:	6878      	ldr	r0, [r7, #4]
 8001bf6:	f000 ff67 	bl	8002ac8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001bfa:	697b      	ldr	r3, [r7, #20]
 8001bfc:	3301      	adds	r3, #1
 8001bfe:	617b      	str	r3, [r7, #20]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	795b      	ldrb	r3, [r3, #5]
 8001c04:	461a      	mov	r2, r3
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	4293      	cmp	r3, r2
 8001c0a:	d3d3      	bcc.n	8001bb4 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001c14:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	4618      	mov	r0, r3
 8001c1c:	f003 fb57 	bl	80052ce <USB_ReadInterrupts>
 8001c20:	4603      	mov	r3, r0
 8001c22:	f003 0310 	and.w	r3, r3, #16
 8001c26:	2b10      	cmp	r3, #16
 8001c28:	d101      	bne.n	8001c2e <HAL_HCD_IRQHandler+0x1ea>
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e000      	b.n	8001c30 <HAL_HCD_IRQHandler+0x1ec>
 8001c2e:	2300      	movs	r3, #0
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d014      	beq.n	8001c5e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	699a      	ldr	r2, [r3, #24]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f022 0210 	bic.w	r2, r2, #16
 8001c42:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f001 fbe4 	bl	8003412 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	699a      	ldr	r2, [r3, #24]
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f042 0210 	orr.w	r2, r2, #16
 8001c58:	619a      	str	r2, [r3, #24]
 8001c5a:	e000      	b.n	8001c5e <HAL_HCD_IRQHandler+0x21a>
      return;
 8001c5c:	bf00      	nop
    }
  }
}
 8001c5e:	3718      	adds	r7, #24
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b082      	sub	sp, #8
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8001c72:	2b01      	cmp	r3, #1
 8001c74:	d101      	bne.n	8001c7a <HAL_HCD_Start+0x16>
 8001c76:	2302      	movs	r3, #2
 8001c78:	e013      	b.n	8001ca2 <HAL_HCD_Start+0x3e>
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	2101      	movs	r1, #1
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f003 fca8 	bl	80055de <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	4618      	mov	r0, r3
 8001c94:	f003 f9b7 	bl	8005006 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return HAL_OK;
 8001ca0:	2300      	movs	r3, #0
}
 8001ca2:	4618      	mov	r0, r3
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	b082      	sub	sp, #8
 8001cae:	af00      	add	r7, sp, #0
 8001cb0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8001cb8:	2b01      	cmp	r3, #1
 8001cba:	d101      	bne.n	8001cc0 <HAL_HCD_Stop+0x16>
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	e00d      	b.n	8001cdc <HAL_HCD_Stop+0x32>
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f004 f972 	bl	8005fb6 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return HAL_OK;
 8001cda:	2300      	movs	r3, #0
}
 8001cdc:	4618      	mov	r0, r3
 8001cde:	3708      	adds	r7, #8
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	bd80      	pop	{r7, pc}

08001ce4 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b082      	sub	sp, #8
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f003 fc4a 	bl	800558a <USB_ResetPort>
 8001cf6:	4603      	mov	r3, r0
}
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	3708      	adds	r7, #8
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bd80      	pop	{r7, pc}

08001d00 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	460b      	mov	r3, r1
 8001d0a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001d0c:	78fa      	ldrb	r2, [r7, #3]
 8001d0e:	6879      	ldr	r1, [r7, #4]
 8001d10:	4613      	mov	r3, r2
 8001d12:	011b      	lsls	r3, r3, #4
 8001d14:	1a9b      	subs	r3, r3, r2
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	440b      	add	r3, r1
 8001d1a:	334c      	adds	r3, #76	; 0x4c
 8001d1c:	781b      	ldrb	r3, [r3, #0]
}
 8001d1e:	4618      	mov	r0, r3
 8001d20:	370c      	adds	r7, #12
 8001d22:	46bd      	mov	sp, r7
 8001d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d28:	4770      	bx	lr

08001d2a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8001d2a:	b480      	push	{r7}
 8001d2c:	b083      	sub	sp, #12
 8001d2e:	af00      	add	r7, sp, #0
 8001d30:	6078      	str	r0, [r7, #4]
 8001d32:	460b      	mov	r3, r1
 8001d34:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001d36:	78fa      	ldrb	r2, [r7, #3]
 8001d38:	6879      	ldr	r1, [r7, #4]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	011b      	lsls	r3, r3, #4
 8001d3e:	1a9b      	subs	r3, r3, r2
 8001d40:	009b      	lsls	r3, r3, #2
 8001d42:	440b      	add	r3, r1
 8001d44:	3338      	adds	r3, #56	; 0x38
 8001d46:	681b      	ldr	r3, [r3, #0]
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4618      	mov	r0, r3
 8001d62:	f003 fc8c 	bl	800567e <USB_GetCurrentFrame>
 8001d66:	4603      	mov	r3, r0
}
 8001d68:	4618      	mov	r0, r3
 8001d6a:	3708      	adds	r7, #8
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}

08001d70 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f003 fc67 	bl	8005650 <USB_GetHostSpeed>
 8001d82:	4603      	mov	r3, r0
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3708      	adds	r7, #8
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	460b      	mov	r3, r1
 8001d96:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8001d98:	78fa      	ldrb	r2, [r7, #3]
 8001d9a:	6879      	ldr	r1, [r7, #4]
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	011b      	lsls	r3, r3, #4
 8001da0:	1a9b      	subs	r3, r3, r2
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	440b      	add	r3, r1
 8001da6:	331a      	adds	r3, #26
 8001da8:	2200      	movs	r2, #0
 8001daa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 8001dac:	78fa      	ldrb	r2, [r7, #3]
 8001dae:	6879      	ldr	r1, [r7, #4]
 8001db0:	4613      	mov	r3, r2
 8001db2:	011b      	lsls	r3, r3, #4
 8001db4:	1a9b      	subs	r3, r3, r2
 8001db6:	009b      	lsls	r3, r3, #2
 8001db8:	440b      	add	r3, r1
 8001dba:	331b      	adds	r3, #27
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8001dc0:	78fa      	ldrb	r2, [r7, #3]
 8001dc2:	6879      	ldr	r1, [r7, #4]
 8001dc4:	4613      	mov	r3, r2
 8001dc6:	011b      	lsls	r3, r3, #4
 8001dc8:	1a9b      	subs	r3, r3, r2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	440b      	add	r3, r1
 8001dce:	3325      	adds	r3, #37	; 0x25
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8001dd4:	78fa      	ldrb	r2, [r7, #3]
 8001dd6:	6879      	ldr	r1, [r7, #4]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	011b      	lsls	r3, r3, #4
 8001ddc:	1a9b      	subs	r3, r3, r2
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	440b      	add	r3, r1
 8001de2:	3324      	adds	r3, #36	; 0x24
 8001de4:	2200      	movs	r2, #0
 8001de6:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8001de8:	2300      	movs	r3, #0
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	370c      	adds	r7, #12
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr

08001df6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001df6:	b580      	push	{r7, lr}
 8001df8:	b086      	sub	sp, #24
 8001dfa:	af00      	add	r7, sp, #0
 8001dfc:	6078      	str	r0, [r7, #4]
 8001dfe:	460b      	mov	r3, r1
 8001e00:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	78fa      	ldrb	r2, [r7, #3]
 8001e12:	4611      	mov	r1, r2
 8001e14:	4618      	mov	r0, r3
 8001e16:	f003 fa6d 	bl	80052f4 <USB_ReadChInterrupts>
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	f003 0304 	and.w	r3, r3, #4
 8001e20:	2b04      	cmp	r3, #4
 8001e22:	d11a      	bne.n	8001e5a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8001e24:	78fb      	ldrb	r3, [r7, #3]
 8001e26:	015a      	lsls	r2, r3, #5
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	4413      	add	r3, r2
 8001e2c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e30:	461a      	mov	r2, r3
 8001e32:	2304      	movs	r3, #4
 8001e34:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001e36:	78fa      	ldrb	r2, [r7, #3]
 8001e38:	6879      	ldr	r1, [r7, #4]
 8001e3a:	4613      	mov	r3, r2
 8001e3c:	011b      	lsls	r3, r3, #4
 8001e3e:	1a9b      	subs	r3, r3, r2
 8001e40:	009b      	lsls	r3, r3, #2
 8001e42:	440b      	add	r3, r1
 8001e44:	334d      	adds	r3, #77	; 0x4d
 8001e46:	2207      	movs	r2, #7
 8001e48:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	78fa      	ldrb	r2, [r7, #3]
 8001e50:	4611      	mov	r1, r2
 8001e52:	4618      	mov	r0, r3
 8001e54:	f003 ff8f 	bl	8005d76 <USB_HC_Halt>
 8001e58:	e09e      	b.n	8001f98 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	78fa      	ldrb	r2, [r7, #3]
 8001e60:	4611      	mov	r1, r2
 8001e62:	4618      	mov	r0, r3
 8001e64:	f003 fa46 	bl	80052f4 <USB_ReadChInterrupts>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001e6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001e72:	d11b      	bne.n	8001eac <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8001e74:	78fb      	ldrb	r3, [r7, #3]
 8001e76:	015a      	lsls	r2, r3, #5
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001e80:	461a      	mov	r2, r3
 8001e82:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e86:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8001e88:	78fa      	ldrb	r2, [r7, #3]
 8001e8a:	6879      	ldr	r1, [r7, #4]
 8001e8c:	4613      	mov	r3, r2
 8001e8e:	011b      	lsls	r3, r3, #4
 8001e90:	1a9b      	subs	r3, r3, r2
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	440b      	add	r3, r1
 8001e96:	334d      	adds	r3, #77	; 0x4d
 8001e98:	2208      	movs	r2, #8
 8001e9a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	78fa      	ldrb	r2, [r7, #3]
 8001ea2:	4611      	mov	r1, r2
 8001ea4:	4618      	mov	r0, r3
 8001ea6:	f003 ff66 	bl	8005d76 <USB_HC_Halt>
 8001eaa:	e075      	b.n	8001f98 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	78fa      	ldrb	r2, [r7, #3]
 8001eb2:	4611      	mov	r1, r2
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f003 fa1d 	bl	80052f4 <USB_ReadChInterrupts>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	f003 0308 	and.w	r3, r3, #8
 8001ec0:	2b08      	cmp	r3, #8
 8001ec2:	d11a      	bne.n	8001efa <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8001ec4:	78fb      	ldrb	r3, [r7, #3]
 8001ec6:	015a      	lsls	r2, r3, #5
 8001ec8:	693b      	ldr	r3, [r7, #16]
 8001eca:	4413      	add	r3, r2
 8001ecc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	2308      	movs	r3, #8
 8001ed4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8001ed6:	78fa      	ldrb	r2, [r7, #3]
 8001ed8:	6879      	ldr	r1, [r7, #4]
 8001eda:	4613      	mov	r3, r2
 8001edc:	011b      	lsls	r3, r3, #4
 8001ede:	1a9b      	subs	r3, r3, r2
 8001ee0:	009b      	lsls	r3, r3, #2
 8001ee2:	440b      	add	r3, r1
 8001ee4:	334d      	adds	r3, #77	; 0x4d
 8001ee6:	2206      	movs	r2, #6
 8001ee8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	78fa      	ldrb	r2, [r7, #3]
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f003 ff3f 	bl	8005d76 <USB_HC_Halt>
 8001ef8:	e04e      	b.n	8001f98 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	78fa      	ldrb	r2, [r7, #3]
 8001f00:	4611      	mov	r1, r2
 8001f02:	4618      	mov	r0, r3
 8001f04:	f003 f9f6 	bl	80052f4 <USB_ReadChInterrupts>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001f0e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f12:	d11b      	bne.n	8001f4c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8001f14:	78fb      	ldrb	r3, [r7, #3]
 8001f16:	015a      	lsls	r2, r3, #5
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f20:	461a      	mov	r2, r3
 8001f22:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001f26:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8001f28:	78fa      	ldrb	r2, [r7, #3]
 8001f2a:	6879      	ldr	r1, [r7, #4]
 8001f2c:	4613      	mov	r3, r2
 8001f2e:	011b      	lsls	r3, r3, #4
 8001f30:	1a9b      	subs	r3, r3, r2
 8001f32:	009b      	lsls	r3, r3, #2
 8001f34:	440b      	add	r3, r1
 8001f36:	334d      	adds	r3, #77	; 0x4d
 8001f38:	2209      	movs	r2, #9
 8001f3a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	78fa      	ldrb	r2, [r7, #3]
 8001f42:	4611      	mov	r1, r2
 8001f44:	4618      	mov	r0, r3
 8001f46:	f003 ff16 	bl	8005d76 <USB_HC_Halt>
 8001f4a:	e025      	b.n	8001f98 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	78fa      	ldrb	r2, [r7, #3]
 8001f52:	4611      	mov	r1, r2
 8001f54:	4618      	mov	r0, r3
 8001f56:	f003 f9cd 	bl	80052f4 <USB_ReadChInterrupts>
 8001f5a:	4603      	mov	r3, r0
 8001f5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f60:	2b80      	cmp	r3, #128	; 0x80
 8001f62:	d119      	bne.n	8001f98 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8001f64:	78fb      	ldrb	r3, [r7, #3]
 8001f66:	015a      	lsls	r2, r3, #5
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	4413      	add	r3, r2
 8001f6c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001f70:	461a      	mov	r2, r3
 8001f72:	2380      	movs	r3, #128	; 0x80
 8001f74:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8001f76:	78fa      	ldrb	r2, [r7, #3]
 8001f78:	6879      	ldr	r1, [r7, #4]
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	011b      	lsls	r3, r3, #4
 8001f7e:	1a9b      	subs	r3, r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	440b      	add	r3, r1
 8001f84:	334d      	adds	r3, #77	; 0x4d
 8001f86:	2207      	movs	r2, #7
 8001f88:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	78fa      	ldrb	r2, [r7, #3]
 8001f90:	4611      	mov	r1, r2
 8001f92:	4618      	mov	r0, r3
 8001f94:	f003 feef 	bl	8005d76 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	78fa      	ldrb	r2, [r7, #3]
 8001f9e:	4611      	mov	r1, r2
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f003 f9a7 	bl	80052f4 <USB_ReadChInterrupts>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001fac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001fb0:	d112      	bne.n	8001fd8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	78fa      	ldrb	r2, [r7, #3]
 8001fb8:	4611      	mov	r1, r2
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f003 fedb 	bl	8005d76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8001fc0:	78fb      	ldrb	r3, [r7, #3]
 8001fc2:	015a      	lsls	r2, r3, #5
 8001fc4:	693b      	ldr	r3, [r7, #16]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fcc:	461a      	mov	r2, r3
 8001fce:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fd2:	6093      	str	r3, [r2, #8]
 8001fd4:	f000 bd75 	b.w	8002ac2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	78fa      	ldrb	r2, [r7, #3]
 8001fde:	4611      	mov	r1, r2
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	f003 f987 	bl	80052f4 <USB_ReadChInterrupts>
 8001fe6:	4603      	mov	r3, r0
 8001fe8:	f003 0301 	and.w	r3, r3, #1
 8001fec:	2b01      	cmp	r3, #1
 8001fee:	f040 8128 	bne.w	8002242 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8001ff2:	78fb      	ldrb	r3, [r7, #3]
 8001ff4:	015a      	lsls	r2, r3, #5
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	4413      	add	r3, r2
 8001ffa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ffe:	461a      	mov	r2, r3
 8002000:	2320      	movs	r3, #32
 8002002:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002004:	78fa      	ldrb	r2, [r7, #3]
 8002006:	6879      	ldr	r1, [r7, #4]
 8002008:	4613      	mov	r3, r2
 800200a:	011b      	lsls	r3, r3, #4
 800200c:	1a9b      	subs	r3, r3, r2
 800200e:	009b      	lsls	r3, r3, #2
 8002010:	440b      	add	r3, r1
 8002012:	331b      	adds	r3, #27
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	2b01      	cmp	r3, #1
 8002018:	d119      	bne.n	800204e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800201a:	78fa      	ldrb	r2, [r7, #3]
 800201c:	6879      	ldr	r1, [r7, #4]
 800201e:	4613      	mov	r3, r2
 8002020:	011b      	lsls	r3, r3, #4
 8002022:	1a9b      	subs	r3, r3, r2
 8002024:	009b      	lsls	r3, r3, #2
 8002026:	440b      	add	r3, r1
 8002028:	331b      	adds	r3, #27
 800202a:	2200      	movs	r2, #0
 800202c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800202e:	78fb      	ldrb	r3, [r7, #3]
 8002030:	015a      	lsls	r2, r3, #5
 8002032:	693b      	ldr	r3, [r7, #16]
 8002034:	4413      	add	r3, r2
 8002036:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800203a:	685b      	ldr	r3, [r3, #4]
 800203c:	78fa      	ldrb	r2, [r7, #3]
 800203e:	0151      	lsls	r1, r2, #5
 8002040:	693a      	ldr	r2, [r7, #16]
 8002042:	440a      	add	r2, r1
 8002044:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002048:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800204c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	799b      	ldrb	r3, [r3, #6]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d01b      	beq.n	800208e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002056:	78fa      	ldrb	r2, [r7, #3]
 8002058:	6879      	ldr	r1, [r7, #4]
 800205a:	4613      	mov	r3, r2
 800205c:	011b      	lsls	r3, r3, #4
 800205e:	1a9b      	subs	r3, r3, r2
 8002060:	009b      	lsls	r3, r3, #2
 8002062:	440b      	add	r3, r1
 8002064:	3330      	adds	r3, #48	; 0x30
 8002066:	6819      	ldr	r1, [r3, #0]
 8002068:	78fb      	ldrb	r3, [r7, #3]
 800206a:	015a      	lsls	r2, r3, #5
 800206c:	693b      	ldr	r3, [r7, #16]
 800206e:	4413      	add	r3, r2
 8002070:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800207a:	78fa      	ldrb	r2, [r7, #3]
 800207c:	1ac9      	subs	r1, r1, r3
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	4613      	mov	r3, r2
 8002082:	011b      	lsls	r3, r3, #4
 8002084:	1a9b      	subs	r3, r3, r2
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	4403      	add	r3, r0
 800208a:	3338      	adds	r3, #56	; 0x38
 800208c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800208e:	78fa      	ldrb	r2, [r7, #3]
 8002090:	6879      	ldr	r1, [r7, #4]
 8002092:	4613      	mov	r3, r2
 8002094:	011b      	lsls	r3, r3, #4
 8002096:	1a9b      	subs	r3, r3, r2
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	440b      	add	r3, r1
 800209c:	334d      	adds	r3, #77	; 0x4d
 800209e:	2201      	movs	r2, #1
 80020a0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 80020a2:	78fa      	ldrb	r2, [r7, #3]
 80020a4:	6879      	ldr	r1, [r7, #4]
 80020a6:	4613      	mov	r3, r2
 80020a8:	011b      	lsls	r3, r3, #4
 80020aa:	1a9b      	subs	r3, r3, r2
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	440b      	add	r3, r1
 80020b0:	3344      	adds	r3, #68	; 0x44
 80020b2:	2200      	movs	r2, #0
 80020b4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80020b6:	78fb      	ldrb	r3, [r7, #3]
 80020b8:	015a      	lsls	r2, r3, #5
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	4413      	add	r3, r2
 80020be:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020c2:	461a      	mov	r2, r3
 80020c4:	2301      	movs	r3, #1
 80020c6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80020c8:	78fa      	ldrb	r2, [r7, #3]
 80020ca:	6879      	ldr	r1, [r7, #4]
 80020cc:	4613      	mov	r3, r2
 80020ce:	011b      	lsls	r3, r3, #4
 80020d0:	1a9b      	subs	r3, r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	440b      	add	r3, r1
 80020d6:	3326      	adds	r3, #38	; 0x26
 80020d8:	781b      	ldrb	r3, [r3, #0]
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d00a      	beq.n	80020f4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80020de:	78fa      	ldrb	r2, [r7, #3]
 80020e0:	6879      	ldr	r1, [r7, #4]
 80020e2:	4613      	mov	r3, r2
 80020e4:	011b      	lsls	r3, r3, #4
 80020e6:	1a9b      	subs	r3, r3, r2
 80020e8:	009b      	lsls	r3, r3, #2
 80020ea:	440b      	add	r3, r1
 80020ec:	3326      	adds	r3, #38	; 0x26
 80020ee:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80020f0:	2b02      	cmp	r3, #2
 80020f2:	d110      	bne.n	8002116 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	78fa      	ldrb	r2, [r7, #3]
 80020fa:	4611      	mov	r1, r2
 80020fc:	4618      	mov	r0, r3
 80020fe:	f003 fe3a 	bl	8005d76 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002102:	78fb      	ldrb	r3, [r7, #3]
 8002104:	015a      	lsls	r2, r3, #5
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	4413      	add	r3, r2
 800210a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800210e:	461a      	mov	r2, r3
 8002110:	2310      	movs	r3, #16
 8002112:	6093      	str	r3, [r2, #8]
 8002114:	e03d      	b.n	8002192 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8002116:	78fa      	ldrb	r2, [r7, #3]
 8002118:	6879      	ldr	r1, [r7, #4]
 800211a:	4613      	mov	r3, r2
 800211c:	011b      	lsls	r3, r3, #4
 800211e:	1a9b      	subs	r3, r3, r2
 8002120:	009b      	lsls	r3, r3, #2
 8002122:	440b      	add	r3, r1
 8002124:	3326      	adds	r3, #38	; 0x26
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	2b03      	cmp	r3, #3
 800212a:	d00a      	beq.n	8002142 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 800212c:	78fa      	ldrb	r2, [r7, #3]
 800212e:	6879      	ldr	r1, [r7, #4]
 8002130:	4613      	mov	r3, r2
 8002132:	011b      	lsls	r3, r3, #4
 8002134:	1a9b      	subs	r3, r3, r2
 8002136:	009b      	lsls	r3, r3, #2
 8002138:	440b      	add	r3, r1
 800213a:	3326      	adds	r3, #38	; 0x26
 800213c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 800213e:	2b01      	cmp	r3, #1
 8002140:	d127      	bne.n	8002192 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8002142:	78fb      	ldrb	r3, [r7, #3]
 8002144:	015a      	lsls	r2, r3, #5
 8002146:	693b      	ldr	r3, [r7, #16]
 8002148:	4413      	add	r3, r2
 800214a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	78fa      	ldrb	r2, [r7, #3]
 8002152:	0151      	lsls	r1, r2, #5
 8002154:	693a      	ldr	r2, [r7, #16]
 8002156:	440a      	add	r2, r1
 8002158:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800215c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002160:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002162:	78fa      	ldrb	r2, [r7, #3]
 8002164:	6879      	ldr	r1, [r7, #4]
 8002166:	4613      	mov	r3, r2
 8002168:	011b      	lsls	r3, r3, #4
 800216a:	1a9b      	subs	r3, r3, r2
 800216c:	009b      	lsls	r3, r3, #2
 800216e:	440b      	add	r3, r1
 8002170:	334c      	adds	r3, #76	; 0x4c
 8002172:	2201      	movs	r2, #1
 8002174:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002176:	78fa      	ldrb	r2, [r7, #3]
 8002178:	6879      	ldr	r1, [r7, #4]
 800217a:	4613      	mov	r3, r2
 800217c:	011b      	lsls	r3, r3, #4
 800217e:	1a9b      	subs	r3, r3, r2
 8002180:	009b      	lsls	r3, r3, #2
 8002182:	440b      	add	r3, r1
 8002184:	334c      	adds	r3, #76	; 0x4c
 8002186:	781a      	ldrb	r2, [r3, #0]
 8002188:	78fb      	ldrb	r3, [r7, #3]
 800218a:	4619      	mov	r1, r3
 800218c:	6878      	ldr	r0, [r7, #4]
 800218e:	f006 f91f 	bl	80083d0 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	799b      	ldrb	r3, [r3, #6]
 8002196:	2b01      	cmp	r3, #1
 8002198:	d13b      	bne.n	8002212 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800219a:	78fa      	ldrb	r2, [r7, #3]
 800219c:	6879      	ldr	r1, [r7, #4]
 800219e:	4613      	mov	r3, r2
 80021a0:	011b      	lsls	r3, r3, #4
 80021a2:	1a9b      	subs	r3, r3, r2
 80021a4:	009b      	lsls	r3, r3, #2
 80021a6:	440b      	add	r3, r1
 80021a8:	3338      	adds	r3, #56	; 0x38
 80021aa:	6819      	ldr	r1, [r3, #0]
 80021ac:	78fa      	ldrb	r2, [r7, #3]
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	4613      	mov	r3, r2
 80021b2:	011b      	lsls	r3, r3, #4
 80021b4:	1a9b      	subs	r3, r3, r2
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	4403      	add	r3, r0
 80021ba:	3328      	adds	r3, #40	; 0x28
 80021bc:	881b      	ldrh	r3, [r3, #0]
 80021be:	440b      	add	r3, r1
 80021c0:	1e59      	subs	r1, r3, #1
 80021c2:	78fa      	ldrb	r2, [r7, #3]
 80021c4:	6878      	ldr	r0, [r7, #4]
 80021c6:	4613      	mov	r3, r2
 80021c8:	011b      	lsls	r3, r3, #4
 80021ca:	1a9b      	subs	r3, r3, r2
 80021cc:	009b      	lsls	r3, r3, #2
 80021ce:	4403      	add	r3, r0
 80021d0:	3328      	adds	r3, #40	; 0x28
 80021d2:	881b      	ldrh	r3, [r3, #0]
 80021d4:	fbb1 f3f3 	udiv	r3, r1, r3
 80021d8:	f003 0301 	and.w	r3, r3, #1
 80021dc:	2b00      	cmp	r3, #0
 80021de:	f000 8470 	beq.w	8002ac2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 80021e2:	78fa      	ldrb	r2, [r7, #3]
 80021e4:	6879      	ldr	r1, [r7, #4]
 80021e6:	4613      	mov	r3, r2
 80021e8:	011b      	lsls	r3, r3, #4
 80021ea:	1a9b      	subs	r3, r3, r2
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	440b      	add	r3, r1
 80021f0:	333c      	adds	r3, #60	; 0x3c
 80021f2:	781b      	ldrb	r3, [r3, #0]
 80021f4:	78fa      	ldrb	r2, [r7, #3]
 80021f6:	f083 0301 	eor.w	r3, r3, #1
 80021fa:	b2d8      	uxtb	r0, r3
 80021fc:	6879      	ldr	r1, [r7, #4]
 80021fe:	4613      	mov	r3, r2
 8002200:	011b      	lsls	r3, r3, #4
 8002202:	1a9b      	subs	r3, r3, r2
 8002204:	009b      	lsls	r3, r3, #2
 8002206:	440b      	add	r3, r1
 8002208:	333c      	adds	r3, #60	; 0x3c
 800220a:	4602      	mov	r2, r0
 800220c:	701a      	strb	r2, [r3, #0]
 800220e:	f000 bc58 	b.w	8002ac2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8002212:	78fa      	ldrb	r2, [r7, #3]
 8002214:	6879      	ldr	r1, [r7, #4]
 8002216:	4613      	mov	r3, r2
 8002218:	011b      	lsls	r3, r3, #4
 800221a:	1a9b      	subs	r3, r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	440b      	add	r3, r1
 8002220:	333c      	adds	r3, #60	; 0x3c
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	78fa      	ldrb	r2, [r7, #3]
 8002226:	f083 0301 	eor.w	r3, r3, #1
 800222a:	b2d8      	uxtb	r0, r3
 800222c:	6879      	ldr	r1, [r7, #4]
 800222e:	4613      	mov	r3, r2
 8002230:	011b      	lsls	r3, r3, #4
 8002232:	1a9b      	subs	r3, r3, r2
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	440b      	add	r3, r1
 8002238:	333c      	adds	r3, #60	; 0x3c
 800223a:	4602      	mov	r2, r0
 800223c:	701a      	strb	r2, [r3, #0]
 800223e:	f000 bc40 	b.w	8002ac2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	78fa      	ldrb	r2, [r7, #3]
 8002248:	4611      	mov	r1, r2
 800224a:	4618      	mov	r0, r3
 800224c:	f003 f852 	bl	80052f4 <USB_ReadChInterrupts>
 8002250:	4603      	mov	r3, r0
 8002252:	f003 0320 	and.w	r3, r3, #32
 8002256:	2b20      	cmp	r3, #32
 8002258:	d131      	bne.n	80022be <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800225a:	78fb      	ldrb	r3, [r7, #3]
 800225c:	015a      	lsls	r2, r3, #5
 800225e:	693b      	ldr	r3, [r7, #16]
 8002260:	4413      	add	r3, r2
 8002262:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002266:	461a      	mov	r2, r3
 8002268:	2320      	movs	r3, #32
 800226a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800226c:	78fa      	ldrb	r2, [r7, #3]
 800226e:	6879      	ldr	r1, [r7, #4]
 8002270:	4613      	mov	r3, r2
 8002272:	011b      	lsls	r3, r3, #4
 8002274:	1a9b      	subs	r3, r3, r2
 8002276:	009b      	lsls	r3, r3, #2
 8002278:	440b      	add	r3, r1
 800227a:	331a      	adds	r3, #26
 800227c:	781b      	ldrb	r3, [r3, #0]
 800227e:	2b01      	cmp	r3, #1
 8002280:	f040 841f 	bne.w	8002ac2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002284:	78fa      	ldrb	r2, [r7, #3]
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	011b      	lsls	r3, r3, #4
 800228c:	1a9b      	subs	r3, r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	331b      	adds	r3, #27
 8002294:	2201      	movs	r2, #1
 8002296:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002298:	78fa      	ldrb	r2, [r7, #3]
 800229a:	6879      	ldr	r1, [r7, #4]
 800229c:	4613      	mov	r3, r2
 800229e:	011b      	lsls	r3, r3, #4
 80022a0:	1a9b      	subs	r3, r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	440b      	add	r3, r1
 80022a6:	334d      	adds	r3, #77	; 0x4d
 80022a8:	2203      	movs	r2, #3
 80022aa:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	78fa      	ldrb	r2, [r7, #3]
 80022b2:	4611      	mov	r1, r2
 80022b4:	4618      	mov	r0, r3
 80022b6:	f003 fd5e 	bl	8005d76 <USB_HC_Halt>
 80022ba:	f000 bc02 	b.w	8002ac2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	78fa      	ldrb	r2, [r7, #3]
 80022c4:	4611      	mov	r1, r2
 80022c6:	4618      	mov	r0, r3
 80022c8:	f003 f814 	bl	80052f4 <USB_ReadChInterrupts>
 80022cc:	4603      	mov	r3, r0
 80022ce:	f003 0302 	and.w	r3, r3, #2
 80022d2:	2b02      	cmp	r3, #2
 80022d4:	f040 8305 	bne.w	80028e2 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80022d8:	78fb      	ldrb	r3, [r7, #3]
 80022da:	015a      	lsls	r2, r3, #5
 80022dc:	693b      	ldr	r3, [r7, #16]
 80022de:	4413      	add	r3, r2
 80022e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022e4:	461a      	mov	r2, r3
 80022e6:	2302      	movs	r3, #2
 80022e8:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 80022ea:	78fa      	ldrb	r2, [r7, #3]
 80022ec:	6879      	ldr	r1, [r7, #4]
 80022ee:	4613      	mov	r3, r2
 80022f0:	011b      	lsls	r3, r3, #4
 80022f2:	1a9b      	subs	r3, r3, r2
 80022f4:	009b      	lsls	r3, r3, #2
 80022f6:	440b      	add	r3, r1
 80022f8:	334d      	adds	r3, #77	; 0x4d
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d114      	bne.n	800232a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002300:	78fa      	ldrb	r2, [r7, #3]
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	4613      	mov	r3, r2
 8002306:	011b      	lsls	r3, r3, #4
 8002308:	1a9b      	subs	r3, r3, r2
 800230a:	009b      	lsls	r3, r3, #2
 800230c:	440b      	add	r3, r1
 800230e:	334d      	adds	r3, #77	; 0x4d
 8002310:	2202      	movs	r2, #2
 8002312:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002314:	78fa      	ldrb	r2, [r7, #3]
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	4613      	mov	r3, r2
 800231a:	011b      	lsls	r3, r3, #4
 800231c:	1a9b      	subs	r3, r3, r2
 800231e:	009b      	lsls	r3, r3, #2
 8002320:	440b      	add	r3, r1
 8002322:	334c      	adds	r3, #76	; 0x4c
 8002324:	2201      	movs	r2, #1
 8002326:	701a      	strb	r2, [r3, #0]
 8002328:	e2cc      	b.n	80028c4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800232a:	78fa      	ldrb	r2, [r7, #3]
 800232c:	6879      	ldr	r1, [r7, #4]
 800232e:	4613      	mov	r3, r2
 8002330:	011b      	lsls	r3, r3, #4
 8002332:	1a9b      	subs	r3, r3, r2
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	440b      	add	r3, r1
 8002338:	334d      	adds	r3, #77	; 0x4d
 800233a:	781b      	ldrb	r3, [r3, #0]
 800233c:	2b06      	cmp	r3, #6
 800233e:	d114      	bne.n	800236a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002340:	78fa      	ldrb	r2, [r7, #3]
 8002342:	6879      	ldr	r1, [r7, #4]
 8002344:	4613      	mov	r3, r2
 8002346:	011b      	lsls	r3, r3, #4
 8002348:	1a9b      	subs	r3, r3, r2
 800234a:	009b      	lsls	r3, r3, #2
 800234c:	440b      	add	r3, r1
 800234e:	334d      	adds	r3, #77	; 0x4d
 8002350:	2202      	movs	r2, #2
 8002352:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002354:	78fa      	ldrb	r2, [r7, #3]
 8002356:	6879      	ldr	r1, [r7, #4]
 8002358:	4613      	mov	r3, r2
 800235a:	011b      	lsls	r3, r3, #4
 800235c:	1a9b      	subs	r3, r3, r2
 800235e:	009b      	lsls	r3, r3, #2
 8002360:	440b      	add	r3, r1
 8002362:	334c      	adds	r3, #76	; 0x4c
 8002364:	2205      	movs	r2, #5
 8002366:	701a      	strb	r2, [r3, #0]
 8002368:	e2ac      	b.n	80028c4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800236a:	78fa      	ldrb	r2, [r7, #3]
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	4613      	mov	r3, r2
 8002370:	011b      	lsls	r3, r3, #4
 8002372:	1a9b      	subs	r3, r3, r2
 8002374:	009b      	lsls	r3, r3, #2
 8002376:	440b      	add	r3, r1
 8002378:	334d      	adds	r3, #77	; 0x4d
 800237a:	781b      	ldrb	r3, [r3, #0]
 800237c:	2b07      	cmp	r3, #7
 800237e:	d00b      	beq.n	8002398 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002380:	78fa      	ldrb	r2, [r7, #3]
 8002382:	6879      	ldr	r1, [r7, #4]
 8002384:	4613      	mov	r3, r2
 8002386:	011b      	lsls	r3, r3, #4
 8002388:	1a9b      	subs	r3, r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	440b      	add	r3, r1
 800238e:	334d      	adds	r3, #77	; 0x4d
 8002390:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002392:	2b09      	cmp	r3, #9
 8002394:	f040 80a6 	bne.w	80024e4 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002398:	78fa      	ldrb	r2, [r7, #3]
 800239a:	6879      	ldr	r1, [r7, #4]
 800239c:	4613      	mov	r3, r2
 800239e:	011b      	lsls	r3, r3, #4
 80023a0:	1a9b      	subs	r3, r3, r2
 80023a2:	009b      	lsls	r3, r3, #2
 80023a4:	440b      	add	r3, r1
 80023a6:	334d      	adds	r3, #77	; 0x4d
 80023a8:	2202      	movs	r2, #2
 80023aa:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80023ac:	78fa      	ldrb	r2, [r7, #3]
 80023ae:	6879      	ldr	r1, [r7, #4]
 80023b0:	4613      	mov	r3, r2
 80023b2:	011b      	lsls	r3, r3, #4
 80023b4:	1a9b      	subs	r3, r3, r2
 80023b6:	009b      	lsls	r3, r3, #2
 80023b8:	440b      	add	r3, r1
 80023ba:	3344      	adds	r3, #68	; 0x44
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	1c59      	adds	r1, r3, #1
 80023c0:	6878      	ldr	r0, [r7, #4]
 80023c2:	4613      	mov	r3, r2
 80023c4:	011b      	lsls	r3, r3, #4
 80023c6:	1a9b      	subs	r3, r3, r2
 80023c8:	009b      	lsls	r3, r3, #2
 80023ca:	4403      	add	r3, r0
 80023cc:	3344      	adds	r3, #68	; 0x44
 80023ce:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80023d0:	78fa      	ldrb	r2, [r7, #3]
 80023d2:	6879      	ldr	r1, [r7, #4]
 80023d4:	4613      	mov	r3, r2
 80023d6:	011b      	lsls	r3, r3, #4
 80023d8:	1a9b      	subs	r3, r3, r2
 80023da:	009b      	lsls	r3, r3, #2
 80023dc:	440b      	add	r3, r1
 80023de:	3344      	adds	r3, #68	; 0x44
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	2b02      	cmp	r3, #2
 80023e4:	d943      	bls.n	800246e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 80023e6:	78fa      	ldrb	r2, [r7, #3]
 80023e8:	6879      	ldr	r1, [r7, #4]
 80023ea:	4613      	mov	r3, r2
 80023ec:	011b      	lsls	r3, r3, #4
 80023ee:	1a9b      	subs	r3, r3, r2
 80023f0:	009b      	lsls	r3, r3, #2
 80023f2:	440b      	add	r3, r1
 80023f4:	3344      	adds	r3, #68	; 0x44
 80023f6:	2200      	movs	r2, #0
 80023f8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80023fa:	78fa      	ldrb	r2, [r7, #3]
 80023fc:	6879      	ldr	r1, [r7, #4]
 80023fe:	4613      	mov	r3, r2
 8002400:	011b      	lsls	r3, r3, #4
 8002402:	1a9b      	subs	r3, r3, r2
 8002404:	009b      	lsls	r3, r3, #2
 8002406:	440b      	add	r3, r1
 8002408:	331a      	adds	r3, #26
 800240a:	781b      	ldrb	r3, [r3, #0]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d123      	bne.n	8002458 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8002410:	78fa      	ldrb	r2, [r7, #3]
 8002412:	6879      	ldr	r1, [r7, #4]
 8002414:	4613      	mov	r3, r2
 8002416:	011b      	lsls	r3, r3, #4
 8002418:	1a9b      	subs	r3, r3, r2
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	440b      	add	r3, r1
 800241e:	331b      	adds	r3, #27
 8002420:	2200      	movs	r2, #0
 8002422:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8002424:	78fa      	ldrb	r2, [r7, #3]
 8002426:	6879      	ldr	r1, [r7, #4]
 8002428:	4613      	mov	r3, r2
 800242a:	011b      	lsls	r3, r3, #4
 800242c:	1a9b      	subs	r3, r3, r2
 800242e:	009b      	lsls	r3, r3, #2
 8002430:	440b      	add	r3, r1
 8002432:	331c      	adds	r3, #28
 8002434:	2200      	movs	r2, #0
 8002436:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002438:	78fb      	ldrb	r3, [r7, #3]
 800243a:	015a      	lsls	r2, r3, #5
 800243c:	693b      	ldr	r3, [r7, #16]
 800243e:	4413      	add	r3, r2
 8002440:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	78fa      	ldrb	r2, [r7, #3]
 8002448:	0151      	lsls	r1, r2, #5
 800244a:	693a      	ldr	r2, [r7, #16]
 800244c:	440a      	add	r2, r1
 800244e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002452:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002456:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002458:	78fa      	ldrb	r2, [r7, #3]
 800245a:	6879      	ldr	r1, [r7, #4]
 800245c:	4613      	mov	r3, r2
 800245e:	011b      	lsls	r3, r3, #4
 8002460:	1a9b      	subs	r3, r3, r2
 8002462:	009b      	lsls	r3, r3, #2
 8002464:	440b      	add	r3, r1
 8002466:	334c      	adds	r3, #76	; 0x4c
 8002468:	2204      	movs	r2, #4
 800246a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800246c:	e229      	b.n	80028c2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800246e:	78fa      	ldrb	r2, [r7, #3]
 8002470:	6879      	ldr	r1, [r7, #4]
 8002472:	4613      	mov	r3, r2
 8002474:	011b      	lsls	r3, r3, #4
 8002476:	1a9b      	subs	r3, r3, r2
 8002478:	009b      	lsls	r3, r3, #2
 800247a:	440b      	add	r3, r1
 800247c:	334c      	adds	r3, #76	; 0x4c
 800247e:	2202      	movs	r2, #2
 8002480:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002482:	78fa      	ldrb	r2, [r7, #3]
 8002484:	6879      	ldr	r1, [r7, #4]
 8002486:	4613      	mov	r3, r2
 8002488:	011b      	lsls	r3, r3, #4
 800248a:	1a9b      	subs	r3, r3, r2
 800248c:	009b      	lsls	r3, r3, #2
 800248e:	440b      	add	r3, r1
 8002490:	3326      	adds	r3, #38	; 0x26
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d00b      	beq.n	80024b0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002498:	78fa      	ldrb	r2, [r7, #3]
 800249a:	6879      	ldr	r1, [r7, #4]
 800249c:	4613      	mov	r3, r2
 800249e:	011b      	lsls	r3, r3, #4
 80024a0:	1a9b      	subs	r3, r3, r2
 80024a2:	009b      	lsls	r3, r3, #2
 80024a4:	440b      	add	r3, r1
 80024a6:	3326      	adds	r3, #38	; 0x26
 80024a8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80024aa:	2b02      	cmp	r3, #2
 80024ac:	f040 8209 	bne.w	80028c2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 80024b0:	78fb      	ldrb	r3, [r7, #3]
 80024b2:	015a      	lsls	r2, r3, #5
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	4413      	add	r3, r2
 80024b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80024c6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80024ce:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80024d0:	78fb      	ldrb	r3, [r7, #3]
 80024d2:	015a      	lsls	r2, r3, #5
 80024d4:	693b      	ldr	r3, [r7, #16]
 80024d6:	4413      	add	r3, r2
 80024d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024dc:	461a      	mov	r2, r3
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80024e2:	e1ee      	b.n	80028c2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 80024e4:	78fa      	ldrb	r2, [r7, #3]
 80024e6:	6879      	ldr	r1, [r7, #4]
 80024e8:	4613      	mov	r3, r2
 80024ea:	011b      	lsls	r3, r3, #4
 80024ec:	1a9b      	subs	r3, r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	440b      	add	r3, r1
 80024f2:	334d      	adds	r3, #77	; 0x4d
 80024f4:	781b      	ldrb	r3, [r3, #0]
 80024f6:	2b05      	cmp	r3, #5
 80024f8:	f040 80c8 	bne.w	800268c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80024fc:	78fa      	ldrb	r2, [r7, #3]
 80024fe:	6879      	ldr	r1, [r7, #4]
 8002500:	4613      	mov	r3, r2
 8002502:	011b      	lsls	r3, r3, #4
 8002504:	1a9b      	subs	r3, r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	440b      	add	r3, r1
 800250a:	334d      	adds	r3, #77	; 0x4d
 800250c:	2202      	movs	r2, #2
 800250e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002510:	78fa      	ldrb	r2, [r7, #3]
 8002512:	6879      	ldr	r1, [r7, #4]
 8002514:	4613      	mov	r3, r2
 8002516:	011b      	lsls	r3, r3, #4
 8002518:	1a9b      	subs	r3, r3, r2
 800251a:	009b      	lsls	r3, r3, #2
 800251c:	440b      	add	r3, r1
 800251e:	331b      	adds	r3, #27
 8002520:	781b      	ldrb	r3, [r3, #0]
 8002522:	2b01      	cmp	r3, #1
 8002524:	f040 81ce 	bne.w	80028c4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002528:	78fa      	ldrb	r2, [r7, #3]
 800252a:	6879      	ldr	r1, [r7, #4]
 800252c:	4613      	mov	r3, r2
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	1a9b      	subs	r3, r3, r2
 8002532:	009b      	lsls	r3, r3, #2
 8002534:	440b      	add	r3, r1
 8002536:	3326      	adds	r3, #38	; 0x26
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	2b03      	cmp	r3, #3
 800253c:	d16b      	bne.n	8002616 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800253e:	78fa      	ldrb	r2, [r7, #3]
 8002540:	6879      	ldr	r1, [r7, #4]
 8002542:	4613      	mov	r3, r2
 8002544:	011b      	lsls	r3, r3, #4
 8002546:	1a9b      	subs	r3, r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	440b      	add	r3, r1
 800254c:	3348      	adds	r3, #72	; 0x48
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	1c59      	adds	r1, r3, #1
 8002552:	6878      	ldr	r0, [r7, #4]
 8002554:	4613      	mov	r3, r2
 8002556:	011b      	lsls	r3, r3, #4
 8002558:	1a9b      	subs	r3, r3, r2
 800255a:	009b      	lsls	r3, r3, #2
 800255c:	4403      	add	r3, r0
 800255e:	3348      	adds	r3, #72	; 0x48
 8002560:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002562:	78fa      	ldrb	r2, [r7, #3]
 8002564:	6879      	ldr	r1, [r7, #4]
 8002566:	4613      	mov	r3, r2
 8002568:	011b      	lsls	r3, r3, #4
 800256a:	1a9b      	subs	r3, r3, r2
 800256c:	009b      	lsls	r3, r3, #2
 800256e:	440b      	add	r3, r1
 8002570:	3348      	adds	r3, #72	; 0x48
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	2b02      	cmp	r3, #2
 8002576:	d943      	bls.n	8002600 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002578:	78fa      	ldrb	r2, [r7, #3]
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	4613      	mov	r3, r2
 800257e:	011b      	lsls	r3, r3, #4
 8002580:	1a9b      	subs	r3, r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	440b      	add	r3, r1
 8002586:	3348      	adds	r3, #72	; 0x48
 8002588:	2200      	movs	r2, #0
 800258a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 800258c:	78fa      	ldrb	r2, [r7, #3]
 800258e:	6879      	ldr	r1, [r7, #4]
 8002590:	4613      	mov	r3, r2
 8002592:	011b      	lsls	r3, r3, #4
 8002594:	1a9b      	subs	r3, r3, r2
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	440b      	add	r3, r1
 800259a:	331b      	adds	r3, #27
 800259c:	2200      	movs	r2, #0
 800259e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80025a0:	78fa      	ldrb	r2, [r7, #3]
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	4613      	mov	r3, r2
 80025a6:	011b      	lsls	r3, r3, #4
 80025a8:	1a9b      	subs	r3, r3, r2
 80025aa:	009b      	lsls	r3, r3, #2
 80025ac:	440b      	add	r3, r1
 80025ae:	3344      	adds	r3, #68	; 0x44
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d809      	bhi.n	80025ca <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80025b6:	78fa      	ldrb	r2, [r7, #3]
 80025b8:	6879      	ldr	r1, [r7, #4]
 80025ba:	4613      	mov	r3, r2
 80025bc:	011b      	lsls	r3, r3, #4
 80025be:	1a9b      	subs	r3, r3, r2
 80025c0:	009b      	lsls	r3, r3, #2
 80025c2:	440b      	add	r3, r1
 80025c4:	331c      	adds	r3, #28
 80025c6:	2201      	movs	r2, #1
 80025c8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80025ca:	78fb      	ldrb	r3, [r7, #3]
 80025cc:	015a      	lsls	r2, r3, #5
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	4413      	add	r3, r2
 80025d2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025d6:	685b      	ldr	r3, [r3, #4]
 80025d8:	78fa      	ldrb	r2, [r7, #3]
 80025da:	0151      	lsls	r1, r2, #5
 80025dc:	693a      	ldr	r2, [r7, #16]
 80025de:	440a      	add	r2, r1
 80025e0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80025e4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025e8:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 80025ea:	78fa      	ldrb	r2, [r7, #3]
 80025ec:	6879      	ldr	r1, [r7, #4]
 80025ee:	4613      	mov	r3, r2
 80025f0:	011b      	lsls	r3, r3, #4
 80025f2:	1a9b      	subs	r3, r3, r2
 80025f4:	009b      	lsls	r3, r3, #2
 80025f6:	440b      	add	r3, r1
 80025f8:	334c      	adds	r3, #76	; 0x4c
 80025fa:	2204      	movs	r2, #4
 80025fc:	701a      	strb	r2, [r3, #0]
 80025fe:	e014      	b.n	800262a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002600:	78fa      	ldrb	r2, [r7, #3]
 8002602:	6879      	ldr	r1, [r7, #4]
 8002604:	4613      	mov	r3, r2
 8002606:	011b      	lsls	r3, r3, #4
 8002608:	1a9b      	subs	r3, r3, r2
 800260a:	009b      	lsls	r3, r3, #2
 800260c:	440b      	add	r3, r1
 800260e:	334c      	adds	r3, #76	; 0x4c
 8002610:	2202      	movs	r2, #2
 8002612:	701a      	strb	r2, [r3, #0]
 8002614:	e009      	b.n	800262a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002616:	78fa      	ldrb	r2, [r7, #3]
 8002618:	6879      	ldr	r1, [r7, #4]
 800261a:	4613      	mov	r3, r2
 800261c:	011b      	lsls	r3, r3, #4
 800261e:	1a9b      	subs	r3, r3, r2
 8002620:	009b      	lsls	r3, r3, #2
 8002622:	440b      	add	r3, r1
 8002624:	334c      	adds	r3, #76	; 0x4c
 8002626:	2202      	movs	r2, #2
 8002628:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800262a:	78fa      	ldrb	r2, [r7, #3]
 800262c:	6879      	ldr	r1, [r7, #4]
 800262e:	4613      	mov	r3, r2
 8002630:	011b      	lsls	r3, r3, #4
 8002632:	1a9b      	subs	r3, r3, r2
 8002634:	009b      	lsls	r3, r3, #2
 8002636:	440b      	add	r3, r1
 8002638:	3326      	adds	r3, #38	; 0x26
 800263a:	781b      	ldrb	r3, [r3, #0]
 800263c:	2b00      	cmp	r3, #0
 800263e:	d00b      	beq.n	8002658 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002640:	78fa      	ldrb	r2, [r7, #3]
 8002642:	6879      	ldr	r1, [r7, #4]
 8002644:	4613      	mov	r3, r2
 8002646:	011b      	lsls	r3, r3, #4
 8002648:	1a9b      	subs	r3, r3, r2
 800264a:	009b      	lsls	r3, r3, #2
 800264c:	440b      	add	r3, r1
 800264e:	3326      	adds	r3, #38	; 0x26
 8002650:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002652:	2b02      	cmp	r3, #2
 8002654:	f040 8136 	bne.w	80028c4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002658:	78fb      	ldrb	r3, [r7, #3]
 800265a:	015a      	lsls	r2, r3, #5
 800265c:	693b      	ldr	r3, [r7, #16]
 800265e:	4413      	add	r3, r2
 8002660:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800266e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002676:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002678:	78fb      	ldrb	r3, [r7, #3]
 800267a:	015a      	lsls	r2, r3, #5
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	4413      	add	r3, r2
 8002680:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002684:	461a      	mov	r2, r3
 8002686:	68fb      	ldr	r3, [r7, #12]
 8002688:	6013      	str	r3, [r2, #0]
 800268a:	e11b      	b.n	80028c4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 800268c:	78fa      	ldrb	r2, [r7, #3]
 800268e:	6879      	ldr	r1, [r7, #4]
 8002690:	4613      	mov	r3, r2
 8002692:	011b      	lsls	r3, r3, #4
 8002694:	1a9b      	subs	r3, r3, r2
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	440b      	add	r3, r1
 800269a:	334d      	adds	r3, #77	; 0x4d
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	2b03      	cmp	r3, #3
 80026a0:	f040 8081 	bne.w	80027a6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80026a4:	78fa      	ldrb	r2, [r7, #3]
 80026a6:	6879      	ldr	r1, [r7, #4]
 80026a8:	4613      	mov	r3, r2
 80026aa:	011b      	lsls	r3, r3, #4
 80026ac:	1a9b      	subs	r3, r3, r2
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	440b      	add	r3, r1
 80026b2:	334d      	adds	r3, #77	; 0x4d
 80026b4:	2202      	movs	r2, #2
 80026b6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80026b8:	78fa      	ldrb	r2, [r7, #3]
 80026ba:	6879      	ldr	r1, [r7, #4]
 80026bc:	4613      	mov	r3, r2
 80026be:	011b      	lsls	r3, r3, #4
 80026c0:	1a9b      	subs	r3, r3, r2
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	440b      	add	r3, r1
 80026c6:	331b      	adds	r3, #27
 80026c8:	781b      	ldrb	r3, [r3, #0]
 80026ca:	2b01      	cmp	r3, #1
 80026cc:	f040 80fa 	bne.w	80028c4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80026d0:	78fa      	ldrb	r2, [r7, #3]
 80026d2:	6879      	ldr	r1, [r7, #4]
 80026d4:	4613      	mov	r3, r2
 80026d6:	011b      	lsls	r3, r3, #4
 80026d8:	1a9b      	subs	r3, r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	440b      	add	r3, r1
 80026de:	334c      	adds	r3, #76	; 0x4c
 80026e0:	2202      	movs	r2, #2
 80026e2:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80026e4:	78fb      	ldrb	r3, [r7, #3]
 80026e6:	015a      	lsls	r2, r3, #5
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	4413      	add	r3, r2
 80026ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	78fa      	ldrb	r2, [r7, #3]
 80026f4:	0151      	lsls	r1, r2, #5
 80026f6:	693a      	ldr	r2, [r7, #16]
 80026f8:	440a      	add	r2, r1
 80026fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80026fe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002702:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002704:	78fb      	ldrb	r3, [r7, #3]
 8002706:	015a      	lsls	r2, r3, #5
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	4413      	add	r3, r2
 800270c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	78fa      	ldrb	r2, [r7, #3]
 8002714:	0151      	lsls	r1, r2, #5
 8002716:	693a      	ldr	r2, [r7, #16]
 8002718:	440a      	add	r2, r1
 800271a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800271e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002722:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002724:	78fb      	ldrb	r3, [r7, #3]
 8002726:	015a      	lsls	r2, r3, #5
 8002728:	693b      	ldr	r3, [r7, #16]
 800272a:	4413      	add	r3, r2
 800272c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	78fa      	ldrb	r2, [r7, #3]
 8002734:	0151      	lsls	r1, r2, #5
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	440a      	add	r2, r1
 800273a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800273e:	f023 0320 	bic.w	r3, r3, #32
 8002742:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002744:	78fa      	ldrb	r2, [r7, #3]
 8002746:	6879      	ldr	r1, [r7, #4]
 8002748:	4613      	mov	r3, r2
 800274a:	011b      	lsls	r3, r3, #4
 800274c:	1a9b      	subs	r3, r3, r2
 800274e:	009b      	lsls	r3, r3, #2
 8002750:	440b      	add	r3, r1
 8002752:	3326      	adds	r3, #38	; 0x26
 8002754:	781b      	ldrb	r3, [r3, #0]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00b      	beq.n	8002772 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800275a:	78fa      	ldrb	r2, [r7, #3]
 800275c:	6879      	ldr	r1, [r7, #4]
 800275e:	4613      	mov	r3, r2
 8002760:	011b      	lsls	r3, r3, #4
 8002762:	1a9b      	subs	r3, r3, r2
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	440b      	add	r3, r1
 8002768:	3326      	adds	r3, #38	; 0x26
 800276a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800276c:	2b02      	cmp	r3, #2
 800276e:	f040 80a9 	bne.w	80028c4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002772:	78fb      	ldrb	r3, [r7, #3]
 8002774:	015a      	lsls	r2, r3, #5
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	4413      	add	r3, r2
 800277a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002788:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002790:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002792:	78fb      	ldrb	r3, [r7, #3]
 8002794:	015a      	lsls	r2, r3, #5
 8002796:	693b      	ldr	r3, [r7, #16]
 8002798:	4413      	add	r3, r2
 800279a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800279e:	461a      	mov	r2, r3
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6013      	str	r3, [r2, #0]
 80027a4:	e08e      	b.n	80028c4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80027a6:	78fa      	ldrb	r2, [r7, #3]
 80027a8:	6879      	ldr	r1, [r7, #4]
 80027aa:	4613      	mov	r3, r2
 80027ac:	011b      	lsls	r3, r3, #4
 80027ae:	1a9b      	subs	r3, r3, r2
 80027b0:	009b      	lsls	r3, r3, #2
 80027b2:	440b      	add	r3, r1
 80027b4:	334d      	adds	r3, #77	; 0x4d
 80027b6:	781b      	ldrb	r3, [r3, #0]
 80027b8:	2b04      	cmp	r3, #4
 80027ba:	d143      	bne.n	8002844 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027bc:	78fa      	ldrb	r2, [r7, #3]
 80027be:	6879      	ldr	r1, [r7, #4]
 80027c0:	4613      	mov	r3, r2
 80027c2:	011b      	lsls	r3, r3, #4
 80027c4:	1a9b      	subs	r3, r3, r2
 80027c6:	009b      	lsls	r3, r3, #2
 80027c8:	440b      	add	r3, r1
 80027ca:	334d      	adds	r3, #77	; 0x4d
 80027cc:	2202      	movs	r2, #2
 80027ce:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80027d0:	78fa      	ldrb	r2, [r7, #3]
 80027d2:	6879      	ldr	r1, [r7, #4]
 80027d4:	4613      	mov	r3, r2
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	1a9b      	subs	r3, r3, r2
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	440b      	add	r3, r1
 80027de:	334c      	adds	r3, #76	; 0x4c
 80027e0:	2202      	movs	r2, #2
 80027e2:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80027e4:	78fa      	ldrb	r2, [r7, #3]
 80027e6:	6879      	ldr	r1, [r7, #4]
 80027e8:	4613      	mov	r3, r2
 80027ea:	011b      	lsls	r3, r3, #4
 80027ec:	1a9b      	subs	r3, r3, r2
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	440b      	add	r3, r1
 80027f2:	3326      	adds	r3, #38	; 0x26
 80027f4:	781b      	ldrb	r3, [r3, #0]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d00a      	beq.n	8002810 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80027fa:	78fa      	ldrb	r2, [r7, #3]
 80027fc:	6879      	ldr	r1, [r7, #4]
 80027fe:	4613      	mov	r3, r2
 8002800:	011b      	lsls	r3, r3, #4
 8002802:	1a9b      	subs	r3, r3, r2
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	440b      	add	r3, r1
 8002808:	3326      	adds	r3, #38	; 0x26
 800280a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800280c:	2b02      	cmp	r3, #2
 800280e:	d159      	bne.n	80028c4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002810:	78fb      	ldrb	r3, [r7, #3]
 8002812:	015a      	lsls	r2, r3, #5
 8002814:	693b      	ldr	r3, [r7, #16]
 8002816:	4413      	add	r3, r2
 8002818:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002826:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800282e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002830:	78fb      	ldrb	r3, [r7, #3]
 8002832:	015a      	lsls	r2, r3, #5
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	4413      	add	r3, r2
 8002838:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800283c:	461a      	mov	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	6013      	str	r3, [r2, #0]
 8002842:	e03f      	b.n	80028c4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002844:	78fa      	ldrb	r2, [r7, #3]
 8002846:	6879      	ldr	r1, [r7, #4]
 8002848:	4613      	mov	r3, r2
 800284a:	011b      	lsls	r3, r3, #4
 800284c:	1a9b      	subs	r3, r3, r2
 800284e:	009b      	lsls	r3, r3, #2
 8002850:	440b      	add	r3, r1
 8002852:	334d      	adds	r3, #77	; 0x4d
 8002854:	781b      	ldrb	r3, [r3, #0]
 8002856:	2b08      	cmp	r3, #8
 8002858:	d126      	bne.n	80028a8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800285a:	78fa      	ldrb	r2, [r7, #3]
 800285c:	6879      	ldr	r1, [r7, #4]
 800285e:	4613      	mov	r3, r2
 8002860:	011b      	lsls	r3, r3, #4
 8002862:	1a9b      	subs	r3, r3, r2
 8002864:	009b      	lsls	r3, r3, #2
 8002866:	440b      	add	r3, r1
 8002868:	334d      	adds	r3, #77	; 0x4d
 800286a:	2202      	movs	r2, #2
 800286c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800286e:	78fa      	ldrb	r2, [r7, #3]
 8002870:	6879      	ldr	r1, [r7, #4]
 8002872:	4613      	mov	r3, r2
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	1a9b      	subs	r3, r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	440b      	add	r3, r1
 800287c:	3344      	adds	r3, #68	; 0x44
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	1c59      	adds	r1, r3, #1
 8002882:	6878      	ldr	r0, [r7, #4]
 8002884:	4613      	mov	r3, r2
 8002886:	011b      	lsls	r3, r3, #4
 8002888:	1a9b      	subs	r3, r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	4403      	add	r3, r0
 800288e:	3344      	adds	r3, #68	; 0x44
 8002890:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002892:	78fa      	ldrb	r2, [r7, #3]
 8002894:	6879      	ldr	r1, [r7, #4]
 8002896:	4613      	mov	r3, r2
 8002898:	011b      	lsls	r3, r3, #4
 800289a:	1a9b      	subs	r3, r3, r2
 800289c:	009b      	lsls	r3, r3, #2
 800289e:	440b      	add	r3, r1
 80028a0:	334c      	adds	r3, #76	; 0x4c
 80028a2:	2204      	movs	r2, #4
 80028a4:	701a      	strb	r2, [r3, #0]
 80028a6:	e00d      	b.n	80028c4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80028a8:	78fa      	ldrb	r2, [r7, #3]
 80028aa:	6879      	ldr	r1, [r7, #4]
 80028ac:	4613      	mov	r3, r2
 80028ae:	011b      	lsls	r3, r3, #4
 80028b0:	1a9b      	subs	r3, r3, r2
 80028b2:	009b      	lsls	r3, r3, #2
 80028b4:	440b      	add	r3, r1
 80028b6:	334d      	adds	r3, #77	; 0x4d
 80028b8:	781b      	ldrb	r3, [r3, #0]
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	f000 8100 	beq.w	8002ac0 <HCD_HC_IN_IRQHandler+0xcca>
 80028c0:	e000      	b.n	80028c4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80028c2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80028c4:	78fa      	ldrb	r2, [r7, #3]
 80028c6:	6879      	ldr	r1, [r7, #4]
 80028c8:	4613      	mov	r3, r2
 80028ca:	011b      	lsls	r3, r3, #4
 80028cc:	1a9b      	subs	r3, r3, r2
 80028ce:	009b      	lsls	r3, r3, #2
 80028d0:	440b      	add	r3, r1
 80028d2:	334c      	adds	r3, #76	; 0x4c
 80028d4:	781a      	ldrb	r2, [r3, #0]
 80028d6:	78fb      	ldrb	r3, [r7, #3]
 80028d8:	4619      	mov	r1, r3
 80028da:	6878      	ldr	r0, [r7, #4]
 80028dc:	f005 fd78 	bl	80083d0 <HAL_HCD_HC_NotifyURBChange_Callback>
 80028e0:	e0ef      	b.n	8002ac2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	78fa      	ldrb	r2, [r7, #3]
 80028e8:	4611      	mov	r1, r2
 80028ea:	4618      	mov	r0, r3
 80028ec:	f002 fd02 	bl	80052f4 <USB_ReadChInterrupts>
 80028f0:	4603      	mov	r3, r0
 80028f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028f6:	2b40      	cmp	r3, #64	; 0x40
 80028f8:	d12f      	bne.n	800295a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 80028fa:	78fb      	ldrb	r3, [r7, #3]
 80028fc:	015a      	lsls	r2, r3, #5
 80028fe:	693b      	ldr	r3, [r7, #16]
 8002900:	4413      	add	r3, r2
 8002902:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002906:	461a      	mov	r2, r3
 8002908:	2340      	movs	r3, #64	; 0x40
 800290a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800290c:	78fa      	ldrb	r2, [r7, #3]
 800290e:	6879      	ldr	r1, [r7, #4]
 8002910:	4613      	mov	r3, r2
 8002912:	011b      	lsls	r3, r3, #4
 8002914:	1a9b      	subs	r3, r3, r2
 8002916:	009b      	lsls	r3, r3, #2
 8002918:	440b      	add	r3, r1
 800291a:	334d      	adds	r3, #77	; 0x4d
 800291c:	2205      	movs	r2, #5
 800291e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002920:	78fa      	ldrb	r2, [r7, #3]
 8002922:	6879      	ldr	r1, [r7, #4]
 8002924:	4613      	mov	r3, r2
 8002926:	011b      	lsls	r3, r3, #4
 8002928:	1a9b      	subs	r3, r3, r2
 800292a:	009b      	lsls	r3, r3, #2
 800292c:	440b      	add	r3, r1
 800292e:	331a      	adds	r3, #26
 8002930:	781b      	ldrb	r3, [r3, #0]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d109      	bne.n	800294a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002936:	78fa      	ldrb	r2, [r7, #3]
 8002938:	6879      	ldr	r1, [r7, #4]
 800293a:	4613      	mov	r3, r2
 800293c:	011b      	lsls	r3, r3, #4
 800293e:	1a9b      	subs	r3, r3, r2
 8002940:	009b      	lsls	r3, r3, #2
 8002942:	440b      	add	r3, r1
 8002944:	3344      	adds	r3, #68	; 0x44
 8002946:	2200      	movs	r2, #0
 8002948:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	78fa      	ldrb	r2, [r7, #3]
 8002950:	4611      	mov	r1, r2
 8002952:	4618      	mov	r0, r3
 8002954:	f003 fa0f 	bl	8005d76 <USB_HC_Halt>
 8002958:	e0b3      	b.n	8002ac2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	78fa      	ldrb	r2, [r7, #3]
 8002960:	4611      	mov	r1, r2
 8002962:	4618      	mov	r0, r3
 8002964:	f002 fcc6 	bl	80052f4 <USB_ReadChInterrupts>
 8002968:	4603      	mov	r3, r0
 800296a:	f003 0310 	and.w	r3, r3, #16
 800296e:	2b10      	cmp	r3, #16
 8002970:	f040 80a7 	bne.w	8002ac2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002974:	78fa      	ldrb	r2, [r7, #3]
 8002976:	6879      	ldr	r1, [r7, #4]
 8002978:	4613      	mov	r3, r2
 800297a:	011b      	lsls	r3, r3, #4
 800297c:	1a9b      	subs	r3, r3, r2
 800297e:	009b      	lsls	r3, r3, #2
 8002980:	440b      	add	r3, r1
 8002982:	3326      	adds	r3, #38	; 0x26
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b03      	cmp	r3, #3
 8002988:	d11b      	bne.n	80029c2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800298a:	78fa      	ldrb	r2, [r7, #3]
 800298c:	6879      	ldr	r1, [r7, #4]
 800298e:	4613      	mov	r3, r2
 8002990:	011b      	lsls	r3, r3, #4
 8002992:	1a9b      	subs	r3, r3, r2
 8002994:	009b      	lsls	r3, r3, #2
 8002996:	440b      	add	r3, r1
 8002998:	3344      	adds	r3, #68	; 0x44
 800299a:	2200      	movs	r2, #0
 800299c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 800299e:	78fa      	ldrb	r2, [r7, #3]
 80029a0:	6879      	ldr	r1, [r7, #4]
 80029a2:	4613      	mov	r3, r2
 80029a4:	011b      	lsls	r3, r3, #4
 80029a6:	1a9b      	subs	r3, r3, r2
 80029a8:	009b      	lsls	r3, r3, #2
 80029aa:	440b      	add	r3, r1
 80029ac:	334d      	adds	r3, #77	; 0x4d
 80029ae:	2204      	movs	r2, #4
 80029b0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	78fa      	ldrb	r2, [r7, #3]
 80029b8:	4611      	mov	r1, r2
 80029ba:	4618      	mov	r0, r3
 80029bc:	f003 f9db 	bl	8005d76 <USB_HC_Halt>
 80029c0:	e03f      	b.n	8002a42 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029c2:	78fa      	ldrb	r2, [r7, #3]
 80029c4:	6879      	ldr	r1, [r7, #4]
 80029c6:	4613      	mov	r3, r2
 80029c8:	011b      	lsls	r3, r3, #4
 80029ca:	1a9b      	subs	r3, r3, r2
 80029cc:	009b      	lsls	r3, r3, #2
 80029ce:	440b      	add	r3, r1
 80029d0:	3326      	adds	r3, #38	; 0x26
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d00a      	beq.n	80029ee <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80029d8:	78fa      	ldrb	r2, [r7, #3]
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	4613      	mov	r3, r2
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	1a9b      	subs	r3, r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	440b      	add	r3, r1
 80029e6:	3326      	adds	r3, #38	; 0x26
 80029e8:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80029ea:	2b02      	cmp	r3, #2
 80029ec:	d129      	bne.n	8002a42 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80029ee:	78fa      	ldrb	r2, [r7, #3]
 80029f0:	6879      	ldr	r1, [r7, #4]
 80029f2:	4613      	mov	r3, r2
 80029f4:	011b      	lsls	r3, r3, #4
 80029f6:	1a9b      	subs	r3, r3, r2
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	440b      	add	r3, r1
 80029fc:	3344      	adds	r3, #68	; 0x44
 80029fe:	2200      	movs	r2, #0
 8002a00:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	799b      	ldrb	r3, [r3, #6]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d00a      	beq.n	8002a20 <HCD_HC_IN_IRQHandler+0xc2a>
 8002a0a:	78fa      	ldrb	r2, [r7, #3]
 8002a0c:	6879      	ldr	r1, [r7, #4]
 8002a0e:	4613      	mov	r3, r2
 8002a10:	011b      	lsls	r3, r3, #4
 8002a12:	1a9b      	subs	r3, r3, r2
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	440b      	add	r3, r1
 8002a18:	331b      	adds	r3, #27
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	2b01      	cmp	r3, #1
 8002a1e:	d110      	bne.n	8002a42 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002a20:	78fa      	ldrb	r2, [r7, #3]
 8002a22:	6879      	ldr	r1, [r7, #4]
 8002a24:	4613      	mov	r3, r2
 8002a26:	011b      	lsls	r3, r3, #4
 8002a28:	1a9b      	subs	r3, r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	440b      	add	r3, r1
 8002a2e:	334d      	adds	r3, #77	; 0x4d
 8002a30:	2204      	movs	r2, #4
 8002a32:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	78fa      	ldrb	r2, [r7, #3]
 8002a3a:	4611      	mov	r1, r2
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f003 f99a 	bl	8005d76 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002a42:	78fa      	ldrb	r2, [r7, #3]
 8002a44:	6879      	ldr	r1, [r7, #4]
 8002a46:	4613      	mov	r3, r2
 8002a48:	011b      	lsls	r3, r3, #4
 8002a4a:	1a9b      	subs	r3, r3, r2
 8002a4c:	009b      	lsls	r3, r3, #2
 8002a4e:	440b      	add	r3, r1
 8002a50:	331b      	adds	r3, #27
 8002a52:	781b      	ldrb	r3, [r3, #0]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d129      	bne.n	8002aac <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002a58:	78fa      	ldrb	r2, [r7, #3]
 8002a5a:	6879      	ldr	r1, [r7, #4]
 8002a5c:	4613      	mov	r3, r2
 8002a5e:	011b      	lsls	r3, r3, #4
 8002a60:	1a9b      	subs	r3, r3, r2
 8002a62:	009b      	lsls	r3, r3, #2
 8002a64:	440b      	add	r3, r1
 8002a66:	331b      	adds	r3, #27
 8002a68:	2200      	movs	r2, #0
 8002a6a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002a6c:	78fb      	ldrb	r3, [r7, #3]
 8002a6e:	015a      	lsls	r2, r3, #5
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	4413      	add	r3, r2
 8002a74:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	78fa      	ldrb	r2, [r7, #3]
 8002a7c:	0151      	lsls	r1, r2, #5
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	440a      	add	r2, r1
 8002a82:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a8a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002a8c:	78fb      	ldrb	r3, [r7, #3]
 8002a8e:	015a      	lsls	r2, r3, #5
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	4413      	add	r3, r2
 8002a94:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a98:	68db      	ldr	r3, [r3, #12]
 8002a9a:	78fa      	ldrb	r2, [r7, #3]
 8002a9c:	0151      	lsls	r1, r2, #5
 8002a9e:	693a      	ldr	r2, [r7, #16]
 8002aa0:	440a      	add	r2, r1
 8002aa2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002aa6:	f043 0320 	orr.w	r3, r3, #32
 8002aaa:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002aac:	78fb      	ldrb	r3, [r7, #3]
 8002aae:	015a      	lsls	r2, r3, #5
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ab8:	461a      	mov	r2, r3
 8002aba:	2310      	movs	r3, #16
 8002abc:	6093      	str	r3, [r2, #8]
 8002abe:	e000      	b.n	8002ac2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002ac0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002ac2:	3718      	adds	r7, #24
 8002ac4:	46bd      	mov	sp, r7
 8002ac6:	bd80      	pop	{r7, pc}

08002ac8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b086      	sub	sp, #24
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	6078      	str	r0, [r7, #4]
 8002ad0:	460b      	mov	r3, r1
 8002ad2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ada:	697b      	ldr	r3, [r7, #20]
 8002adc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	78fa      	ldrb	r2, [r7, #3]
 8002ae4:	4611      	mov	r1, r2
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f002 fc04 	bl	80052f4 <USB_ReadChInterrupts>
 8002aec:	4603      	mov	r3, r0
 8002aee:	f003 0304 	and.w	r3, r3, #4
 8002af2:	2b04      	cmp	r3, #4
 8002af4:	d11b      	bne.n	8002b2e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002af6:	78fb      	ldrb	r3, [r7, #3]
 8002af8:	015a      	lsls	r2, r3, #5
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	4413      	add	r3, r2
 8002afe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b02:	461a      	mov	r2, r3
 8002b04:	2304      	movs	r3, #4
 8002b06:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002b08:	78fa      	ldrb	r2, [r7, #3]
 8002b0a:	6879      	ldr	r1, [r7, #4]
 8002b0c:	4613      	mov	r3, r2
 8002b0e:	011b      	lsls	r3, r3, #4
 8002b10:	1a9b      	subs	r3, r3, r2
 8002b12:	009b      	lsls	r3, r3, #2
 8002b14:	440b      	add	r3, r1
 8002b16:	334d      	adds	r3, #77	; 0x4d
 8002b18:	2207      	movs	r2, #7
 8002b1a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	78fa      	ldrb	r2, [r7, #3]
 8002b22:	4611      	mov	r1, r2
 8002b24:	4618      	mov	r0, r3
 8002b26:	f003 f926 	bl	8005d76 <USB_HC_Halt>
 8002b2a:	f000 bc6f 	b.w	800340c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	78fa      	ldrb	r2, [r7, #3]
 8002b34:	4611      	mov	r1, r2
 8002b36:	4618      	mov	r0, r3
 8002b38:	f002 fbdc 	bl	80052f4 <USB_ReadChInterrupts>
 8002b3c:	4603      	mov	r3, r0
 8002b3e:	f003 0320 	and.w	r3, r3, #32
 8002b42:	2b20      	cmp	r3, #32
 8002b44:	f040 8082 	bne.w	8002c4c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002b48:	78fb      	ldrb	r3, [r7, #3]
 8002b4a:	015a      	lsls	r2, r3, #5
 8002b4c:	693b      	ldr	r3, [r7, #16]
 8002b4e:	4413      	add	r3, r2
 8002b50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b54:	461a      	mov	r2, r3
 8002b56:	2320      	movs	r3, #32
 8002b58:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 8002b5a:	78fa      	ldrb	r2, [r7, #3]
 8002b5c:	6879      	ldr	r1, [r7, #4]
 8002b5e:	4613      	mov	r3, r2
 8002b60:	011b      	lsls	r3, r3, #4
 8002b62:	1a9b      	subs	r3, r3, r2
 8002b64:	009b      	lsls	r3, r3, #2
 8002b66:	440b      	add	r3, r1
 8002b68:	3319      	adds	r3, #25
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b01      	cmp	r3, #1
 8002b6e:	d124      	bne.n	8002bba <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8002b70:	78fa      	ldrb	r2, [r7, #3]
 8002b72:	6879      	ldr	r1, [r7, #4]
 8002b74:	4613      	mov	r3, r2
 8002b76:	011b      	lsls	r3, r3, #4
 8002b78:	1a9b      	subs	r3, r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	440b      	add	r3, r1
 8002b7e:	3319      	adds	r3, #25
 8002b80:	2200      	movs	r2, #0
 8002b82:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002b84:	78fa      	ldrb	r2, [r7, #3]
 8002b86:	6879      	ldr	r1, [r7, #4]
 8002b88:	4613      	mov	r3, r2
 8002b8a:	011b      	lsls	r3, r3, #4
 8002b8c:	1a9b      	subs	r3, r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	440b      	add	r3, r1
 8002b92:	334c      	adds	r3, #76	; 0x4c
 8002b94:	2202      	movs	r2, #2
 8002b96:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002b98:	78fa      	ldrb	r2, [r7, #3]
 8002b9a:	6879      	ldr	r1, [r7, #4]
 8002b9c:	4613      	mov	r3, r2
 8002b9e:	011b      	lsls	r3, r3, #4
 8002ba0:	1a9b      	subs	r3, r3, r2
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	440b      	add	r3, r1
 8002ba6:	334d      	adds	r3, #77	; 0x4d
 8002ba8:	2203      	movs	r2, #3
 8002baa:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	78fa      	ldrb	r2, [r7, #3]
 8002bb2:	4611      	mov	r1, r2
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f003 f8de 	bl	8005d76 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 8002bba:	78fa      	ldrb	r2, [r7, #3]
 8002bbc:	6879      	ldr	r1, [r7, #4]
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	011b      	lsls	r3, r3, #4
 8002bc2:	1a9b      	subs	r3, r3, r2
 8002bc4:	009b      	lsls	r3, r3, #2
 8002bc6:	440b      	add	r3, r1
 8002bc8:	331a      	adds	r3, #26
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	2b01      	cmp	r3, #1
 8002bce:	f040 841d 	bne.w	800340c <HCD_HC_OUT_IRQHandler+0x944>
 8002bd2:	78fa      	ldrb	r2, [r7, #3]
 8002bd4:	6879      	ldr	r1, [r7, #4]
 8002bd6:	4613      	mov	r3, r2
 8002bd8:	011b      	lsls	r3, r3, #4
 8002bda:	1a9b      	subs	r3, r3, r2
 8002bdc:	009b      	lsls	r3, r3, #2
 8002bde:	440b      	add	r3, r1
 8002be0:	331b      	adds	r3, #27
 8002be2:	781b      	ldrb	r3, [r3, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	f040 8411 	bne.w	800340c <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 8002bea:	78fa      	ldrb	r2, [r7, #3]
 8002bec:	6879      	ldr	r1, [r7, #4]
 8002bee:	4613      	mov	r3, r2
 8002bf0:	011b      	lsls	r3, r3, #4
 8002bf2:	1a9b      	subs	r3, r3, r2
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	440b      	add	r3, r1
 8002bf8:	3326      	adds	r3, #38	; 0x26
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	2b01      	cmp	r3, #1
 8002bfe:	d009      	beq.n	8002c14 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8002c00:	78fa      	ldrb	r2, [r7, #3]
 8002c02:	6879      	ldr	r1, [r7, #4]
 8002c04:	4613      	mov	r3, r2
 8002c06:	011b      	lsls	r3, r3, #4
 8002c08:	1a9b      	subs	r3, r3, r2
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	440b      	add	r3, r1
 8002c0e:	331b      	adds	r3, #27
 8002c10:	2201      	movs	r2, #1
 8002c12:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8002c14:	78fa      	ldrb	r2, [r7, #3]
 8002c16:	6879      	ldr	r1, [r7, #4]
 8002c18:	4613      	mov	r3, r2
 8002c1a:	011b      	lsls	r3, r3, #4
 8002c1c:	1a9b      	subs	r3, r3, r2
 8002c1e:	009b      	lsls	r3, r3, #2
 8002c20:	440b      	add	r3, r1
 8002c22:	334d      	adds	r3, #77	; 0x4d
 8002c24:	2203      	movs	r2, #3
 8002c26:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	78fa      	ldrb	r2, [r7, #3]
 8002c2e:	4611      	mov	r1, r2
 8002c30:	4618      	mov	r0, r3
 8002c32:	f003 f8a0 	bl	8005d76 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8002c36:	78fa      	ldrb	r2, [r7, #3]
 8002c38:	6879      	ldr	r1, [r7, #4]
 8002c3a:	4613      	mov	r3, r2
 8002c3c:	011b      	lsls	r3, r3, #4
 8002c3e:	1a9b      	subs	r3, r3, r2
 8002c40:	009b      	lsls	r3, r3, #2
 8002c42:	440b      	add	r3, r1
 8002c44:	3344      	adds	r3, #68	; 0x44
 8002c46:	2200      	movs	r2, #0
 8002c48:	601a      	str	r2, [r3, #0]
 8002c4a:	e3df      	b.n	800340c <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	78fa      	ldrb	r2, [r7, #3]
 8002c52:	4611      	mov	r1, r2
 8002c54:	4618      	mov	r0, r3
 8002c56:	f002 fb4d 	bl	80052f4 <USB_ReadChInterrupts>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002c60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002c64:	d111      	bne.n	8002c8a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002c66:	78fb      	ldrb	r3, [r7, #3]
 8002c68:	015a      	lsls	r2, r3, #5
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	4413      	add	r3, r2
 8002c6e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c72:	461a      	mov	r2, r3
 8002c74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002c78:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	78fa      	ldrb	r2, [r7, #3]
 8002c80:	4611      	mov	r1, r2
 8002c82:	4618      	mov	r0, r3
 8002c84:	f003 f877 	bl	8005d76 <USB_HC_Halt>
 8002c88:	e3c0      	b.n	800340c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	78fa      	ldrb	r2, [r7, #3]
 8002c90:	4611      	mov	r1, r2
 8002c92:	4618      	mov	r0, r3
 8002c94:	f002 fb2e 	bl	80052f4 <USB_ReadChInterrupts>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	f003 0301 	and.w	r3, r3, #1
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d168      	bne.n	8002d74 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002ca2:	78fa      	ldrb	r2, [r7, #3]
 8002ca4:	6879      	ldr	r1, [r7, #4]
 8002ca6:	4613      	mov	r3, r2
 8002ca8:	011b      	lsls	r3, r3, #4
 8002caa:	1a9b      	subs	r3, r3, r2
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	440b      	add	r3, r1
 8002cb0:	3344      	adds	r3, #68	; 0x44
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	78fa      	ldrb	r2, [r7, #3]
 8002cbc:	4611      	mov	r1, r2
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f002 fb18 	bl	80052f4 <USB_ReadChInterrupts>
 8002cc4:	4603      	mov	r3, r0
 8002cc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002cca:	2b40      	cmp	r3, #64	; 0x40
 8002ccc:	d112      	bne.n	8002cf4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002cce:	78fa      	ldrb	r2, [r7, #3]
 8002cd0:	6879      	ldr	r1, [r7, #4]
 8002cd2:	4613      	mov	r3, r2
 8002cd4:	011b      	lsls	r3, r3, #4
 8002cd6:	1a9b      	subs	r3, r3, r2
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	440b      	add	r3, r1
 8002cdc:	3319      	adds	r3, #25
 8002cde:	2201      	movs	r2, #1
 8002ce0:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002ce2:	78fb      	ldrb	r3, [r7, #3]
 8002ce4:	015a      	lsls	r2, r3, #5
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	4413      	add	r3, r2
 8002cea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cee:	461a      	mov	r2, r3
 8002cf0:	2340      	movs	r3, #64	; 0x40
 8002cf2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8002cf4:	78fa      	ldrb	r2, [r7, #3]
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	011b      	lsls	r3, r3, #4
 8002cfc:	1a9b      	subs	r3, r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	440b      	add	r3, r1
 8002d02:	331b      	adds	r3, #27
 8002d04:	781b      	ldrb	r3, [r3, #0]
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d019      	beq.n	8002d3e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002d0a:	78fa      	ldrb	r2, [r7, #3]
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	1a9b      	subs	r3, r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	440b      	add	r3, r1
 8002d18:	331b      	adds	r3, #27
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002d1e:	78fb      	ldrb	r3, [r7, #3]
 8002d20:	015a      	lsls	r2, r3, #5
 8002d22:	693b      	ldr	r3, [r7, #16]
 8002d24:	4413      	add	r3, r2
 8002d26:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	78fa      	ldrb	r2, [r7, #3]
 8002d2e:	0151      	lsls	r1, r2, #5
 8002d30:	693a      	ldr	r2, [r7, #16]
 8002d32:	440a      	add	r2, r1
 8002d34:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002d38:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d3c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002d3e:	78fb      	ldrb	r3, [r7, #3]
 8002d40:	015a      	lsls	r2, r3, #5
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	4413      	add	r3, r2
 8002d46:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8002d50:	78fa      	ldrb	r2, [r7, #3]
 8002d52:	6879      	ldr	r1, [r7, #4]
 8002d54:	4613      	mov	r3, r2
 8002d56:	011b      	lsls	r3, r3, #4
 8002d58:	1a9b      	subs	r3, r3, r2
 8002d5a:	009b      	lsls	r3, r3, #2
 8002d5c:	440b      	add	r3, r1
 8002d5e:	334d      	adds	r3, #77	; 0x4d
 8002d60:	2201      	movs	r2, #1
 8002d62:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	78fa      	ldrb	r2, [r7, #3]
 8002d6a:	4611      	mov	r1, r2
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	f003 f802 	bl	8005d76 <USB_HC_Halt>
 8002d72:	e34b      	b.n	800340c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	78fa      	ldrb	r2, [r7, #3]
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f002 fab9 	bl	80052f4 <USB_ReadChInterrupts>
 8002d82:	4603      	mov	r3, r0
 8002d84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d88:	2b40      	cmp	r3, #64	; 0x40
 8002d8a:	d139      	bne.n	8002e00 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 8002d8c:	78fa      	ldrb	r2, [r7, #3]
 8002d8e:	6879      	ldr	r1, [r7, #4]
 8002d90:	4613      	mov	r3, r2
 8002d92:	011b      	lsls	r3, r3, #4
 8002d94:	1a9b      	subs	r3, r3, r2
 8002d96:	009b      	lsls	r3, r3, #2
 8002d98:	440b      	add	r3, r1
 8002d9a:	334d      	adds	r3, #77	; 0x4d
 8002d9c:	2205      	movs	r2, #5
 8002d9e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002da0:	78fa      	ldrb	r2, [r7, #3]
 8002da2:	6879      	ldr	r1, [r7, #4]
 8002da4:	4613      	mov	r3, r2
 8002da6:	011b      	lsls	r3, r3, #4
 8002da8:	1a9b      	subs	r3, r3, r2
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	440b      	add	r3, r1
 8002dae:	331a      	adds	r3, #26
 8002db0:	781b      	ldrb	r3, [r3, #0]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d109      	bne.n	8002dca <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8002db6:	78fa      	ldrb	r2, [r7, #3]
 8002db8:	6879      	ldr	r1, [r7, #4]
 8002dba:	4613      	mov	r3, r2
 8002dbc:	011b      	lsls	r3, r3, #4
 8002dbe:	1a9b      	subs	r3, r3, r2
 8002dc0:	009b      	lsls	r3, r3, #2
 8002dc2:	440b      	add	r3, r1
 8002dc4:	3319      	adds	r3, #25
 8002dc6:	2201      	movs	r2, #1
 8002dc8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 8002dca:	78fa      	ldrb	r2, [r7, #3]
 8002dcc:	6879      	ldr	r1, [r7, #4]
 8002dce:	4613      	mov	r3, r2
 8002dd0:	011b      	lsls	r3, r3, #4
 8002dd2:	1a9b      	subs	r3, r3, r2
 8002dd4:	009b      	lsls	r3, r3, #2
 8002dd6:	440b      	add	r3, r1
 8002dd8:	3344      	adds	r3, #68	; 0x44
 8002dda:	2200      	movs	r2, #0
 8002ddc:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	78fa      	ldrb	r2, [r7, #3]
 8002de4:	4611      	mov	r1, r2
 8002de6:	4618      	mov	r0, r3
 8002de8:	f002 ffc5 	bl	8005d76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002dec:	78fb      	ldrb	r3, [r7, #3]
 8002dee:	015a      	lsls	r2, r3, #5
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	4413      	add	r3, r2
 8002df4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002df8:	461a      	mov	r2, r3
 8002dfa:	2340      	movs	r3, #64	; 0x40
 8002dfc:	6093      	str	r3, [r2, #8]
 8002dfe:	e305      	b.n	800340c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	78fa      	ldrb	r2, [r7, #3]
 8002e06:	4611      	mov	r1, r2
 8002e08:	4618      	mov	r0, r3
 8002e0a:	f002 fa73 	bl	80052f4 <USB_ReadChInterrupts>
 8002e0e:	4603      	mov	r3, r0
 8002e10:	f003 0308 	and.w	r3, r3, #8
 8002e14:	2b08      	cmp	r3, #8
 8002e16:	d11a      	bne.n	8002e4e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002e18:	78fb      	ldrb	r3, [r7, #3]
 8002e1a:	015a      	lsls	r2, r3, #5
 8002e1c:	693b      	ldr	r3, [r7, #16]
 8002e1e:	4413      	add	r3, r2
 8002e20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002e24:	461a      	mov	r2, r3
 8002e26:	2308      	movs	r3, #8
 8002e28:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002e2a:	78fa      	ldrb	r2, [r7, #3]
 8002e2c:	6879      	ldr	r1, [r7, #4]
 8002e2e:	4613      	mov	r3, r2
 8002e30:	011b      	lsls	r3, r3, #4
 8002e32:	1a9b      	subs	r3, r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	440b      	add	r3, r1
 8002e38:	334d      	adds	r3, #77	; 0x4d
 8002e3a:	2206      	movs	r2, #6
 8002e3c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	78fa      	ldrb	r2, [r7, #3]
 8002e44:	4611      	mov	r1, r2
 8002e46:	4618      	mov	r0, r3
 8002e48:	f002 ff95 	bl	8005d76 <USB_HC_Halt>
 8002e4c:	e2de      	b.n	800340c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	78fa      	ldrb	r2, [r7, #3]
 8002e54:	4611      	mov	r1, r2
 8002e56:	4618      	mov	r0, r3
 8002e58:	f002 fa4c 	bl	80052f4 <USB_ReadChInterrupts>
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	f003 0310 	and.w	r3, r3, #16
 8002e62:	2b10      	cmp	r3, #16
 8002e64:	d144      	bne.n	8002ef0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	6879      	ldr	r1, [r7, #4]
 8002e6a:	4613      	mov	r3, r2
 8002e6c:	011b      	lsls	r3, r3, #4
 8002e6e:	1a9b      	subs	r3, r3, r2
 8002e70:	009b      	lsls	r3, r3, #2
 8002e72:	440b      	add	r3, r1
 8002e74:	3344      	adds	r3, #68	; 0x44
 8002e76:	2200      	movs	r2, #0
 8002e78:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 8002e7a:	78fa      	ldrb	r2, [r7, #3]
 8002e7c:	6879      	ldr	r1, [r7, #4]
 8002e7e:	4613      	mov	r3, r2
 8002e80:	011b      	lsls	r3, r3, #4
 8002e82:	1a9b      	subs	r3, r3, r2
 8002e84:	009b      	lsls	r3, r3, #2
 8002e86:	440b      	add	r3, r1
 8002e88:	334d      	adds	r3, #77	; 0x4d
 8002e8a:	2204      	movs	r2, #4
 8002e8c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 8002e8e:	78fa      	ldrb	r2, [r7, #3]
 8002e90:	6879      	ldr	r1, [r7, #4]
 8002e92:	4613      	mov	r3, r2
 8002e94:	011b      	lsls	r3, r3, #4
 8002e96:	1a9b      	subs	r3, r3, r2
 8002e98:	009b      	lsls	r3, r3, #2
 8002e9a:	440b      	add	r3, r1
 8002e9c:	3319      	adds	r3, #25
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d114      	bne.n	8002ece <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8002ea4:	78fa      	ldrb	r2, [r7, #3]
 8002ea6:	6879      	ldr	r1, [r7, #4]
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	011b      	lsls	r3, r3, #4
 8002eac:	1a9b      	subs	r3, r3, r2
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	440b      	add	r3, r1
 8002eb2:	3318      	adds	r3, #24
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d109      	bne.n	8002ece <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 8002eba:	78fa      	ldrb	r2, [r7, #3]
 8002ebc:	6879      	ldr	r1, [r7, #4]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	011b      	lsls	r3, r3, #4
 8002ec2:	1a9b      	subs	r3, r3, r2
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	440b      	add	r3, r1
 8002ec8:	3319      	adds	r3, #25
 8002eca:	2201      	movs	r2, #1
 8002ecc:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	78fa      	ldrb	r2, [r7, #3]
 8002ed4:	4611      	mov	r1, r2
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f002 ff4d 	bl	8005d76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002edc:	78fb      	ldrb	r3, [r7, #3]
 8002ede:	015a      	lsls	r2, r3, #5
 8002ee0:	693b      	ldr	r3, [r7, #16]
 8002ee2:	4413      	add	r3, r2
 8002ee4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ee8:	461a      	mov	r2, r3
 8002eea:	2310      	movs	r3, #16
 8002eec:	6093      	str	r3, [r2, #8]
 8002eee:	e28d      	b.n	800340c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	78fa      	ldrb	r2, [r7, #3]
 8002ef6:	4611      	mov	r1, r2
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f002 f9fb 	bl	80052f4 <USB_ReadChInterrupts>
 8002efe:	4603      	mov	r3, r0
 8002f00:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f04:	2b80      	cmp	r3, #128	; 0x80
 8002f06:	d169      	bne.n	8002fdc <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	799b      	ldrb	r3, [r3, #6]
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d111      	bne.n	8002f34 <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8002f10:	78fa      	ldrb	r2, [r7, #3]
 8002f12:	6879      	ldr	r1, [r7, #4]
 8002f14:	4613      	mov	r3, r2
 8002f16:	011b      	lsls	r3, r3, #4
 8002f18:	1a9b      	subs	r3, r3, r2
 8002f1a:	009b      	lsls	r3, r3, #2
 8002f1c:	440b      	add	r3, r1
 8002f1e:	334d      	adds	r3, #77	; 0x4d
 8002f20:	2207      	movs	r2, #7
 8002f22:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	78fa      	ldrb	r2, [r7, #3]
 8002f2a:	4611      	mov	r1, r2
 8002f2c:	4618      	mov	r0, r3
 8002f2e:	f002 ff22 	bl	8005d76 <USB_HC_Halt>
 8002f32:	e049      	b.n	8002fc8 <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8002f34:	78fa      	ldrb	r2, [r7, #3]
 8002f36:	6879      	ldr	r1, [r7, #4]
 8002f38:	4613      	mov	r3, r2
 8002f3a:	011b      	lsls	r3, r3, #4
 8002f3c:	1a9b      	subs	r3, r3, r2
 8002f3e:	009b      	lsls	r3, r3, #2
 8002f40:	440b      	add	r3, r1
 8002f42:	3344      	adds	r3, #68	; 0x44
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	1c59      	adds	r1, r3, #1
 8002f48:	6878      	ldr	r0, [r7, #4]
 8002f4a:	4613      	mov	r3, r2
 8002f4c:	011b      	lsls	r3, r3, #4
 8002f4e:	1a9b      	subs	r3, r3, r2
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	4403      	add	r3, r0
 8002f54:	3344      	adds	r3, #68	; 0x44
 8002f56:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002f58:	78fa      	ldrb	r2, [r7, #3]
 8002f5a:	6879      	ldr	r1, [r7, #4]
 8002f5c:	4613      	mov	r3, r2
 8002f5e:	011b      	lsls	r3, r3, #4
 8002f60:	1a9b      	subs	r3, r3, r2
 8002f62:	009b      	lsls	r3, r3, #2
 8002f64:	440b      	add	r3, r1
 8002f66:	3344      	adds	r3, #68	; 0x44
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	2b02      	cmp	r3, #2
 8002f6c:	d922      	bls.n	8002fb4 <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002f6e:	78fa      	ldrb	r2, [r7, #3]
 8002f70:	6879      	ldr	r1, [r7, #4]
 8002f72:	4613      	mov	r3, r2
 8002f74:	011b      	lsls	r3, r3, #4
 8002f76:	1a9b      	subs	r3, r3, r2
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	440b      	add	r3, r1
 8002f7c:	3344      	adds	r3, #68	; 0x44
 8002f7e:	2200      	movs	r2, #0
 8002f80:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002f82:	78fa      	ldrb	r2, [r7, #3]
 8002f84:	6879      	ldr	r1, [r7, #4]
 8002f86:	4613      	mov	r3, r2
 8002f88:	011b      	lsls	r3, r3, #4
 8002f8a:	1a9b      	subs	r3, r3, r2
 8002f8c:	009b      	lsls	r3, r3, #2
 8002f8e:	440b      	add	r3, r1
 8002f90:	334c      	adds	r3, #76	; 0x4c
 8002f92:	2204      	movs	r2, #4
 8002f94:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002f96:	78fa      	ldrb	r2, [r7, #3]
 8002f98:	6879      	ldr	r1, [r7, #4]
 8002f9a:	4613      	mov	r3, r2
 8002f9c:	011b      	lsls	r3, r3, #4
 8002f9e:	1a9b      	subs	r3, r3, r2
 8002fa0:	009b      	lsls	r3, r3, #2
 8002fa2:	440b      	add	r3, r1
 8002fa4:	334c      	adds	r3, #76	; 0x4c
 8002fa6:	781a      	ldrb	r2, [r3, #0]
 8002fa8:	78fb      	ldrb	r3, [r7, #3]
 8002faa:	4619      	mov	r1, r3
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f005 fa0f 	bl	80083d0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002fb2:	e009      	b.n	8002fc8 <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002fb4:	78fa      	ldrb	r2, [r7, #3]
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	011b      	lsls	r3, r3, #4
 8002fbc:	1a9b      	subs	r3, r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	334c      	adds	r3, #76	; 0x4c
 8002fc4:	2202      	movs	r2, #2
 8002fc6:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002fc8:	78fb      	ldrb	r3, [r7, #3]
 8002fca:	015a      	lsls	r2, r3, #5
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	4413      	add	r3, r2
 8002fd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fd4:	461a      	mov	r2, r3
 8002fd6:	2380      	movs	r3, #128	; 0x80
 8002fd8:	6093      	str	r3, [r2, #8]
 8002fda:	e217      	b.n	800340c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	78fa      	ldrb	r2, [r7, #3]
 8002fe2:	4611      	mov	r1, r2
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	f002 f985 	bl	80052f4 <USB_ReadChInterrupts>
 8002fea:	4603      	mov	r3, r0
 8002fec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ff0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ff4:	d11b      	bne.n	800302e <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8002ff6:	78fa      	ldrb	r2, [r7, #3]
 8002ff8:	6879      	ldr	r1, [r7, #4]
 8002ffa:	4613      	mov	r3, r2
 8002ffc:	011b      	lsls	r3, r3, #4
 8002ffe:	1a9b      	subs	r3, r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	440b      	add	r3, r1
 8003004:	334d      	adds	r3, #77	; 0x4d
 8003006:	2209      	movs	r2, #9
 8003008:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	78fa      	ldrb	r2, [r7, #3]
 8003010:	4611      	mov	r1, r2
 8003012:	4618      	mov	r0, r3
 8003014:	f002 feaf 	bl	8005d76 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003018:	78fb      	ldrb	r3, [r7, #3]
 800301a:	015a      	lsls	r2, r3, #5
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	4413      	add	r3, r2
 8003020:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003024:	461a      	mov	r2, r3
 8003026:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800302a:	6093      	str	r3, [r2, #8]
 800302c:	e1ee      	b.n	800340c <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	78fa      	ldrb	r2, [r7, #3]
 8003034:	4611      	mov	r1, r2
 8003036:	4618      	mov	r0, r3
 8003038:	f002 f95c 	bl	80052f4 <USB_ReadChInterrupts>
 800303c:	4603      	mov	r3, r0
 800303e:	f003 0302 	and.w	r3, r3, #2
 8003042:	2b02      	cmp	r3, #2
 8003044:	f040 81df 	bne.w	8003406 <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003048:	78fb      	ldrb	r3, [r7, #3]
 800304a:	015a      	lsls	r2, r3, #5
 800304c:	693b      	ldr	r3, [r7, #16]
 800304e:	4413      	add	r3, r2
 8003050:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003054:	461a      	mov	r2, r3
 8003056:	2302      	movs	r3, #2
 8003058:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800305a:	78fa      	ldrb	r2, [r7, #3]
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	011b      	lsls	r3, r3, #4
 8003062:	1a9b      	subs	r3, r3, r2
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	440b      	add	r3, r1
 8003068:	334d      	adds	r3, #77	; 0x4d
 800306a:	781b      	ldrb	r3, [r3, #0]
 800306c:	2b01      	cmp	r3, #1
 800306e:	f040 8093 	bne.w	8003198 <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003072:	78fa      	ldrb	r2, [r7, #3]
 8003074:	6879      	ldr	r1, [r7, #4]
 8003076:	4613      	mov	r3, r2
 8003078:	011b      	lsls	r3, r3, #4
 800307a:	1a9b      	subs	r3, r3, r2
 800307c:	009b      	lsls	r3, r3, #2
 800307e:	440b      	add	r3, r1
 8003080:	334d      	adds	r3, #77	; 0x4d
 8003082:	2202      	movs	r2, #2
 8003084:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003086:	78fa      	ldrb	r2, [r7, #3]
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	4613      	mov	r3, r2
 800308c:	011b      	lsls	r3, r3, #4
 800308e:	1a9b      	subs	r3, r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	440b      	add	r3, r1
 8003094:	334c      	adds	r3, #76	; 0x4c
 8003096:	2201      	movs	r2, #1
 8003098:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800309a:	78fa      	ldrb	r2, [r7, #3]
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	4613      	mov	r3, r2
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	1a9b      	subs	r3, r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	440b      	add	r3, r1
 80030a8:	3326      	adds	r3, #38	; 0x26
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	2b02      	cmp	r3, #2
 80030ae:	d00b      	beq.n	80030c8 <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 80030b0:	78fa      	ldrb	r2, [r7, #3]
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	4613      	mov	r3, r2
 80030b6:	011b      	lsls	r3, r3, #4
 80030b8:	1a9b      	subs	r3, r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	440b      	add	r3, r1
 80030be:	3326      	adds	r3, #38	; 0x26
 80030c0:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 80030c2:	2b03      	cmp	r3, #3
 80030c4:	f040 8190 	bne.w	80033e8 <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	799b      	ldrb	r3, [r3, #6]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d115      	bne.n	80030fc <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 80030d0:	78fa      	ldrb	r2, [r7, #3]
 80030d2:	6879      	ldr	r1, [r7, #4]
 80030d4:	4613      	mov	r3, r2
 80030d6:	011b      	lsls	r3, r3, #4
 80030d8:	1a9b      	subs	r3, r3, r2
 80030da:	009b      	lsls	r3, r3, #2
 80030dc:	440b      	add	r3, r1
 80030de:	333d      	adds	r3, #61	; 0x3d
 80030e0:	781b      	ldrb	r3, [r3, #0]
 80030e2:	78fa      	ldrb	r2, [r7, #3]
 80030e4:	f083 0301 	eor.w	r3, r3, #1
 80030e8:	b2d8      	uxtb	r0, r3
 80030ea:	6879      	ldr	r1, [r7, #4]
 80030ec:	4613      	mov	r3, r2
 80030ee:	011b      	lsls	r3, r3, #4
 80030f0:	1a9b      	subs	r3, r3, r2
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	440b      	add	r3, r1
 80030f6:	333d      	adds	r3, #61	; 0x3d
 80030f8:	4602      	mov	r2, r0
 80030fa:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	799b      	ldrb	r3, [r3, #6]
 8003100:	2b01      	cmp	r3, #1
 8003102:	f040 8171 	bne.w	80033e8 <HCD_HC_OUT_IRQHandler+0x920>
 8003106:	78fa      	ldrb	r2, [r7, #3]
 8003108:	6879      	ldr	r1, [r7, #4]
 800310a:	4613      	mov	r3, r2
 800310c:	011b      	lsls	r3, r3, #4
 800310e:	1a9b      	subs	r3, r3, r2
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	440b      	add	r3, r1
 8003114:	3334      	adds	r3, #52	; 0x34
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	2b00      	cmp	r3, #0
 800311a:	f000 8165 	beq.w	80033e8 <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 800311e:	78fa      	ldrb	r2, [r7, #3]
 8003120:	6879      	ldr	r1, [r7, #4]
 8003122:	4613      	mov	r3, r2
 8003124:	011b      	lsls	r3, r3, #4
 8003126:	1a9b      	subs	r3, r3, r2
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	440b      	add	r3, r1
 800312c:	3334      	adds	r3, #52	; 0x34
 800312e:	6819      	ldr	r1, [r3, #0]
 8003130:	78fa      	ldrb	r2, [r7, #3]
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	4613      	mov	r3, r2
 8003136:	011b      	lsls	r3, r3, #4
 8003138:	1a9b      	subs	r3, r3, r2
 800313a:	009b      	lsls	r3, r3, #2
 800313c:	4403      	add	r3, r0
 800313e:	3328      	adds	r3, #40	; 0x28
 8003140:	881b      	ldrh	r3, [r3, #0]
 8003142:	440b      	add	r3, r1
 8003144:	1e59      	subs	r1, r3, #1
 8003146:	78fa      	ldrb	r2, [r7, #3]
 8003148:	6878      	ldr	r0, [r7, #4]
 800314a:	4613      	mov	r3, r2
 800314c:	011b      	lsls	r3, r3, #4
 800314e:	1a9b      	subs	r3, r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	4403      	add	r3, r0
 8003154:	3328      	adds	r3, #40	; 0x28
 8003156:	881b      	ldrh	r3, [r3, #0]
 8003158:	fbb1 f3f3 	udiv	r3, r1, r3
 800315c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	f003 0301 	and.w	r3, r3, #1
 8003164:	2b00      	cmp	r3, #0
 8003166:	f000 813f 	beq.w	80033e8 <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800316a:	78fa      	ldrb	r2, [r7, #3]
 800316c:	6879      	ldr	r1, [r7, #4]
 800316e:	4613      	mov	r3, r2
 8003170:	011b      	lsls	r3, r3, #4
 8003172:	1a9b      	subs	r3, r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	440b      	add	r3, r1
 8003178:	333d      	adds	r3, #61	; 0x3d
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	78fa      	ldrb	r2, [r7, #3]
 800317e:	f083 0301 	eor.w	r3, r3, #1
 8003182:	b2d8      	uxtb	r0, r3
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	4613      	mov	r3, r2
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	440b      	add	r3, r1
 8003190:	333d      	adds	r3, #61	; 0x3d
 8003192:	4602      	mov	r2, r0
 8003194:	701a      	strb	r2, [r3, #0]
 8003196:	e127      	b.n	80033e8 <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003198:	78fa      	ldrb	r2, [r7, #3]
 800319a:	6879      	ldr	r1, [r7, #4]
 800319c:	4613      	mov	r3, r2
 800319e:	011b      	lsls	r3, r3, #4
 80031a0:	1a9b      	subs	r3, r3, r2
 80031a2:	009b      	lsls	r3, r3, #2
 80031a4:	440b      	add	r3, r1
 80031a6:	334d      	adds	r3, #77	; 0x4d
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	2b03      	cmp	r3, #3
 80031ac:	d120      	bne.n	80031f0 <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80031ae:	78fa      	ldrb	r2, [r7, #3]
 80031b0:	6879      	ldr	r1, [r7, #4]
 80031b2:	4613      	mov	r3, r2
 80031b4:	011b      	lsls	r3, r3, #4
 80031b6:	1a9b      	subs	r3, r3, r2
 80031b8:	009b      	lsls	r3, r3, #2
 80031ba:	440b      	add	r3, r1
 80031bc:	334d      	adds	r3, #77	; 0x4d
 80031be:	2202      	movs	r2, #2
 80031c0:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80031c2:	78fa      	ldrb	r2, [r7, #3]
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	4613      	mov	r3, r2
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	1a9b      	subs	r3, r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	440b      	add	r3, r1
 80031d0:	331b      	adds	r3, #27
 80031d2:	781b      	ldrb	r3, [r3, #0]
 80031d4:	2b01      	cmp	r3, #1
 80031d6:	f040 8107 	bne.w	80033e8 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80031da:	78fa      	ldrb	r2, [r7, #3]
 80031dc:	6879      	ldr	r1, [r7, #4]
 80031de:	4613      	mov	r3, r2
 80031e0:	011b      	lsls	r3, r3, #4
 80031e2:	1a9b      	subs	r3, r3, r2
 80031e4:	009b      	lsls	r3, r3, #2
 80031e6:	440b      	add	r3, r1
 80031e8:	334c      	adds	r3, #76	; 0x4c
 80031ea:	2202      	movs	r2, #2
 80031ec:	701a      	strb	r2, [r3, #0]
 80031ee:	e0fb      	b.n	80033e8 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80031f0:	78fa      	ldrb	r2, [r7, #3]
 80031f2:	6879      	ldr	r1, [r7, #4]
 80031f4:	4613      	mov	r3, r2
 80031f6:	011b      	lsls	r3, r3, #4
 80031f8:	1a9b      	subs	r3, r3, r2
 80031fa:	009b      	lsls	r3, r3, #2
 80031fc:	440b      	add	r3, r1
 80031fe:	334d      	adds	r3, #77	; 0x4d
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	2b04      	cmp	r3, #4
 8003204:	d13a      	bne.n	800327c <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003206:	78fa      	ldrb	r2, [r7, #3]
 8003208:	6879      	ldr	r1, [r7, #4]
 800320a:	4613      	mov	r3, r2
 800320c:	011b      	lsls	r3, r3, #4
 800320e:	1a9b      	subs	r3, r3, r2
 8003210:	009b      	lsls	r3, r3, #2
 8003212:	440b      	add	r3, r1
 8003214:	334d      	adds	r3, #77	; 0x4d
 8003216:	2202      	movs	r2, #2
 8003218:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800321a:	78fa      	ldrb	r2, [r7, #3]
 800321c:	6879      	ldr	r1, [r7, #4]
 800321e:	4613      	mov	r3, r2
 8003220:	011b      	lsls	r3, r3, #4
 8003222:	1a9b      	subs	r3, r3, r2
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	440b      	add	r3, r1
 8003228:	334c      	adds	r3, #76	; 0x4c
 800322a:	2202      	movs	r2, #2
 800322c:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 800322e:	78fa      	ldrb	r2, [r7, #3]
 8003230:	6879      	ldr	r1, [r7, #4]
 8003232:	4613      	mov	r3, r2
 8003234:	011b      	lsls	r3, r3, #4
 8003236:	1a9b      	subs	r3, r3, r2
 8003238:	009b      	lsls	r3, r3, #2
 800323a:	440b      	add	r3, r1
 800323c:	331b      	adds	r3, #27
 800323e:	781b      	ldrb	r3, [r3, #0]
 8003240:	2b01      	cmp	r3, #1
 8003242:	f040 80d1 	bne.w	80033e8 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8003246:	78fa      	ldrb	r2, [r7, #3]
 8003248:	6879      	ldr	r1, [r7, #4]
 800324a:	4613      	mov	r3, r2
 800324c:	011b      	lsls	r3, r3, #4
 800324e:	1a9b      	subs	r3, r3, r2
 8003250:	009b      	lsls	r3, r3, #2
 8003252:	440b      	add	r3, r1
 8003254:	331b      	adds	r3, #27
 8003256:	2200      	movs	r2, #0
 8003258:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800325a:	78fb      	ldrb	r3, [r7, #3]
 800325c:	015a      	lsls	r2, r3, #5
 800325e:	693b      	ldr	r3, [r7, #16]
 8003260:	4413      	add	r3, r2
 8003262:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003266:	685b      	ldr	r3, [r3, #4]
 8003268:	78fa      	ldrb	r2, [r7, #3]
 800326a:	0151      	lsls	r1, r2, #5
 800326c:	693a      	ldr	r2, [r7, #16]
 800326e:	440a      	add	r2, r1
 8003270:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003274:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003278:	6053      	str	r3, [r2, #4]
 800327a:	e0b5      	b.n	80033e8 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800327c:	78fa      	ldrb	r2, [r7, #3]
 800327e:	6879      	ldr	r1, [r7, #4]
 8003280:	4613      	mov	r3, r2
 8003282:	011b      	lsls	r3, r3, #4
 8003284:	1a9b      	subs	r3, r3, r2
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	440b      	add	r3, r1
 800328a:	334d      	adds	r3, #77	; 0x4d
 800328c:	781b      	ldrb	r3, [r3, #0]
 800328e:	2b05      	cmp	r3, #5
 8003290:	d114      	bne.n	80032bc <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003292:	78fa      	ldrb	r2, [r7, #3]
 8003294:	6879      	ldr	r1, [r7, #4]
 8003296:	4613      	mov	r3, r2
 8003298:	011b      	lsls	r3, r3, #4
 800329a:	1a9b      	subs	r3, r3, r2
 800329c:	009b      	lsls	r3, r3, #2
 800329e:	440b      	add	r3, r1
 80032a0:	334d      	adds	r3, #77	; 0x4d
 80032a2:	2202      	movs	r2, #2
 80032a4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 80032a6:	78fa      	ldrb	r2, [r7, #3]
 80032a8:	6879      	ldr	r1, [r7, #4]
 80032aa:	4613      	mov	r3, r2
 80032ac:	011b      	lsls	r3, r3, #4
 80032ae:	1a9b      	subs	r3, r3, r2
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	440b      	add	r3, r1
 80032b4:	334c      	adds	r3, #76	; 0x4c
 80032b6:	2202      	movs	r2, #2
 80032b8:	701a      	strb	r2, [r3, #0]
 80032ba:	e095      	b.n	80033e8 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80032bc:	78fa      	ldrb	r2, [r7, #3]
 80032be:	6879      	ldr	r1, [r7, #4]
 80032c0:	4613      	mov	r3, r2
 80032c2:	011b      	lsls	r3, r3, #4
 80032c4:	1a9b      	subs	r3, r3, r2
 80032c6:	009b      	lsls	r3, r3, #2
 80032c8:	440b      	add	r3, r1
 80032ca:	334d      	adds	r3, #77	; 0x4d
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	2b06      	cmp	r3, #6
 80032d0:	d114      	bne.n	80032fc <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80032d2:	78fa      	ldrb	r2, [r7, #3]
 80032d4:	6879      	ldr	r1, [r7, #4]
 80032d6:	4613      	mov	r3, r2
 80032d8:	011b      	lsls	r3, r3, #4
 80032da:	1a9b      	subs	r3, r3, r2
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	440b      	add	r3, r1
 80032e0:	334d      	adds	r3, #77	; 0x4d
 80032e2:	2202      	movs	r2, #2
 80032e4:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 80032e6:	78fa      	ldrb	r2, [r7, #3]
 80032e8:	6879      	ldr	r1, [r7, #4]
 80032ea:	4613      	mov	r3, r2
 80032ec:	011b      	lsls	r3, r3, #4
 80032ee:	1a9b      	subs	r3, r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	440b      	add	r3, r1
 80032f4:	334c      	adds	r3, #76	; 0x4c
 80032f6:	2205      	movs	r2, #5
 80032f8:	701a      	strb	r2, [r3, #0]
 80032fa:	e075      	b.n	80033e8 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80032fc:	78fa      	ldrb	r2, [r7, #3]
 80032fe:	6879      	ldr	r1, [r7, #4]
 8003300:	4613      	mov	r3, r2
 8003302:	011b      	lsls	r3, r3, #4
 8003304:	1a9b      	subs	r3, r3, r2
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	440b      	add	r3, r1
 800330a:	334d      	adds	r3, #77	; 0x4d
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	2b07      	cmp	r3, #7
 8003310:	d00a      	beq.n	8003328 <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003312:	78fa      	ldrb	r2, [r7, #3]
 8003314:	6879      	ldr	r1, [r7, #4]
 8003316:	4613      	mov	r3, r2
 8003318:	011b      	lsls	r3, r3, #4
 800331a:	1a9b      	subs	r3, r3, r2
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	440b      	add	r3, r1
 8003320:	334d      	adds	r3, #77	; 0x4d
 8003322:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003324:	2b09      	cmp	r3, #9
 8003326:	d170      	bne.n	800340a <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003328:	78fa      	ldrb	r2, [r7, #3]
 800332a:	6879      	ldr	r1, [r7, #4]
 800332c:	4613      	mov	r3, r2
 800332e:	011b      	lsls	r3, r3, #4
 8003330:	1a9b      	subs	r3, r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	440b      	add	r3, r1
 8003336:	334d      	adds	r3, #77	; 0x4d
 8003338:	2202      	movs	r2, #2
 800333a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800333c:	78fa      	ldrb	r2, [r7, #3]
 800333e:	6879      	ldr	r1, [r7, #4]
 8003340:	4613      	mov	r3, r2
 8003342:	011b      	lsls	r3, r3, #4
 8003344:	1a9b      	subs	r3, r3, r2
 8003346:	009b      	lsls	r3, r3, #2
 8003348:	440b      	add	r3, r1
 800334a:	3344      	adds	r3, #68	; 0x44
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	1c59      	adds	r1, r3, #1
 8003350:	6878      	ldr	r0, [r7, #4]
 8003352:	4613      	mov	r3, r2
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	4403      	add	r3, r0
 800335c:	3344      	adds	r3, #68	; 0x44
 800335e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003360:	78fa      	ldrb	r2, [r7, #3]
 8003362:	6879      	ldr	r1, [r7, #4]
 8003364:	4613      	mov	r3, r2
 8003366:	011b      	lsls	r3, r3, #4
 8003368:	1a9b      	subs	r3, r3, r2
 800336a:	009b      	lsls	r3, r3, #2
 800336c:	440b      	add	r3, r1
 800336e:	3344      	adds	r3, #68	; 0x44
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	2b02      	cmp	r3, #2
 8003374:	d914      	bls.n	80033a0 <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003376:	78fa      	ldrb	r2, [r7, #3]
 8003378:	6879      	ldr	r1, [r7, #4]
 800337a:	4613      	mov	r3, r2
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	1a9b      	subs	r3, r3, r2
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	440b      	add	r3, r1
 8003384:	3344      	adds	r3, #68	; 0x44
 8003386:	2200      	movs	r2, #0
 8003388:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800338a:	78fa      	ldrb	r2, [r7, #3]
 800338c:	6879      	ldr	r1, [r7, #4]
 800338e:	4613      	mov	r3, r2
 8003390:	011b      	lsls	r3, r3, #4
 8003392:	1a9b      	subs	r3, r3, r2
 8003394:	009b      	lsls	r3, r3, #2
 8003396:	440b      	add	r3, r1
 8003398:	334c      	adds	r3, #76	; 0x4c
 800339a:	2204      	movs	r2, #4
 800339c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800339e:	e022      	b.n	80033e6 <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80033a0:	78fa      	ldrb	r2, [r7, #3]
 80033a2:	6879      	ldr	r1, [r7, #4]
 80033a4:	4613      	mov	r3, r2
 80033a6:	011b      	lsls	r3, r3, #4
 80033a8:	1a9b      	subs	r3, r3, r2
 80033aa:	009b      	lsls	r3, r3, #2
 80033ac:	440b      	add	r3, r1
 80033ae:	334c      	adds	r3, #76	; 0x4c
 80033b0:	2202      	movs	r2, #2
 80033b2:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 80033b4:	78fb      	ldrb	r3, [r7, #3]
 80033b6:	015a      	lsls	r2, r3, #5
 80033b8:	693b      	ldr	r3, [r7, #16]
 80033ba:	4413      	add	r3, r2
 80033bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80033ca:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80033d2:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 80033d4:	78fb      	ldrb	r3, [r7, #3]
 80033d6:	015a      	lsls	r2, r3, #5
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	4413      	add	r3, r2
 80033dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80033e0:	461a      	mov	r2, r3
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80033e6:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80033e8:	78fa      	ldrb	r2, [r7, #3]
 80033ea:	6879      	ldr	r1, [r7, #4]
 80033ec:	4613      	mov	r3, r2
 80033ee:	011b      	lsls	r3, r3, #4
 80033f0:	1a9b      	subs	r3, r3, r2
 80033f2:	009b      	lsls	r3, r3, #2
 80033f4:	440b      	add	r3, r1
 80033f6:	334c      	adds	r3, #76	; 0x4c
 80033f8:	781a      	ldrb	r2, [r3, #0]
 80033fa:	78fb      	ldrb	r3, [r7, #3]
 80033fc:	4619      	mov	r1, r3
 80033fe:	6878      	ldr	r0, [r7, #4]
 8003400:	f004 ffe6 	bl	80083d0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8003404:	e002      	b.n	800340c <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8003406:	bf00      	nop
 8003408:	e000      	b.n	800340c <HCD_HC_OUT_IRQHandler+0x944>
      return;
 800340a:	bf00      	nop
  }
}
 800340c:	3718      	adds	r7, #24
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}

08003412 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003412:	b580      	push	{r7, lr}
 8003414:	b08a      	sub	sp, #40	; 0x28
 8003416:	af00      	add	r7, sp, #0
 8003418:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003422:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	6a1b      	ldr	r3, [r3, #32]
 800342a:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 800342c:	69fb      	ldr	r3, [r7, #28]
 800342e:	f003 030f 	and.w	r3, r3, #15
 8003432:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8003434:	69fb      	ldr	r3, [r7, #28]
 8003436:	0c5b      	lsrs	r3, r3, #17
 8003438:	f003 030f 	and.w	r3, r3, #15
 800343c:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 800343e:	69fb      	ldr	r3, [r7, #28]
 8003440:	091b      	lsrs	r3, r3, #4
 8003442:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003446:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8003448:	697b      	ldr	r3, [r7, #20]
 800344a:	2b02      	cmp	r3, #2
 800344c:	d004      	beq.n	8003458 <HCD_RXQLVL_IRQHandler+0x46>
 800344e:	697b      	ldr	r3, [r7, #20]
 8003450:	2b05      	cmp	r3, #5
 8003452:	f000 80b6 	beq.w	80035c2 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003456:	e0b7      	b.n	80035c8 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003458:	693b      	ldr	r3, [r7, #16]
 800345a:	2b00      	cmp	r3, #0
 800345c:	f000 80b3 	beq.w	80035c6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003460:	6879      	ldr	r1, [r7, #4]
 8003462:	69ba      	ldr	r2, [r7, #24]
 8003464:	4613      	mov	r3, r2
 8003466:	011b      	lsls	r3, r3, #4
 8003468:	1a9b      	subs	r3, r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	440b      	add	r3, r1
 800346e:	332c      	adds	r3, #44	; 0x2c
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	2b00      	cmp	r3, #0
 8003474:	f000 80a7 	beq.w	80035c6 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003478:	6879      	ldr	r1, [r7, #4]
 800347a:	69ba      	ldr	r2, [r7, #24]
 800347c:	4613      	mov	r3, r2
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	3338      	adds	r3, #56	; 0x38
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	693b      	ldr	r3, [r7, #16]
 800348c:	18d1      	adds	r1, r2, r3
 800348e:	6878      	ldr	r0, [r7, #4]
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	4613      	mov	r3, r2
 8003494:	011b      	lsls	r3, r3, #4
 8003496:	1a9b      	subs	r3, r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	4403      	add	r3, r0
 800349c:	3334      	adds	r3, #52	; 0x34
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4299      	cmp	r1, r3
 80034a2:	f200 8083 	bhi.w	80035ac <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6818      	ldr	r0, [r3, #0]
 80034aa:	6879      	ldr	r1, [r7, #4]
 80034ac:	69ba      	ldr	r2, [r7, #24]
 80034ae:	4613      	mov	r3, r2
 80034b0:	011b      	lsls	r3, r3, #4
 80034b2:	1a9b      	subs	r3, r3, r2
 80034b4:	009b      	lsls	r3, r3, #2
 80034b6:	440b      	add	r3, r1
 80034b8:	332c      	adds	r3, #44	; 0x2c
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	693a      	ldr	r2, [r7, #16]
 80034be:	b292      	uxth	r2, r2
 80034c0:	4619      	mov	r1, r3
 80034c2:	f001 feac 	bl	800521e <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 80034c6:	6879      	ldr	r1, [r7, #4]
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	4613      	mov	r3, r2
 80034cc:	011b      	lsls	r3, r3, #4
 80034ce:	1a9b      	subs	r3, r3, r2
 80034d0:	009b      	lsls	r3, r3, #2
 80034d2:	440b      	add	r3, r1
 80034d4:	332c      	adds	r3, #44	; 0x2c
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	693b      	ldr	r3, [r7, #16]
 80034da:	18d1      	adds	r1, r2, r3
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	69ba      	ldr	r2, [r7, #24]
 80034e0:	4613      	mov	r3, r2
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	1a9b      	subs	r3, r3, r2
 80034e6:	009b      	lsls	r3, r3, #2
 80034e8:	4403      	add	r3, r0
 80034ea:	332c      	adds	r3, #44	; 0x2c
 80034ec:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 80034ee:	6879      	ldr	r1, [r7, #4]
 80034f0:	69ba      	ldr	r2, [r7, #24]
 80034f2:	4613      	mov	r3, r2
 80034f4:	011b      	lsls	r3, r3, #4
 80034f6:	1a9b      	subs	r3, r3, r2
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	440b      	add	r3, r1
 80034fc:	3338      	adds	r3, #56	; 0x38
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	18d1      	adds	r1, r2, r3
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	69ba      	ldr	r2, [r7, #24]
 8003508:	4613      	mov	r3, r2
 800350a:	011b      	lsls	r3, r3, #4
 800350c:	1a9b      	subs	r3, r3, r2
 800350e:	009b      	lsls	r3, r3, #2
 8003510:	4403      	add	r3, r0
 8003512:	3338      	adds	r3, #56	; 0x38
 8003514:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8003516:	69bb      	ldr	r3, [r7, #24]
 8003518:	015a      	lsls	r2, r3, #5
 800351a:	6a3b      	ldr	r3, [r7, #32]
 800351c:	4413      	add	r3, r2
 800351e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003522:	691b      	ldr	r3, [r3, #16]
 8003524:	0cdb      	lsrs	r3, r3, #19
 8003526:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800352a:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800352c:	6879      	ldr	r1, [r7, #4]
 800352e:	69ba      	ldr	r2, [r7, #24]
 8003530:	4613      	mov	r3, r2
 8003532:	011b      	lsls	r3, r3, #4
 8003534:	1a9b      	subs	r3, r3, r2
 8003536:	009b      	lsls	r3, r3, #2
 8003538:	440b      	add	r3, r1
 800353a:	3328      	adds	r3, #40	; 0x28
 800353c:	881b      	ldrh	r3, [r3, #0]
 800353e:	461a      	mov	r2, r3
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	4293      	cmp	r3, r2
 8003544:	d13f      	bne.n	80035c6 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d03c      	beq.n	80035c6 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	015a      	lsls	r2, r3, #5
 8003550:	6a3b      	ldr	r3, [r7, #32]
 8003552:	4413      	add	r3, r2
 8003554:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003562:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003564:	68bb      	ldr	r3, [r7, #8]
 8003566:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800356a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 800356c:	69bb      	ldr	r3, [r7, #24]
 800356e:	015a      	lsls	r2, r3, #5
 8003570:	6a3b      	ldr	r3, [r7, #32]
 8003572:	4413      	add	r3, r2
 8003574:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003578:	461a      	mov	r2, r3
 800357a:	68bb      	ldr	r3, [r7, #8]
 800357c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 800357e:	6879      	ldr	r1, [r7, #4]
 8003580:	69ba      	ldr	r2, [r7, #24]
 8003582:	4613      	mov	r3, r2
 8003584:	011b      	lsls	r3, r3, #4
 8003586:	1a9b      	subs	r3, r3, r2
 8003588:	009b      	lsls	r3, r3, #2
 800358a:	440b      	add	r3, r1
 800358c:	333c      	adds	r3, #60	; 0x3c
 800358e:	781b      	ldrb	r3, [r3, #0]
 8003590:	f083 0301 	eor.w	r3, r3, #1
 8003594:	b2d8      	uxtb	r0, r3
 8003596:	6879      	ldr	r1, [r7, #4]
 8003598:	69ba      	ldr	r2, [r7, #24]
 800359a:	4613      	mov	r3, r2
 800359c:	011b      	lsls	r3, r3, #4
 800359e:	1a9b      	subs	r3, r3, r2
 80035a0:	009b      	lsls	r3, r3, #2
 80035a2:	440b      	add	r3, r1
 80035a4:	333c      	adds	r3, #60	; 0x3c
 80035a6:	4602      	mov	r2, r0
 80035a8:	701a      	strb	r2, [r3, #0]
      break;
 80035aa:	e00c      	b.n	80035c6 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 80035ac:	6879      	ldr	r1, [r7, #4]
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	4613      	mov	r3, r2
 80035b2:	011b      	lsls	r3, r3, #4
 80035b4:	1a9b      	subs	r3, r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	334c      	adds	r3, #76	; 0x4c
 80035bc:	2204      	movs	r2, #4
 80035be:	701a      	strb	r2, [r3, #0]
      break;
 80035c0:	e001      	b.n	80035c6 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 80035c2:	bf00      	nop
 80035c4:	e000      	b.n	80035c8 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 80035c6:	bf00      	nop
  }
}
 80035c8:	bf00      	nop
 80035ca:	3728      	adds	r7, #40	; 0x28
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bd80      	pop	{r7, pc}

080035d0 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b086      	sub	sp, #24
 80035d4:	af00      	add	r7, sp, #0
 80035d6:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 80035ec:	693b      	ldr	r3, [r7, #16]
 80035ee:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 80035f6:	68bb      	ldr	r3, [r7, #8]
 80035f8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80035fc:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f003 0302 	and.w	r3, r3, #2
 8003604:	2b02      	cmp	r3, #2
 8003606:	d10b      	bne.n	8003620 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b01      	cmp	r3, #1
 8003610:	d102      	bne.n	8003618 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f004 fec0 	bl	8008398 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003618:	68bb      	ldr	r3, [r7, #8]
 800361a:	f043 0302 	orr.w	r3, r3, #2
 800361e:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	f003 0308 	and.w	r3, r3, #8
 8003626:	2b08      	cmp	r3, #8
 8003628:	d132      	bne.n	8003690 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800362a:	68bb      	ldr	r3, [r7, #8]
 800362c:	f043 0308 	orr.w	r3, r3, #8
 8003630:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	f003 0304 	and.w	r3, r3, #4
 8003638:	2b04      	cmp	r3, #4
 800363a:	d126      	bne.n	800368a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	7a5b      	ldrb	r3, [r3, #9]
 8003640:	2b02      	cmp	r3, #2
 8003642:	d113      	bne.n	800366c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 800364a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800364e:	d106      	bne.n	800365e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	2102      	movs	r1, #2
 8003656:	4618      	mov	r0, r3
 8003658:	f001 ff5a 	bl	8005510 <USB_InitFSLSPClkSel>
 800365c:	e011      	b.n	8003682 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2101      	movs	r1, #1
 8003664:	4618      	mov	r0, r3
 8003666:	f001 ff53 	bl	8005510 <USB_InitFSLSPClkSel>
 800366a:	e00a      	b.n	8003682 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	79db      	ldrb	r3, [r3, #7]
 8003670:	2b01      	cmp	r3, #1
 8003672:	d106      	bne.n	8003682 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800367a:	461a      	mov	r2, r3
 800367c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003680:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f004 feb2 	bl	80083ec <HAL_HCD_PortEnabled_Callback>
 8003688:	e002      	b.n	8003690 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 800368a:	6878      	ldr	r0, [r7, #4]
 800368c:	f004 febc 	bl	8008408 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	f003 0320 	and.w	r3, r3, #32
 8003696:	2b20      	cmp	r3, #32
 8003698:	d103      	bne.n	80036a2 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	f043 0320 	orr.w	r3, r3, #32
 80036a0:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80036a2:	693b      	ldr	r3, [r7, #16]
 80036a4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80036a8:	461a      	mov	r2, r3
 80036aa:	68bb      	ldr	r3, [r7, #8]
 80036ac:	6013      	str	r3, [r2, #0]
}
 80036ae:	bf00      	nop
 80036b0:	3718      	adds	r7, #24
 80036b2:	46bd      	mov	sp, r7
 80036b4:	bd80      	pop	{r7, pc}
	...

080036b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b084      	sub	sp, #16
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d101      	bne.n	80036ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e12b      	b.n	8003922 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036d0:	b2db      	uxtb	r3, r3
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d106      	bne.n	80036e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80036de:	6878      	ldr	r0, [r7, #4]
 80036e0:	f7fd f96c 	bl	80009bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2224      	movs	r2, #36	; 0x24
 80036e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	681a      	ldr	r2, [r3, #0]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f022 0201 	bic.w	r2, r2, #1
 80036fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800370a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	681a      	ldr	r2, [r3, #0]
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800371a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800371c:	f001 fa20 	bl	8004b60 <HAL_RCC_GetPCLK1Freq>
 8003720:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	4a81      	ldr	r2, [pc, #516]	; (800392c <HAL_I2C_Init+0x274>)
 8003728:	4293      	cmp	r3, r2
 800372a:	d807      	bhi.n	800373c <HAL_I2C_Init+0x84>
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	4a80      	ldr	r2, [pc, #512]	; (8003930 <HAL_I2C_Init+0x278>)
 8003730:	4293      	cmp	r3, r2
 8003732:	bf94      	ite	ls
 8003734:	2301      	movls	r3, #1
 8003736:	2300      	movhi	r3, #0
 8003738:	b2db      	uxtb	r3, r3
 800373a:	e006      	b.n	800374a <HAL_I2C_Init+0x92>
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	4a7d      	ldr	r2, [pc, #500]	; (8003934 <HAL_I2C_Init+0x27c>)
 8003740:	4293      	cmp	r3, r2
 8003742:	bf94      	ite	ls
 8003744:	2301      	movls	r3, #1
 8003746:	2300      	movhi	r3, #0
 8003748:	b2db      	uxtb	r3, r3
 800374a:	2b00      	cmp	r3, #0
 800374c:	d001      	beq.n	8003752 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e0e7      	b.n	8003922 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	4a78      	ldr	r2, [pc, #480]	; (8003938 <HAL_I2C_Init+0x280>)
 8003756:	fba2 2303 	umull	r2, r3, r2, r3
 800375a:	0c9b      	lsrs	r3, r3, #18
 800375c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	685b      	ldr	r3, [r3, #4]
 8003764:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	68ba      	ldr	r2, [r7, #8]
 800376e:	430a      	orrs	r2, r1
 8003770:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	6a1b      	ldr	r3, [r3, #32]
 8003778:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	4a6a      	ldr	r2, [pc, #424]	; (800392c <HAL_I2C_Init+0x274>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d802      	bhi.n	800378c <HAL_I2C_Init+0xd4>
 8003786:	68bb      	ldr	r3, [r7, #8]
 8003788:	3301      	adds	r3, #1
 800378a:	e009      	b.n	80037a0 <HAL_I2C_Init+0xe8>
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003792:	fb02 f303 	mul.w	r3, r2, r3
 8003796:	4a69      	ldr	r2, [pc, #420]	; (800393c <HAL_I2C_Init+0x284>)
 8003798:	fba2 2303 	umull	r2, r3, r2, r3
 800379c:	099b      	lsrs	r3, r3, #6
 800379e:	3301      	adds	r3, #1
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	6812      	ldr	r2, [r2, #0]
 80037a4:	430b      	orrs	r3, r1
 80037a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80037b2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	685b      	ldr	r3, [r3, #4]
 80037ba:	495c      	ldr	r1, [pc, #368]	; (800392c <HAL_I2C_Init+0x274>)
 80037bc:	428b      	cmp	r3, r1
 80037be:	d819      	bhi.n	80037f4 <HAL_I2C_Init+0x13c>
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	1e59      	subs	r1, r3, #1
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	005b      	lsls	r3, r3, #1
 80037ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80037ce:	1c59      	adds	r1, r3, #1
 80037d0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80037d4:	400b      	ands	r3, r1
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d00a      	beq.n	80037f0 <HAL_I2C_Init+0x138>
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	1e59      	subs	r1, r3, #1
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	685b      	ldr	r3, [r3, #4]
 80037e2:	005b      	lsls	r3, r3, #1
 80037e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80037e8:	3301      	adds	r3, #1
 80037ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80037ee:	e051      	b.n	8003894 <HAL_I2C_Init+0x1dc>
 80037f0:	2304      	movs	r3, #4
 80037f2:	e04f      	b.n	8003894 <HAL_I2C_Init+0x1dc>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d111      	bne.n	8003820 <HAL_I2C_Init+0x168>
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	1e58      	subs	r0, r3, #1
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	6859      	ldr	r1, [r3, #4]
 8003804:	460b      	mov	r3, r1
 8003806:	005b      	lsls	r3, r3, #1
 8003808:	440b      	add	r3, r1
 800380a:	fbb0 f3f3 	udiv	r3, r0, r3
 800380e:	3301      	adds	r3, #1
 8003810:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003814:	2b00      	cmp	r3, #0
 8003816:	bf0c      	ite	eq
 8003818:	2301      	moveq	r3, #1
 800381a:	2300      	movne	r3, #0
 800381c:	b2db      	uxtb	r3, r3
 800381e:	e012      	b.n	8003846 <HAL_I2C_Init+0x18e>
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	1e58      	subs	r0, r3, #1
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	6859      	ldr	r1, [r3, #4]
 8003828:	460b      	mov	r3, r1
 800382a:	009b      	lsls	r3, r3, #2
 800382c:	440b      	add	r3, r1
 800382e:	0099      	lsls	r1, r3, #2
 8003830:	440b      	add	r3, r1
 8003832:	fbb0 f3f3 	udiv	r3, r0, r3
 8003836:	3301      	adds	r3, #1
 8003838:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800383c:	2b00      	cmp	r3, #0
 800383e:	bf0c      	ite	eq
 8003840:	2301      	moveq	r3, #1
 8003842:	2300      	movne	r3, #0
 8003844:	b2db      	uxtb	r3, r3
 8003846:	2b00      	cmp	r3, #0
 8003848:	d001      	beq.n	800384e <HAL_I2C_Init+0x196>
 800384a:	2301      	movs	r3, #1
 800384c:	e022      	b.n	8003894 <HAL_I2C_Init+0x1dc>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d10e      	bne.n	8003874 <HAL_I2C_Init+0x1bc>
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	1e58      	subs	r0, r3, #1
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6859      	ldr	r1, [r3, #4]
 800385e:	460b      	mov	r3, r1
 8003860:	005b      	lsls	r3, r3, #1
 8003862:	440b      	add	r3, r1
 8003864:	fbb0 f3f3 	udiv	r3, r0, r3
 8003868:	3301      	adds	r3, #1
 800386a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800386e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003872:	e00f      	b.n	8003894 <HAL_I2C_Init+0x1dc>
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	1e58      	subs	r0, r3, #1
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6859      	ldr	r1, [r3, #4]
 800387c:	460b      	mov	r3, r1
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	440b      	add	r3, r1
 8003882:	0099      	lsls	r1, r3, #2
 8003884:	440b      	add	r3, r1
 8003886:	fbb0 f3f3 	udiv	r3, r0, r3
 800388a:	3301      	adds	r3, #1
 800388c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003890:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003894:	6879      	ldr	r1, [r7, #4]
 8003896:	6809      	ldr	r1, [r1, #0]
 8003898:	4313      	orrs	r3, r2
 800389a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	69da      	ldr	r2, [r3, #28]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a1b      	ldr	r3, [r3, #32]
 80038ae:	431a      	orrs	r2, r3
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	430a      	orrs	r2, r1
 80038b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80038c2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	6911      	ldr	r1, [r2, #16]
 80038ca:	687a      	ldr	r2, [r7, #4]
 80038cc:	68d2      	ldr	r2, [r2, #12]
 80038ce:	4311      	orrs	r1, r2
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	6812      	ldr	r2, [r2, #0]
 80038d4:	430b      	orrs	r3, r1
 80038d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	68db      	ldr	r3, [r3, #12]
 80038de:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	695a      	ldr	r2, [r3, #20]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	699b      	ldr	r3, [r3, #24]
 80038ea:	431a      	orrs	r2, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	430a      	orrs	r2, r1
 80038f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f042 0201 	orr.w	r2, r2, #1
 8003902:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2200      	movs	r2, #0
 8003908:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	2220      	movs	r2, #32
 800390e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2200      	movs	r2, #0
 800391c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003920:	2300      	movs	r3, #0
}
 8003922:	4618      	mov	r0, r3
 8003924:	3710      	adds	r7, #16
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	000186a0 	.word	0x000186a0
 8003930:	001e847f 	.word	0x001e847f
 8003934:	003d08ff 	.word	0x003d08ff
 8003938:	431bde83 	.word	0x431bde83
 800393c:	10624dd3 	.word	0x10624dd3

08003940 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003940:	b580      	push	{r7, lr}
 8003942:	b088      	sub	sp, #32
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d101      	bne.n	8003952 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800394e:	2301      	movs	r3, #1
 8003950:	e128      	b.n	8003ba4 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d109      	bne.n	8003972 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a90      	ldr	r2, [pc, #576]	; (8003bac <HAL_I2S_Init+0x26c>)
 800396a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f7fd f86d 	bl	8000a4c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2202      	movs	r2, #2
 8003976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	69db      	ldr	r3, [r3, #28]
 8003980:	687a      	ldr	r2, [r7, #4]
 8003982:	6812      	ldr	r2, [r2, #0]
 8003984:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003988:	f023 030f 	bic.w	r3, r3, #15
 800398c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2202      	movs	r2, #2
 8003994:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	695b      	ldr	r3, [r3, #20]
 800399a:	2b02      	cmp	r3, #2
 800399c:	d060      	beq.n	8003a60 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	68db      	ldr	r3, [r3, #12]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d102      	bne.n	80039ac <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 80039a6:	2310      	movs	r3, #16
 80039a8:	617b      	str	r3, [r7, #20]
 80039aa:	e001      	b.n	80039b0 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80039ac:	2320      	movs	r3, #32
 80039ae:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	689b      	ldr	r3, [r3, #8]
 80039b4:	2b20      	cmp	r3, #32
 80039b6:	d802      	bhi.n	80039be <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	005b      	lsls	r3, r3, #1
 80039bc:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 80039be:	2001      	movs	r0, #1
 80039c0:	f001 f9d2 	bl	8004d68 <HAL_RCCEx_GetPeriphCLKFreq>
 80039c4:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80039ce:	d125      	bne.n	8003a1c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	68db      	ldr	r3, [r3, #12]
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d010      	beq.n	80039fa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80039d8:	697b      	ldr	r3, [r7, #20]
 80039da:	009b      	lsls	r3, r3, #2
 80039dc:	68fa      	ldr	r2, [r7, #12]
 80039de:	fbb2 f2f3 	udiv	r2, r2, r3
 80039e2:	4613      	mov	r3, r2
 80039e4:	009b      	lsls	r3, r3, #2
 80039e6:	4413      	add	r3, r2
 80039e8:	005b      	lsls	r3, r3, #1
 80039ea:	461a      	mov	r2, r3
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	695b      	ldr	r3, [r3, #20]
 80039f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f4:	3305      	adds	r3, #5
 80039f6:	613b      	str	r3, [r7, #16]
 80039f8:	e01f      	b.n	8003a3a <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	00db      	lsls	r3, r3, #3
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a04:	4613      	mov	r3, r2
 8003a06:	009b      	lsls	r3, r3, #2
 8003a08:	4413      	add	r3, r2
 8003a0a:	005b      	lsls	r3, r3, #1
 8003a0c:	461a      	mov	r2, r3
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a16:	3305      	adds	r3, #5
 8003a18:	613b      	str	r3, [r7, #16]
 8003a1a:	e00e      	b.n	8003a3a <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003a1c:	68fa      	ldr	r2, [r7, #12]
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	fbb2 f2f3 	udiv	r2, r2, r3
 8003a24:	4613      	mov	r3, r2
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	4413      	add	r3, r2
 8003a2a:	005b      	lsls	r3, r3, #1
 8003a2c:	461a      	mov	r2, r3
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	695b      	ldr	r3, [r3, #20]
 8003a32:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a36:	3305      	adds	r3, #5
 8003a38:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	4a5c      	ldr	r2, [pc, #368]	; (8003bb0 <HAL_I2S_Init+0x270>)
 8003a3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a42:	08db      	lsrs	r3, r3, #3
 8003a44:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003a46:	693b      	ldr	r3, [r7, #16]
 8003a48:	f003 0301 	and.w	r3, r3, #1
 8003a4c:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	085b      	lsrs	r3, r3, #1
 8003a56:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003a58:	69bb      	ldr	r3, [r7, #24]
 8003a5a:	021b      	lsls	r3, r3, #8
 8003a5c:	61bb      	str	r3, [r7, #24]
 8003a5e:	e003      	b.n	8003a68 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003a60:	2302      	movs	r3, #2
 8003a62:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003a64:	2300      	movs	r3, #0
 8003a66:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003a68:	69fb      	ldr	r3, [r7, #28]
 8003a6a:	2b01      	cmp	r3, #1
 8003a6c:	d902      	bls.n	8003a74 <HAL_I2S_Init+0x134>
 8003a6e:	69fb      	ldr	r3, [r7, #28]
 8003a70:	2bff      	cmp	r3, #255	; 0xff
 8003a72:	d907      	bls.n	8003a84 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003a78:	f043 0210 	orr.w	r2, r3, #16
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003a80:	2301      	movs	r3, #1
 8003a82:	e08f      	b.n	8003ba4 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	691a      	ldr	r2, [r3, #16]
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	ea42 0103 	orr.w	r1, r2, r3
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	69fa      	ldr	r2, [r7, #28]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	69db      	ldr	r3, [r3, #28]
 8003a9e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003aa2:	f023 030f 	bic.w	r3, r3, #15
 8003aa6:	687a      	ldr	r2, [r7, #4]
 8003aa8:	6851      	ldr	r1, [r2, #4]
 8003aaa:	687a      	ldr	r2, [r7, #4]
 8003aac:	6892      	ldr	r2, [r2, #8]
 8003aae:	4311      	orrs	r1, r2
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	68d2      	ldr	r2, [r2, #12]
 8003ab4:	4311      	orrs	r1, r2
 8003ab6:	687a      	ldr	r2, [r7, #4]
 8003ab8:	6992      	ldr	r2, [r2, #24]
 8003aba:	430a      	orrs	r2, r1
 8003abc:	431a      	orrs	r2, r3
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ac6:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6a1b      	ldr	r3, [r3, #32]
 8003acc:	2b01      	cmp	r3, #1
 8003ace:	d161      	bne.n	8003b94 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	4a38      	ldr	r2, [pc, #224]	; (8003bb4 <HAL_I2S_Init+0x274>)
 8003ad4:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	4a37      	ldr	r2, [pc, #220]	; (8003bb8 <HAL_I2S_Init+0x278>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d101      	bne.n	8003ae4 <HAL_I2S_Init+0x1a4>
 8003ae0:	4b36      	ldr	r3, [pc, #216]	; (8003bbc <HAL_I2S_Init+0x27c>)
 8003ae2:	e001      	b.n	8003ae8 <HAL_I2S_Init+0x1a8>
 8003ae4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003ae8:	69db      	ldr	r3, [r3, #28]
 8003aea:	687a      	ldr	r2, [r7, #4]
 8003aec:	6812      	ldr	r2, [r2, #0]
 8003aee:	4932      	ldr	r1, [pc, #200]	; (8003bb8 <HAL_I2S_Init+0x278>)
 8003af0:	428a      	cmp	r2, r1
 8003af2:	d101      	bne.n	8003af8 <HAL_I2S_Init+0x1b8>
 8003af4:	4a31      	ldr	r2, [pc, #196]	; (8003bbc <HAL_I2S_Init+0x27c>)
 8003af6:	e001      	b.n	8003afc <HAL_I2S_Init+0x1bc>
 8003af8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003afc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003b00:	f023 030f 	bic.w	r3, r3, #15
 8003b04:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a2b      	ldr	r2, [pc, #172]	; (8003bb8 <HAL_I2S_Init+0x278>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d101      	bne.n	8003b14 <HAL_I2S_Init+0x1d4>
 8003b10:	4b2a      	ldr	r3, [pc, #168]	; (8003bbc <HAL_I2S_Init+0x27c>)
 8003b12:	e001      	b.n	8003b18 <HAL_I2S_Init+0x1d8>
 8003b14:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b18:	2202      	movs	r2, #2
 8003b1a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	4a25      	ldr	r2, [pc, #148]	; (8003bb8 <HAL_I2S_Init+0x278>)
 8003b22:	4293      	cmp	r3, r2
 8003b24:	d101      	bne.n	8003b2a <HAL_I2S_Init+0x1ea>
 8003b26:	4b25      	ldr	r3, [pc, #148]	; (8003bbc <HAL_I2S_Init+0x27c>)
 8003b28:	e001      	b.n	8003b2e <HAL_I2S_Init+0x1ee>
 8003b2a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b2e:	69db      	ldr	r3, [r3, #28]
 8003b30:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	685b      	ldr	r3, [r3, #4]
 8003b36:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b3a:	d003      	beq.n	8003b44 <HAL_I2S_Init+0x204>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d103      	bne.n	8003b4c <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003b44:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003b48:	613b      	str	r3, [r7, #16]
 8003b4a:	e001      	b.n	8003b50 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8003b50:	693b      	ldr	r3, [r7, #16]
 8003b52:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003b5a:	4313      	orrs	r3, r2
 8003b5c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	68db      	ldr	r3, [r3, #12]
 8003b62:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003b64:	4313      	orrs	r3, r2
 8003b66:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8003b6e:	4313      	orrs	r3, r2
 8003b70:	b29a      	uxth	r2, r3
 8003b72:	897b      	ldrh	r3, [r7, #10]
 8003b74:	4313      	orrs	r3, r2
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003b7c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a0d      	ldr	r2, [pc, #52]	; (8003bb8 <HAL_I2S_Init+0x278>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d101      	bne.n	8003b8c <HAL_I2S_Init+0x24c>
 8003b88:	4b0c      	ldr	r3, [pc, #48]	; (8003bbc <HAL_I2S_Init+0x27c>)
 8003b8a:	e001      	b.n	8003b90 <HAL_I2S_Init+0x250>
 8003b8c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003b90:	897a      	ldrh	r2, [r7, #10]
 8003b92:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2200      	movs	r2, #0
 8003b98:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2201      	movs	r2, #1
 8003b9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8003ba2:	2300      	movs	r3, #0
}
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	3720      	adds	r7, #32
 8003ba8:	46bd      	mov	sp, r7
 8003baa:	bd80      	pop	{r7, pc}
 8003bac:	08003cb7 	.word	0x08003cb7
 8003bb0:	cccccccd 	.word	0xcccccccd
 8003bb4:	08003dcd 	.word	0x08003dcd
 8003bb8:	40003800 	.word	0x40003800
 8003bbc:	40003400 	.word	0x40003400

08003bc0 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8003bc8:	bf00      	nop
 8003bca:	370c      	adds	r7, #12
 8003bcc:	46bd      	mov	sp, r7
 8003bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd2:	4770      	bx	lr

08003bd4 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	b083      	sub	sp, #12
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8003bdc:	bf00      	nop
 8003bde:	370c      	adds	r7, #12
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr

08003be8 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b083      	sub	sp, #12
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003bf0:	bf00      	nop
 8003bf2:	370c      	adds	r7, #12
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bfa:	4770      	bx	lr

08003bfc <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003bfc:	b580      	push	{r7, lr}
 8003bfe:	b082      	sub	sp, #8
 8003c00:	af00      	add	r7, sp, #0
 8003c02:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c08:	881a      	ldrh	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c14:	1c9a      	adds	r2, r3, #2
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c1e:	b29b      	uxth	r3, r3
 8003c20:	3b01      	subs	r3, #1
 8003c22:	b29a      	uxth	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c2c:	b29b      	uxth	r3, r3
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d10e      	bne.n	8003c50 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	685a      	ldr	r2, [r3, #4]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003c40:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2201      	movs	r2, #1
 8003c46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f7ff ffb8 	bl	8003bc0 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003c50:	bf00      	nop
 8003c52:	3708      	adds	r7, #8
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}

08003c58 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b082      	sub	sp, #8
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	68da      	ldr	r2, [r3, #12]
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c6a:	b292      	uxth	r2, r2
 8003c6c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c72:	1c9a      	adds	r2, r3, #2
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	3b01      	subs	r3, #1
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003c8a:	b29b      	uxth	r3, r3
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d10e      	bne.n	8003cae <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	685a      	ldr	r2, [r3, #4]
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003c9e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2201      	movs	r2, #1
 8003ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8003ca8:	6878      	ldr	r0, [r7, #4]
 8003caa:	f7ff ff93 	bl	8003bd4 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003cae:	bf00      	nop
 8003cb0:	3708      	adds	r7, #8
 8003cb2:	46bd      	mov	sp, r7
 8003cb4:	bd80      	pop	{r7, pc}

08003cb6 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003cb6:	b580      	push	{r7, lr}
 8003cb8:	b086      	sub	sp, #24
 8003cba:	af00      	add	r7, sp, #0
 8003cbc:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b04      	cmp	r3, #4
 8003cd0:	d13a      	bne.n	8003d48 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	f003 0301 	and.w	r3, r3, #1
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d109      	bne.n	8003cf0 <I2S_IRQHandler+0x3a>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	685b      	ldr	r3, [r3, #4]
 8003ce2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ce6:	2b40      	cmp	r3, #64	; 0x40
 8003ce8:	d102      	bne.n	8003cf0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f7ff ffb4 	bl	8003c58 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cf6:	2b40      	cmp	r3, #64	; 0x40
 8003cf8:	d126      	bne.n	8003d48 <I2S_IRQHandler+0x92>
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	685b      	ldr	r3, [r3, #4]
 8003d00:	f003 0320 	and.w	r3, r3, #32
 8003d04:	2b20      	cmp	r3, #32
 8003d06:	d11f      	bne.n	8003d48 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	685a      	ldr	r2, [r3, #4]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003d16:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003d18:	2300      	movs	r3, #0
 8003d1a:	613b      	str	r3, [r7, #16]
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	68db      	ldr	r3, [r3, #12]
 8003d22:	613b      	str	r3, [r7, #16]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	689b      	ldr	r3, [r3, #8]
 8003d2a:	613b      	str	r3, [r7, #16]
 8003d2c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	2201      	movs	r2, #1
 8003d32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3a:	f043 0202 	orr.w	r2, r3, #2
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003d42:	6878      	ldr	r0, [r7, #4]
 8003d44:	f7ff ff50 	bl	8003be8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003d4e:	b2db      	uxtb	r3, r3
 8003d50:	2b03      	cmp	r3, #3
 8003d52:	d136      	bne.n	8003dc2 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	f003 0302 	and.w	r3, r3, #2
 8003d5a:	2b02      	cmp	r3, #2
 8003d5c:	d109      	bne.n	8003d72 <I2S_IRQHandler+0xbc>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d68:	2b80      	cmp	r3, #128	; 0x80
 8003d6a:	d102      	bne.n	8003d72 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f7ff ff45 	bl	8003bfc <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003d72:	697b      	ldr	r3, [r7, #20]
 8003d74:	f003 0308 	and.w	r3, r3, #8
 8003d78:	2b08      	cmp	r3, #8
 8003d7a:	d122      	bne.n	8003dc2 <I2S_IRQHandler+0x10c>
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	f003 0320 	and.w	r3, r3, #32
 8003d86:	2b20      	cmp	r3, #32
 8003d88:	d11b      	bne.n	8003dc2 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	685a      	ldr	r2, [r3, #4]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003d98:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	60fb      	str	r3, [r7, #12]
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	60fb      	str	r3, [r7, #12]
 8003da6:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003db4:	f043 0204 	orr.w	r2, r3, #4
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003dbc:	6878      	ldr	r0, [r7, #4]
 8003dbe:	f7ff ff13 	bl	8003be8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003dc2:	bf00      	nop
 8003dc4:	3718      	adds	r7, #24
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bd80      	pop	{r7, pc}
	...

08003dcc <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b088      	sub	sp, #32
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	689b      	ldr	r3, [r3, #8]
 8003dda:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a92      	ldr	r2, [pc, #584]	; (800402c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d101      	bne.n	8003dea <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8003de6:	4b92      	ldr	r3, [pc, #584]	; (8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003de8:	e001      	b.n	8003dee <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003dea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003dee:	689b      	ldr	r3, [r3, #8]
 8003df0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a8b      	ldr	r2, [pc, #556]	; (800402c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d101      	bne.n	8003e08 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8003e04:	4b8a      	ldr	r3, [pc, #552]	; (8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e06:	e001      	b.n	8003e0c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003e08:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e0c:	685b      	ldr	r3, [r3, #4]
 8003e0e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e18:	d004      	beq.n	8003e24 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	685b      	ldr	r3, [r3, #4]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	f040 8099 	bne.w	8003f56 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8003e24:	69fb      	ldr	r3, [r7, #28]
 8003e26:	f003 0302 	and.w	r3, r3, #2
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d107      	bne.n	8003e3e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d002      	beq.n	8003e3e <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003e38:	6878      	ldr	r0, [r7, #4]
 8003e3a:	f000 f925 	bl	8004088 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003e3e:	69bb      	ldr	r3, [r7, #24]
 8003e40:	f003 0301 	and.w	r3, r3, #1
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d107      	bne.n	8003e58 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003e48:	693b      	ldr	r3, [r7, #16]
 8003e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d002      	beq.n	8003e58 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8003e52:	6878      	ldr	r0, [r7, #4]
 8003e54:	f000 f9c8 	bl	80041e8 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e5e:	2b40      	cmp	r3, #64	; 0x40
 8003e60:	d13a      	bne.n	8003ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8003e62:	693b      	ldr	r3, [r7, #16]
 8003e64:	f003 0320 	and.w	r3, r3, #32
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d035      	beq.n	8003ed8 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4a6e      	ldr	r2, [pc, #440]	; (800402c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e72:	4293      	cmp	r3, r2
 8003e74:	d101      	bne.n	8003e7a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8003e76:	4b6e      	ldr	r3, [pc, #440]	; (8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e78:	e001      	b.n	8003e7e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003e7a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e7e:	685a      	ldr	r2, [r3, #4]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4969      	ldr	r1, [pc, #420]	; (800402c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003e86:	428b      	cmp	r3, r1
 8003e88:	d101      	bne.n	8003e8e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 8003e8a:	4b69      	ldr	r3, [pc, #420]	; (8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003e8c:	e001      	b.n	8003e92 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 8003e8e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003e92:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003e96:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	685a      	ldr	r2, [r3, #4]
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003ea6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	60fb      	str	r3, [r7, #12]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	60fb      	str	r3, [r7, #12]
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	689b      	ldr	r3, [r3, #8]
 8003eba:	60fb      	str	r3, [r7, #12]
 8003ebc:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2201      	movs	r2, #1
 8003ec2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003eca:	f043 0202 	orr.w	r2, r3, #2
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f7ff fe88 	bl	8003be8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	f003 0308 	and.w	r3, r3, #8
 8003ede:	2b08      	cmp	r3, #8
 8003ee0:	f040 80c3 	bne.w	800406a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	f003 0320 	and.w	r3, r3, #32
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	f000 80bd 	beq.w	800406a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	685a      	ldr	r2, [r3, #4]
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003efe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	4a49      	ldr	r2, [pc, #292]	; (800402c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f06:	4293      	cmp	r3, r2
 8003f08:	d101      	bne.n	8003f0e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003f0a:	4b49      	ldr	r3, [pc, #292]	; (8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f0c:	e001      	b.n	8003f12 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003f0e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f12:	685a      	ldr	r2, [r3, #4]
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	4944      	ldr	r1, [pc, #272]	; (800402c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003f1a:	428b      	cmp	r3, r1
 8003f1c:	d101      	bne.n	8003f22 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003f1e:	4b44      	ldr	r3, [pc, #272]	; (8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003f20:	e001      	b.n	8003f26 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8003f22:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f26:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003f2a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	60bb      	str	r3, [r7, #8]
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	689b      	ldr	r3, [r3, #8]
 8003f36:	60bb      	str	r3, [r7, #8]
 8003f38:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f46:	f043 0204 	orr.w	r2, r3, #4
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7ff fe4a 	bl	8003be8 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003f54:	e089      	b.n	800406a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8003f56:	69bb      	ldr	r3, [r7, #24]
 8003f58:	f003 0302 	and.w	r3, r3, #2
 8003f5c:	2b02      	cmp	r3, #2
 8003f5e:	d107      	bne.n	8003f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d002      	beq.n	8003f70 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 f8be 	bl	80040ec <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003f70:	69fb      	ldr	r3, [r7, #28]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d107      	bne.n	8003f8a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003f7a:	697b      	ldr	r3, [r7, #20]
 8003f7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d002      	beq.n	8003f8a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f000 f8fd 	bl	8004184 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003f8a:	69fb      	ldr	r3, [r7, #28]
 8003f8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f90:	2b40      	cmp	r3, #64	; 0x40
 8003f92:	d12f      	bne.n	8003ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8003f94:	697b      	ldr	r3, [r7, #20]
 8003f96:	f003 0320 	and.w	r3, r3, #32
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d02a      	beq.n	8003ff4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003fac:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a1e      	ldr	r2, [pc, #120]	; (800402c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fb4:	4293      	cmp	r3, r2
 8003fb6:	d101      	bne.n	8003fbc <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8003fb8:	4b1d      	ldr	r3, [pc, #116]	; (8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fba:	e001      	b.n	8003fc0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8003fbc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fc0:	685a      	ldr	r2, [r3, #4]
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	4919      	ldr	r1, [pc, #100]	; (800402c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003fc8:	428b      	cmp	r3, r1
 8003fca:	d101      	bne.n	8003fd0 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8003fcc:	4b18      	ldr	r3, [pc, #96]	; (8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003fce:	e001      	b.n	8003fd4 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8003fd0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fd4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003fd8:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2201      	movs	r2, #1
 8003fde:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fe6:	f043 0202 	orr.w	r2, r3, #2
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f7ff fdfa 	bl	8003be8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003ff4:	69bb      	ldr	r3, [r7, #24]
 8003ff6:	f003 0308 	and.w	r3, r3, #8
 8003ffa:	2b08      	cmp	r3, #8
 8003ffc:	d136      	bne.n	800406c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003ffe:	693b      	ldr	r3, [r7, #16]
 8004000:	f003 0320 	and.w	r3, r3, #32
 8004004:	2b00      	cmp	r3, #0
 8004006:	d031      	beq.n	800406c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	4a07      	ldr	r2, [pc, #28]	; (800402c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800400e:	4293      	cmp	r3, r2
 8004010:	d101      	bne.n	8004016 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8004012:	4b07      	ldr	r3, [pc, #28]	; (8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004014:	e001      	b.n	800401a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8004016:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4902      	ldr	r1, [pc, #8]	; (800402c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004022:	428b      	cmp	r3, r1
 8004024:	d106      	bne.n	8004034 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8004026:	4b02      	ldr	r3, [pc, #8]	; (8004030 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004028:	e006      	b.n	8004038 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 800402a:	bf00      	nop
 800402c:	40003800 	.word	0x40003800
 8004030:	40003400 	.word	0x40003400
 8004034:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004038:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800403c:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	685a      	ldr	r2, [r3, #4]
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800404c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800405a:	f043 0204 	orr.w	r2, r3, #4
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f7ff fdc0 	bl	8003be8 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004068:	e000      	b.n	800406c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800406a:	bf00      	nop
}
 800406c:	bf00      	nop
 800406e:	3720      	adds	r7, #32
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}

08004074 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b082      	sub	sp, #8
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004094:	1c99      	adds	r1, r3, #2
 8004096:	687a      	ldr	r2, [r7, #4]
 8004098:	6251      	str	r1, [r2, #36]	; 0x24
 800409a:	881a      	ldrh	r2, [r3, #0]
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040a6:	b29b      	uxth	r3, r3
 80040a8:	3b01      	subs	r3, #1
 80040aa:	b29a      	uxth	r2, r3
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040b4:	b29b      	uxth	r3, r3
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d113      	bne.n	80040e2 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	685a      	ldr	r2, [r3, #4]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80040c8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d106      	bne.n	80040e2 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f7ff ffc9 	bl	8004074 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80040e2:	bf00      	nop
 80040e4:	3708      	adds	r7, #8
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
	...

080040ec <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b082      	sub	sp, #8
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f8:	1c99      	adds	r1, r3, #2
 80040fa:	687a      	ldr	r2, [r7, #4]
 80040fc:	6251      	str	r1, [r2, #36]	; 0x24
 80040fe:	8819      	ldrh	r1, [r3, #0]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a1d      	ldr	r2, [pc, #116]	; (800417c <I2SEx_TxISR_I2SExt+0x90>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d101      	bne.n	800410e <I2SEx_TxISR_I2SExt+0x22>
 800410a:	4b1d      	ldr	r3, [pc, #116]	; (8004180 <I2SEx_TxISR_I2SExt+0x94>)
 800410c:	e001      	b.n	8004112 <I2SEx_TxISR_I2SExt+0x26>
 800410e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004112:	460a      	mov	r2, r1
 8004114:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800411a:	b29b      	uxth	r3, r3
 800411c:	3b01      	subs	r3, #1
 800411e:	b29a      	uxth	r2, r3
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004128:	b29b      	uxth	r3, r3
 800412a:	2b00      	cmp	r3, #0
 800412c:	d121      	bne.n	8004172 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	4a12      	ldr	r2, [pc, #72]	; (800417c <I2SEx_TxISR_I2SExt+0x90>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d101      	bne.n	800413c <I2SEx_TxISR_I2SExt+0x50>
 8004138:	4b11      	ldr	r3, [pc, #68]	; (8004180 <I2SEx_TxISR_I2SExt+0x94>)
 800413a:	e001      	b.n	8004140 <I2SEx_TxISR_I2SExt+0x54>
 800413c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004140:	685a      	ldr	r2, [r3, #4]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	681b      	ldr	r3, [r3, #0]
 8004146:	490d      	ldr	r1, [pc, #52]	; (800417c <I2SEx_TxISR_I2SExt+0x90>)
 8004148:	428b      	cmp	r3, r1
 800414a:	d101      	bne.n	8004150 <I2SEx_TxISR_I2SExt+0x64>
 800414c:	4b0c      	ldr	r3, [pc, #48]	; (8004180 <I2SEx_TxISR_I2SExt+0x94>)
 800414e:	e001      	b.n	8004154 <I2SEx_TxISR_I2SExt+0x68>
 8004150:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004154:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004158:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800415e:	b29b      	uxth	r3, r3
 8004160:	2b00      	cmp	r3, #0
 8004162:	d106      	bne.n	8004172 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f7ff ff81 	bl	8004074 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004172:	bf00      	nop
 8004174:	3708      	adds	r7, #8
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	40003800 	.word	0x40003800
 8004180:	40003400 	.word	0x40003400

08004184 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b082      	sub	sp, #8
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	68d8      	ldr	r0, [r3, #12]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004196:	1c99      	adds	r1, r3, #2
 8004198:	687a      	ldr	r2, [r7, #4]
 800419a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800419c:	b282      	uxth	r2, r0
 800419e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80041a4:	b29b      	uxth	r3, r3
 80041a6:	3b01      	subs	r3, #1
 80041a8:	b29a      	uxth	r2, r3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80041b2:	b29b      	uxth	r3, r3
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d113      	bne.n	80041e0 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	685a      	ldr	r2, [r3, #4]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80041c6:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041cc:	b29b      	uxth	r3, r3
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d106      	bne.n	80041e0 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	2201      	movs	r2, #1
 80041d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80041da:	6878      	ldr	r0, [r7, #4]
 80041dc:	f7ff ff4a 	bl	8004074 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80041e0:	bf00      	nop
 80041e2:	3708      	adds	r7, #8
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b082      	sub	sp, #8
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	4a20      	ldr	r2, [pc, #128]	; (8004278 <I2SEx_RxISR_I2SExt+0x90>)
 80041f6:	4293      	cmp	r3, r2
 80041f8:	d101      	bne.n	80041fe <I2SEx_RxISR_I2SExt+0x16>
 80041fa:	4b20      	ldr	r3, [pc, #128]	; (800427c <I2SEx_RxISR_I2SExt+0x94>)
 80041fc:	e001      	b.n	8004202 <I2SEx_RxISR_I2SExt+0x1a>
 80041fe:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004202:	68d8      	ldr	r0, [r3, #12]
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004208:	1c99      	adds	r1, r3, #2
 800420a:	687a      	ldr	r2, [r7, #4]
 800420c:	62d1      	str	r1, [r2, #44]	; 0x2c
 800420e:	b282      	uxth	r2, r0
 8004210:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004216:	b29b      	uxth	r3, r3
 8004218:	3b01      	subs	r3, #1
 800421a:	b29a      	uxth	r2, r3
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004224:	b29b      	uxth	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d121      	bne.n	800426e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4a12      	ldr	r2, [pc, #72]	; (8004278 <I2SEx_RxISR_I2SExt+0x90>)
 8004230:	4293      	cmp	r3, r2
 8004232:	d101      	bne.n	8004238 <I2SEx_RxISR_I2SExt+0x50>
 8004234:	4b11      	ldr	r3, [pc, #68]	; (800427c <I2SEx_RxISR_I2SExt+0x94>)
 8004236:	e001      	b.n	800423c <I2SEx_RxISR_I2SExt+0x54>
 8004238:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800423c:	685a      	ldr	r2, [r3, #4]
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	490d      	ldr	r1, [pc, #52]	; (8004278 <I2SEx_RxISR_I2SExt+0x90>)
 8004244:	428b      	cmp	r3, r1
 8004246:	d101      	bne.n	800424c <I2SEx_RxISR_I2SExt+0x64>
 8004248:	4b0c      	ldr	r3, [pc, #48]	; (800427c <I2SEx_RxISR_I2SExt+0x94>)
 800424a:	e001      	b.n	8004250 <I2SEx_RxISR_I2SExt+0x68>
 800424c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004250:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004254:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800425a:	b29b      	uxth	r3, r3
 800425c:	2b00      	cmp	r3, #0
 800425e:	d106      	bne.n	800426e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2201      	movs	r2, #1
 8004264:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f7ff ff03 	bl	8004074 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800426e:	bf00      	nop
 8004270:	3708      	adds	r7, #8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	40003800 	.word	0x40003800
 800427c:	40003400 	.word	0x40003400

08004280 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b086      	sub	sp, #24
 8004284:	af00      	add	r7, sp, #0
 8004286:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d101      	bne.n	8004292 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	e267      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 0301 	and.w	r3, r3, #1
 800429a:	2b00      	cmp	r3, #0
 800429c:	d075      	beq.n	800438a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800429e:	4b88      	ldr	r3, [pc, #544]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 80042a0:	689b      	ldr	r3, [r3, #8]
 80042a2:	f003 030c 	and.w	r3, r3, #12
 80042a6:	2b04      	cmp	r3, #4
 80042a8:	d00c      	beq.n	80042c4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042aa:	4b85      	ldr	r3, [pc, #532]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80042b2:	2b08      	cmp	r3, #8
 80042b4:	d112      	bne.n	80042dc <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042b6:	4b82      	ldr	r3, [pc, #520]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042be:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80042c2:	d10b      	bne.n	80042dc <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80042c4:	4b7e      	ldr	r3, [pc, #504]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d05b      	beq.n	8004388 <HAL_RCC_OscConfig+0x108>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d157      	bne.n	8004388 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80042d8:	2301      	movs	r3, #1
 80042da:	e242      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80042e4:	d106      	bne.n	80042f4 <HAL_RCC_OscConfig+0x74>
 80042e6:	4b76      	ldr	r3, [pc, #472]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	4a75      	ldr	r2, [pc, #468]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 80042ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80042f0:	6013      	str	r3, [r2, #0]
 80042f2:	e01d      	b.n	8004330 <HAL_RCC_OscConfig+0xb0>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80042fc:	d10c      	bne.n	8004318 <HAL_RCC_OscConfig+0x98>
 80042fe:	4b70      	ldr	r3, [pc, #448]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a6f      	ldr	r2, [pc, #444]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 8004304:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004308:	6013      	str	r3, [r2, #0]
 800430a:	4b6d      	ldr	r3, [pc, #436]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a6c      	ldr	r2, [pc, #432]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 8004310:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004314:	6013      	str	r3, [r2, #0]
 8004316:	e00b      	b.n	8004330 <HAL_RCC_OscConfig+0xb0>
 8004318:	4b69      	ldr	r3, [pc, #420]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	4a68      	ldr	r2, [pc, #416]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 800431e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004322:	6013      	str	r3, [r2, #0]
 8004324:	4b66      	ldr	r3, [pc, #408]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	4a65      	ldr	r2, [pc, #404]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 800432a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800432e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	685b      	ldr	r3, [r3, #4]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d013      	beq.n	8004360 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004338:	f7fc fdaa 	bl	8000e90 <HAL_GetTick>
 800433c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800433e:	e008      	b.n	8004352 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004340:	f7fc fda6 	bl	8000e90 <HAL_GetTick>
 8004344:	4602      	mov	r2, r0
 8004346:	693b      	ldr	r3, [r7, #16]
 8004348:	1ad3      	subs	r3, r2, r3
 800434a:	2b64      	cmp	r3, #100	; 0x64
 800434c:	d901      	bls.n	8004352 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800434e:	2303      	movs	r3, #3
 8004350:	e207      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004352:	4b5b      	ldr	r3, [pc, #364]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800435a:	2b00      	cmp	r3, #0
 800435c:	d0f0      	beq.n	8004340 <HAL_RCC_OscConfig+0xc0>
 800435e:	e014      	b.n	800438a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004360:	f7fc fd96 	bl	8000e90 <HAL_GetTick>
 8004364:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004366:	e008      	b.n	800437a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004368:	f7fc fd92 	bl	8000e90 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	2b64      	cmp	r3, #100	; 0x64
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e1f3      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800437a:	4b51      	ldr	r3, [pc, #324]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004382:	2b00      	cmp	r3, #0
 8004384:	d1f0      	bne.n	8004368 <HAL_RCC_OscConfig+0xe8>
 8004386:	e000      	b.n	800438a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004388:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f003 0302 	and.w	r3, r3, #2
 8004392:	2b00      	cmp	r3, #0
 8004394:	d063      	beq.n	800445e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004396:	4b4a      	ldr	r3, [pc, #296]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f003 030c 	and.w	r3, r3, #12
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d00b      	beq.n	80043ba <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043a2:	4b47      	ldr	r3, [pc, #284]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 80043a4:	689b      	ldr	r3, [r3, #8]
 80043a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80043aa:	2b08      	cmp	r3, #8
 80043ac:	d11c      	bne.n	80043e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043ae:	4b44      	ldr	r3, [pc, #272]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d116      	bne.n	80043e8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043ba:	4b41      	ldr	r3, [pc, #260]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	f003 0302 	and.w	r3, r3, #2
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d005      	beq.n	80043d2 <HAL_RCC_OscConfig+0x152>
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d001      	beq.n	80043d2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80043ce:	2301      	movs	r3, #1
 80043d0:	e1c7      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80043d2:	4b3b      	ldr	r3, [pc, #236]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	691b      	ldr	r3, [r3, #16]
 80043de:	00db      	lsls	r3, r3, #3
 80043e0:	4937      	ldr	r1, [pc, #220]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 80043e2:	4313      	orrs	r3, r2
 80043e4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80043e6:	e03a      	b.n	800445e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d020      	beq.n	8004432 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80043f0:	4b34      	ldr	r3, [pc, #208]	; (80044c4 <HAL_RCC_OscConfig+0x244>)
 80043f2:	2201      	movs	r2, #1
 80043f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043f6:	f7fc fd4b 	bl	8000e90 <HAL_GetTick>
 80043fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80043fc:	e008      	b.n	8004410 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80043fe:	f7fc fd47 	bl	8000e90 <HAL_GetTick>
 8004402:	4602      	mov	r2, r0
 8004404:	693b      	ldr	r3, [r7, #16]
 8004406:	1ad3      	subs	r3, r2, r3
 8004408:	2b02      	cmp	r3, #2
 800440a:	d901      	bls.n	8004410 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e1a8      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004410:	4b2b      	ldr	r3, [pc, #172]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0302 	and.w	r3, r3, #2
 8004418:	2b00      	cmp	r3, #0
 800441a:	d0f0      	beq.n	80043fe <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800441c:	4b28      	ldr	r3, [pc, #160]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	00db      	lsls	r3, r3, #3
 800442a:	4925      	ldr	r1, [pc, #148]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 800442c:	4313      	orrs	r3, r2
 800442e:	600b      	str	r3, [r1, #0]
 8004430:	e015      	b.n	800445e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004432:	4b24      	ldr	r3, [pc, #144]	; (80044c4 <HAL_RCC_OscConfig+0x244>)
 8004434:	2200      	movs	r2, #0
 8004436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004438:	f7fc fd2a 	bl	8000e90 <HAL_GetTick>
 800443c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800443e:	e008      	b.n	8004452 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004440:	f7fc fd26 	bl	8000e90 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	693b      	ldr	r3, [r7, #16]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	2b02      	cmp	r3, #2
 800444c:	d901      	bls.n	8004452 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800444e:	2303      	movs	r3, #3
 8004450:	e187      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004452:	4b1b      	ldr	r3, [pc, #108]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f003 0302 	and.w	r3, r3, #2
 800445a:	2b00      	cmp	r3, #0
 800445c:	d1f0      	bne.n	8004440 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	f003 0308 	and.w	r3, r3, #8
 8004466:	2b00      	cmp	r3, #0
 8004468:	d036      	beq.n	80044d8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	695b      	ldr	r3, [r3, #20]
 800446e:	2b00      	cmp	r3, #0
 8004470:	d016      	beq.n	80044a0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004472:	4b15      	ldr	r3, [pc, #84]	; (80044c8 <HAL_RCC_OscConfig+0x248>)
 8004474:	2201      	movs	r2, #1
 8004476:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004478:	f7fc fd0a 	bl	8000e90 <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800447e:	e008      	b.n	8004492 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004480:	f7fc fd06 	bl	8000e90 <HAL_GetTick>
 8004484:	4602      	mov	r2, r0
 8004486:	693b      	ldr	r3, [r7, #16]
 8004488:	1ad3      	subs	r3, r2, r3
 800448a:	2b02      	cmp	r3, #2
 800448c:	d901      	bls.n	8004492 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800448e:	2303      	movs	r3, #3
 8004490:	e167      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004492:	4b0b      	ldr	r3, [pc, #44]	; (80044c0 <HAL_RCC_OscConfig+0x240>)
 8004494:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004496:	f003 0302 	and.w	r3, r3, #2
 800449a:	2b00      	cmp	r3, #0
 800449c:	d0f0      	beq.n	8004480 <HAL_RCC_OscConfig+0x200>
 800449e:	e01b      	b.n	80044d8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044a0:	4b09      	ldr	r3, [pc, #36]	; (80044c8 <HAL_RCC_OscConfig+0x248>)
 80044a2:	2200      	movs	r2, #0
 80044a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044a6:	f7fc fcf3 	bl	8000e90 <HAL_GetTick>
 80044aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044ac:	e00e      	b.n	80044cc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80044ae:	f7fc fcef 	bl	8000e90 <HAL_GetTick>
 80044b2:	4602      	mov	r2, r0
 80044b4:	693b      	ldr	r3, [r7, #16]
 80044b6:	1ad3      	subs	r3, r2, r3
 80044b8:	2b02      	cmp	r3, #2
 80044ba:	d907      	bls.n	80044cc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80044bc:	2303      	movs	r3, #3
 80044be:	e150      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
 80044c0:	40023800 	.word	0x40023800
 80044c4:	42470000 	.word	0x42470000
 80044c8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044cc:	4b88      	ldr	r3, [pc, #544]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 80044ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80044d0:	f003 0302 	and.w	r3, r3, #2
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1ea      	bne.n	80044ae <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f003 0304 	and.w	r3, r3, #4
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	f000 8097 	beq.w	8004614 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80044e6:	2300      	movs	r3, #0
 80044e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80044ea:	4b81      	ldr	r3, [pc, #516]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 80044ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d10f      	bne.n	8004516 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80044f6:	2300      	movs	r3, #0
 80044f8:	60bb      	str	r3, [r7, #8]
 80044fa:	4b7d      	ldr	r3, [pc, #500]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 80044fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044fe:	4a7c      	ldr	r2, [pc, #496]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 8004500:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004504:	6413      	str	r3, [r2, #64]	; 0x40
 8004506:	4b7a      	ldr	r3, [pc, #488]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 8004508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800450a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800450e:	60bb      	str	r3, [r7, #8]
 8004510:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004512:	2301      	movs	r3, #1
 8004514:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004516:	4b77      	ldr	r3, [pc, #476]	; (80046f4 <HAL_RCC_OscConfig+0x474>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800451e:	2b00      	cmp	r3, #0
 8004520:	d118      	bne.n	8004554 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004522:	4b74      	ldr	r3, [pc, #464]	; (80046f4 <HAL_RCC_OscConfig+0x474>)
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a73      	ldr	r2, [pc, #460]	; (80046f4 <HAL_RCC_OscConfig+0x474>)
 8004528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800452c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800452e:	f7fc fcaf 	bl	8000e90 <HAL_GetTick>
 8004532:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004534:	e008      	b.n	8004548 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004536:	f7fc fcab 	bl	8000e90 <HAL_GetTick>
 800453a:	4602      	mov	r2, r0
 800453c:	693b      	ldr	r3, [r7, #16]
 800453e:	1ad3      	subs	r3, r2, r3
 8004540:	2b02      	cmp	r3, #2
 8004542:	d901      	bls.n	8004548 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004544:	2303      	movs	r3, #3
 8004546:	e10c      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004548:	4b6a      	ldr	r3, [pc, #424]	; (80046f4 <HAL_RCC_OscConfig+0x474>)
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004550:	2b00      	cmp	r3, #0
 8004552:	d0f0      	beq.n	8004536 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	689b      	ldr	r3, [r3, #8]
 8004558:	2b01      	cmp	r3, #1
 800455a:	d106      	bne.n	800456a <HAL_RCC_OscConfig+0x2ea>
 800455c:	4b64      	ldr	r3, [pc, #400]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 800455e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004560:	4a63      	ldr	r2, [pc, #396]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 8004562:	f043 0301 	orr.w	r3, r3, #1
 8004566:	6713      	str	r3, [r2, #112]	; 0x70
 8004568:	e01c      	b.n	80045a4 <HAL_RCC_OscConfig+0x324>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	689b      	ldr	r3, [r3, #8]
 800456e:	2b05      	cmp	r3, #5
 8004570:	d10c      	bne.n	800458c <HAL_RCC_OscConfig+0x30c>
 8004572:	4b5f      	ldr	r3, [pc, #380]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 8004574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004576:	4a5e      	ldr	r2, [pc, #376]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 8004578:	f043 0304 	orr.w	r3, r3, #4
 800457c:	6713      	str	r3, [r2, #112]	; 0x70
 800457e:	4b5c      	ldr	r3, [pc, #368]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 8004580:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004582:	4a5b      	ldr	r2, [pc, #364]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 8004584:	f043 0301 	orr.w	r3, r3, #1
 8004588:	6713      	str	r3, [r2, #112]	; 0x70
 800458a:	e00b      	b.n	80045a4 <HAL_RCC_OscConfig+0x324>
 800458c:	4b58      	ldr	r3, [pc, #352]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 800458e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004590:	4a57      	ldr	r2, [pc, #348]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 8004592:	f023 0301 	bic.w	r3, r3, #1
 8004596:	6713      	str	r3, [r2, #112]	; 0x70
 8004598:	4b55      	ldr	r3, [pc, #340]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 800459a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800459c:	4a54      	ldr	r2, [pc, #336]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 800459e:	f023 0304 	bic.w	r3, r3, #4
 80045a2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d015      	beq.n	80045d8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045ac:	f7fc fc70 	bl	8000e90 <HAL_GetTick>
 80045b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045b2:	e00a      	b.n	80045ca <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045b4:	f7fc fc6c 	bl	8000e90 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	f241 3288 	movw	r2, #5000	; 0x1388
 80045c2:	4293      	cmp	r3, r2
 80045c4:	d901      	bls.n	80045ca <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80045c6:	2303      	movs	r3, #3
 80045c8:	e0cb      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045ca:	4b49      	ldr	r3, [pc, #292]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 80045cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045ce:	f003 0302 	and.w	r3, r3, #2
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d0ee      	beq.n	80045b4 <HAL_RCC_OscConfig+0x334>
 80045d6:	e014      	b.n	8004602 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80045d8:	f7fc fc5a 	bl	8000e90 <HAL_GetTick>
 80045dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045de:	e00a      	b.n	80045f6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80045e0:	f7fc fc56 	bl	8000e90 <HAL_GetTick>
 80045e4:	4602      	mov	r2, r0
 80045e6:	693b      	ldr	r3, [r7, #16]
 80045e8:	1ad3      	subs	r3, r2, r3
 80045ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d901      	bls.n	80045f6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80045f2:	2303      	movs	r3, #3
 80045f4:	e0b5      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80045f6:	4b3e      	ldr	r3, [pc, #248]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 80045f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80045fa:	f003 0302 	and.w	r3, r3, #2
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d1ee      	bne.n	80045e0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004602:	7dfb      	ldrb	r3, [r7, #23]
 8004604:	2b01      	cmp	r3, #1
 8004606:	d105      	bne.n	8004614 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004608:	4b39      	ldr	r3, [pc, #228]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 800460a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800460c:	4a38      	ldr	r2, [pc, #224]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 800460e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004612:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	699b      	ldr	r3, [r3, #24]
 8004618:	2b00      	cmp	r3, #0
 800461a:	f000 80a1 	beq.w	8004760 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800461e:	4b34      	ldr	r3, [pc, #208]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	f003 030c 	and.w	r3, r3, #12
 8004626:	2b08      	cmp	r3, #8
 8004628:	d05c      	beq.n	80046e4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	699b      	ldr	r3, [r3, #24]
 800462e:	2b02      	cmp	r3, #2
 8004630:	d141      	bne.n	80046b6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004632:	4b31      	ldr	r3, [pc, #196]	; (80046f8 <HAL_RCC_OscConfig+0x478>)
 8004634:	2200      	movs	r2, #0
 8004636:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004638:	f7fc fc2a 	bl	8000e90 <HAL_GetTick>
 800463c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800463e:	e008      	b.n	8004652 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004640:	f7fc fc26 	bl	8000e90 <HAL_GetTick>
 8004644:	4602      	mov	r2, r0
 8004646:	693b      	ldr	r3, [r7, #16]
 8004648:	1ad3      	subs	r3, r2, r3
 800464a:	2b02      	cmp	r3, #2
 800464c:	d901      	bls.n	8004652 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800464e:	2303      	movs	r3, #3
 8004650:	e087      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004652:	4b27      	ldr	r3, [pc, #156]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800465a:	2b00      	cmp	r3, #0
 800465c:	d1f0      	bne.n	8004640 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	69da      	ldr	r2, [r3, #28]
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a1b      	ldr	r3, [r3, #32]
 8004666:	431a      	orrs	r2, r3
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466c:	019b      	lsls	r3, r3, #6
 800466e:	431a      	orrs	r2, r3
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004674:	085b      	lsrs	r3, r3, #1
 8004676:	3b01      	subs	r3, #1
 8004678:	041b      	lsls	r3, r3, #16
 800467a:	431a      	orrs	r2, r3
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004680:	061b      	lsls	r3, r3, #24
 8004682:	491b      	ldr	r1, [pc, #108]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 8004684:	4313      	orrs	r3, r2
 8004686:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004688:	4b1b      	ldr	r3, [pc, #108]	; (80046f8 <HAL_RCC_OscConfig+0x478>)
 800468a:	2201      	movs	r2, #1
 800468c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800468e:	f7fc fbff 	bl	8000e90 <HAL_GetTick>
 8004692:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004694:	e008      	b.n	80046a8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004696:	f7fc fbfb 	bl	8000e90 <HAL_GetTick>
 800469a:	4602      	mov	r2, r0
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	1ad3      	subs	r3, r2, r3
 80046a0:	2b02      	cmp	r3, #2
 80046a2:	d901      	bls.n	80046a8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80046a4:	2303      	movs	r3, #3
 80046a6:	e05c      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046a8:	4b11      	ldr	r3, [pc, #68]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d0f0      	beq.n	8004696 <HAL_RCC_OscConfig+0x416>
 80046b4:	e054      	b.n	8004760 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046b6:	4b10      	ldr	r3, [pc, #64]	; (80046f8 <HAL_RCC_OscConfig+0x478>)
 80046b8:	2200      	movs	r2, #0
 80046ba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046bc:	f7fc fbe8 	bl	8000e90 <HAL_GetTick>
 80046c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046c2:	e008      	b.n	80046d6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046c4:	f7fc fbe4 	bl	8000e90 <HAL_GetTick>
 80046c8:	4602      	mov	r2, r0
 80046ca:	693b      	ldr	r3, [r7, #16]
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e045      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80046d6:	4b06      	ldr	r3, [pc, #24]	; (80046f0 <HAL_RCC_OscConfig+0x470>)
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d1f0      	bne.n	80046c4 <HAL_RCC_OscConfig+0x444>
 80046e2:	e03d      	b.n	8004760 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	699b      	ldr	r3, [r3, #24]
 80046e8:	2b01      	cmp	r3, #1
 80046ea:	d107      	bne.n	80046fc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80046ec:	2301      	movs	r3, #1
 80046ee:	e038      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
 80046f0:	40023800 	.word	0x40023800
 80046f4:	40007000 	.word	0x40007000
 80046f8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80046fc:	4b1b      	ldr	r3, [pc, #108]	; (800476c <HAL_RCC_OscConfig+0x4ec>)
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	699b      	ldr	r3, [r3, #24]
 8004706:	2b01      	cmp	r3, #1
 8004708:	d028      	beq.n	800475c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004714:	429a      	cmp	r2, r3
 8004716:	d121      	bne.n	800475c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004722:	429a      	cmp	r2, r3
 8004724:	d11a      	bne.n	800475c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004726:	68fa      	ldr	r2, [r7, #12]
 8004728:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800472c:	4013      	ands	r3, r2
 800472e:	687a      	ldr	r2, [r7, #4]
 8004730:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004732:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004734:	4293      	cmp	r3, r2
 8004736:	d111      	bne.n	800475c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004742:	085b      	lsrs	r3, r3, #1
 8004744:	3b01      	subs	r3, #1
 8004746:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004748:	429a      	cmp	r2, r3
 800474a:	d107      	bne.n	800475c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004756:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004758:	429a      	cmp	r2, r3
 800475a:	d001      	beq.n	8004760 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800475c:	2301      	movs	r3, #1
 800475e:	e000      	b.n	8004762 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004760:	2300      	movs	r3, #0
}
 8004762:	4618      	mov	r0, r3
 8004764:	3718      	adds	r7, #24
 8004766:	46bd      	mov	sp, r7
 8004768:	bd80      	pop	{r7, pc}
 800476a:	bf00      	nop
 800476c:	40023800 	.word	0x40023800

08004770 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004770:	b580      	push	{r7, lr}
 8004772:	b084      	sub	sp, #16
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
 8004778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2b00      	cmp	r3, #0
 800477e:	d101      	bne.n	8004784 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	e0cc      	b.n	800491e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004784:	4b68      	ldr	r3, [pc, #416]	; (8004928 <HAL_RCC_ClockConfig+0x1b8>)
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f003 0307 	and.w	r3, r3, #7
 800478c:	683a      	ldr	r2, [r7, #0]
 800478e:	429a      	cmp	r2, r3
 8004790:	d90c      	bls.n	80047ac <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004792:	4b65      	ldr	r3, [pc, #404]	; (8004928 <HAL_RCC_ClockConfig+0x1b8>)
 8004794:	683a      	ldr	r2, [r7, #0]
 8004796:	b2d2      	uxtb	r2, r2
 8004798:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800479a:	4b63      	ldr	r3, [pc, #396]	; (8004928 <HAL_RCC_ClockConfig+0x1b8>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	f003 0307 	and.w	r3, r3, #7
 80047a2:	683a      	ldr	r2, [r7, #0]
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d001      	beq.n	80047ac <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e0b8      	b.n	800491e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0302 	and.w	r3, r3, #2
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d020      	beq.n	80047fa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	f003 0304 	and.w	r3, r3, #4
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d005      	beq.n	80047d0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80047c4:	4b59      	ldr	r3, [pc, #356]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	4a58      	ldr	r2, [pc, #352]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 80047ca:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80047ce:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0308 	and.w	r3, r3, #8
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d005      	beq.n	80047e8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80047dc:	4b53      	ldr	r3, [pc, #332]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 80047de:	689b      	ldr	r3, [r3, #8]
 80047e0:	4a52      	ldr	r2, [pc, #328]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 80047e2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80047e6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047e8:	4b50      	ldr	r3, [pc, #320]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 80047ea:	689b      	ldr	r3, [r3, #8]
 80047ec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	689b      	ldr	r3, [r3, #8]
 80047f4:	494d      	ldr	r1, [pc, #308]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 80047f6:	4313      	orrs	r3, r2
 80047f8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	f003 0301 	and.w	r3, r3, #1
 8004802:	2b00      	cmp	r3, #0
 8004804:	d044      	beq.n	8004890 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	2b01      	cmp	r3, #1
 800480c:	d107      	bne.n	800481e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800480e:	4b47      	ldr	r3, [pc, #284]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004816:	2b00      	cmp	r3, #0
 8004818:	d119      	bne.n	800484e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	e07f      	b.n	800491e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	2b02      	cmp	r3, #2
 8004824:	d003      	beq.n	800482e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800482a:	2b03      	cmp	r3, #3
 800482c:	d107      	bne.n	800483e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800482e:	4b3f      	ldr	r3, [pc, #252]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004836:	2b00      	cmp	r3, #0
 8004838:	d109      	bne.n	800484e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800483a:	2301      	movs	r3, #1
 800483c:	e06f      	b.n	800491e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800483e:	4b3b      	ldr	r3, [pc, #236]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f003 0302 	and.w	r3, r3, #2
 8004846:	2b00      	cmp	r3, #0
 8004848:	d101      	bne.n	800484e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800484a:	2301      	movs	r3, #1
 800484c:	e067      	b.n	800491e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800484e:	4b37      	ldr	r3, [pc, #220]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	f023 0203 	bic.w	r2, r3, #3
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	4934      	ldr	r1, [pc, #208]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 800485c:	4313      	orrs	r3, r2
 800485e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004860:	f7fc fb16 	bl	8000e90 <HAL_GetTick>
 8004864:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004866:	e00a      	b.n	800487e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004868:	f7fc fb12 	bl	8000e90 <HAL_GetTick>
 800486c:	4602      	mov	r2, r0
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	1ad3      	subs	r3, r2, r3
 8004872:	f241 3288 	movw	r2, #5000	; 0x1388
 8004876:	4293      	cmp	r3, r2
 8004878:	d901      	bls.n	800487e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800487a:	2303      	movs	r3, #3
 800487c:	e04f      	b.n	800491e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800487e:	4b2b      	ldr	r3, [pc, #172]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	f003 020c 	and.w	r2, r3, #12
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	009b      	lsls	r3, r3, #2
 800488c:	429a      	cmp	r2, r3
 800488e:	d1eb      	bne.n	8004868 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004890:	4b25      	ldr	r3, [pc, #148]	; (8004928 <HAL_RCC_ClockConfig+0x1b8>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0307 	and.w	r3, r3, #7
 8004898:	683a      	ldr	r2, [r7, #0]
 800489a:	429a      	cmp	r2, r3
 800489c:	d20c      	bcs.n	80048b8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800489e:	4b22      	ldr	r3, [pc, #136]	; (8004928 <HAL_RCC_ClockConfig+0x1b8>)
 80048a0:	683a      	ldr	r2, [r7, #0]
 80048a2:	b2d2      	uxtb	r2, r2
 80048a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048a6:	4b20      	ldr	r3, [pc, #128]	; (8004928 <HAL_RCC_ClockConfig+0x1b8>)
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f003 0307 	and.w	r3, r3, #7
 80048ae:	683a      	ldr	r2, [r7, #0]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d001      	beq.n	80048b8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80048b4:	2301      	movs	r3, #1
 80048b6:	e032      	b.n	800491e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	f003 0304 	and.w	r3, r3, #4
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d008      	beq.n	80048d6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80048c4:	4b19      	ldr	r3, [pc, #100]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 80048c6:	689b      	ldr	r3, [r3, #8]
 80048c8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	68db      	ldr	r3, [r3, #12]
 80048d0:	4916      	ldr	r1, [pc, #88]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 80048d2:	4313      	orrs	r3, r2
 80048d4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f003 0308 	and.w	r3, r3, #8
 80048de:	2b00      	cmp	r3, #0
 80048e0:	d009      	beq.n	80048f6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80048e2:	4b12      	ldr	r3, [pc, #72]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 80048e4:	689b      	ldr	r3, [r3, #8]
 80048e6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	691b      	ldr	r3, [r3, #16]
 80048ee:	00db      	lsls	r3, r3, #3
 80048f0:	490e      	ldr	r1, [pc, #56]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 80048f2:	4313      	orrs	r3, r2
 80048f4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80048f6:	f000 f821 	bl	800493c <HAL_RCC_GetSysClockFreq>
 80048fa:	4602      	mov	r2, r0
 80048fc:	4b0b      	ldr	r3, [pc, #44]	; (800492c <HAL_RCC_ClockConfig+0x1bc>)
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	091b      	lsrs	r3, r3, #4
 8004902:	f003 030f 	and.w	r3, r3, #15
 8004906:	490a      	ldr	r1, [pc, #40]	; (8004930 <HAL_RCC_ClockConfig+0x1c0>)
 8004908:	5ccb      	ldrb	r3, [r1, r3]
 800490a:	fa22 f303 	lsr.w	r3, r2, r3
 800490e:	4a09      	ldr	r2, [pc, #36]	; (8004934 <HAL_RCC_ClockConfig+0x1c4>)
 8004910:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004912:	4b09      	ldr	r3, [pc, #36]	; (8004938 <HAL_RCC_ClockConfig+0x1c8>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4618      	mov	r0, r3
 8004918:	f7fc fa76 	bl	8000e08 <HAL_InitTick>

  return HAL_OK;
 800491c:	2300      	movs	r3, #0
}
 800491e:	4618      	mov	r0, r3
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	40023c00 	.word	0x40023c00
 800492c:	40023800 	.word	0x40023800
 8004930:	08008ac4 	.word	0x08008ac4
 8004934:	20000000 	.word	0x20000000
 8004938:	20000004 	.word	0x20000004

0800493c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800493c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004940:	b094      	sub	sp, #80	; 0x50
 8004942:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004944:	2300      	movs	r3, #0
 8004946:	647b      	str	r3, [r7, #68]	; 0x44
 8004948:	2300      	movs	r3, #0
 800494a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800494c:	2300      	movs	r3, #0
 800494e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004950:	2300      	movs	r3, #0
 8004952:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004954:	4b79      	ldr	r3, [pc, #484]	; (8004b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004956:	689b      	ldr	r3, [r3, #8]
 8004958:	f003 030c 	and.w	r3, r3, #12
 800495c:	2b08      	cmp	r3, #8
 800495e:	d00d      	beq.n	800497c <HAL_RCC_GetSysClockFreq+0x40>
 8004960:	2b08      	cmp	r3, #8
 8004962:	f200 80e1 	bhi.w	8004b28 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004966:	2b00      	cmp	r3, #0
 8004968:	d002      	beq.n	8004970 <HAL_RCC_GetSysClockFreq+0x34>
 800496a:	2b04      	cmp	r3, #4
 800496c:	d003      	beq.n	8004976 <HAL_RCC_GetSysClockFreq+0x3a>
 800496e:	e0db      	b.n	8004b28 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004970:	4b73      	ldr	r3, [pc, #460]	; (8004b40 <HAL_RCC_GetSysClockFreq+0x204>)
 8004972:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004974:	e0db      	b.n	8004b2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004976:	4b73      	ldr	r3, [pc, #460]	; (8004b44 <HAL_RCC_GetSysClockFreq+0x208>)
 8004978:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800497a:	e0d8      	b.n	8004b2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800497c:	4b6f      	ldr	r3, [pc, #444]	; (8004b3c <HAL_RCC_GetSysClockFreq+0x200>)
 800497e:	685b      	ldr	r3, [r3, #4]
 8004980:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004984:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004986:	4b6d      	ldr	r3, [pc, #436]	; (8004b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d063      	beq.n	8004a5a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004992:	4b6a      	ldr	r3, [pc, #424]	; (8004b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	099b      	lsrs	r3, r3, #6
 8004998:	2200      	movs	r2, #0
 800499a:	63bb      	str	r3, [r7, #56]	; 0x38
 800499c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800499e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049a0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049a4:	633b      	str	r3, [r7, #48]	; 0x30
 80049a6:	2300      	movs	r3, #0
 80049a8:	637b      	str	r3, [r7, #52]	; 0x34
 80049aa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80049ae:	4622      	mov	r2, r4
 80049b0:	462b      	mov	r3, r5
 80049b2:	f04f 0000 	mov.w	r0, #0
 80049b6:	f04f 0100 	mov.w	r1, #0
 80049ba:	0159      	lsls	r1, r3, #5
 80049bc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80049c0:	0150      	lsls	r0, r2, #5
 80049c2:	4602      	mov	r2, r0
 80049c4:	460b      	mov	r3, r1
 80049c6:	4621      	mov	r1, r4
 80049c8:	1a51      	subs	r1, r2, r1
 80049ca:	6139      	str	r1, [r7, #16]
 80049cc:	4629      	mov	r1, r5
 80049ce:	eb63 0301 	sbc.w	r3, r3, r1
 80049d2:	617b      	str	r3, [r7, #20]
 80049d4:	f04f 0200 	mov.w	r2, #0
 80049d8:	f04f 0300 	mov.w	r3, #0
 80049dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80049e0:	4659      	mov	r1, fp
 80049e2:	018b      	lsls	r3, r1, #6
 80049e4:	4651      	mov	r1, sl
 80049e6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80049ea:	4651      	mov	r1, sl
 80049ec:	018a      	lsls	r2, r1, #6
 80049ee:	4651      	mov	r1, sl
 80049f0:	ebb2 0801 	subs.w	r8, r2, r1
 80049f4:	4659      	mov	r1, fp
 80049f6:	eb63 0901 	sbc.w	r9, r3, r1
 80049fa:	f04f 0200 	mov.w	r2, #0
 80049fe:	f04f 0300 	mov.w	r3, #0
 8004a02:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004a06:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004a0a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004a0e:	4690      	mov	r8, r2
 8004a10:	4699      	mov	r9, r3
 8004a12:	4623      	mov	r3, r4
 8004a14:	eb18 0303 	adds.w	r3, r8, r3
 8004a18:	60bb      	str	r3, [r7, #8]
 8004a1a:	462b      	mov	r3, r5
 8004a1c:	eb49 0303 	adc.w	r3, r9, r3
 8004a20:	60fb      	str	r3, [r7, #12]
 8004a22:	f04f 0200 	mov.w	r2, #0
 8004a26:	f04f 0300 	mov.w	r3, #0
 8004a2a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004a2e:	4629      	mov	r1, r5
 8004a30:	024b      	lsls	r3, r1, #9
 8004a32:	4621      	mov	r1, r4
 8004a34:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004a38:	4621      	mov	r1, r4
 8004a3a:	024a      	lsls	r2, r1, #9
 8004a3c:	4610      	mov	r0, r2
 8004a3e:	4619      	mov	r1, r3
 8004a40:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a42:	2200      	movs	r2, #0
 8004a44:	62bb      	str	r3, [r7, #40]	; 0x28
 8004a46:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004a48:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004a4c:	f7fb fbc4 	bl	80001d8 <__aeabi_uldivmod>
 8004a50:	4602      	mov	r2, r0
 8004a52:	460b      	mov	r3, r1
 8004a54:	4613      	mov	r3, r2
 8004a56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004a58:	e058      	b.n	8004b0c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a5a:	4b38      	ldr	r3, [pc, #224]	; (8004b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004a5c:	685b      	ldr	r3, [r3, #4]
 8004a5e:	099b      	lsrs	r3, r3, #6
 8004a60:	2200      	movs	r2, #0
 8004a62:	4618      	mov	r0, r3
 8004a64:	4611      	mov	r1, r2
 8004a66:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004a6a:	623b      	str	r3, [r7, #32]
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	627b      	str	r3, [r7, #36]	; 0x24
 8004a70:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004a74:	4642      	mov	r2, r8
 8004a76:	464b      	mov	r3, r9
 8004a78:	f04f 0000 	mov.w	r0, #0
 8004a7c:	f04f 0100 	mov.w	r1, #0
 8004a80:	0159      	lsls	r1, r3, #5
 8004a82:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a86:	0150      	lsls	r0, r2, #5
 8004a88:	4602      	mov	r2, r0
 8004a8a:	460b      	mov	r3, r1
 8004a8c:	4641      	mov	r1, r8
 8004a8e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004a92:	4649      	mov	r1, r9
 8004a94:	eb63 0b01 	sbc.w	fp, r3, r1
 8004a98:	f04f 0200 	mov.w	r2, #0
 8004a9c:	f04f 0300 	mov.w	r3, #0
 8004aa0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004aa4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004aa8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004aac:	ebb2 040a 	subs.w	r4, r2, sl
 8004ab0:	eb63 050b 	sbc.w	r5, r3, fp
 8004ab4:	f04f 0200 	mov.w	r2, #0
 8004ab8:	f04f 0300 	mov.w	r3, #0
 8004abc:	00eb      	lsls	r3, r5, #3
 8004abe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004ac2:	00e2      	lsls	r2, r4, #3
 8004ac4:	4614      	mov	r4, r2
 8004ac6:	461d      	mov	r5, r3
 8004ac8:	4643      	mov	r3, r8
 8004aca:	18e3      	adds	r3, r4, r3
 8004acc:	603b      	str	r3, [r7, #0]
 8004ace:	464b      	mov	r3, r9
 8004ad0:	eb45 0303 	adc.w	r3, r5, r3
 8004ad4:	607b      	str	r3, [r7, #4]
 8004ad6:	f04f 0200 	mov.w	r2, #0
 8004ada:	f04f 0300 	mov.w	r3, #0
 8004ade:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004ae2:	4629      	mov	r1, r5
 8004ae4:	028b      	lsls	r3, r1, #10
 8004ae6:	4621      	mov	r1, r4
 8004ae8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004aec:	4621      	mov	r1, r4
 8004aee:	028a      	lsls	r2, r1, #10
 8004af0:	4610      	mov	r0, r2
 8004af2:	4619      	mov	r1, r3
 8004af4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004af6:	2200      	movs	r2, #0
 8004af8:	61bb      	str	r3, [r7, #24]
 8004afa:	61fa      	str	r2, [r7, #28]
 8004afc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004b00:	f7fb fb6a 	bl	80001d8 <__aeabi_uldivmod>
 8004b04:	4602      	mov	r2, r0
 8004b06:	460b      	mov	r3, r1
 8004b08:	4613      	mov	r3, r2
 8004b0a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004b0c:	4b0b      	ldr	r3, [pc, #44]	; (8004b3c <HAL_RCC_GetSysClockFreq+0x200>)
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	0c1b      	lsrs	r3, r3, #16
 8004b12:	f003 0303 	and.w	r3, r3, #3
 8004b16:	3301      	adds	r3, #1
 8004b18:	005b      	lsls	r3, r3, #1
 8004b1a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004b1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b1e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b20:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b24:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b26:	e002      	b.n	8004b2e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004b28:	4b05      	ldr	r3, [pc, #20]	; (8004b40 <HAL_RCC_GetSysClockFreq+0x204>)
 8004b2a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004b2c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b2e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3750      	adds	r7, #80	; 0x50
 8004b34:	46bd      	mov	sp, r7
 8004b36:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b3a:	bf00      	nop
 8004b3c:	40023800 	.word	0x40023800
 8004b40:	00f42400 	.word	0x00f42400
 8004b44:	007a1200 	.word	0x007a1200

08004b48 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b48:	b480      	push	{r7}
 8004b4a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b4c:	4b03      	ldr	r3, [pc, #12]	; (8004b5c <HAL_RCC_GetHCLKFreq+0x14>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
}
 8004b50:	4618      	mov	r0, r3
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	20000000 	.word	0x20000000

08004b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004b64:	f7ff fff0 	bl	8004b48 <HAL_RCC_GetHCLKFreq>
 8004b68:	4602      	mov	r2, r0
 8004b6a:	4b05      	ldr	r3, [pc, #20]	; (8004b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	0a9b      	lsrs	r3, r3, #10
 8004b70:	f003 0307 	and.w	r3, r3, #7
 8004b74:	4903      	ldr	r1, [pc, #12]	; (8004b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b76:	5ccb      	ldrb	r3, [r1, r3]
 8004b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	bd80      	pop	{r7, pc}
 8004b80:	40023800 	.word	0x40023800
 8004b84:	08008ad4 	.word	0x08008ad4

08004b88 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b086      	sub	sp, #24
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b90:	2300      	movs	r3, #0
 8004b92:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004b94:	2300      	movs	r3, #0
 8004b96:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	f003 0301 	and.w	r3, r3, #1
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d105      	bne.n	8004bb0 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d038      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004bb0:	4b68      	ldr	r3, [pc, #416]	; (8004d54 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004bb6:	f7fc f96b 	bl	8000e90 <HAL_GetTick>
 8004bba:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bbc:	e008      	b.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004bbe:	f7fc f967 	bl	8000e90 <HAL_GetTick>
 8004bc2:	4602      	mov	r2, r0
 8004bc4:	697b      	ldr	r3, [r7, #20]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d901      	bls.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e0bd      	b.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004bd0:	4b61      	ldr	r3, [pc, #388]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1f0      	bne.n	8004bbe <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	685a      	ldr	r2, [r3, #4]
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	689b      	ldr	r3, [r3, #8]
 8004be4:	019b      	lsls	r3, r3, #6
 8004be6:	431a      	orrs	r2, r3
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	68db      	ldr	r3, [r3, #12]
 8004bec:	071b      	lsls	r3, r3, #28
 8004bee:	495a      	ldr	r1, [pc, #360]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004bf6:	4b57      	ldr	r3, [pc, #348]	; (8004d54 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004bfc:	f7fc f948 	bl	8000e90 <HAL_GetTick>
 8004c00:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c02:	e008      	b.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004c04:	f7fc f944 	bl	8000e90 <HAL_GetTick>
 8004c08:	4602      	mov	r2, r0
 8004c0a:	697b      	ldr	r3, [r7, #20]
 8004c0c:	1ad3      	subs	r3, r2, r3
 8004c0e:	2b02      	cmp	r3, #2
 8004c10:	d901      	bls.n	8004c16 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004c12:	2303      	movs	r3, #3
 8004c14:	e09a      	b.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004c16:	4b50      	ldr	r3, [pc, #320]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d0f0      	beq.n	8004c04 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f003 0302 	and.w	r3, r3, #2
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	f000 8083 	beq.w	8004d36 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c30:	2300      	movs	r3, #0
 8004c32:	60fb      	str	r3, [r7, #12]
 8004c34:	4b48      	ldr	r3, [pc, #288]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c38:	4a47      	ldr	r2, [pc, #284]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c3e:	6413      	str	r3, [r2, #64]	; 0x40
 8004c40:	4b45      	ldr	r3, [pc, #276]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c48:	60fb      	str	r3, [r7, #12]
 8004c4a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004c4c:	4b43      	ldr	r3, [pc, #268]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	4a42      	ldr	r2, [pc, #264]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c56:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004c58:	f7fc f91a 	bl	8000e90 <HAL_GetTick>
 8004c5c:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004c5e:	e008      	b.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004c60:	f7fc f916 	bl	8000e90 <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	1ad3      	subs	r3, r2, r3
 8004c6a:	2b02      	cmp	r3, #2
 8004c6c:	d901      	bls.n	8004c72 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e06c      	b.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004c72:	4b3a      	ldr	r3, [pc, #232]	; (8004d5c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d0f0      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c7e:	4b36      	ldr	r3, [pc, #216]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c86:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c88:	693b      	ldr	r3, [r7, #16]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d02f      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x166>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	691b      	ldr	r3, [r3, #16]
 8004c92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	429a      	cmp	r2, r3
 8004c9a:	d028      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004c9c:	4b2e      	ldr	r3, [pc, #184]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ca0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ca4:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004ca6:	4b2e      	ldr	r3, [pc, #184]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004ca8:	2201      	movs	r2, #1
 8004caa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004cac:	4b2c      	ldr	r3, [pc, #176]	; (8004d60 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8004cae:	2200      	movs	r2, #0
 8004cb0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8004cb2:	4a29      	ldr	r2, [pc, #164]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8004cb8:	4b27      	ldr	r3, [pc, #156]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cbc:	f003 0301 	and.w	r3, r3, #1
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d114      	bne.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8004cc4:	f7fc f8e4 	bl	8000e90 <HAL_GetTick>
 8004cc8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004cca:	e00a      	b.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004ccc:	f7fc f8e0 	bl	8000e90 <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e034      	b.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004ce2:	4b1d      	ldr	r3, [pc, #116]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce6:	f003 0302 	and.w	r3, r3, #2
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d0ee      	beq.n	8004ccc <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	691b      	ldr	r3, [r3, #16]
 8004cf2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cf6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cfa:	d10d      	bne.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8004cfc:	4b16      	ldr	r3, [pc, #88]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	691b      	ldr	r3, [r3, #16]
 8004d08:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8004d0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d10:	4911      	ldr	r1, [pc, #68]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d12:	4313      	orrs	r3, r2
 8004d14:	608b      	str	r3, [r1, #8]
 8004d16:	e005      	b.n	8004d24 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8004d18:	4b0f      	ldr	r3, [pc, #60]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d1a:	689b      	ldr	r3, [r3, #8]
 8004d1c:	4a0e      	ldr	r2, [pc, #56]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d1e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004d22:	6093      	str	r3, [r2, #8]
 8004d24:	4b0c      	ldr	r3, [pc, #48]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d26:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d30:	4909      	ldr	r1, [pc, #36]	; (8004d58 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004d32:	4313      	orrs	r3, r2
 8004d34:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f003 0308 	and.w	r3, r3, #8
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d003      	beq.n	8004d4a <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	7d1a      	ldrb	r2, [r3, #20]
 8004d46:	4b07      	ldr	r3, [pc, #28]	; (8004d64 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8004d48:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004d4a:	2300      	movs	r3, #0
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3718      	adds	r7, #24
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	42470068 	.word	0x42470068
 8004d58:	40023800 	.word	0x40023800
 8004d5c:	40007000 	.word	0x40007000
 8004d60:	42470e40 	.word	0x42470e40
 8004d64:	424711e0 	.word	0x424711e0

08004d68 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004d68:	b480      	push	{r7}
 8004d6a:	b087      	sub	sp, #28
 8004d6c:	af00      	add	r7, sp, #0
 8004d6e:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8004d70:	2300      	movs	r3, #0
 8004d72:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004d74:	2300      	movs	r3, #0
 8004d76:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d141      	bne.n	8004e0a <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004d86:	4b25      	ldr	r3, [pc, #148]	; (8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004d88:	689b      	ldr	r3, [r3, #8]
 8004d8a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004d8e:	60fb      	str	r3, [r7, #12]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d006      	beq.n	8004da4 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004d9c:	d131      	bne.n	8004e02 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004d9e:	4b20      	ldr	r3, [pc, #128]	; (8004e20 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8004da0:	617b      	str	r3, [r7, #20]
          break;
 8004da2:	e031      	b.n	8004e08 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
      case RCC_I2SCLKSOURCE_PLLI2S:
        {
#if defined(STM32F411xE)
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8004da4:	4b1d      	ldr	r3, [pc, #116]	; (8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004dac:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004db0:	d109      	bne.n	8004dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x5e>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004db2:	4b1a      	ldr	r3, [pc, #104]	; (8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004db4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004db8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004dbc:	4a19      	ldr	r2, [pc, #100]	; (8004e24 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8004dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dc2:	613b      	str	r3, [r7, #16]
 8004dc4:	e008      	b.n	8004dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x70>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8004dc6:	4b15      	ldr	r3, [pc, #84]	; (8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004dc8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dcc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004dd0:	4a15      	ldr	r2, [pc, #84]	; (8004e28 <HAL_RCCEx_GetPeriphCLKFreq+0xc0>)
 8004dd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dd6:	613b      	str	r3, [r7, #16]
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8004dd8:	4b10      	ldr	r3, [pc, #64]	; (8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004dda:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dde:	099b      	lsrs	r3, r3, #6
 8004de0:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004de4:	693b      	ldr	r3, [r7, #16]
 8004de6:	fb02 f303 	mul.w	r3, r2, r3
 8004dea:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8004dec:	4b0b      	ldr	r3, [pc, #44]	; (8004e1c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8004dee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004df2:	0f1b      	lsrs	r3, r3, #28
 8004df4:	f003 0307 	and.w	r3, r3, #7
 8004df8:	68ba      	ldr	r2, [r7, #8]
 8004dfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dfe:	617b      	str	r3, [r7, #20]
          break;
 8004e00:	e002      	b.n	8004e08 <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8004e02:	2300      	movs	r3, #0
 8004e04:	617b      	str	r3, [r7, #20]
          break;
 8004e06:	bf00      	nop
        }
      }
      break;
 8004e08:	e000      	b.n	8004e0c <HAL_RCCEx_GetPeriphCLKFreq+0xa4>
    }
  default:
    {
       break;
 8004e0a:	bf00      	nop
    }
  }
  return frequency;
 8004e0c:	697b      	ldr	r3, [r7, #20]
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	371c      	adds	r7, #28
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr
 8004e1a:	bf00      	nop
 8004e1c:	40023800 	.word	0x40023800
 8004e20:	00bb8000 	.word	0x00bb8000
 8004e24:	007a1200 	.word	0x007a1200
 8004e28:	00f42400 	.word	0x00f42400

08004e2c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b082      	sub	sp, #8
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d101      	bne.n	8004e3e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	e07b      	b.n	8004f36 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d108      	bne.n	8004e58 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	685b      	ldr	r3, [r3, #4]
 8004e4a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e4e:	d009      	beq.n	8004e64 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2200      	movs	r2, #0
 8004e54:	61da      	str	r2, [r3, #28]
 8004e56:	e005      	b.n	8004e64 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	2200      	movs	r2, #0
 8004e62:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2200      	movs	r2, #0
 8004e68:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d106      	bne.n	8004e84 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f7fb feb2 	bl	8000be8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2202      	movs	r2, #2
 8004e88:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	681a      	ldr	r2, [r3, #0]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e9a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	685b      	ldr	r3, [r3, #4]
 8004ea0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	689b      	ldr	r3, [r3, #8]
 8004ea8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004eac:	431a      	orrs	r2, r3
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004eb6:	431a      	orrs	r2, r3
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	691b      	ldr	r3, [r3, #16]
 8004ebc:	f003 0302 	and.w	r3, r3, #2
 8004ec0:	431a      	orrs	r2, r3
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	695b      	ldr	r3, [r3, #20]
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	431a      	orrs	r2, r3
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	699b      	ldr	r3, [r3, #24]
 8004ed0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ed4:	431a      	orrs	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	69db      	ldr	r3, [r3, #28]
 8004eda:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004ede:	431a      	orrs	r2, r3
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6a1b      	ldr	r3, [r3, #32]
 8004ee4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ee8:	ea42 0103 	orr.w	r1, r2, r3
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	430a      	orrs	r2, r1
 8004efa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	699b      	ldr	r3, [r3, #24]
 8004f00:	0c1b      	lsrs	r3, r3, #16
 8004f02:	f003 0104 	and.w	r1, r3, #4
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f0a:	f003 0210 	and.w	r2, r3, #16
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	430a      	orrs	r2, r1
 8004f14:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	69da      	ldr	r2, [r3, #28]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004f24:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2201      	movs	r2, #1
 8004f30:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004f34:	2300      	movs	r3, #0
}
 8004f36:	4618      	mov	r0, r3
 8004f38:	3708      	adds	r7, #8
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	bd80      	pop	{r7, pc}

08004f3e <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004f3e:	b084      	sub	sp, #16
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b084      	sub	sp, #16
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	f107 001c 	add.w	r0, r7, #28
 8004f4c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004f50:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8004f54:	2b01      	cmp	r3, #1
 8004f56:	d123      	bne.n	8004fa0 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f5c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	68db      	ldr	r3, [r3, #12]
 8004f68:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8004f6c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	68db      	ldr	r3, [r3, #12]
 8004f78:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004f80:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004f84:	2b01      	cmp	r3, #1
 8004f86:	d105      	bne.n	8004f94 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004f94:	6878      	ldr	r0, [r7, #4]
 8004f96:	f000 f9dc 	bl	8005352 <USB_CoreReset>
 8004f9a:	4603      	mov	r3, r0
 8004f9c:	73fb      	strb	r3, [r7, #15]
 8004f9e:	e01b      	b.n	8004fd8 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	68db      	ldr	r3, [r3, #12]
 8004fa4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004fac:	6878      	ldr	r0, [r7, #4]
 8004fae:	f000 f9d0 	bl	8005352 <USB_CoreReset>
 8004fb2:	4603      	mov	r3, r0
 8004fb4:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8004fb6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d106      	bne.n	8004fcc <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fc2:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	639a      	str	r2, [r3, #56]	; 0x38
 8004fca:	e005      	b.n	8004fd8 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004fd0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8004fd8:	7fbb      	ldrb	r3, [r7, #30]
 8004fda:	2b01      	cmp	r3, #1
 8004fdc:	d10b      	bne.n	8004ff6 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	689b      	ldr	r3, [r3, #8]
 8004fe2:	f043 0206 	orr.w	r2, r3, #6
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	689b      	ldr	r3, [r3, #8]
 8004fee:	f043 0220 	orr.w	r2, r3, #32
 8004ff2:	687b      	ldr	r3, [r7, #4]
 8004ff4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	3710      	adds	r7, #16
 8004ffc:	46bd      	mov	sp, r7
 8004ffe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005002:	b004      	add	sp, #16
 8005004:	4770      	bx	lr

08005006 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005006:	b480      	push	{r7}
 8005008:	b083      	sub	sp, #12
 800500a:	af00      	add	r7, sp, #0
 800500c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	f043 0201 	orr.w	r2, r3, #1
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800501a:	2300      	movs	r3, #0
}
 800501c:	4618      	mov	r0, r3
 800501e:	370c      	adds	r7, #12
 8005020:	46bd      	mov	sp, r7
 8005022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005026:	4770      	bx	lr

08005028 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	689b      	ldr	r3, [r3, #8]
 8005034:	f023 0201 	bic.w	r2, r3, #1
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800503c:	2300      	movs	r3, #0
}
 800503e:	4618      	mov	r0, r3
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005048:	4770      	bx	lr

0800504a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800504a:	b580      	push	{r7, lr}
 800504c:	b084      	sub	sp, #16
 800504e:	af00      	add	r7, sp, #0
 8005050:	6078      	str	r0, [r7, #4]
 8005052:	460b      	mov	r3, r1
 8005054:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005056:	2300      	movs	r3, #0
 8005058:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	68db      	ldr	r3, [r3, #12]
 800505e:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005066:	78fb      	ldrb	r3, [r7, #3]
 8005068:	2b01      	cmp	r3, #1
 800506a:	d115      	bne.n	8005098 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005078:	200a      	movs	r0, #10
 800507a:	f7fb ff15 	bl	8000ea8 <HAL_Delay>
      ms += 10U;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	330a      	adds	r3, #10
 8005082:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005084:	6878      	ldr	r0, [r7, #4]
 8005086:	f000 f956 	bl	8005336 <USB_GetMode>
 800508a:	4603      	mov	r3, r0
 800508c:	2b01      	cmp	r3, #1
 800508e:	d01e      	beq.n	80050ce <USB_SetCurrentMode+0x84>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2bc7      	cmp	r3, #199	; 0xc7
 8005094:	d9f0      	bls.n	8005078 <USB_SetCurrentMode+0x2e>
 8005096:	e01a      	b.n	80050ce <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005098:	78fb      	ldrb	r3, [r7, #3]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d115      	bne.n	80050ca <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80050aa:	200a      	movs	r0, #10
 80050ac:	f7fb fefc 	bl	8000ea8 <HAL_Delay>
      ms += 10U;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	330a      	adds	r3, #10
 80050b4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80050b6:	6878      	ldr	r0, [r7, #4]
 80050b8:	f000 f93d 	bl	8005336 <USB_GetMode>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d005      	beq.n	80050ce <USB_SetCurrentMode+0x84>
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2bc7      	cmp	r3, #199	; 0xc7
 80050c6:	d9f0      	bls.n	80050aa <USB_SetCurrentMode+0x60>
 80050c8:	e001      	b.n	80050ce <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80050ca:	2301      	movs	r3, #1
 80050cc:	e005      	b.n	80050da <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2bc8      	cmp	r3, #200	; 0xc8
 80050d2:	d101      	bne.n	80050d8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e000      	b.n	80050da <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3710      	adds	r7, #16
 80050de:	46bd      	mov	sp, r7
 80050e0:	bd80      	pop	{r7, pc}

080050e2 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80050e2:	b480      	push	{r7}
 80050e4:	b085      	sub	sp, #20
 80050e6:	af00      	add	r7, sp, #0
 80050e8:	6078      	str	r0, [r7, #4]
 80050ea:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80050ec:	2300      	movs	r3, #0
 80050ee:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	3301      	adds	r3, #1
 80050f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80050fc:	d901      	bls.n	8005102 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80050fe:	2303      	movs	r3, #3
 8005100:	e01b      	b.n	800513a <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	691b      	ldr	r3, [r3, #16]
 8005106:	2b00      	cmp	r3, #0
 8005108:	daf2      	bge.n	80050f0 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800510a:	2300      	movs	r3, #0
 800510c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800510e:	683b      	ldr	r3, [r7, #0]
 8005110:	019b      	lsls	r3, r3, #6
 8005112:	f043 0220 	orr.w	r2, r3, #32
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	3301      	adds	r3, #1
 800511e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005126:	d901      	bls.n	800512c <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005128:	2303      	movs	r3, #3
 800512a:	e006      	b.n	800513a <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	691b      	ldr	r3, [r3, #16]
 8005130:	f003 0320 	and.w	r3, r3, #32
 8005134:	2b20      	cmp	r3, #32
 8005136:	d0f0      	beq.n	800511a <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005138:	2300      	movs	r3, #0
}
 800513a:	4618      	mov	r0, r3
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr

08005146 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005146:	b480      	push	{r7}
 8005148:	b085      	sub	sp, #20
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800514e:	2300      	movs	r3, #0
 8005150:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	3301      	adds	r3, #1
 8005156:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800515e:	d901      	bls.n	8005164 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005160:	2303      	movs	r3, #3
 8005162:	e018      	b.n	8005196 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	691b      	ldr	r3, [r3, #16]
 8005168:	2b00      	cmp	r3, #0
 800516a:	daf2      	bge.n	8005152 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800516c:	2300      	movs	r3, #0
 800516e:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2210      	movs	r2, #16
 8005174:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	3301      	adds	r3, #1
 800517a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005182:	d901      	bls.n	8005188 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005184:	2303      	movs	r3, #3
 8005186:	e006      	b.n	8005196 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	691b      	ldr	r3, [r3, #16]
 800518c:	f003 0310 	and.w	r3, r3, #16
 8005190:	2b10      	cmp	r3, #16
 8005192:	d0f0      	beq.n	8005176 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3714      	adds	r7, #20
 800519a:	46bd      	mov	sp, r7
 800519c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a0:	4770      	bx	lr

080051a2 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b089      	sub	sp, #36	; 0x24
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	60f8      	str	r0, [r7, #12]
 80051aa:	60b9      	str	r1, [r7, #8]
 80051ac:	4611      	mov	r1, r2
 80051ae:	461a      	mov	r2, r3
 80051b0:	460b      	mov	r3, r1
 80051b2:	71fb      	strb	r3, [r7, #7]
 80051b4:	4613      	mov	r3, r2
 80051b6:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80051c0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d123      	bne.n	8005210 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80051c8:	88bb      	ldrh	r3, [r7, #4]
 80051ca:	3303      	adds	r3, #3
 80051cc:	089b      	lsrs	r3, r3, #2
 80051ce:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80051d0:	2300      	movs	r3, #0
 80051d2:	61bb      	str	r3, [r7, #24]
 80051d4:	e018      	b.n	8005208 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80051d6:	79fb      	ldrb	r3, [r7, #7]
 80051d8:	031a      	lsls	r2, r3, #12
 80051da:	697b      	ldr	r3, [r7, #20]
 80051dc:	4413      	add	r3, r2
 80051de:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80051e2:	461a      	mov	r2, r3
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	6013      	str	r3, [r2, #0]
      pSrc++;
 80051ea:	69fb      	ldr	r3, [r7, #28]
 80051ec:	3301      	adds	r3, #1
 80051ee:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80051f0:	69fb      	ldr	r3, [r7, #28]
 80051f2:	3301      	adds	r3, #1
 80051f4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80051f6:	69fb      	ldr	r3, [r7, #28]
 80051f8:	3301      	adds	r3, #1
 80051fa:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80051fc:	69fb      	ldr	r3, [r7, #28]
 80051fe:	3301      	adds	r3, #1
 8005200:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	3301      	adds	r3, #1
 8005206:	61bb      	str	r3, [r7, #24]
 8005208:	69ba      	ldr	r2, [r7, #24]
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	429a      	cmp	r2, r3
 800520e:	d3e2      	bcc.n	80051d6 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	3724      	adds	r7, #36	; 0x24
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr

0800521e <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800521e:	b480      	push	{r7}
 8005220:	b08b      	sub	sp, #44	; 0x2c
 8005222:	af00      	add	r7, sp, #0
 8005224:	60f8      	str	r0, [r7, #12]
 8005226:	60b9      	str	r1, [r7, #8]
 8005228:	4613      	mov	r3, r2
 800522a:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005230:	68bb      	ldr	r3, [r7, #8]
 8005232:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005234:	88fb      	ldrh	r3, [r7, #6]
 8005236:	089b      	lsrs	r3, r3, #2
 8005238:	b29b      	uxth	r3, r3
 800523a:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800523c:	88fb      	ldrh	r3, [r7, #6]
 800523e:	f003 0303 	and.w	r3, r3, #3
 8005242:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005244:	2300      	movs	r3, #0
 8005246:	623b      	str	r3, [r7, #32]
 8005248:	e014      	b.n	8005274 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800524a:	69bb      	ldr	r3, [r7, #24]
 800524c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005250:	681a      	ldr	r2, [r3, #0]
 8005252:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005254:	601a      	str	r2, [r3, #0]
    pDest++;
 8005256:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005258:	3301      	adds	r3, #1
 800525a:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800525c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525e:	3301      	adds	r3, #1
 8005260:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005264:	3301      	adds	r3, #1
 8005266:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8005268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800526a:	3301      	adds	r3, #1
 800526c:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800526e:	6a3b      	ldr	r3, [r7, #32]
 8005270:	3301      	adds	r3, #1
 8005272:	623b      	str	r3, [r7, #32]
 8005274:	6a3a      	ldr	r2, [r7, #32]
 8005276:	697b      	ldr	r3, [r7, #20]
 8005278:	429a      	cmp	r2, r3
 800527a:	d3e6      	bcc.n	800524a <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800527c:	8bfb      	ldrh	r3, [r7, #30]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d01e      	beq.n	80052c0 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005282:	2300      	movs	r3, #0
 8005284:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005286:	69bb      	ldr	r3, [r7, #24]
 8005288:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800528c:	461a      	mov	r2, r3
 800528e:	f107 0310 	add.w	r3, r7, #16
 8005292:	6812      	ldr	r2, [r2, #0]
 8005294:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005296:	693a      	ldr	r2, [r7, #16]
 8005298:	6a3b      	ldr	r3, [r7, #32]
 800529a:	b2db      	uxtb	r3, r3
 800529c:	00db      	lsls	r3, r3, #3
 800529e:	fa22 f303 	lsr.w	r3, r2, r3
 80052a2:	b2da      	uxtb	r2, r3
 80052a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a6:	701a      	strb	r2, [r3, #0]
      i++;
 80052a8:	6a3b      	ldr	r3, [r7, #32]
 80052aa:	3301      	adds	r3, #1
 80052ac:	623b      	str	r3, [r7, #32]
      pDest++;
 80052ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052b0:	3301      	adds	r3, #1
 80052b2:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80052b4:	8bfb      	ldrh	r3, [r7, #30]
 80052b6:	3b01      	subs	r3, #1
 80052b8:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80052ba:	8bfb      	ldrh	r3, [r7, #30]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d1ea      	bne.n	8005296 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80052c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80052c2:	4618      	mov	r0, r3
 80052c4:	372c      	adds	r7, #44	; 0x2c
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr

080052ce <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 80052ce:	b480      	push	{r7}
 80052d0:	b085      	sub	sp, #20
 80052d2:	af00      	add	r7, sp, #0
 80052d4:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	695b      	ldr	r3, [r3, #20]
 80052da:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	68fa      	ldr	r2, [r7, #12]
 80052e2:	4013      	ands	r3, r2
 80052e4:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80052e6:	68fb      	ldr	r3, [r7, #12]
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3714      	adds	r7, #20
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 80052f4:	b480      	push	{r7}
 80052f6:	b085      	sub	sp, #20
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
 80052fc:	460b      	mov	r3, r1
 80052fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005304:	78fb      	ldrb	r3, [r7, #3]
 8005306:	015a      	lsls	r2, r3, #5
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	4413      	add	r3, r2
 800530c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8005314:	78fb      	ldrb	r3, [r7, #3]
 8005316:	015a      	lsls	r2, r3, #5
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	4413      	add	r3, r2
 800531c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005320:	68db      	ldr	r3, [r3, #12]
 8005322:	68ba      	ldr	r2, [r7, #8]
 8005324:	4013      	ands	r3, r2
 8005326:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8005328:	68bb      	ldr	r3, [r7, #8]
}
 800532a:	4618      	mov	r0, r3
 800532c:	3714      	adds	r7, #20
 800532e:	46bd      	mov	sp, r7
 8005330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005334:	4770      	bx	lr

08005336 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8005336:	b480      	push	{r7}
 8005338:	b083      	sub	sp, #12
 800533a:	af00      	add	r7, sp, #0
 800533c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	695b      	ldr	r3, [r3, #20]
 8005342:	f003 0301 	and.w	r3, r3, #1
}
 8005346:	4618      	mov	r0, r3
 8005348:	370c      	adds	r7, #12
 800534a:	46bd      	mov	sp, r7
 800534c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005350:	4770      	bx	lr

08005352 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8005352:	b480      	push	{r7}
 8005354:	b085      	sub	sp, #20
 8005356:	af00      	add	r7, sp, #0
 8005358:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800535a:	2300      	movs	r3, #0
 800535c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	3301      	adds	r3, #1
 8005362:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800536a:	d901      	bls.n	8005370 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e01b      	b.n	80053a8 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	691b      	ldr	r3, [r3, #16]
 8005374:	2b00      	cmp	r3, #0
 8005376:	daf2      	bge.n	800535e <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005378:	2300      	movs	r3, #0
 800537a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	691b      	ldr	r3, [r3, #16]
 8005380:	f043 0201 	orr.w	r2, r3, #1
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	3301      	adds	r3, #1
 800538c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005394:	d901      	bls.n	800539a <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	e006      	b.n	80053a8 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	691b      	ldr	r3, [r3, #16]
 800539e:	f003 0301 	and.w	r3, r3, #1
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d0f0      	beq.n	8005388 <USB_CoreReset+0x36>

  return HAL_OK;
 80053a6:	2300      	movs	r3, #0
}
 80053a8:	4618      	mov	r0, r3
 80053aa:	3714      	adds	r7, #20
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80053b4:	b084      	sub	sp, #16
 80053b6:	b580      	push	{r7, lr}
 80053b8:	b086      	sub	sp, #24
 80053ba:	af00      	add	r7, sp, #0
 80053bc:	6078      	str	r0, [r7, #4]
 80053be:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80053c2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80053c6:	2300      	movs	r3, #0
 80053c8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80053d4:	461a      	mov	r2, r3
 80053d6:	2300      	movs	r3, #0
 80053d8:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053de:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ea:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053f6:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	639a      	str	r2, [r3, #56]	; 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005406:	2b00      	cmp	r3, #0
 8005408:	d119      	bne.n	800543e <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800540a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800540e:	2b01      	cmp	r3, #1
 8005410:	d10a      	bne.n	8005428 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	68fa      	ldr	r2, [r7, #12]
 800541c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005420:	f043 0304 	orr.w	r3, r3, #4
 8005424:	6013      	str	r3, [r2, #0]
 8005426:	e014      	b.n	8005452 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68fa      	ldr	r2, [r7, #12]
 8005432:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8005436:	f023 0304 	bic.w	r3, r3, #4
 800543a:	6013      	str	r3, [r2, #0]
 800543c:	e009      	b.n	8005452 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	68fa      	ldr	r2, [r7, #12]
 8005448:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800544c:	f023 0304 	bic.w	r3, r3, #4
 8005450:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005452:	2110      	movs	r1, #16
 8005454:	6878      	ldr	r0, [r7, #4]
 8005456:	f7ff fe44 	bl	80050e2 <USB_FlushTxFifo>
 800545a:	4603      	mov	r3, r0
 800545c:	2b00      	cmp	r3, #0
 800545e:	d001      	beq.n	8005464 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8005460:	2301      	movs	r3, #1
 8005462:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f7ff fe6e 	bl	8005146 <USB_FlushRxFifo>
 800546a:	4603      	mov	r3, r0
 800546c:	2b00      	cmp	r3, #0
 800546e:	d001      	beq.n	8005474 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005470:	2301      	movs	r3, #1
 8005472:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005474:	2300      	movs	r3, #0
 8005476:	613b      	str	r3, [r7, #16]
 8005478:	e015      	b.n	80054a6 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	015a      	lsls	r2, r3, #5
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	4413      	add	r3, r2
 8005482:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005486:	461a      	mov	r2, r3
 8005488:	f04f 33ff 	mov.w	r3, #4294967295
 800548c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800548e:	693b      	ldr	r3, [r7, #16]
 8005490:	015a      	lsls	r2, r3, #5
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	4413      	add	r3, r2
 8005496:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800549a:	461a      	mov	r2, r3
 800549c:	2300      	movs	r3, #0
 800549e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	3301      	adds	r3, #1
 80054a4:	613b      	str	r3, [r7, #16]
 80054a6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80054aa:	461a      	mov	r2, r3
 80054ac:	693b      	ldr	r3, [r7, #16]
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d3e3      	bcc.n	800547a <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	f04f 32ff 	mov.w	r2, #4294967295
 80054be:	615a      	str	r2, [r3, #20]
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2280      	movs	r2, #128	; 0x80
 80054c4:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4a0e      	ldr	r2, [pc, #56]	; (8005504 <USB_HostInit+0x150>)
 80054ca:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	4a0e      	ldr	r2, [pc, #56]	; (8005508 <USB_HostInit+0x154>)
 80054d0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80054d4:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d105      	bne.n	80054e8 <USB_HostInit+0x134>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	699b      	ldr	r3, [r3, #24]
 80054e0:	f043 0210 	orr.w	r2, r3, #16
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	699a      	ldr	r2, [r3, #24]
 80054ec:	4b07      	ldr	r3, [pc, #28]	; (800550c <USB_HostInit+0x158>)
 80054ee:	4313      	orrs	r3, r2
 80054f0:	687a      	ldr	r2, [r7, #4]
 80054f2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80054f4:	7dfb      	ldrb	r3, [r7, #23]
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3718      	adds	r7, #24
 80054fa:	46bd      	mov	sp, r7
 80054fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005500:	b004      	add	sp, #16
 8005502:	4770      	bx	lr
 8005504:	00600080 	.word	0x00600080
 8005508:	004000e0 	.word	0x004000e0
 800550c:	a3200008 	.word	0xa3200008

08005510 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	460b      	mov	r3, r1
 800551a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800552e:	f023 0303 	bic.w	r3, r3, #3
 8005532:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	78fb      	ldrb	r3, [r7, #3]
 800553e:	f003 0303 	and.w	r3, r3, #3
 8005542:	68f9      	ldr	r1, [r7, #12]
 8005544:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005548:	4313      	orrs	r3, r2
 800554a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800554c:	78fb      	ldrb	r3, [r7, #3]
 800554e:	2b01      	cmp	r3, #1
 8005550:	d107      	bne.n	8005562 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005558:	461a      	mov	r2, r3
 800555a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800555e:	6053      	str	r3, [r2, #4]
 8005560:	e00c      	b.n	800557c <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005562:	78fb      	ldrb	r3, [r7, #3]
 8005564:	2b02      	cmp	r3, #2
 8005566:	d107      	bne.n	8005578 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800556e:	461a      	mov	r2, r3
 8005570:	f241 7370 	movw	r3, #6000	; 0x1770
 8005574:	6053      	str	r3, [r2, #4]
 8005576:	e001      	b.n	800557c <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005578:	2301      	movs	r3, #1
 800557a:	e000      	b.n	800557e <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 800557c:	2300      	movs	r3, #0
}
 800557e:	4618      	mov	r0, r3
 8005580:	3714      	adds	r7, #20
 8005582:	46bd      	mov	sp, r7
 8005584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005588:	4770      	bx	lr

0800558a <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 800558a:	b580      	push	{r7, lr}
 800558c:	b084      	sub	sp, #16
 800558e:	af00      	add	r7, sp, #0
 8005590:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005596:	2300      	movs	r3, #0
 8005598:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80055a4:	68bb      	ldr	r3, [r7, #8]
 80055a6:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80055aa:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	68fa      	ldr	r2, [r7, #12]
 80055b0:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80055b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80055b8:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 80055ba:	2064      	movs	r0, #100	; 0x64
 80055bc:	f7fb fc74 	bl	8000ea8 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	68fa      	ldr	r2, [r7, #12]
 80055c4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80055c8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80055cc:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80055ce:	200a      	movs	r0, #10
 80055d0:	f7fb fc6a 	bl	8000ea8 <HAL_Delay>

  return HAL_OK;
 80055d4:	2300      	movs	r3, #0
}
 80055d6:	4618      	mov	r0, r3
 80055d8:	3710      	adds	r7, #16
 80055da:	46bd      	mov	sp, r7
 80055dc:	bd80      	pop	{r7, pc}

080055de <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80055de:	b480      	push	{r7}
 80055e0:	b085      	sub	sp, #20
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6078      	str	r0, [r7, #4]
 80055e6:	460b      	mov	r3, r1
 80055e8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80055ee:	2300      	movs	r3, #0
 80055f0:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80055f8:	681b      	ldr	r3, [r3, #0]
 80055fa:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005602:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005604:	68bb      	ldr	r3, [r7, #8]
 8005606:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800560a:	2b00      	cmp	r3, #0
 800560c:	d109      	bne.n	8005622 <USB_DriveVbus+0x44>
 800560e:	78fb      	ldrb	r3, [r7, #3]
 8005610:	2b01      	cmp	r3, #1
 8005612:	d106      	bne.n	8005622 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005614:	68bb      	ldr	r3, [r7, #8]
 8005616:	68fa      	ldr	r2, [r7, #12]
 8005618:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800561c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005620:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005622:	68bb      	ldr	r3, [r7, #8]
 8005624:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005628:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800562c:	d109      	bne.n	8005642 <USB_DriveVbus+0x64>
 800562e:	78fb      	ldrb	r3, [r7, #3]
 8005630:	2b00      	cmp	r3, #0
 8005632:	d106      	bne.n	8005642 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005634:	68bb      	ldr	r3, [r7, #8]
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800563c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005640:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005642:	2300      	movs	r3, #0
}
 8005644:	4618      	mov	r0, r3
 8005646:	3714      	adds	r7, #20
 8005648:	46bd      	mov	sp, r7
 800564a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564e:	4770      	bx	lr

08005650 <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8005650:	b480      	push	{r7}
 8005652:	b085      	sub	sp, #20
 8005654:	af00      	add	r7, sp, #0
 8005656:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 800565c:	2300      	movs	r3, #0
 800565e:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	0c5b      	lsrs	r3, r3, #17
 800566e:	f003 0303 	and.w	r3, r3, #3
}
 8005672:	4618      	mov	r0, r3
 8005674:	3714      	adds	r7, #20
 8005676:	46bd      	mov	sp, r7
 8005678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567c:	4770      	bx	lr

0800567e <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 800567e:	b480      	push	{r7}
 8005680:	b085      	sub	sp, #20
 8005682:	af00      	add	r7, sp, #0
 8005684:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005690:	689b      	ldr	r3, [r3, #8]
 8005692:	b29b      	uxth	r3, r3
}
 8005694:	4618      	mov	r0, r3
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr

080056a0 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 80056a0:	b580      	push	{r7, lr}
 80056a2:	b088      	sub	sp, #32
 80056a4:	af00      	add	r7, sp, #0
 80056a6:	6078      	str	r0, [r7, #4]
 80056a8:	4608      	mov	r0, r1
 80056aa:	4611      	mov	r1, r2
 80056ac:	461a      	mov	r2, r3
 80056ae:	4603      	mov	r3, r0
 80056b0:	70fb      	strb	r3, [r7, #3]
 80056b2:	460b      	mov	r3, r1
 80056b4:	70bb      	strb	r3, [r7, #2]
 80056b6:	4613      	mov	r3, r2
 80056b8:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 80056ba:	2300      	movs	r3, #0
 80056bc:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 80056c2:	78fb      	ldrb	r3, [r7, #3]
 80056c4:	015a      	lsls	r2, r3, #5
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	4413      	add	r3, r2
 80056ca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80056ce:	461a      	mov	r2, r3
 80056d0:	f04f 33ff 	mov.w	r3, #4294967295
 80056d4:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 80056d6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80056da:	2b03      	cmp	r3, #3
 80056dc:	d867      	bhi.n	80057ae <USB_HC_Init+0x10e>
 80056de:	a201      	add	r2, pc, #4	; (adr r2, 80056e4 <USB_HC_Init+0x44>)
 80056e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056e4:	080056f5 	.word	0x080056f5
 80056e8:	08005771 	.word	0x08005771
 80056ec:	080056f5 	.word	0x080056f5
 80056f0:	08005733 	.word	0x08005733
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 80056f4:	78fb      	ldrb	r3, [r7, #3]
 80056f6:	015a      	lsls	r2, r3, #5
 80056f8:	693b      	ldr	r3, [r7, #16]
 80056fa:	4413      	add	r3, r2
 80056fc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005700:	461a      	mov	r2, r3
 8005702:	f240 439d 	movw	r3, #1181	; 0x49d
 8005706:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005708:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800570c:	2b00      	cmp	r3, #0
 800570e:	da51      	bge.n	80057b4 <USB_HC_Init+0x114>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005710:	78fb      	ldrb	r3, [r7, #3]
 8005712:	015a      	lsls	r2, r3, #5
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	4413      	add	r3, r2
 8005718:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800571c:	68db      	ldr	r3, [r3, #12]
 800571e:	78fa      	ldrb	r2, [r7, #3]
 8005720:	0151      	lsls	r1, r2, #5
 8005722:	693a      	ldr	r2, [r7, #16]
 8005724:	440a      	add	r2, r1
 8005726:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800572a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800572e:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8005730:	e040      	b.n	80057b4 <USB_HC_Init+0x114>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005732:	78fb      	ldrb	r3, [r7, #3]
 8005734:	015a      	lsls	r2, r3, #5
 8005736:	693b      	ldr	r3, [r7, #16]
 8005738:	4413      	add	r3, r2
 800573a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800573e:	461a      	mov	r2, r3
 8005740:	f240 639d 	movw	r3, #1693	; 0x69d
 8005744:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005746:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800574a:	2b00      	cmp	r3, #0
 800574c:	da34      	bge.n	80057b8 <USB_HC_Init+0x118>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800574e:	78fb      	ldrb	r3, [r7, #3]
 8005750:	015a      	lsls	r2, r3, #5
 8005752:	693b      	ldr	r3, [r7, #16]
 8005754:	4413      	add	r3, r2
 8005756:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800575a:	68db      	ldr	r3, [r3, #12]
 800575c:	78fa      	ldrb	r2, [r7, #3]
 800575e:	0151      	lsls	r1, r2, #5
 8005760:	693a      	ldr	r2, [r7, #16]
 8005762:	440a      	add	r2, r1
 8005764:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005768:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800576c:	60d3      	str	r3, [r2, #12]
      }

      break;
 800576e:	e023      	b.n	80057b8 <USB_HC_Init+0x118>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005770:	78fb      	ldrb	r3, [r7, #3]
 8005772:	015a      	lsls	r2, r3, #5
 8005774:	693b      	ldr	r3, [r7, #16]
 8005776:	4413      	add	r3, r2
 8005778:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800577c:	461a      	mov	r2, r3
 800577e:	f240 2325 	movw	r3, #549	; 0x225
 8005782:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005784:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005788:	2b00      	cmp	r3, #0
 800578a:	da17      	bge.n	80057bc <USB_HC_Init+0x11c>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800578c:	78fb      	ldrb	r3, [r7, #3]
 800578e:	015a      	lsls	r2, r3, #5
 8005790:	693b      	ldr	r3, [r7, #16]
 8005792:	4413      	add	r3, r2
 8005794:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005798:	68db      	ldr	r3, [r3, #12]
 800579a:	78fa      	ldrb	r2, [r7, #3]
 800579c:	0151      	lsls	r1, r2, #5
 800579e:	693a      	ldr	r2, [r7, #16]
 80057a0:	440a      	add	r2, r1
 80057a2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057a6:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80057aa:	60d3      	str	r3, [r2, #12]
      }
      break;
 80057ac:	e006      	b.n	80057bc <USB_HC_Init+0x11c>

    default:
      ret = HAL_ERROR;
 80057ae:	2301      	movs	r3, #1
 80057b0:	77fb      	strb	r3, [r7, #31]
      break;
 80057b2:	e004      	b.n	80057be <USB_HC_Init+0x11e>
      break;
 80057b4:	bf00      	nop
 80057b6:	e002      	b.n	80057be <USB_HC_Init+0x11e>
      break;
 80057b8:	bf00      	nop
 80057ba:	e000      	b.n	80057be <USB_HC_Init+0x11e>
      break;
 80057bc:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 80057be:	78fb      	ldrb	r3, [r7, #3]
 80057c0:	015a      	lsls	r2, r3, #5
 80057c2:	693b      	ldr	r3, [r7, #16]
 80057c4:	4413      	add	r3, r2
 80057c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057ca:	461a      	mov	r2, r3
 80057cc:	2300      	movs	r3, #0
 80057ce:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 80057d0:	78fb      	ldrb	r3, [r7, #3]
 80057d2:	015a      	lsls	r2, r3, #5
 80057d4:	693b      	ldr	r3, [r7, #16]
 80057d6:	4413      	add	r3, r2
 80057d8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057dc:	68db      	ldr	r3, [r3, #12]
 80057de:	78fa      	ldrb	r2, [r7, #3]
 80057e0:	0151      	lsls	r1, r2, #5
 80057e2:	693a      	ldr	r2, [r7, #16]
 80057e4:	440a      	add	r2, r1
 80057e6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80057ea:	f043 0302 	orr.w	r3, r3, #2
 80057ee:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80057f0:	693b      	ldr	r3, [r7, #16]
 80057f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80057f6:	699a      	ldr	r2, [r3, #24]
 80057f8:	78fb      	ldrb	r3, [r7, #3]
 80057fa:	f003 030f 	and.w	r3, r3, #15
 80057fe:	2101      	movs	r1, #1
 8005800:	fa01 f303 	lsl.w	r3, r1, r3
 8005804:	6939      	ldr	r1, [r7, #16]
 8005806:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 800580a:	4313      	orrs	r3, r2
 800580c:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	699b      	ldr	r3, [r3, #24]
 8005812:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 800581a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 800581e:	2b00      	cmp	r3, #0
 8005820:	da03      	bge.n	800582a <USB_HC_Init+0x18a>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005822:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005826:	61bb      	str	r3, [r7, #24]
 8005828:	e001      	b.n	800582e <USB_HC_Init+0x18e>
  }
  else
  {
    HCcharEpDir = 0U;
 800582a:	2300      	movs	r3, #0
 800582c:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 800582e:	6878      	ldr	r0, [r7, #4]
 8005830:	f7ff ff0e 	bl	8005650 <USB_GetHostSpeed>
 8005834:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005836:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800583a:	2b02      	cmp	r3, #2
 800583c:	d106      	bne.n	800584c <USB_HC_Init+0x1ac>
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	2b02      	cmp	r3, #2
 8005842:	d003      	beq.n	800584c <USB_HC_Init+0x1ac>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005844:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005848:	617b      	str	r3, [r7, #20]
 800584a:	e001      	b.n	8005850 <USB_HC_Init+0x1b0>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800584c:	2300      	movs	r3, #0
 800584e:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005850:	787b      	ldrb	r3, [r7, #1]
 8005852:	059b      	lsls	r3, r3, #22
 8005854:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005858:	78bb      	ldrb	r3, [r7, #2]
 800585a:	02db      	lsls	r3, r3, #11
 800585c:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005860:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005862:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005866:	049b      	lsls	r3, r3, #18
 8005868:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800586c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800586e:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005870:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005874:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005876:	69bb      	ldr	r3, [r7, #24]
 8005878:	431a      	orrs	r2, r3
 800587a:	697b      	ldr	r3, [r7, #20]
 800587c:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800587e:	78fa      	ldrb	r2, [r7, #3]
 8005880:	0151      	lsls	r1, r2, #5
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	440a      	add	r2, r1
 8005886:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 800588a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800588e:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005890:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005894:	2b03      	cmp	r3, #3
 8005896:	d003      	beq.n	80058a0 <USB_HC_Init+0x200>
 8005898:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800589c:	2b01      	cmp	r3, #1
 800589e:	d10f      	bne.n	80058c0 <USB_HC_Init+0x220>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80058a0:	78fb      	ldrb	r3, [r7, #3]
 80058a2:	015a      	lsls	r2, r3, #5
 80058a4:	693b      	ldr	r3, [r7, #16]
 80058a6:	4413      	add	r3, r2
 80058a8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	78fa      	ldrb	r2, [r7, #3]
 80058b0:	0151      	lsls	r1, r2, #5
 80058b2:	693a      	ldr	r2, [r7, #16]
 80058b4:	440a      	add	r2, r1
 80058b6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80058ba:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80058be:	6013      	str	r3, [r2, #0]
  }

  return ret;
 80058c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80058c2:	4618      	mov	r0, r3
 80058c4:	3720      	adds	r7, #32
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bd80      	pop	{r7, pc}
 80058ca:	bf00      	nop

080058cc <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b08c      	sub	sp, #48	; 0x30
 80058d0:	af02      	add	r7, sp, #8
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	4613      	mov	r3, r2
 80058d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80058da:	68fb      	ldr	r3, [r7, #12]
 80058dc:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	785b      	ldrb	r3, [r3, #1]
 80058e2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80058e4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80058e8:	837b      	strh	r3, [r7, #26]
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 80058ea:	68bb      	ldr	r3, [r7, #8]
 80058ec:	799b      	ldrb	r3, [r3, #6]
 80058ee:	2b01      	cmp	r3, #1
 80058f0:	d158      	bne.n	80059a4 <USB_HC_StartXfer+0xd8>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 80058f2:	2301      	movs	r3, #1
 80058f4:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (hc->ep_is_in != 0U)
 80058f6:	68bb      	ldr	r3, [r7, #8]
 80058f8:	78db      	ldrb	r3, [r3, #3]
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d007      	beq.n	800590e <USB_HC_StartXfer+0x42>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80058fe:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005900:	68ba      	ldr	r2, [r7, #8]
 8005902:	8a92      	ldrh	r2, [r2, #20]
 8005904:	fb03 f202 	mul.w	r2, r3, r2
 8005908:	68bb      	ldr	r3, [r7, #8]
 800590a:	61da      	str	r2, [r3, #28]
 800590c:	e079      	b.n	8005a02 <USB_HC_StartXfer+0x136>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 800590e:	68bb      	ldr	r3, [r7, #8]
 8005910:	7c9b      	ldrb	r3, [r3, #18]
 8005912:	2b01      	cmp	r3, #1
 8005914:	d130      	bne.n	8005978 <USB_HC_StartXfer+0xac>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8005916:	68bb      	ldr	r3, [r7, #8]
 8005918:	6a1b      	ldr	r3, [r3, #32]
 800591a:	2bbc      	cmp	r3, #188	; 0xbc
 800591c:	d918      	bls.n	8005950 <USB_HC_StartXfer+0x84>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	8a9b      	ldrh	r3, [r3, #20]
 8005922:	461a      	mov	r2, r3
 8005924:	68bb      	ldr	r3, [r7, #8]
 8005926:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8005928:	68bb      	ldr	r3, [r7, #8]
 800592a:	69da      	ldr	r2, [r3, #28]
 800592c:	68bb      	ldr	r3, [r7, #8]
 800592e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	68db      	ldr	r3, [r3, #12]
 8005934:	2b01      	cmp	r3, #1
 8005936:	d003      	beq.n	8005940 <USB_HC_StartXfer+0x74>
 8005938:	68bb      	ldr	r3, [r7, #8]
 800593a:	68db      	ldr	r3, [r3, #12]
 800593c:	2b02      	cmp	r3, #2
 800593e:	d103      	bne.n	8005948 <USB_HC_StartXfer+0x7c>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	2202      	movs	r2, #2
 8005944:	60da      	str	r2, [r3, #12]
 8005946:	e05c      	b.n	8005a02 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	2201      	movs	r2, #1
 800594c:	60da      	str	r2, [r3, #12]
 800594e:	e058      	b.n	8005a02 <USB_HC_StartXfer+0x136>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005950:	68bb      	ldr	r3, [r7, #8]
 8005952:	6a1a      	ldr	r2, [r3, #32]
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8005958:	68bb      	ldr	r3, [r7, #8]
 800595a:	68db      	ldr	r3, [r3, #12]
 800595c:	2b01      	cmp	r3, #1
 800595e:	d007      	beq.n	8005970 <USB_HC_StartXfer+0xa4>
 8005960:	68bb      	ldr	r3, [r7, #8]
 8005962:	68db      	ldr	r3, [r3, #12]
 8005964:	2b02      	cmp	r3, #2
 8005966:	d003      	beq.n	8005970 <USB_HC_StartXfer+0xa4>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8005968:	68bb      	ldr	r3, [r7, #8]
 800596a:	2204      	movs	r2, #4
 800596c:	60da      	str	r2, [r3, #12]
 800596e:	e048      	b.n	8005a02 <USB_HC_StartXfer+0x136>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	2203      	movs	r2, #3
 8005974:	60da      	str	r2, [r3, #12]
 8005976:	e044      	b.n	8005a02 <USB_HC_StartXfer+0x136>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8005978:	79fb      	ldrb	r3, [r7, #7]
 800597a:	2b01      	cmp	r3, #1
 800597c:	d10d      	bne.n	800599a <USB_HC_StartXfer+0xce>
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	8a92      	ldrh	r2, [r2, #20]
 8005986:	4293      	cmp	r3, r2
 8005988:	d907      	bls.n	800599a <USB_HC_StartXfer+0xce>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 800598a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	8a92      	ldrh	r2, [r2, #20]
 8005990:	fb03 f202 	mul.w	r2, r3, r2
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	61da      	str	r2, [r3, #28]
 8005998:	e033      	b.n	8005a02 <USB_HC_StartXfer+0x136>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 800599a:	68bb      	ldr	r3, [r7, #8]
 800599c:	6a1a      	ldr	r2, [r3, #32]
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	61da      	str	r2, [r3, #28]
 80059a2:	e02e      	b.n	8005a02 <USB_HC_StartXfer+0x136>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	6a1b      	ldr	r3, [r3, #32]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d018      	beq.n	80059de <USB_HC_StartXfer+0x112>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80059ac:	68bb      	ldr	r3, [r7, #8]
 80059ae:	6a1b      	ldr	r3, [r3, #32]
 80059b0:	68ba      	ldr	r2, [r7, #8]
 80059b2:	8a92      	ldrh	r2, [r2, #20]
 80059b4:	4413      	add	r3, r2
 80059b6:	3b01      	subs	r3, #1
 80059b8:	68ba      	ldr	r2, [r7, #8]
 80059ba:	8a92      	ldrh	r2, [r2, #20]
 80059bc:	fbb3 f3f2 	udiv	r3, r3, r2
 80059c0:	84fb      	strh	r3, [r7, #38]	; 0x26

      if (num_packets > max_hc_pkt_count)
 80059c2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80059c4:	8b7b      	ldrh	r3, [r7, #26]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d90b      	bls.n	80059e2 <USB_HC_StartXfer+0x116>
      {
        num_packets = max_hc_pkt_count;
 80059ca:	8b7b      	ldrh	r3, [r7, #26]
 80059cc:	84fb      	strh	r3, [r7, #38]	; 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80059ce:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80059d0:	68ba      	ldr	r2, [r7, #8]
 80059d2:	8a92      	ldrh	r2, [r2, #20]
 80059d4:	fb03 f202 	mul.w	r2, r3, r2
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	61da      	str	r2, [r3, #28]
 80059dc:	e001      	b.n	80059e2 <USB_HC_StartXfer+0x116>
      }
    }
    else
    {
      num_packets = 1U;
 80059de:	2301      	movs	r3, #1
 80059e0:	84fb      	strh	r3, [r7, #38]	; 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	78db      	ldrb	r3, [r3, #3]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d007      	beq.n	80059fa <USB_HC_StartXfer+0x12e>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80059ea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80059ec:	68ba      	ldr	r2, [r7, #8]
 80059ee:	8a92      	ldrh	r2, [r2, #20]
 80059f0:	fb03 f202 	mul.w	r2, r3, r2
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	61da      	str	r2, [r3, #28]
 80059f8:	e003      	b.n	8005a02 <USB_HC_StartXfer+0x136>
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 80059fa:	68bb      	ldr	r3, [r7, #8]
 80059fc:	6a1a      	ldr	r2, [r3, #32]
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005a02:	68bb      	ldr	r3, [r7, #8]
 8005a04:	69db      	ldr	r3, [r3, #28]
 8005a06:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005a0a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005a0c:	04d9      	lsls	r1, r3, #19
 8005a0e:	4ba4      	ldr	r3, [pc, #656]	; (8005ca0 <USB_HC_StartXfer+0x3d4>)
 8005a10:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005a12:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	7d9b      	ldrb	r3, [r3, #22]
 8005a18:	075b      	lsls	r3, r3, #29
 8005a1a:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005a1e:	69f9      	ldr	r1, [r7, #28]
 8005a20:	0148      	lsls	r0, r1, #5
 8005a22:	6a39      	ldr	r1, [r7, #32]
 8005a24:	4401      	add	r1, r0
 8005a26:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005a2a:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005a2c:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005a2e:	79fb      	ldrb	r3, [r7, #7]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d009      	beq.n	8005a48 <USB_HC_StartXfer+0x17c>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005a34:	68bb      	ldr	r3, [r7, #8]
 8005a36:	6999      	ldr	r1, [r3, #24]
 8005a38:	69fb      	ldr	r3, [r7, #28]
 8005a3a:	015a      	lsls	r2, r3, #5
 8005a3c:	6a3b      	ldr	r3, [r7, #32]
 8005a3e:	4413      	add	r3, r2
 8005a40:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a44:	460a      	mov	r2, r1
 8005a46:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005a48:	6a3b      	ldr	r3, [r7, #32]
 8005a4a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a4e:	689b      	ldr	r3, [r3, #8]
 8005a50:	f003 0301 	and.w	r3, r3, #1
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	bf0c      	ite	eq
 8005a58:	2301      	moveq	r3, #1
 8005a5a:	2300      	movne	r3, #0
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005a60:	69fb      	ldr	r3, [r7, #28]
 8005a62:	015a      	lsls	r2, r3, #5
 8005a64:	6a3b      	ldr	r3, [r7, #32]
 8005a66:	4413      	add	r3, r2
 8005a68:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	69fa      	ldr	r2, [r7, #28]
 8005a70:	0151      	lsls	r1, r2, #5
 8005a72:	6a3a      	ldr	r2, [r7, #32]
 8005a74:	440a      	add	r2, r1
 8005a76:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005a7a:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005a7e:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	015a      	lsls	r2, r3, #5
 8005a84:	6a3b      	ldr	r3, [r7, #32]
 8005a86:	4413      	add	r3, r2
 8005a88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	7e7b      	ldrb	r3, [r7, #25]
 8005a90:	075b      	lsls	r3, r3, #29
 8005a92:	69f9      	ldr	r1, [r7, #28]
 8005a94:	0148      	lsls	r0, r1, #5
 8005a96:	6a39      	ldr	r1, [r7, #32]
 8005a98:	4401      	add	r1, r0
 8005a9a:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005a9e:	4313      	orrs	r3, r2
 8005aa0:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8005aa2:	68bb      	ldr	r3, [r7, #8]
 8005aa4:	799b      	ldrb	r3, [r3, #6]
 8005aa6:	2b01      	cmp	r3, #1
 8005aa8:	f040 80c4 	bne.w	8005c34 <USB_HC_StartXfer+0x368>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005aac:	68bb      	ldr	r3, [r7, #8]
 8005aae:	7c5b      	ldrb	r3, [r3, #17]
 8005ab0:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8005ab2:	68ba      	ldr	r2, [r7, #8]
 8005ab4:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	69fa      	ldr	r2, [r7, #28]
 8005aba:	0151      	lsls	r1, r2, #5
 8005abc:	6a3a      	ldr	r2, [r7, #32]
 8005abe:	440a      	add	r2, r1
 8005ac0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8005ac4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8005ac8:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8005aca:	69fb      	ldr	r3, [r7, #28]
 8005acc:	015a      	lsls	r2, r3, #5
 8005ace:	6a3b      	ldr	r3, [r7, #32]
 8005ad0:	4413      	add	r3, r2
 8005ad2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	69fa      	ldr	r2, [r7, #28]
 8005ada:	0151      	lsls	r1, r2, #5
 8005adc:	6a3a      	ldr	r2, [r7, #32]
 8005ade:	440a      	add	r2, r1
 8005ae0:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ae4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005ae8:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8005aea:	68bb      	ldr	r3, [r7, #8]
 8005aec:	79db      	ldrb	r3, [r3, #7]
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d123      	bne.n	8005b3a <USB_HC_StartXfer+0x26e>
 8005af2:	68bb      	ldr	r3, [r7, #8]
 8005af4:	78db      	ldrb	r3, [r3, #3]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d11f      	bne.n	8005b3a <USB_HC_StartXfer+0x26e>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005afa:	69fb      	ldr	r3, [r7, #28]
 8005afc:	015a      	lsls	r2, r3, #5
 8005afe:	6a3b      	ldr	r3, [r7, #32]
 8005b00:	4413      	add	r3, r2
 8005b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	69fa      	ldr	r2, [r7, #28]
 8005b0a:	0151      	lsls	r1, r2, #5
 8005b0c:	6a3a      	ldr	r2, [r7, #32]
 8005b0e:	440a      	add	r2, r1
 8005b10:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b18:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8005b1a:	69fb      	ldr	r3, [r7, #28]
 8005b1c:	015a      	lsls	r2, r3, #5
 8005b1e:	6a3b      	ldr	r3, [r7, #32]
 8005b20:	4413      	add	r3, r2
 8005b22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	69fa      	ldr	r2, [r7, #28]
 8005b2a:	0151      	lsls	r1, r2, #5
 8005b2c:	6a3a      	ldr	r2, [r7, #32]
 8005b2e:	440a      	add	r2, r1
 8005b30:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005b38:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005b3a:	68bb      	ldr	r3, [r7, #8]
 8005b3c:	7c9b      	ldrb	r3, [r3, #18]
 8005b3e:	2b01      	cmp	r3, #1
 8005b40:	d003      	beq.n	8005b4a <USB_HC_StartXfer+0x27e>
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	7c9b      	ldrb	r3, [r3, #18]
 8005b46:	2b03      	cmp	r3, #3
 8005b48:	d117      	bne.n	8005b7a <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d113      	bne.n	8005b7a <USB_HC_StartXfer+0x2ae>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	78db      	ldrb	r3, [r3, #3]
 8005b56:	2b01      	cmp	r3, #1
 8005b58:	d10f      	bne.n	8005b7a <USB_HC_StartXfer+0x2ae>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8005b5a:	69fb      	ldr	r3, [r7, #28]
 8005b5c:	015a      	lsls	r2, r3, #5
 8005b5e:	6a3b      	ldr	r3, [r7, #32]
 8005b60:	4413      	add	r3, r2
 8005b62:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b66:	685b      	ldr	r3, [r3, #4]
 8005b68:	69fa      	ldr	r2, [r7, #28]
 8005b6a:	0151      	lsls	r1, r2, #5
 8005b6c:	6a3a      	ldr	r2, [r7, #32]
 8005b6e:	440a      	add	r2, r1
 8005b70:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005b74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b78:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	7c9b      	ldrb	r3, [r3, #18]
 8005b7e:	2b01      	cmp	r3, #1
 8005b80:	d163      	bne.n	8005c4a <USB_HC_StartXfer+0x37e>
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	78db      	ldrb	r3, [r3, #3]
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d15f      	bne.n	8005c4a <USB_HC_StartXfer+0x37e>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	68db      	ldr	r3, [r3, #12]
 8005b8e:	3b01      	subs	r3, #1
 8005b90:	2b03      	cmp	r3, #3
 8005b92:	d859      	bhi.n	8005c48 <USB_HC_StartXfer+0x37c>
 8005b94:	a201      	add	r2, pc, #4	; (adr r2, 8005b9c <USB_HC_StartXfer+0x2d0>)
 8005b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b9a:	bf00      	nop
 8005b9c:	08005bad 	.word	0x08005bad
 8005ba0:	08005bcf 	.word	0x08005bcf
 8005ba4:	08005bf1 	.word	0x08005bf1
 8005ba8:	08005c13 	.word	0x08005c13
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8005bac:	69fb      	ldr	r3, [r7, #28]
 8005bae:	015a      	lsls	r2, r3, #5
 8005bb0:	6a3b      	ldr	r3, [r7, #32]
 8005bb2:	4413      	add	r3, r2
 8005bb4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bb8:	685b      	ldr	r3, [r3, #4]
 8005bba:	69fa      	ldr	r2, [r7, #28]
 8005bbc:	0151      	lsls	r1, r2, #5
 8005bbe:	6a3a      	ldr	r2, [r7, #32]
 8005bc0:	440a      	add	r2, r1
 8005bc2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005bc6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005bca:	6053      	str	r3, [r2, #4]
          break;
 8005bcc:	e03d      	b.n	8005c4a <USB_HC_StartXfer+0x37e>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8005bce:	69fb      	ldr	r3, [r7, #28]
 8005bd0:	015a      	lsls	r2, r3, #5
 8005bd2:	6a3b      	ldr	r3, [r7, #32]
 8005bd4:	4413      	add	r3, r2
 8005bd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	69fa      	ldr	r2, [r7, #28]
 8005bde:	0151      	lsls	r1, r2, #5
 8005be0:	6a3a      	ldr	r2, [r7, #32]
 8005be2:	440a      	add	r2, r1
 8005be4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005be8:	f043 030e 	orr.w	r3, r3, #14
 8005bec:	6053      	str	r3, [r2, #4]
          break;
 8005bee:	e02c      	b.n	8005c4a <USB_HC_StartXfer+0x37e>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8005bf0:	69fb      	ldr	r3, [r7, #28]
 8005bf2:	015a      	lsls	r2, r3, #5
 8005bf4:	6a3b      	ldr	r3, [r7, #32]
 8005bf6:	4413      	add	r3, r2
 8005bf8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bfc:	685b      	ldr	r3, [r3, #4]
 8005bfe:	69fa      	ldr	r2, [r7, #28]
 8005c00:	0151      	lsls	r1, r2, #5
 8005c02:	6a3a      	ldr	r2, [r7, #32]
 8005c04:	440a      	add	r2, r1
 8005c06:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c0a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005c0e:	6053      	str	r3, [r2, #4]
          break;
 8005c10:	e01b      	b.n	8005c4a <USB_HC_StartXfer+0x37e>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8005c12:	69fb      	ldr	r3, [r7, #28]
 8005c14:	015a      	lsls	r2, r3, #5
 8005c16:	6a3b      	ldr	r3, [r7, #32]
 8005c18:	4413      	add	r3, r2
 8005c1a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	69fa      	ldr	r2, [r7, #28]
 8005c22:	0151      	lsls	r1, r2, #5
 8005c24:	6a3a      	ldr	r2, [r7, #32]
 8005c26:	440a      	add	r2, r1
 8005c28:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c2c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005c30:	6053      	str	r3, [r2, #4]
          break;
 8005c32:	e00a      	b.n	8005c4a <USB_HC_StartXfer+0x37e>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	015a      	lsls	r2, r3, #5
 8005c38:	6a3b      	ldr	r3, [r7, #32]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c40:	461a      	mov	r2, r3
 8005c42:	2300      	movs	r3, #0
 8005c44:	6053      	str	r3, [r2, #4]
 8005c46:	e000      	b.n	8005c4a <USB_HC_StartXfer+0x37e>
          break;
 8005c48:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8005c4a:	69fb      	ldr	r3, [r7, #28]
 8005c4c:	015a      	lsls	r2, r3, #5
 8005c4e:	6a3b      	ldr	r3, [r7, #32]
 8005c50:	4413      	add	r3, r2
 8005c52:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8005c60:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8005c62:	68bb      	ldr	r3, [r7, #8]
 8005c64:	78db      	ldrb	r3, [r3, #3]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d004      	beq.n	8005c74 <USB_HC_StartXfer+0x3a8>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8005c6a:	693b      	ldr	r3, [r7, #16]
 8005c6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005c70:	613b      	str	r3, [r7, #16]
 8005c72:	e003      	b.n	8005c7c <USB_HC_StartXfer+0x3b0>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8005c74:	693b      	ldr	r3, [r7, #16]
 8005c76:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005c7a:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8005c7c:	693b      	ldr	r3, [r7, #16]
 8005c7e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005c82:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8005c84:	69fb      	ldr	r3, [r7, #28]
 8005c86:	015a      	lsls	r2, r3, #5
 8005c88:	6a3b      	ldr	r3, [r7, #32]
 8005c8a:	4413      	add	r3, r2
 8005c8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c90:	461a      	mov	r2, r3
 8005c92:	693b      	ldr	r3, [r7, #16]
 8005c94:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8005c96:	79fb      	ldrb	r3, [r7, #7]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d003      	beq.n	8005ca4 <USB_HC_StartXfer+0x3d8>
  {
    return HAL_OK;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	e055      	b.n	8005d4c <USB_HC_StartXfer+0x480>
 8005ca0:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 8005ca4:	68bb      	ldr	r3, [r7, #8]
 8005ca6:	78db      	ldrb	r3, [r3, #3]
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d14e      	bne.n	8005d4a <USB_HC_StartXfer+0x47e>
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	6a1b      	ldr	r3, [r3, #32]
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d04a      	beq.n	8005d4a <USB_HC_StartXfer+0x47e>
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	79db      	ldrb	r3, [r3, #7]
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d146      	bne.n	8005d4a <USB_HC_StartXfer+0x47e>
  {
    switch (hc->ep_type)
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	7c9b      	ldrb	r3, [r3, #18]
 8005cc0:	2b03      	cmp	r3, #3
 8005cc2:	d831      	bhi.n	8005d28 <USB_HC_StartXfer+0x45c>
 8005cc4:	a201      	add	r2, pc, #4	; (adr r2, 8005ccc <USB_HC_StartXfer+0x400>)
 8005cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cca:	bf00      	nop
 8005ccc:	08005cdd 	.word	0x08005cdd
 8005cd0:	08005d01 	.word	0x08005d01
 8005cd4:	08005cdd 	.word	0x08005cdd
 8005cd8:	08005d01 	.word	0x08005d01
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005cdc:	68bb      	ldr	r3, [r7, #8]
 8005cde:	6a1b      	ldr	r3, [r3, #32]
 8005ce0:	3303      	adds	r3, #3
 8005ce2:	089b      	lsrs	r3, r3, #2
 8005ce4:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8005ce6:	8afa      	ldrh	r2, [r7, #22]
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005cec:	b29b      	uxth	r3, r3
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d91c      	bls.n	8005d2c <USB_HC_StartXfer+0x460>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	f043 0220 	orr.w	r2, r3, #32
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	619a      	str	r2, [r3, #24]
        }
        break;
 8005cfe:	e015      	b.n	8005d2c <USB_HC_StartXfer+0x460>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8005d00:	68bb      	ldr	r3, [r7, #8]
 8005d02:	6a1b      	ldr	r3, [r3, #32]
 8005d04:	3303      	adds	r3, #3
 8005d06:	089b      	lsrs	r3, r3, #2
 8005d08:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8005d0a:	8afa      	ldrh	r2, [r7, #22]
 8005d0c:	6a3b      	ldr	r3, [r7, #32]
 8005d0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d12:	691b      	ldr	r3, [r3, #16]
 8005d14:	b29b      	uxth	r3, r3
 8005d16:	429a      	cmp	r2, r3
 8005d18:	d90a      	bls.n	8005d30 <USB_HC_StartXfer+0x464>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	699b      	ldr	r3, [r3, #24]
 8005d1e:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	619a      	str	r2, [r3, #24]
        }
        break;
 8005d26:	e003      	b.n	8005d30 <USB_HC_StartXfer+0x464>

      default:
        break;
 8005d28:	bf00      	nop
 8005d2a:	e002      	b.n	8005d32 <USB_HC_StartXfer+0x466>
        break;
 8005d2c:	bf00      	nop
 8005d2e:	e000      	b.n	8005d32 <USB_HC_StartXfer+0x466>
        break;
 8005d30:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8005d32:	68bb      	ldr	r3, [r7, #8]
 8005d34:	6999      	ldr	r1, [r3, #24]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	785a      	ldrb	r2, [r3, #1]
 8005d3a:	68bb      	ldr	r3, [r7, #8]
 8005d3c:	6a1b      	ldr	r3, [r3, #32]
 8005d3e:	b29b      	uxth	r3, r3
 8005d40:	2000      	movs	r0, #0
 8005d42:	9000      	str	r0, [sp, #0]
 8005d44:	68f8      	ldr	r0, [r7, #12]
 8005d46:	f7ff fa2c 	bl	80051a2 <USB_WritePacket>
  }

  return HAL_OK;
 8005d4a:	2300      	movs	r3, #0
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3728      	adds	r7, #40	; 0x28
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b085      	sub	sp, #20
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d66:	695b      	ldr	r3, [r3, #20]
 8005d68:	b29b      	uxth	r3, r3
}
 8005d6a:	4618      	mov	r0, r3
 8005d6c:	3714      	adds	r7, #20
 8005d6e:	46bd      	mov	sp, r7
 8005d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d74:	4770      	bx	lr

08005d76 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8005d76:	b480      	push	{r7}
 8005d78:	b089      	sub	sp, #36	; 0x24
 8005d7a:	af00      	add	r7, sp, #0
 8005d7c:	6078      	str	r0, [r7, #4]
 8005d7e:	460b      	mov	r3, r1
 8005d80:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8005d86:	78fb      	ldrb	r3, [r7, #3]
 8005d88:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8005d8a:	2300      	movs	r3, #0
 8005d8c:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8005d8e:	69bb      	ldr	r3, [r7, #24]
 8005d90:	015a      	lsls	r2, r3, #5
 8005d92:	69fb      	ldr	r3, [r7, #28]
 8005d94:	4413      	add	r3, r2
 8005d96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	0c9b      	lsrs	r3, r3, #18
 8005d9e:	f003 0303 	and.w	r3, r3, #3
 8005da2:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8005da4:	69bb      	ldr	r3, [r7, #24]
 8005da6:	015a      	lsls	r2, r3, #5
 8005da8:	69fb      	ldr	r3, [r7, #28]
 8005daa:	4413      	add	r3, r2
 8005dac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	0fdb      	lsrs	r3, r3, #31
 8005db4:	f003 0301 	and.w	r3, r3, #1
 8005db8:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 8005dba:	69bb      	ldr	r3, [r7, #24]
 8005dbc:	015a      	lsls	r2, r3, #5
 8005dbe:	69fb      	ldr	r3, [r7, #28]
 8005dc0:	4413      	add	r3, r2
 8005dc2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	0fdb      	lsrs	r3, r3, #31
 8005dca:	f003 0301 	and.w	r3, r3, #1
 8005dce:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	689b      	ldr	r3, [r3, #8]
 8005dd4:	f003 0320 	and.w	r3, r3, #32
 8005dd8:	2b20      	cmp	r3, #32
 8005dda:	d10d      	bne.n	8005df8 <USB_HC_Halt+0x82>
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d10a      	bne.n	8005df8 <USB_HC_Halt+0x82>
 8005de2:	693b      	ldr	r3, [r7, #16]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d005      	beq.n	8005df4 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8005de8:	697b      	ldr	r3, [r7, #20]
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d002      	beq.n	8005df4 <USB_HC_Halt+0x7e>
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	2b03      	cmp	r3, #3
 8005df2:	d101      	bne.n	8005df8 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8005df4:	2300      	movs	r3, #0
 8005df6:	e0d8      	b.n	8005faa <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8005df8:	697b      	ldr	r3, [r7, #20]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d002      	beq.n	8005e04 <USB_HC_Halt+0x8e>
 8005dfe:	697b      	ldr	r3, [r7, #20]
 8005e00:	2b02      	cmp	r3, #2
 8005e02:	d173      	bne.n	8005eec <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005e04:	69bb      	ldr	r3, [r7, #24]
 8005e06:	015a      	lsls	r2, r3, #5
 8005e08:	69fb      	ldr	r3, [r7, #28]
 8005e0a:	4413      	add	r3, r2
 8005e0c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	69ba      	ldr	r2, [r7, #24]
 8005e14:	0151      	lsls	r1, r2, #5
 8005e16:	69fa      	ldr	r2, [r7, #28]
 8005e18:	440a      	add	r2, r1
 8005e1a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e1e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005e22:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	689b      	ldr	r3, [r3, #8]
 8005e28:	f003 0320 	and.w	r3, r3, #32
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d14a      	bne.n	8005ec6 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e34:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d133      	bne.n	8005ea4 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005e3c:	69bb      	ldr	r3, [r7, #24]
 8005e3e:	015a      	lsls	r2, r3, #5
 8005e40:	69fb      	ldr	r3, [r7, #28]
 8005e42:	4413      	add	r3, r2
 8005e44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	69ba      	ldr	r2, [r7, #24]
 8005e4c:	0151      	lsls	r1, r2, #5
 8005e4e:	69fa      	ldr	r2, [r7, #28]
 8005e50:	440a      	add	r2, r1
 8005e52:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e56:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e5a:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005e5c:	69bb      	ldr	r3, [r7, #24]
 8005e5e:	015a      	lsls	r2, r3, #5
 8005e60:	69fb      	ldr	r3, [r7, #28]
 8005e62:	4413      	add	r3, r2
 8005e64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	69ba      	ldr	r2, [r7, #24]
 8005e6c:	0151      	lsls	r1, r2, #5
 8005e6e:	69fa      	ldr	r2, [r7, #28]
 8005e70:	440a      	add	r2, r1
 8005e72:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e76:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005e7a:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005e88:	d82e      	bhi.n	8005ee8 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005e8a:	69bb      	ldr	r3, [r7, #24]
 8005e8c:	015a      	lsls	r2, r3, #5
 8005e8e:	69fb      	ldr	r3, [r7, #28]
 8005e90:	4413      	add	r3, r2
 8005e92:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005e9c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005ea0:	d0ec      	beq.n	8005e7c <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ea2:	e081      	b.n	8005fa8 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005ea4:	69bb      	ldr	r3, [r7, #24]
 8005ea6:	015a      	lsls	r2, r3, #5
 8005ea8:	69fb      	ldr	r3, [r7, #28]
 8005eaa:	4413      	add	r3, r2
 8005eac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	69ba      	ldr	r2, [r7, #24]
 8005eb4:	0151      	lsls	r1, r2, #5
 8005eb6:	69fa      	ldr	r2, [r7, #28]
 8005eb8:	440a      	add	r2, r1
 8005eba:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ebe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ec2:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ec4:	e070      	b.n	8005fa8 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005ec6:	69bb      	ldr	r3, [r7, #24]
 8005ec8:	015a      	lsls	r2, r3, #5
 8005eca:	69fb      	ldr	r3, [r7, #28]
 8005ecc:	4413      	add	r3, r2
 8005ece:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	69ba      	ldr	r2, [r7, #24]
 8005ed6:	0151      	lsls	r1, r2, #5
 8005ed8:	69fa      	ldr	r2, [r7, #28]
 8005eda:	440a      	add	r2, r1
 8005edc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005ee0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005ee4:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005ee6:	e05f      	b.n	8005fa8 <USB_HC_Halt+0x232>
            break;
 8005ee8:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005eea:	e05d      	b.n	8005fa8 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005eec:	69bb      	ldr	r3, [r7, #24]
 8005eee:	015a      	lsls	r2, r3, #5
 8005ef0:	69fb      	ldr	r3, [r7, #28]
 8005ef2:	4413      	add	r3, r2
 8005ef4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	69ba      	ldr	r2, [r7, #24]
 8005efc:	0151      	lsls	r1, r2, #5
 8005efe:	69fa      	ldr	r2, [r7, #28]
 8005f00:	440a      	add	r2, r1
 8005f02:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f06:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005f0a:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8005f0c:	69fb      	ldr	r3, [r7, #28]
 8005f0e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f12:	691b      	ldr	r3, [r3, #16]
 8005f14:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d133      	bne.n	8005f84 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	015a      	lsls	r2, r3, #5
 8005f20:	69fb      	ldr	r3, [r7, #28]
 8005f22:	4413      	add	r3, r2
 8005f24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	69ba      	ldr	r2, [r7, #24]
 8005f2c:	0151      	lsls	r1, r2, #5
 8005f2e:	69fa      	ldr	r2, [r7, #28]
 8005f30:	440a      	add	r2, r1
 8005f32:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f36:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005f3a:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005f3c:	69bb      	ldr	r3, [r7, #24]
 8005f3e:	015a      	lsls	r2, r3, #5
 8005f40:	69fb      	ldr	r3, [r7, #28]
 8005f42:	4413      	add	r3, r2
 8005f44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	69ba      	ldr	r2, [r7, #24]
 8005f4c:	0151      	lsls	r1, r2, #5
 8005f4e:	69fa      	ldr	r2, [r7, #28]
 8005f50:	440a      	add	r2, r1
 8005f52:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f56:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005f5a:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	3301      	adds	r3, #1
 8005f60:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 8005f62:	68bb      	ldr	r3, [r7, #8]
 8005f64:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f68:	d81d      	bhi.n	8005fa6 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005f6a:	69bb      	ldr	r3, [r7, #24]
 8005f6c:	015a      	lsls	r2, r3, #5
 8005f6e:	69fb      	ldr	r3, [r7, #28]
 8005f70:	4413      	add	r3, r2
 8005f72:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005f7c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f80:	d0ec      	beq.n	8005f5c <USB_HC_Halt+0x1e6>
 8005f82:	e011      	b.n	8005fa8 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005f84:	69bb      	ldr	r3, [r7, #24]
 8005f86:	015a      	lsls	r2, r3, #5
 8005f88:	69fb      	ldr	r3, [r7, #28]
 8005f8a:	4413      	add	r3, r2
 8005f8c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	69ba      	ldr	r2, [r7, #24]
 8005f94:	0151      	lsls	r1, r2, #5
 8005f96:	69fa      	ldr	r2, [r7, #28]
 8005f98:	440a      	add	r2, r1
 8005f9a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005f9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005fa2:	6013      	str	r3, [r2, #0]
 8005fa4:	e000      	b.n	8005fa8 <USB_HC_Halt+0x232>
          break;
 8005fa6:	bf00      	nop
    }
  }

  return HAL_OK;
 8005fa8:	2300      	movs	r3, #0
}
 8005faa:	4618      	mov	r0, r3
 8005fac:	3724      	adds	r7, #36	; 0x24
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr

08005fb6 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8005fb6:	b580      	push	{r7, lr}
 8005fb8:	b088      	sub	sp, #32
 8005fba:	af00      	add	r7, sp, #0
 8005fbc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8005fbe:	2300      	movs	r3, #0
 8005fc0:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8005fc6:	2300      	movs	r3, #0
 8005fc8:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8005fca:	6878      	ldr	r0, [r7, #4]
 8005fcc:	f7ff f82c 	bl	8005028 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005fd0:	2110      	movs	r1, #16
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f7ff f885 	bl	80050e2 <USB_FlushTxFifo>
 8005fd8:	4603      	mov	r3, r0
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d001      	beq.n	8005fe2 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005fde:	2301      	movs	r3, #1
 8005fe0:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005fe2:	6878      	ldr	r0, [r7, #4]
 8005fe4:	f7ff f8af 	bl	8005146 <USB_FlushRxFifo>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d001      	beq.n	8005ff2 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005ff2:	2300      	movs	r3, #0
 8005ff4:	61bb      	str	r3, [r7, #24]
 8005ff6:	e01f      	b.n	8006038 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 8005ff8:	69bb      	ldr	r3, [r7, #24]
 8005ffa:	015a      	lsls	r2, r3, #5
 8005ffc:	697b      	ldr	r3, [r7, #20]
 8005ffe:	4413      	add	r3, r2
 8006000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 8006008:	693b      	ldr	r3, [r7, #16]
 800600a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800600e:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006016:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006018:	693b      	ldr	r3, [r7, #16]
 800601a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800601e:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8006020:	69bb      	ldr	r3, [r7, #24]
 8006022:	015a      	lsls	r2, r3, #5
 8006024:	697b      	ldr	r3, [r7, #20]
 8006026:	4413      	add	r3, r2
 8006028:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800602c:	461a      	mov	r2, r3
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006032:	69bb      	ldr	r3, [r7, #24]
 8006034:	3301      	adds	r3, #1
 8006036:	61bb      	str	r3, [r7, #24]
 8006038:	69bb      	ldr	r3, [r7, #24]
 800603a:	2b0f      	cmp	r3, #15
 800603c:	d9dc      	bls.n	8005ff8 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800603e:	2300      	movs	r3, #0
 8006040:	61bb      	str	r3, [r7, #24]
 8006042:	e034      	b.n	80060ae <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006044:	69bb      	ldr	r3, [r7, #24]
 8006046:	015a      	lsls	r2, r3, #5
 8006048:	697b      	ldr	r3, [r7, #20]
 800604a:	4413      	add	r3, r2
 800604c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006054:	693b      	ldr	r3, [r7, #16]
 8006056:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800605a:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006062:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006064:	693b      	ldr	r3, [r7, #16]
 8006066:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800606a:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800606c:	69bb      	ldr	r3, [r7, #24]
 800606e:	015a      	lsls	r2, r3, #5
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	4413      	add	r3, r2
 8006074:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006078:	461a      	mov	r2, r3
 800607a:	693b      	ldr	r3, [r7, #16]
 800607c:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	3301      	adds	r3, #1
 8006082:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800608a:	d80c      	bhi.n	80060a6 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800608c:	69bb      	ldr	r3, [r7, #24]
 800608e:	015a      	lsls	r2, r3, #5
 8006090:	697b      	ldr	r3, [r7, #20]
 8006092:	4413      	add	r3, r2
 8006094:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800609e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80060a2:	d0ec      	beq.n	800607e <USB_StopHost+0xc8>
 80060a4:	e000      	b.n	80060a8 <USB_StopHost+0xf2>
        break;
 80060a6:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80060a8:	69bb      	ldr	r3, [r7, #24]
 80060aa:	3301      	adds	r3, #1
 80060ac:	61bb      	str	r3, [r7, #24]
 80060ae:	69bb      	ldr	r3, [r7, #24]
 80060b0:	2b0f      	cmp	r3, #15
 80060b2:	d9c7      	bls.n	8006044 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80060ba:	461a      	mov	r2, r3
 80060bc:	f04f 33ff 	mov.w	r3, #4294967295
 80060c0:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f04f 32ff 	mov.w	r2, #4294967295
 80060c8:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80060ca:	6878      	ldr	r0, [r7, #4]
 80060cc:	f7fe ff9b 	bl	8005006 <USB_EnableGlobalInt>

  return ret;
 80060d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	3720      	adds	r7, #32
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd80      	pop	{r7, pc}

080060da <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80060da:	b590      	push	{r4, r7, lr}
 80060dc:	b089      	sub	sp, #36	; 0x24
 80060de:	af04      	add	r7, sp, #16
 80060e0:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80060e2:	2301      	movs	r3, #1
 80060e4:	2202      	movs	r2, #2
 80060e6:	2102      	movs	r1, #2
 80060e8:	6878      	ldr	r0, [r7, #4]
 80060ea:	f000 fc86 	bl	80069fa <USBH_FindInterface>
 80060ee:	4603      	mov	r3, r0
 80060f0:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80060f2:	7bfb      	ldrb	r3, [r7, #15]
 80060f4:	2bff      	cmp	r3, #255	; 0xff
 80060f6:	d002      	beq.n	80060fe <USBH_CDC_InterfaceInit+0x24>
 80060f8:	7bfb      	ldrb	r3, [r7, #15]
 80060fa:	2b01      	cmp	r3, #1
 80060fc:	d901      	bls.n	8006102 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80060fe:	2302      	movs	r3, #2
 8006100:	e13d      	b.n	800637e <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8006102:	7bfb      	ldrb	r3, [r7, #15]
 8006104:	4619      	mov	r1, r3
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 fc5b 	bl	80069c2 <USBH_SelectInterface>
 800610c:	4603      	mov	r3, r0
 800610e:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8006110:	7bbb      	ldrb	r3, [r7, #14]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d001      	beq.n	800611a <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8006116:	2302      	movs	r3, #2
 8006118:	e131      	b.n	800637e <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8006120:	2050      	movs	r0, #80	; 0x50
 8006122:	f002 fb75 	bl	8008810 <malloc>
 8006126:	4603      	mov	r3, r0
 8006128:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006130:	69db      	ldr	r3, [r3, #28]
 8006132:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006134:	68bb      	ldr	r3, [r7, #8]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d101      	bne.n	800613e <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800613a:	2302      	movs	r3, #2
 800613c:	e11f      	b.n	800637e <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800613e:	2250      	movs	r2, #80	; 0x50
 8006140:	2100      	movs	r1, #0
 8006142:	68b8      	ldr	r0, [r7, #8]
 8006144:	f002 fc20 	bl	8008988 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006148:	7bfb      	ldrb	r3, [r7, #15]
 800614a:	687a      	ldr	r2, [r7, #4]
 800614c:	211a      	movs	r1, #26
 800614e:	fb01 f303 	mul.w	r3, r1, r3
 8006152:	4413      	add	r3, r2
 8006154:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006158:	781b      	ldrb	r3, [r3, #0]
 800615a:	b25b      	sxtb	r3, r3
 800615c:	2b00      	cmp	r3, #0
 800615e:	da15      	bge.n	800618c <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006160:	7bfb      	ldrb	r3, [r7, #15]
 8006162:	687a      	ldr	r2, [r7, #4]
 8006164:	211a      	movs	r1, #26
 8006166:	fb01 f303 	mul.w	r3, r1, r3
 800616a:	4413      	add	r3, r2
 800616c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006170:	781a      	ldrb	r2, [r3, #0]
 8006172:	68bb      	ldr	r3, [r7, #8]
 8006174:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006176:	7bfb      	ldrb	r3, [r7, #15]
 8006178:	687a      	ldr	r2, [r7, #4]
 800617a:	211a      	movs	r1, #26
 800617c:	fb01 f303 	mul.w	r3, r1, r3
 8006180:	4413      	add	r3, r2
 8006182:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006186:	881a      	ldrh	r2, [r3, #0]
 8006188:	68bb      	ldr	r3, [r7, #8]
 800618a:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800618c:	68bb      	ldr	r3, [r7, #8]
 800618e:	785b      	ldrb	r3, [r3, #1]
 8006190:	4619      	mov	r1, r3
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f001 ffcf 	bl	8008136 <USBH_AllocPipe>
 8006198:	4603      	mov	r3, r0
 800619a:	461a      	mov	r2, r3
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80061a0:	68bb      	ldr	r3, [r7, #8]
 80061a2:	7819      	ldrb	r1, [r3, #0]
 80061a4:	68bb      	ldr	r3, [r7, #8]
 80061a6:	7858      	ldrb	r0, [r3, #1]
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80061b4:	68ba      	ldr	r2, [r7, #8]
 80061b6:	8952      	ldrh	r2, [r2, #10]
 80061b8:	9202      	str	r2, [sp, #8]
 80061ba:	2203      	movs	r2, #3
 80061bc:	9201      	str	r2, [sp, #4]
 80061be:	9300      	str	r3, [sp, #0]
 80061c0:	4623      	mov	r3, r4
 80061c2:	4602      	mov	r2, r0
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f001 ff87 	bl	80080d8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80061ca:	68bb      	ldr	r3, [r7, #8]
 80061cc:	781b      	ldrb	r3, [r3, #0]
 80061ce:	2200      	movs	r2, #0
 80061d0:	4619      	mov	r1, r3
 80061d2:	6878      	ldr	r0, [r7, #4]
 80061d4:	f002 fa96 	bl	8008704 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80061d8:	2300      	movs	r3, #0
 80061da:	2200      	movs	r2, #0
 80061dc:	210a      	movs	r1, #10
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 fc0b 	bl	80069fa <USBH_FindInterface>
 80061e4:	4603      	mov	r3, r0
 80061e6:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80061e8:	7bfb      	ldrb	r3, [r7, #15]
 80061ea:	2bff      	cmp	r3, #255	; 0xff
 80061ec:	d002      	beq.n	80061f4 <USBH_CDC_InterfaceInit+0x11a>
 80061ee:	7bfb      	ldrb	r3, [r7, #15]
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d901      	bls.n	80061f8 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80061f4:	2302      	movs	r3, #2
 80061f6:	e0c2      	b.n	800637e <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80061f8:	7bfb      	ldrb	r3, [r7, #15]
 80061fa:	687a      	ldr	r2, [r7, #4]
 80061fc:	211a      	movs	r1, #26
 80061fe:	fb01 f303 	mul.w	r3, r1, r3
 8006202:	4413      	add	r3, r2
 8006204:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006208:	781b      	ldrb	r3, [r3, #0]
 800620a:	b25b      	sxtb	r3, r3
 800620c:	2b00      	cmp	r3, #0
 800620e:	da16      	bge.n	800623e <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8006210:	7bfb      	ldrb	r3, [r7, #15]
 8006212:	687a      	ldr	r2, [r7, #4]
 8006214:	211a      	movs	r1, #26
 8006216:	fb01 f303 	mul.w	r3, r1, r3
 800621a:	4413      	add	r3, r2
 800621c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006220:	781a      	ldrb	r2, [r3, #0]
 8006222:	68bb      	ldr	r3, [r7, #8]
 8006224:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006226:	7bfb      	ldrb	r3, [r7, #15]
 8006228:	687a      	ldr	r2, [r7, #4]
 800622a:	211a      	movs	r1, #26
 800622c:	fb01 f303 	mul.w	r3, r1, r3
 8006230:	4413      	add	r3, r2
 8006232:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006236:	881a      	ldrh	r2, [r3, #0]
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	835a      	strh	r2, [r3, #26]
 800623c:	e015      	b.n	800626a <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800623e:	7bfb      	ldrb	r3, [r7, #15]
 8006240:	687a      	ldr	r2, [r7, #4]
 8006242:	211a      	movs	r1, #26
 8006244:	fb01 f303 	mul.w	r3, r1, r3
 8006248:	4413      	add	r3, r2
 800624a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800624e:	781a      	ldrb	r2, [r3, #0]
 8006250:	68bb      	ldr	r3, [r7, #8]
 8006252:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006254:	7bfb      	ldrb	r3, [r7, #15]
 8006256:	687a      	ldr	r2, [r7, #4]
 8006258:	211a      	movs	r1, #26
 800625a:	fb01 f303 	mul.w	r3, r1, r3
 800625e:	4413      	add	r3, r2
 8006260:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006264:	881a      	ldrh	r2, [r3, #0]
 8006266:	68bb      	ldr	r3, [r7, #8]
 8006268:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800626a:	7bfb      	ldrb	r3, [r7, #15]
 800626c:	687a      	ldr	r2, [r7, #4]
 800626e:	211a      	movs	r1, #26
 8006270:	fb01 f303 	mul.w	r3, r1, r3
 8006274:	4413      	add	r3, r2
 8006276:	f203 3356 	addw	r3, r3, #854	; 0x356
 800627a:	781b      	ldrb	r3, [r3, #0]
 800627c:	b25b      	sxtb	r3, r3
 800627e:	2b00      	cmp	r3, #0
 8006280:	da16      	bge.n	80062b0 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006282:	7bfb      	ldrb	r3, [r7, #15]
 8006284:	687a      	ldr	r2, [r7, #4]
 8006286:	211a      	movs	r1, #26
 8006288:	fb01 f303 	mul.w	r3, r1, r3
 800628c:	4413      	add	r3, r2
 800628e:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006292:	781a      	ldrb	r2, [r3, #0]
 8006294:	68bb      	ldr	r3, [r7, #8]
 8006296:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006298:	7bfb      	ldrb	r3, [r7, #15]
 800629a:	687a      	ldr	r2, [r7, #4]
 800629c:	211a      	movs	r1, #26
 800629e:	fb01 f303 	mul.w	r3, r1, r3
 80062a2:	4413      	add	r3, r2
 80062a4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80062a8:	881a      	ldrh	r2, [r3, #0]
 80062aa:	68bb      	ldr	r3, [r7, #8]
 80062ac:	835a      	strh	r2, [r3, #26]
 80062ae:	e015      	b.n	80062dc <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80062b0:	7bfb      	ldrb	r3, [r7, #15]
 80062b2:	687a      	ldr	r2, [r7, #4]
 80062b4:	211a      	movs	r1, #26
 80062b6:	fb01 f303 	mul.w	r3, r1, r3
 80062ba:	4413      	add	r3, r2
 80062bc:	f203 3356 	addw	r3, r3, #854	; 0x356
 80062c0:	781a      	ldrb	r2, [r3, #0]
 80062c2:	68bb      	ldr	r3, [r7, #8]
 80062c4:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80062c6:	7bfb      	ldrb	r3, [r7, #15]
 80062c8:	687a      	ldr	r2, [r7, #4]
 80062ca:	211a      	movs	r1, #26
 80062cc:	fb01 f303 	mul.w	r3, r1, r3
 80062d0:	4413      	add	r3, r2
 80062d2:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80062d6:	881a      	ldrh	r2, [r3, #0]
 80062d8:	68bb      	ldr	r3, [r7, #8]
 80062da:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	7b9b      	ldrb	r3, [r3, #14]
 80062e0:	4619      	mov	r1, r3
 80062e2:	6878      	ldr	r0, [r7, #4]
 80062e4:	f001 ff27 	bl	8008136 <USBH_AllocPipe>
 80062e8:	4603      	mov	r3, r0
 80062ea:	461a      	mov	r2, r3
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80062f0:	68bb      	ldr	r3, [r7, #8]
 80062f2:	7bdb      	ldrb	r3, [r3, #15]
 80062f4:	4619      	mov	r1, r3
 80062f6:	6878      	ldr	r0, [r7, #4]
 80062f8:	f001 ff1d 	bl	8008136 <USBH_AllocPipe>
 80062fc:	4603      	mov	r3, r0
 80062fe:	461a      	mov	r2, r3
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8006304:	68bb      	ldr	r3, [r7, #8]
 8006306:	7b59      	ldrb	r1, [r3, #13]
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	7b98      	ldrb	r0, [r3, #14]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006318:	68ba      	ldr	r2, [r7, #8]
 800631a:	8b12      	ldrh	r2, [r2, #24]
 800631c:	9202      	str	r2, [sp, #8]
 800631e:	2202      	movs	r2, #2
 8006320:	9201      	str	r2, [sp, #4]
 8006322:	9300      	str	r3, [sp, #0]
 8006324:	4623      	mov	r3, r4
 8006326:	4602      	mov	r2, r0
 8006328:	6878      	ldr	r0, [r7, #4]
 800632a:	f001 fed5 	bl	80080d8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	7b19      	ldrb	r1, [r3, #12]
 8006332:	68bb      	ldr	r3, [r7, #8]
 8006334:	7bd8      	ldrb	r0, [r3, #15]
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006342:	68ba      	ldr	r2, [r7, #8]
 8006344:	8b52      	ldrh	r2, [r2, #26]
 8006346:	9202      	str	r2, [sp, #8]
 8006348:	2202      	movs	r2, #2
 800634a:	9201      	str	r2, [sp, #4]
 800634c:	9300      	str	r3, [sp, #0]
 800634e:	4623      	mov	r3, r4
 8006350:	4602      	mov	r2, r0
 8006352:	6878      	ldr	r0, [r7, #4]
 8006354:	f001 fec0 	bl	80080d8 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006358:	68bb      	ldr	r3, [r7, #8]
 800635a:	2200      	movs	r2, #0
 800635c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	7b5b      	ldrb	r3, [r3, #13]
 8006364:	2200      	movs	r2, #0
 8006366:	4619      	mov	r1, r3
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f002 f9cb 	bl	8008704 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	7b1b      	ldrb	r3, [r3, #12]
 8006372:	2200      	movs	r2, #0
 8006374:	4619      	mov	r1, r3
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f002 f9c4 	bl	8008704 <USBH_LL_SetToggle>

  return USBH_OK;
 800637c:	2300      	movs	r3, #0
}
 800637e:	4618      	mov	r0, r3
 8006380:	3714      	adds	r7, #20
 8006382:	46bd      	mov	sp, r7
 8006384:	bd90      	pop	{r4, r7, pc}

08006386 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006386:	b580      	push	{r7, lr}
 8006388:	b084      	sub	sp, #16
 800638a:	af00      	add	r7, sp, #0
 800638c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006394:	69db      	ldr	r3, [r3, #28]
 8006396:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	781b      	ldrb	r3, [r3, #0]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d00e      	beq.n	80063be <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	4619      	mov	r1, r3
 80063a6:	6878      	ldr	r0, [r7, #4]
 80063a8:	f001 feb5 	bl	8008116 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	781b      	ldrb	r3, [r3, #0]
 80063b0:	4619      	mov	r1, r3
 80063b2:	6878      	ldr	r0, [r7, #4]
 80063b4:	f001 fee0 	bl	8008178 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2200      	movs	r2, #0
 80063bc:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	7b1b      	ldrb	r3, [r3, #12]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d00e      	beq.n	80063e4 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80063c6:	68fb      	ldr	r3, [r7, #12]
 80063c8:	7b1b      	ldrb	r3, [r3, #12]
 80063ca:	4619      	mov	r1, r3
 80063cc:	6878      	ldr	r0, [r7, #4]
 80063ce:	f001 fea2 	bl	8008116 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	7b1b      	ldrb	r3, [r3, #12]
 80063d6:	4619      	mov	r1, r3
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f001 fecd 	bl	8008178 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	7b5b      	ldrb	r3, [r3, #13]
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d00e      	beq.n	800640a <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80063ec:	68fb      	ldr	r3, [r7, #12]
 80063ee:	7b5b      	ldrb	r3, [r3, #13]
 80063f0:	4619      	mov	r1, r3
 80063f2:	6878      	ldr	r0, [r7, #4]
 80063f4:	f001 fe8f 	bl	8008116 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	7b5b      	ldrb	r3, [r3, #13]
 80063fc:	4619      	mov	r1, r3
 80063fe:	6878      	ldr	r0, [r7, #4]
 8006400:	f001 feba 	bl	8008178 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	2200      	movs	r2, #0
 8006408:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006410:	69db      	ldr	r3, [r3, #28]
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00b      	beq.n	800642e <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800641c:	69db      	ldr	r3, [r3, #28]
 800641e:	4618      	mov	r0, r3
 8006420:	f002 f9fe 	bl	8008820 <free>
    phost->pActiveClass->pData = 0U;
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800642a:	2200      	movs	r2, #0
 800642c:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 800642e:	2300      	movs	r3, #0
}
 8006430:	4618      	mov	r0, r3
 8006432:	3710      	adds	r7, #16
 8006434:	46bd      	mov	sp, r7
 8006436:	bd80      	pop	{r7, pc}

08006438 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b084      	sub	sp, #16
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006446:	69db      	ldr	r3, [r3, #28]
 8006448:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	3340      	adds	r3, #64	; 0x40
 800644e:	4619      	mov	r1, r3
 8006450:	6878      	ldr	r0, [r7, #4]
 8006452:	f000 f8b2 	bl	80065ba <GetLineCoding>
 8006456:	4603      	mov	r3, r0
 8006458:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800645a:	7afb      	ldrb	r3, [r7, #11]
 800645c:	2b00      	cmp	r3, #0
 800645e:	d105      	bne.n	800646c <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006466:	2102      	movs	r1, #2
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800646c:	7afb      	ldrb	r3, [r7, #11]
}
 800646e:	4618      	mov	r0, r3
 8006470:	3710      	adds	r7, #16
 8006472:	46bd      	mov	sp, r7
 8006474:	bd80      	pop	{r7, pc}
	...

08006478 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006478:	b580      	push	{r7, lr}
 800647a:	b084      	sub	sp, #16
 800647c:	af00      	add	r7, sp, #0
 800647e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006480:	2301      	movs	r3, #1
 8006482:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006484:	2300      	movs	r3, #0
 8006486:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800648e:	69db      	ldr	r3, [r3, #28]
 8006490:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006492:	68bb      	ldr	r3, [r7, #8]
 8006494:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006498:	2b04      	cmp	r3, #4
 800649a:	d877      	bhi.n	800658c <USBH_CDC_Process+0x114>
 800649c:	a201      	add	r2, pc, #4	; (adr r2, 80064a4 <USBH_CDC_Process+0x2c>)
 800649e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064a2:	bf00      	nop
 80064a4:	080064b9 	.word	0x080064b9
 80064a8:	080064bf 	.word	0x080064bf
 80064ac:	080064ef 	.word	0x080064ef
 80064b0:	08006563 	.word	0x08006563
 80064b4:	08006571 	.word	0x08006571
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80064b8:	2300      	movs	r3, #0
 80064ba:	73fb      	strb	r3, [r7, #15]
      break;
 80064bc:	e06d      	b.n	800659a <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80064be:	68bb      	ldr	r3, [r7, #8]
 80064c0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064c2:	4619      	mov	r1, r3
 80064c4:	6878      	ldr	r0, [r7, #4]
 80064c6:	f000 f897 	bl	80065f8 <SetLineCoding>
 80064ca:	4603      	mov	r3, r0
 80064cc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80064ce:	7bbb      	ldrb	r3, [r7, #14]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d104      	bne.n	80064de <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80064d4:	68bb      	ldr	r3, [r7, #8]
 80064d6:	2202      	movs	r2, #2
 80064d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80064dc:	e058      	b.n	8006590 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80064de:	7bbb      	ldrb	r3, [r7, #14]
 80064e0:	2b01      	cmp	r3, #1
 80064e2:	d055      	beq.n	8006590 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	2204      	movs	r2, #4
 80064e8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 80064ec:	e050      	b.n	8006590 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 80064ee:	68bb      	ldr	r3, [r7, #8]
 80064f0:	3340      	adds	r3, #64	; 0x40
 80064f2:	4619      	mov	r1, r3
 80064f4:	6878      	ldr	r0, [r7, #4]
 80064f6:	f000 f860 	bl	80065ba <GetLineCoding>
 80064fa:	4603      	mov	r3, r0
 80064fc:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80064fe:	7bbb      	ldrb	r3, [r7, #14]
 8006500:	2b00      	cmp	r3, #0
 8006502:	d126      	bne.n	8006552 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006504:	68bb      	ldr	r3, [r7, #8]
 8006506:	2200      	movs	r2, #0
 8006508:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800650c:	68bb      	ldr	r3, [r7, #8]
 800650e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006512:	68bb      	ldr	r3, [r7, #8]
 8006514:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006516:	791b      	ldrb	r3, [r3, #4]
 8006518:	429a      	cmp	r2, r3
 800651a:	d13b      	bne.n	8006594 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800651c:	68bb      	ldr	r3, [r7, #8]
 800651e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006522:	68bb      	ldr	r3, [r7, #8]
 8006524:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006526:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006528:	429a      	cmp	r2, r3
 800652a:	d133      	bne.n	8006594 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006532:	68bb      	ldr	r3, [r7, #8]
 8006534:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006536:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006538:	429a      	cmp	r2, r3
 800653a:	d12b      	bne.n	8006594 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800653c:	68bb      	ldr	r3, [r7, #8]
 800653e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006540:	68bb      	ldr	r3, [r7, #8]
 8006542:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006544:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006546:	429a      	cmp	r2, r3
 8006548:	d124      	bne.n	8006594 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 f958 	bl	8006800 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006550:	e020      	b.n	8006594 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006552:	7bbb      	ldrb	r3, [r7, #14]
 8006554:	2b01      	cmp	r3, #1
 8006556:	d01d      	beq.n	8006594 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006558:	68bb      	ldr	r3, [r7, #8]
 800655a:	2204      	movs	r2, #4
 800655c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006560:	e018      	b.n	8006594 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006562:	6878      	ldr	r0, [r7, #4]
 8006564:	f000 f867 	bl	8006636 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f000 f8da 	bl	8006722 <CDC_ProcessReception>
      break;
 800656e:	e014      	b.n	800659a <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006570:	2100      	movs	r1, #0
 8006572:	6878      	ldr	r0, [r7, #4]
 8006574:	f001 f822 	bl	80075bc <USBH_ClrFeature>
 8006578:	4603      	mov	r3, r0
 800657a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800657c:	7bbb      	ldrb	r3, [r7, #14]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d10a      	bne.n	8006598 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	2200      	movs	r2, #0
 8006586:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 800658a:	e005      	b.n	8006598 <USBH_CDC_Process+0x120>

    default:
      break;
 800658c:	bf00      	nop
 800658e:	e004      	b.n	800659a <USBH_CDC_Process+0x122>
      break;
 8006590:	bf00      	nop
 8006592:	e002      	b.n	800659a <USBH_CDC_Process+0x122>
      break;
 8006594:	bf00      	nop
 8006596:	e000      	b.n	800659a <USBH_CDC_Process+0x122>
      break;
 8006598:	bf00      	nop

  }

  return status;
 800659a:	7bfb      	ldrb	r3, [r7, #15]
}
 800659c:	4618      	mov	r0, r3
 800659e:	3710      	adds	r7, #16
 80065a0:	46bd      	mov	sp, r7
 80065a2:	bd80      	pop	{r7, pc}

080065a4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80065ac:	2300      	movs	r3, #0
}
 80065ae:	4618      	mov	r0, r3
 80065b0:	370c      	adds	r7, #12
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80065ba:	b580      	push	{r7, lr}
 80065bc:	b082      	sub	sp, #8
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
 80065c2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	22a1      	movs	r2, #161	; 0xa1
 80065c8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2221      	movs	r2, #33	; 0x21
 80065ce:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	2200      	movs	r2, #0
 80065d4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	2200      	movs	r2, #0
 80065da:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2207      	movs	r2, #7
 80065e0:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	2207      	movs	r2, #7
 80065e6:	4619      	mov	r1, r3
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f001 fb23 	bl	8007c34 <USBH_CtlReq>
 80065ee:	4603      	mov	r3, r0
}
 80065f0:	4618      	mov	r0, r3
 80065f2:	3708      	adds	r7, #8
 80065f4:	46bd      	mov	sp, r7
 80065f6:	bd80      	pop	{r7, pc}

080065f8 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
 8006600:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	2221      	movs	r2, #33	; 0x21
 8006606:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	2220      	movs	r2, #32
 800660c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	2200      	movs	r2, #0
 8006612:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	2207      	movs	r2, #7
 800661e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	2207      	movs	r2, #7
 8006624:	4619      	mov	r1, r3
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f001 fb04 	bl	8007c34 <USBH_CtlReq>
 800662c:	4603      	mov	r3, r0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3708      	adds	r7, #8
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}

08006636 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006636:	b580      	push	{r7, lr}
 8006638:	b086      	sub	sp, #24
 800663a:	af02      	add	r7, sp, #8
 800663c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006644:	69db      	ldr	r3, [r3, #28]
 8006646:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006648:	2300      	movs	r3, #0
 800664a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006652:	2b01      	cmp	r3, #1
 8006654:	d002      	beq.n	800665c <CDC_ProcessTransmission+0x26>
 8006656:	2b02      	cmp	r3, #2
 8006658:	d023      	beq.n	80066a2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800665a:	e05e      	b.n	800671a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006660:	68fa      	ldr	r2, [r7, #12]
 8006662:	8b12      	ldrh	r2, [r2, #24]
 8006664:	4293      	cmp	r3, r2
 8006666:	d90b      	bls.n	8006680 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	69d9      	ldr	r1, [r3, #28]
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	8b1a      	ldrh	r2, [r3, #24]
 8006670:	68fb      	ldr	r3, [r7, #12]
 8006672:	7b5b      	ldrb	r3, [r3, #13]
 8006674:	2001      	movs	r0, #1
 8006676:	9000      	str	r0, [sp, #0]
 8006678:	6878      	ldr	r0, [r7, #4]
 800667a:	f001 fcea 	bl	8008052 <USBH_BulkSendData>
 800667e:	e00b      	b.n	8006698 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8006688:	b29a      	uxth	r2, r3
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	7b5b      	ldrb	r3, [r3, #13]
 800668e:	2001      	movs	r0, #1
 8006690:	9000      	str	r0, [sp, #0]
 8006692:	6878      	ldr	r0, [r7, #4]
 8006694:	f001 fcdd 	bl	8008052 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	2202      	movs	r2, #2
 800669c:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80066a0:	e03b      	b.n	800671a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	7b5b      	ldrb	r3, [r3, #13]
 80066a6:	4619      	mov	r1, r3
 80066a8:	6878      	ldr	r0, [r7, #4]
 80066aa:	f002 f801 	bl	80086b0 <USBH_LL_GetURBState>
 80066ae:	4603      	mov	r3, r0
 80066b0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80066b2:	7afb      	ldrb	r3, [r7, #11]
 80066b4:	2b01      	cmp	r3, #1
 80066b6:	d128      	bne.n	800670a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066bc:	68fa      	ldr	r2, [r7, #12]
 80066be:	8b12      	ldrh	r2, [r2, #24]
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d90e      	bls.n	80066e2 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c8:	68fa      	ldr	r2, [r7, #12]
 80066ca:	8b12      	ldrh	r2, [r2, #24]
 80066cc:	1a9a      	subs	r2, r3, r2
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	69db      	ldr	r3, [r3, #28]
 80066d6:	68fa      	ldr	r2, [r7, #12]
 80066d8:	8b12      	ldrh	r2, [r2, #24]
 80066da:	441a      	add	r2, r3
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	61da      	str	r2, [r3, #28]
 80066e0:	e002      	b.n	80066e8 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2200      	movs	r2, #0
 80066e6:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d004      	beq.n	80066fa <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	2201      	movs	r2, #1
 80066f4:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80066f8:	e00e      	b.n	8006718 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	2200      	movs	r2, #0
 80066fe:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006702:	6878      	ldr	r0, [r7, #4]
 8006704:	f000 f868 	bl	80067d8 <USBH_CDC_TransmitCallback>
      break;
 8006708:	e006      	b.n	8006718 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800670a:	7afb      	ldrb	r3, [r7, #11]
 800670c:	2b02      	cmp	r3, #2
 800670e:	d103      	bne.n	8006718 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	2201      	movs	r2, #1
 8006714:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006718:	bf00      	nop
  }
}
 800671a:	bf00      	nop
 800671c:	3710      	adds	r7, #16
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}

08006722 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006722:	b580      	push	{r7, lr}
 8006724:	b086      	sub	sp, #24
 8006726:	af00      	add	r7, sp, #0
 8006728:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006730:	69db      	ldr	r3, [r3, #28]
 8006732:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006734:	2300      	movs	r3, #0
 8006736:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006738:	697b      	ldr	r3, [r7, #20]
 800673a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800673e:	2b03      	cmp	r3, #3
 8006740:	d002      	beq.n	8006748 <CDC_ProcessReception+0x26>
 8006742:	2b04      	cmp	r3, #4
 8006744:	d00e      	beq.n	8006764 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006746:	e043      	b.n	80067d0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8006748:	697b      	ldr	r3, [r7, #20]
 800674a:	6a19      	ldr	r1, [r3, #32]
 800674c:	697b      	ldr	r3, [r7, #20]
 800674e:	8b5a      	ldrh	r2, [r3, #26]
 8006750:	697b      	ldr	r3, [r7, #20]
 8006752:	7b1b      	ldrb	r3, [r3, #12]
 8006754:	6878      	ldr	r0, [r7, #4]
 8006756:	f001 fca1 	bl	800809c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800675a:	697b      	ldr	r3, [r7, #20]
 800675c:	2204      	movs	r2, #4
 800675e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006762:	e035      	b.n	80067d0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	7b1b      	ldrb	r3, [r3, #12]
 8006768:	4619      	mov	r1, r3
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f001 ffa0 	bl	80086b0 <USBH_LL_GetURBState>
 8006770:	4603      	mov	r3, r0
 8006772:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006774:	7cfb      	ldrb	r3, [r7, #19]
 8006776:	2b01      	cmp	r3, #1
 8006778:	d129      	bne.n	80067ce <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	7b1b      	ldrb	r3, [r3, #12]
 800677e:	4619      	mov	r1, r3
 8006780:	6878      	ldr	r0, [r7, #4]
 8006782:	f001 ff03 	bl	800858c <USBH_LL_GetLastXferSize>
 8006786:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006788:	697b      	ldr	r3, [r7, #20]
 800678a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800678c:	68fa      	ldr	r2, [r7, #12]
 800678e:	429a      	cmp	r2, r3
 8006790:	d016      	beq.n	80067c0 <CDC_ProcessReception+0x9e>
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	8b5b      	ldrh	r3, [r3, #26]
 8006796:	461a      	mov	r2, r3
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	4293      	cmp	r3, r2
 800679c:	d910      	bls.n	80067c0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	1ad2      	subs	r2, r2, r3
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	6a1a      	ldr	r2, [r3, #32]
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	441a      	add	r2, r3
 80067b2:	697b      	ldr	r3, [r7, #20]
 80067b4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80067b6:	697b      	ldr	r3, [r7, #20]
 80067b8:	2203      	movs	r2, #3
 80067ba:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80067be:	e006      	b.n	80067ce <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	2200      	movs	r2, #0
 80067c4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f80f 	bl	80067ec <USBH_CDC_ReceiveCallback>
      break;
 80067ce:	bf00      	nop
  }
}
 80067d0:	bf00      	nop
 80067d2:	3718      	adds	r7, #24
 80067d4:	46bd      	mov	sp, r7
 80067d6:	bd80      	pop	{r7, pc}

080067d8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80067d8:	b480      	push	{r7}
 80067da:	b083      	sub	sp, #12
 80067dc:	af00      	add	r7, sp, #0
 80067de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80067e0:	bf00      	nop
 80067e2:	370c      	adds	r7, #12
 80067e4:	46bd      	mov	sp, r7
 80067e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ea:	4770      	bx	lr

080067ec <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 80067ec:	b480      	push	{r7}
 80067ee:	b083      	sub	sp, #12
 80067f0:	af00      	add	r7, sp, #0
 80067f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 80067f4:	bf00      	nop
 80067f6:	370c      	adds	r7, #12
 80067f8:	46bd      	mov	sp, r7
 80067fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067fe:	4770      	bx	lr

08006800 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006800:	b480      	push	{r7}
 8006802:	b083      	sub	sp, #12
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006808:	bf00      	nop
 800680a:	370c      	adds	r7, #12
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8006814:	b580      	push	{r7, lr}
 8006816:	b084      	sub	sp, #16
 8006818:	af00      	add	r7, sp, #0
 800681a:	60f8      	str	r0, [r7, #12]
 800681c:	60b9      	str	r1, [r7, #8]
 800681e:	4613      	mov	r3, r2
 8006820:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	2b00      	cmp	r3, #0
 8006826:	d101      	bne.n	800682c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006828:	2302      	movs	r3, #2
 800682a:	e029      	b.n	8006880 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	79fa      	ldrb	r2, [r7, #7]
 8006830:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2200      	movs	r2, #0
 8006838:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006844:	68f8      	ldr	r0, [r7, #12]
 8006846:	f000 f81f 	bl	8006888 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2200      	movs	r2, #0
 8006856:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	2200      	movs	r2, #0
 800685e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800686a:	68bb      	ldr	r3, [r7, #8]
 800686c:	2b00      	cmp	r3, #0
 800686e:	d003      	beq.n	8006878 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	68ba      	ldr	r2, [r7, #8]
 8006874:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8006878:	68f8      	ldr	r0, [r7, #12]
 800687a:	f001 fdd3 	bl	8008424 <USBH_LL_Init>

  return USBH_OK;
 800687e:	2300      	movs	r3, #0
}
 8006880:	4618      	mov	r0, r3
 8006882:	3710      	adds	r7, #16
 8006884:	46bd      	mov	sp, r7
 8006886:	bd80      	pop	{r7, pc}

08006888 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006888:	b580      	push	{r7, lr}
 800688a:	b084      	sub	sp, #16
 800688c:	af00      	add	r7, sp, #0
 800688e:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006890:	2300      	movs	r3, #0
 8006892:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006894:	2300      	movs	r3, #0
 8006896:	60fb      	str	r3, [r7, #12]
 8006898:	e009      	b.n	80068ae <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 800689a:	687a      	ldr	r2, [r7, #4]
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	33e0      	adds	r3, #224	; 0xe0
 80068a0:	009b      	lsls	r3, r3, #2
 80068a2:	4413      	add	r3, r2
 80068a4:	2200      	movs	r2, #0
 80068a6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	3301      	adds	r3, #1
 80068ac:	60fb      	str	r3, [r7, #12]
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	2b0f      	cmp	r3, #15
 80068b2:	d9f2      	bls.n	800689a <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80068b4:	2300      	movs	r3, #0
 80068b6:	60fb      	str	r3, [r7, #12]
 80068b8:	e009      	b.n	80068ce <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 80068ba:	687a      	ldr	r2, [r7, #4]
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	4413      	add	r3, r2
 80068c0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80068c4:	2200      	movs	r2, #0
 80068c6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	3301      	adds	r3, #1
 80068cc:	60fb      	str	r3, [r7, #12]
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80068d4:	d3f1      	bcc.n	80068ba <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2200      	movs	r2, #0
 80068da:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2201      	movs	r2, #1
 80068e6:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	2200      	movs	r2, #0
 80068ec:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2240      	movs	r2, #64	; 0x40
 80068fa:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2200      	movs	r2, #0
 8006900:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	2201      	movs	r2, #1
 800690e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2200      	movs	r2, #0
 8006916:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	331c      	adds	r3, #28
 8006926:	f44f 7280 	mov.w	r2, #256	; 0x100
 800692a:	2100      	movs	r1, #0
 800692c:	4618      	mov	r0, r3
 800692e:	f002 f82b 	bl	8008988 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006938:	f44f 7200 	mov.w	r2, #512	; 0x200
 800693c:	2100      	movs	r1, #0
 800693e:	4618      	mov	r0, r3
 8006940:	f002 f822 	bl	8008988 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	f203 3326 	addw	r3, r3, #806	; 0x326
 800694a:	2212      	movs	r2, #18
 800694c:	2100      	movs	r1, #0
 800694e:	4618      	mov	r0, r3
 8006950:	f002 f81a 	bl	8008988 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	f503 734e 	add.w	r3, r3, #824	; 0x338
 800695a:	223e      	movs	r2, #62	; 0x3e
 800695c:	2100      	movs	r1, #0
 800695e:	4618      	mov	r0, r3
 8006960:	f002 f812 	bl	8008988 <memset>

  return USBH_OK;
 8006964:	2300      	movs	r3, #0
}
 8006966:	4618      	mov	r0, r3
 8006968:	3710      	adds	r7, #16
 800696a:	46bd      	mov	sp, r7
 800696c:	bd80      	pop	{r7, pc}

0800696e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800696e:	b480      	push	{r7}
 8006970:	b085      	sub	sp, #20
 8006972:	af00      	add	r7, sp, #0
 8006974:	6078      	str	r0, [r7, #4]
 8006976:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006978:	2300      	movs	r3, #0
 800697a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d016      	beq.n	80069b0 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006988:	2b00      	cmp	r3, #0
 800698a:	d10e      	bne.n	80069aa <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006992:	1c59      	adds	r1, r3, #1
 8006994:	687a      	ldr	r2, [r7, #4]
 8006996:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 800699a:	687a      	ldr	r2, [r7, #4]
 800699c:	33de      	adds	r3, #222	; 0xde
 800699e:	6839      	ldr	r1, [r7, #0]
 80069a0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 80069a4:	2300      	movs	r3, #0
 80069a6:	73fb      	strb	r3, [r7, #15]
 80069a8:	e004      	b.n	80069b4 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 80069aa:	2302      	movs	r3, #2
 80069ac:	73fb      	strb	r3, [r7, #15]
 80069ae:	e001      	b.n	80069b4 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 80069b0:	2302      	movs	r3, #2
 80069b2:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80069b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069b6:	4618      	mov	r0, r3
 80069b8:	3714      	adds	r7, #20
 80069ba:	46bd      	mov	sp, r7
 80069bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c0:	4770      	bx	lr

080069c2 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 80069c2:	b480      	push	{r7}
 80069c4:	b085      	sub	sp, #20
 80069c6:	af00      	add	r7, sp, #0
 80069c8:	6078      	str	r0, [r7, #4]
 80069ca:	460b      	mov	r3, r1
 80069cc:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 80069ce:	2300      	movs	r3, #0
 80069d0:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 80069d8:	78fa      	ldrb	r2, [r7, #3]
 80069da:	429a      	cmp	r2, r3
 80069dc:	d204      	bcs.n	80069e8 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	78fa      	ldrb	r2, [r7, #3]
 80069e2:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 80069e6:	e001      	b.n	80069ec <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 80069e8:	2302      	movs	r3, #2
 80069ea:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80069ec:	7bfb      	ldrb	r3, [r7, #15]
}
 80069ee:	4618      	mov	r0, r3
 80069f0:	3714      	adds	r7, #20
 80069f2:	46bd      	mov	sp, r7
 80069f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f8:	4770      	bx	lr

080069fa <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 80069fa:	b480      	push	{r7}
 80069fc:	b087      	sub	sp, #28
 80069fe:	af00      	add	r7, sp, #0
 8006a00:	6078      	str	r0, [r7, #4]
 8006a02:	4608      	mov	r0, r1
 8006a04:	4611      	mov	r1, r2
 8006a06:	461a      	mov	r2, r3
 8006a08:	4603      	mov	r3, r0
 8006a0a:	70fb      	strb	r3, [r7, #3]
 8006a0c:	460b      	mov	r3, r1
 8006a0e:	70bb      	strb	r3, [r7, #2]
 8006a10:	4613      	mov	r3, r2
 8006a12:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006a14:	2300      	movs	r3, #0
 8006a16:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006a18:	2300      	movs	r3, #0
 8006a1a:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006a22:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006a24:	e025      	b.n	8006a72 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006a26:	7dfb      	ldrb	r3, [r7, #23]
 8006a28:	221a      	movs	r2, #26
 8006a2a:	fb02 f303 	mul.w	r3, r2, r3
 8006a2e:	3308      	adds	r3, #8
 8006a30:	68fa      	ldr	r2, [r7, #12]
 8006a32:	4413      	add	r3, r2
 8006a34:	3302      	adds	r3, #2
 8006a36:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	795b      	ldrb	r3, [r3, #5]
 8006a3c:	78fa      	ldrb	r2, [r7, #3]
 8006a3e:	429a      	cmp	r2, r3
 8006a40:	d002      	beq.n	8006a48 <USBH_FindInterface+0x4e>
 8006a42:	78fb      	ldrb	r3, [r7, #3]
 8006a44:	2bff      	cmp	r3, #255	; 0xff
 8006a46:	d111      	bne.n	8006a6c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8006a4c:	78ba      	ldrb	r2, [r7, #2]
 8006a4e:	429a      	cmp	r2, r3
 8006a50:	d002      	beq.n	8006a58 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006a52:	78bb      	ldrb	r3, [r7, #2]
 8006a54:	2bff      	cmp	r3, #255	; 0xff
 8006a56:	d109      	bne.n	8006a6c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006a58:	693b      	ldr	r3, [r7, #16]
 8006a5a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8006a5c:	787a      	ldrb	r2, [r7, #1]
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d002      	beq.n	8006a68 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8006a62:	787b      	ldrb	r3, [r7, #1]
 8006a64:	2bff      	cmp	r3, #255	; 0xff
 8006a66:	d101      	bne.n	8006a6c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8006a68:	7dfb      	ldrb	r3, [r7, #23]
 8006a6a:	e006      	b.n	8006a7a <USBH_FindInterface+0x80>
    }
    if_ix++;
 8006a6c:	7dfb      	ldrb	r3, [r7, #23]
 8006a6e:	3301      	adds	r3, #1
 8006a70:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006a72:	7dfb      	ldrb	r3, [r7, #23]
 8006a74:	2b01      	cmp	r3, #1
 8006a76:	d9d6      	bls.n	8006a26 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8006a78:	23ff      	movs	r3, #255	; 0xff
}
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	371c      	adds	r7, #28
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr

08006a86 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8006a86:	b580      	push	{r7, lr}
 8006a88:	b082      	sub	sp, #8
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f001 fd04 	bl	800849c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8006a94:	2101      	movs	r1, #1
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f001 fe1d 	bl	80086d6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8006a9c:	2300      	movs	r3, #0
}
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	3708      	adds	r7, #8
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bd80      	pop	{r7, pc}
	...

08006aa8 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b088      	sub	sp, #32
 8006aac:	af04      	add	r7, sp, #16
 8006aae:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8006ab0:	2302      	movs	r3, #2
 8006ab2:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8006abe:	b2db      	uxtb	r3, r3
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d102      	bne.n	8006aca <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	2203      	movs	r2, #3
 8006ac8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	b2db      	uxtb	r3, r3
 8006ad0:	2b0b      	cmp	r3, #11
 8006ad2:	f200 81be 	bhi.w	8006e52 <USBH_Process+0x3aa>
 8006ad6:	a201      	add	r2, pc, #4	; (adr r2, 8006adc <USBH_Process+0x34>)
 8006ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006adc:	08006b0d 	.word	0x08006b0d
 8006ae0:	08006b3f 	.word	0x08006b3f
 8006ae4:	08006ba7 	.word	0x08006ba7
 8006ae8:	08006ded 	.word	0x08006ded
 8006aec:	08006e53 	.word	0x08006e53
 8006af0:	08006c4b 	.word	0x08006c4b
 8006af4:	08006d93 	.word	0x08006d93
 8006af8:	08006c81 	.word	0x08006c81
 8006afc:	08006ca1 	.word	0x08006ca1
 8006b00:	08006cc1 	.word	0x08006cc1
 8006b04:	08006d05 	.word	0x08006d05
 8006b08:	08006dd5 	.word	0x08006dd5
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8006b12:	b2db      	uxtb	r3, r3
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	f000 819e 	beq.w	8006e56 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8006b20:	20c8      	movs	r0, #200	; 0xc8
 8006b22:	f001 fe22 	bl	800876a <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8006b26:	6878      	ldr	r0, [r7, #4]
 8006b28:	f001 fd15 	bl	8008556 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2200      	movs	r2, #0
 8006b30:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006b3c:	e18b      	b.n	8006e56 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8006b44:	2b01      	cmp	r3, #1
 8006b46:	d107      	bne.n	8006b58 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	2202      	movs	r2, #2
 8006b54:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006b56:	e18d      	b.n	8006e74 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006b5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006b62:	d914      	bls.n	8006b8e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006b6a:	3301      	adds	r3, #1
 8006b6c:	b2da      	uxtb	r2, r3
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8006b7a:	2b03      	cmp	r3, #3
 8006b7c:	d903      	bls.n	8006b86 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	220d      	movs	r2, #13
 8006b82:	701a      	strb	r2, [r3, #0]
      break;
 8006b84:	e176      	b.n	8006e74 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2200      	movs	r2, #0
 8006b8a:	701a      	strb	r2, [r3, #0]
      break;
 8006b8c:	e172      	b.n	8006e74 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8006b94:	f103 020a 	add.w	r2, r3, #10
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8006b9e:	200a      	movs	r0, #10
 8006ba0:	f001 fde3 	bl	800876a <USBH_Delay>
      break;
 8006ba4:	e166      	b.n	8006e74 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d005      	beq.n	8006bbc <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006bb6:	2104      	movs	r1, #4
 8006bb8:	6878      	ldr	r0, [r7, #4]
 8006bba:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8006bbc:	2064      	movs	r0, #100	; 0x64
 8006bbe:	f001 fdd4 	bl	800876a <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8006bc2:	6878      	ldr	r0, [r7, #4]
 8006bc4:	f001 fca0 	bl	8008508 <USBH_LL_GetSpeed>
 8006bc8:	4603      	mov	r3, r0
 8006bca:	461a      	mov	r2, r3
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2205      	movs	r2, #5
 8006bd6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8006bd8:	2100      	movs	r1, #0
 8006bda:	6878      	ldr	r0, [r7, #4]
 8006bdc:	f001 faab 	bl	8008136 <USBH_AllocPipe>
 8006be0:	4603      	mov	r3, r0
 8006be2:	461a      	mov	r2, r3
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8006be8:	2180      	movs	r1, #128	; 0x80
 8006bea:	6878      	ldr	r0, [r7, #4]
 8006bec:	f001 faa3 	bl	8008136 <USBH_AllocPipe>
 8006bf0:	4603      	mov	r3, r0
 8006bf2:	461a      	mov	r2, r3
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	7919      	ldrb	r1, [r3, #4]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8006c0c:	b292      	uxth	r2, r2
 8006c0e:	9202      	str	r2, [sp, #8]
 8006c10:	2200      	movs	r2, #0
 8006c12:	9201      	str	r2, [sp, #4]
 8006c14:	9300      	str	r3, [sp, #0]
 8006c16:	4603      	mov	r3, r0
 8006c18:	2280      	movs	r2, #128	; 0x80
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f001 fa5c 	bl	80080d8 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	7959      	ldrb	r1, [r3, #5]
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8006c30:	687a      	ldr	r2, [r7, #4]
 8006c32:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8006c34:	b292      	uxth	r2, r2
 8006c36:	9202      	str	r2, [sp, #8]
 8006c38:	2200      	movs	r2, #0
 8006c3a:	9201      	str	r2, [sp, #4]
 8006c3c:	9300      	str	r3, [sp, #0]
 8006c3e:	4603      	mov	r3, r0
 8006c40:	2200      	movs	r2, #0
 8006c42:	6878      	ldr	r0, [r7, #4]
 8006c44:	f001 fa48 	bl	80080d8 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006c48:	e114      	b.n	8006e74 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f000 f918 	bl	8006e80 <USBH_HandleEnum>
 8006c50:	4603      	mov	r3, r0
 8006c52:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8006c54:	7bbb      	ldrb	r3, [r7, #14]
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	f040 80fe 	bne.w	8006e5a <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8006c66:	687b      	ldr	r3, [r7, #4]
 8006c68:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8006c6c:	2b01      	cmp	r3, #1
 8006c6e:	d103      	bne.n	8006c78 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	2208      	movs	r2, #8
 8006c74:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8006c76:	e0f0      	b.n	8006e5a <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2207      	movs	r2, #7
 8006c7c:	701a      	strb	r2, [r3, #0]
      break;
 8006c7e:	e0ec      	b.n	8006e5a <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	f000 80e9 	beq.w	8006e5e <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006c92:	2101      	movs	r1, #1
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	2208      	movs	r2, #8
 8006c9c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8006c9e:	e0de      	b.n	8006e5e <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	4619      	mov	r1, r3
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f000 fc3f 	bl	800752e <USBH_SetCfg>
 8006cb0:	4603      	mov	r3, r0
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f040 80d5 	bne.w	8006e62 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	2209      	movs	r2, #9
 8006cbc:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006cbe:	e0d0      	b.n	8006e62 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8006cc6:	f003 0320 	and.w	r3, r3, #32
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d016      	beq.n	8006cfc <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8006cce:	2101      	movs	r1, #1
 8006cd0:	6878      	ldr	r0, [r7, #4]
 8006cd2:	f000 fc4f 	bl	8007574 <USBH_SetFeature>
 8006cd6:	4603      	mov	r3, r0
 8006cd8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006cda:	7bbb      	ldrb	r3, [r7, #14]
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d103      	bne.n	8006cea <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	220a      	movs	r2, #10
 8006ce6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006ce8:	e0bd      	b.n	8006e66 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 8006cea:	7bbb      	ldrb	r3, [r7, #14]
 8006cec:	b2db      	uxtb	r3, r3
 8006cee:	2b03      	cmp	r3, #3
 8006cf0:	f040 80b9 	bne.w	8006e66 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	220a      	movs	r2, #10
 8006cf8:	701a      	strb	r2, [r3, #0]
      break;
 8006cfa:	e0b4      	b.n	8006e66 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	220a      	movs	r2, #10
 8006d00:	701a      	strb	r2, [r3, #0]
      break;
 8006d02:	e0b0      	b.n	8006e66 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	f000 80ad 	beq.w	8006e6a <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	2200      	movs	r2, #0
 8006d14:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006d18:	2300      	movs	r3, #0
 8006d1a:	73fb      	strb	r3, [r7, #15]
 8006d1c:	e016      	b.n	8006d4c <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8006d1e:	7bfa      	ldrb	r2, [r7, #15]
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	32de      	adds	r2, #222	; 0xde
 8006d24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d28:	791a      	ldrb	r2, [r3, #4]
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8006d30:	429a      	cmp	r2, r3
 8006d32:	d108      	bne.n	8006d46 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8006d34:	7bfa      	ldrb	r2, [r7, #15]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	32de      	adds	r2, #222	; 0xde
 8006d3a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8006d44:	e005      	b.n	8006d52 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8006d46:	7bfb      	ldrb	r3, [r7, #15]
 8006d48:	3301      	adds	r3, #1
 8006d4a:	73fb      	strb	r3, [r7, #15]
 8006d4c:	7bfb      	ldrb	r3, [r7, #15]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d0e5      	beq.n	8006d1e <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d016      	beq.n	8006d8a <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d62:	689b      	ldr	r3, [r3, #8]
 8006d64:	6878      	ldr	r0, [r7, #4]
 8006d66:	4798      	blx	r3
 8006d68:	4603      	mov	r3, r0
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d109      	bne.n	8006d82 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	2206      	movs	r2, #6
 8006d72:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006d7a:	2103      	movs	r1, #3
 8006d7c:	6878      	ldr	r0, [r7, #4]
 8006d7e:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006d80:	e073      	b.n	8006e6a <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	220d      	movs	r2, #13
 8006d86:	701a      	strb	r2, [r3, #0]
      break;
 8006d88:	e06f      	b.n	8006e6a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	220d      	movs	r2, #13
 8006d8e:	701a      	strb	r2, [r3, #0]
      break;
 8006d90:	e06b      	b.n	8006e6a <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d017      	beq.n	8006dcc <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006da2:	691b      	ldr	r3, [r3, #16]
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	4798      	blx	r3
 8006da8:	4603      	mov	r3, r0
 8006daa:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8006dac:	7bbb      	ldrb	r3, [r7, #14]
 8006dae:	b2db      	uxtb	r3, r3
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d103      	bne.n	8006dbc <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	220b      	movs	r2, #11
 8006db8:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006dba:	e058      	b.n	8006e6e <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8006dbc:	7bbb      	ldrb	r3, [r7, #14]
 8006dbe:	b2db      	uxtb	r3, r3
 8006dc0:	2b02      	cmp	r3, #2
 8006dc2:	d154      	bne.n	8006e6e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	220d      	movs	r2, #13
 8006dc8:	701a      	strb	r2, [r3, #0]
      break;
 8006dca:	e050      	b.n	8006e6e <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	220d      	movs	r2, #13
 8006dd0:	701a      	strb	r2, [r3, #0]
      break;
 8006dd2:	e04c      	b.n	8006e6e <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d049      	beq.n	8006e72 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006de4:	695b      	ldr	r3, [r3, #20]
 8006de6:	6878      	ldr	r0, [r7, #4]
 8006de8:	4798      	blx	r3
      }
      break;
 8006dea:	e042      	b.n	8006e72 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	2200      	movs	r2, #0
 8006df0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8006df4:	6878      	ldr	r0, [r7, #4]
 8006df6:	f7ff fd47 	bl	8006888 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d009      	beq.n	8006e18 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	6878      	ldr	r0, [r7, #4]
 8006e0e:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2200      	movs	r2, #0
 8006e14:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d005      	beq.n	8006e2e <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006e28:	2105      	movs	r1, #5
 8006e2a:	6878      	ldr	r0, [r7, #4]
 8006e2c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006e34:	b2db      	uxtb	r3, r3
 8006e36:	2b01      	cmp	r3, #1
 8006e38:	d107      	bne.n	8006e4a <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8006e42:	6878      	ldr	r0, [r7, #4]
 8006e44:	f7ff fe1f 	bl	8006a86 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006e48:	e014      	b.n	8006e74 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8006e4a:	6878      	ldr	r0, [r7, #4]
 8006e4c:	f001 fb26 	bl	800849c <USBH_LL_Start>
      break;
 8006e50:	e010      	b.n	8006e74 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8006e52:	bf00      	nop
 8006e54:	e00e      	b.n	8006e74 <USBH_Process+0x3cc>
      break;
 8006e56:	bf00      	nop
 8006e58:	e00c      	b.n	8006e74 <USBH_Process+0x3cc>
      break;
 8006e5a:	bf00      	nop
 8006e5c:	e00a      	b.n	8006e74 <USBH_Process+0x3cc>
    break;
 8006e5e:	bf00      	nop
 8006e60:	e008      	b.n	8006e74 <USBH_Process+0x3cc>
      break;
 8006e62:	bf00      	nop
 8006e64:	e006      	b.n	8006e74 <USBH_Process+0x3cc>
      break;
 8006e66:	bf00      	nop
 8006e68:	e004      	b.n	8006e74 <USBH_Process+0x3cc>
      break;
 8006e6a:	bf00      	nop
 8006e6c:	e002      	b.n	8006e74 <USBH_Process+0x3cc>
      break;
 8006e6e:	bf00      	nop
 8006e70:	e000      	b.n	8006e74 <USBH_Process+0x3cc>
      break;
 8006e72:	bf00      	nop
  }
  return USBH_OK;
 8006e74:	2300      	movs	r3, #0
}
 8006e76:	4618      	mov	r0, r3
 8006e78:	3710      	adds	r7, #16
 8006e7a:	46bd      	mov	sp, r7
 8006e7c:	bd80      	pop	{r7, pc}
 8006e7e:	bf00      	nop

08006e80 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006e80:	b580      	push	{r7, lr}
 8006e82:	b088      	sub	sp, #32
 8006e84:	af04      	add	r7, sp, #16
 8006e86:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006e88:	2301      	movs	r3, #1
 8006e8a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8006e8c:	2301      	movs	r3, #1
 8006e8e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	785b      	ldrb	r3, [r3, #1]
 8006e94:	2b07      	cmp	r3, #7
 8006e96:	f200 81c1 	bhi.w	800721c <USBH_HandleEnum+0x39c>
 8006e9a:	a201      	add	r2, pc, #4	; (adr r2, 8006ea0 <USBH_HandleEnum+0x20>)
 8006e9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006ea0:	08006ec1 	.word	0x08006ec1
 8006ea4:	08006f7f 	.word	0x08006f7f
 8006ea8:	08006fe9 	.word	0x08006fe9
 8006eac:	08007077 	.word	0x08007077
 8006eb0:	080070e1 	.word	0x080070e1
 8006eb4:	08007151 	.word	0x08007151
 8006eb8:	08007197 	.word	0x08007197
 8006ebc:	080071dd 	.word	0x080071dd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 8006ec0:	2108      	movs	r1, #8
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f000 fa50 	bl	8007368 <USBH_Get_DevDesc>
 8006ec8:	4603      	mov	r3, r0
 8006eca:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006ecc:	7bbb      	ldrb	r3, [r7, #14]
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	d130      	bne.n	8006f34 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2201      	movs	r2, #1
 8006ee0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	7919      	ldrb	r1, [r3, #4]
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006ef2:	687a      	ldr	r2, [r7, #4]
 8006ef4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 8006ef6:	b292      	uxth	r2, r2
 8006ef8:	9202      	str	r2, [sp, #8]
 8006efa:	2200      	movs	r2, #0
 8006efc:	9201      	str	r2, [sp, #4]
 8006efe:	9300      	str	r3, [sp, #0]
 8006f00:	4603      	mov	r3, r0
 8006f02:	2280      	movs	r2, #128	; 0x80
 8006f04:	6878      	ldr	r0, [r7, #4]
 8006f06:	f001 f8e7 	bl	80080d8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	7959      	ldrb	r1, [r3, #5]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006f1a:	687a      	ldr	r2, [r7, #4]
 8006f1c:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006f1e:	b292      	uxth	r2, r2
 8006f20:	9202      	str	r2, [sp, #8]
 8006f22:	2200      	movs	r2, #0
 8006f24:	9201      	str	r2, [sp, #4]
 8006f26:	9300      	str	r3, [sp, #0]
 8006f28:	4603      	mov	r3, r0
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	6878      	ldr	r0, [r7, #4]
 8006f2e:	f001 f8d3 	bl	80080d8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006f32:	e175      	b.n	8007220 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006f34:	7bbb      	ldrb	r3, [r7, #14]
 8006f36:	2b03      	cmp	r3, #3
 8006f38:	f040 8172 	bne.w	8007220 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f42:	3301      	adds	r3, #1
 8006f44:	b2da      	uxtb	r2, r3
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006f52:	2b03      	cmp	r3, #3
 8006f54:	d903      	bls.n	8006f5e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	220d      	movs	r2, #13
 8006f5a:	701a      	strb	r2, [r3, #0]
      break;
 8006f5c:	e160      	b.n	8007220 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	795b      	ldrb	r3, [r3, #5]
 8006f62:	4619      	mov	r1, r3
 8006f64:	6878      	ldr	r0, [r7, #4]
 8006f66:	f001 f907 	bl	8008178 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	791b      	ldrb	r3, [r3, #4]
 8006f6e:	4619      	mov	r1, r3
 8006f70:	6878      	ldr	r0, [r7, #4]
 8006f72:	f001 f901 	bl	8008178 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2200      	movs	r2, #0
 8006f7a:	701a      	strb	r2, [r3, #0]
      break;
 8006f7c:	e150      	b.n	8007220 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 8006f7e:	2112      	movs	r1, #18
 8006f80:	6878      	ldr	r0, [r7, #4]
 8006f82:	f000 f9f1 	bl	8007368 <USBH_Get_DevDesc>
 8006f86:	4603      	mov	r3, r0
 8006f88:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006f8a:	7bbb      	ldrb	r3, [r7, #14]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d103      	bne.n	8006f98 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	2202      	movs	r2, #2
 8006f94:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006f96:	e145      	b.n	8007224 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006f98:	7bbb      	ldrb	r3, [r7, #14]
 8006f9a:	2b03      	cmp	r3, #3
 8006f9c:	f040 8142 	bne.w	8007224 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006fa6:	3301      	adds	r3, #1
 8006fa8:	b2da      	uxtb	r2, r3
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006fb6:	2b03      	cmp	r3, #3
 8006fb8:	d903      	bls.n	8006fc2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	220d      	movs	r2, #13
 8006fbe:	701a      	strb	r2, [r3, #0]
      break;
 8006fc0:	e130      	b.n	8007224 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006fc2:	687b      	ldr	r3, [r7, #4]
 8006fc4:	795b      	ldrb	r3, [r3, #5]
 8006fc6:	4619      	mov	r1, r3
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f001 f8d5 	bl	8008178 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	791b      	ldrb	r3, [r3, #4]
 8006fd2:	4619      	mov	r1, r3
 8006fd4:	6878      	ldr	r0, [r7, #4]
 8006fd6:	f001 f8cf 	bl	8008178 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2200      	movs	r2, #0
 8006fde:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	701a      	strb	r2, [r3, #0]
      break;
 8006fe6:	e11d      	b.n	8007224 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 8006fe8:	2101      	movs	r1, #1
 8006fea:	6878      	ldr	r0, [r7, #4]
 8006fec:	f000 fa7b 	bl	80074e6 <USBH_SetAddress>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006ff4:	7bbb      	ldrb	r3, [r7, #14]
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d132      	bne.n	8007060 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 8006ffa:	2002      	movs	r0, #2
 8006ffc:	f001 fbb5 	bl	800876a <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	2201      	movs	r2, #1
 8007004:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2203      	movs	r2, #3
 800700c:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	7919      	ldrb	r1, [r3, #4]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800701e:	687a      	ldr	r2, [r7, #4]
 8007020:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8007022:	b292      	uxth	r2, r2
 8007024:	9202      	str	r2, [sp, #8]
 8007026:	2200      	movs	r2, #0
 8007028:	9201      	str	r2, [sp, #4]
 800702a:	9300      	str	r3, [sp, #0]
 800702c:	4603      	mov	r3, r0
 800702e:	2280      	movs	r2, #128	; 0x80
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f001 f851 	bl	80080d8 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	7959      	ldrb	r1, [r3, #5]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800704a:	b292      	uxth	r2, r2
 800704c:	9202      	str	r2, [sp, #8]
 800704e:	2200      	movs	r2, #0
 8007050:	9201      	str	r2, [sp, #4]
 8007052:	9300      	str	r3, [sp, #0]
 8007054:	4603      	mov	r3, r0
 8007056:	2200      	movs	r2, #0
 8007058:	6878      	ldr	r0, [r7, #4]
 800705a:	f001 f83d 	bl	80080d8 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800705e:	e0e3      	b.n	8007228 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007060:	7bbb      	ldrb	r3, [r7, #14]
 8007062:	2b03      	cmp	r3, #3
 8007064:	f040 80e0 	bne.w	8007228 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	220d      	movs	r2, #13
 800706c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	2200      	movs	r2, #0
 8007072:	705a      	strb	r2, [r3, #1]
      break;
 8007074:	e0d8      	b.n	8007228 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007076:	2109      	movs	r1, #9
 8007078:	6878      	ldr	r0, [r7, #4]
 800707a:	f000 f9a1 	bl	80073c0 <USBH_Get_CfgDesc>
 800707e:	4603      	mov	r3, r0
 8007080:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007082:	7bbb      	ldrb	r3, [r7, #14]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d103      	bne.n	8007090 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2204      	movs	r2, #4
 800708c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800708e:	e0cd      	b.n	800722c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007090:	7bbb      	ldrb	r3, [r7, #14]
 8007092:	2b03      	cmp	r3, #3
 8007094:	f040 80ca 	bne.w	800722c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800709e:	3301      	adds	r3, #1
 80070a0:	b2da      	uxtb	r2, r3
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80070ae:	2b03      	cmp	r3, #3
 80070b0:	d903      	bls.n	80070ba <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	220d      	movs	r2, #13
 80070b6:	701a      	strb	r2, [r3, #0]
      break;
 80070b8:	e0b8      	b.n	800722c <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	795b      	ldrb	r3, [r3, #5]
 80070be:	4619      	mov	r1, r3
 80070c0:	6878      	ldr	r0, [r7, #4]
 80070c2:	f001 f859 	bl	8008178 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	791b      	ldrb	r3, [r3, #4]
 80070ca:	4619      	mov	r1, r3
 80070cc:	6878      	ldr	r0, [r7, #4]
 80070ce:	f001 f853 	bl	8008178 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2200      	movs	r2, #0
 80070d6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2200      	movs	r2, #0
 80070dc:	701a      	strb	r2, [r3, #0]
      break;
 80070de:	e0a5      	b.n	800722c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80070e6:	4619      	mov	r1, r3
 80070e8:	6878      	ldr	r0, [r7, #4]
 80070ea:	f000 f969 	bl	80073c0 <USBH_Get_CfgDesc>
 80070ee:	4603      	mov	r3, r0
 80070f0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80070f2:	7bbb      	ldrb	r3, [r7, #14]
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d103      	bne.n	8007100 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2205      	movs	r2, #5
 80070fc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80070fe:	e097      	b.n	8007230 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007100:	7bbb      	ldrb	r3, [r7, #14]
 8007102:	2b03      	cmp	r3, #3
 8007104:	f040 8094 	bne.w	8007230 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800710e:	3301      	adds	r3, #1
 8007110:	b2da      	uxtb	r2, r3
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800711e:	2b03      	cmp	r3, #3
 8007120:	d903      	bls.n	800712a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	220d      	movs	r2, #13
 8007126:	701a      	strb	r2, [r3, #0]
      break;
 8007128:	e082      	b.n	8007230 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	795b      	ldrb	r3, [r3, #5]
 800712e:	4619      	mov	r1, r3
 8007130:	6878      	ldr	r0, [r7, #4]
 8007132:	f001 f821 	bl	8008178 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	791b      	ldrb	r3, [r3, #4]
 800713a:	4619      	mov	r1, r3
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f001 f81b 	bl	8008178 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	2200      	movs	r2, #0
 8007146:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	701a      	strb	r2, [r3, #0]
      break;
 800714e:	e06f      	b.n	8007230 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8007156:	2b00      	cmp	r3, #0
 8007158:	d019      	beq.n	800718e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007166:	23ff      	movs	r3, #255	; 0xff
 8007168:	6878      	ldr	r0, [r7, #4]
 800716a:	f000 f953 	bl	8007414 <USBH_Get_StringDesc>
 800716e:	4603      	mov	r3, r0
 8007170:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007172:	7bbb      	ldrb	r3, [r7, #14]
 8007174:	2b00      	cmp	r3, #0
 8007176:	d103      	bne.n	8007180 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2206      	movs	r2, #6
 800717c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800717e:	e059      	b.n	8007234 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007180:	7bbb      	ldrb	r3, [r7, #14]
 8007182:	2b03      	cmp	r3, #3
 8007184:	d156      	bne.n	8007234 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	2206      	movs	r2, #6
 800718a:	705a      	strb	r2, [r3, #1]
      break;
 800718c:	e052      	b.n	8007234 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2206      	movs	r2, #6
 8007192:	705a      	strb	r2, [r3, #1]
      break;
 8007194:	e04e      	b.n	8007234 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800719c:	2b00      	cmp	r3, #0
 800719e:	d019      	beq.n	80071d4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 80071ac:	23ff      	movs	r3, #255	; 0xff
 80071ae:	6878      	ldr	r0, [r7, #4]
 80071b0:	f000 f930 	bl	8007414 <USBH_Get_StringDesc>
 80071b4:	4603      	mov	r3, r0
 80071b6:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80071b8:	7bbb      	ldrb	r3, [r7, #14]
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	d103      	bne.n	80071c6 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	2207      	movs	r2, #7
 80071c2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80071c4:	e038      	b.n	8007238 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80071c6:	7bbb      	ldrb	r3, [r7, #14]
 80071c8:	2b03      	cmp	r3, #3
 80071ca:	d135      	bne.n	8007238 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	2207      	movs	r2, #7
 80071d0:	705a      	strb	r2, [r3, #1]
      break;
 80071d2:	e031      	b.n	8007238 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	2207      	movs	r2, #7
 80071d8:	705a      	strb	r2, [r3, #1]
      break;
 80071da:	e02d      	b.n	8007238 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d017      	beq.n	8007216 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80071f2:	23ff      	movs	r3, #255	; 0xff
 80071f4:	6878      	ldr	r0, [r7, #4]
 80071f6:	f000 f90d 	bl	8007414 <USBH_Get_StringDesc>
 80071fa:	4603      	mov	r3, r0
 80071fc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80071fe:	7bbb      	ldrb	r3, [r7, #14]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d102      	bne.n	800720a <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 8007204:	2300      	movs	r3, #0
 8007206:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 8007208:	e018      	b.n	800723c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800720a:	7bbb      	ldrb	r3, [r7, #14]
 800720c:	2b03      	cmp	r3, #3
 800720e:	d115      	bne.n	800723c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 8007210:	2300      	movs	r3, #0
 8007212:	73fb      	strb	r3, [r7, #15]
      break;
 8007214:	e012      	b.n	800723c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 8007216:	2300      	movs	r3, #0
 8007218:	73fb      	strb	r3, [r7, #15]
      break;
 800721a:	e00f      	b.n	800723c <USBH_HandleEnum+0x3bc>

    default:
      break;
 800721c:	bf00      	nop
 800721e:	e00e      	b.n	800723e <USBH_HandleEnum+0x3be>
      break;
 8007220:	bf00      	nop
 8007222:	e00c      	b.n	800723e <USBH_HandleEnum+0x3be>
      break;
 8007224:	bf00      	nop
 8007226:	e00a      	b.n	800723e <USBH_HandleEnum+0x3be>
      break;
 8007228:	bf00      	nop
 800722a:	e008      	b.n	800723e <USBH_HandleEnum+0x3be>
      break;
 800722c:	bf00      	nop
 800722e:	e006      	b.n	800723e <USBH_HandleEnum+0x3be>
      break;
 8007230:	bf00      	nop
 8007232:	e004      	b.n	800723e <USBH_HandleEnum+0x3be>
      break;
 8007234:	bf00      	nop
 8007236:	e002      	b.n	800723e <USBH_HandleEnum+0x3be>
      break;
 8007238:	bf00      	nop
 800723a:	e000      	b.n	800723e <USBH_HandleEnum+0x3be>
      break;
 800723c:	bf00      	nop
  }
  return Status;
 800723e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007240:	4618      	mov	r0, r3
 8007242:	3710      	adds	r7, #16
 8007244:	46bd      	mov	sp, r7
 8007246:	bd80      	pop	{r7, pc}

08007248 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007248:	b480      	push	{r7}
 800724a:	b083      	sub	sp, #12
 800724c:	af00      	add	r7, sp, #0
 800724e:	6078      	str	r0, [r7, #4]
 8007250:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	683a      	ldr	r2, [r7, #0]
 8007256:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800725a:	bf00      	nop
 800725c:	370c      	adds	r7, #12
 800725e:	46bd      	mov	sp, r7
 8007260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007264:	4770      	bx	lr

08007266 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007266:	b580      	push	{r7, lr}
 8007268:	b082      	sub	sp, #8
 800726a:	af00      	add	r7, sp, #0
 800726c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007274:	1c5a      	adds	r2, r3, #1
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800727c:	6878      	ldr	r0, [r7, #4]
 800727e:	f000 f804 	bl	800728a <USBH_HandleSof>
}
 8007282:	bf00      	nop
 8007284:	3708      	adds	r7, #8
 8007286:	46bd      	mov	sp, r7
 8007288:	bd80      	pop	{r7, pc}

0800728a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800728a:	b580      	push	{r7, lr}
 800728c:	b082      	sub	sp, #8
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	781b      	ldrb	r3, [r3, #0]
 8007296:	b2db      	uxtb	r3, r3
 8007298:	2b0b      	cmp	r3, #11
 800729a:	d10a      	bne.n	80072b2 <USBH_HandleSof+0x28>
 800729c:	687b      	ldr	r3, [r7, #4]
 800729e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d005      	beq.n	80072b2 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80072ac:	699b      	ldr	r3, [r3, #24]
 80072ae:	6878      	ldr	r0, [r7, #4]
 80072b0:	4798      	blx	r3
  }
}
 80072b2:	bf00      	nop
 80072b4:	3708      	adds	r7, #8
 80072b6:	46bd      	mov	sp, r7
 80072b8:	bd80      	pop	{r7, pc}

080072ba <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 80072ba:	b480      	push	{r7}
 80072bc:	b083      	sub	sp, #12
 80072be:	af00      	add	r7, sp, #0
 80072c0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	2201      	movs	r2, #1
 80072c6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80072ca:	bf00      	nop
}
 80072cc:	370c      	adds	r7, #12
 80072ce:	46bd      	mov	sp, r7
 80072d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d4:	4770      	bx	lr

080072d6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80072d6:	b480      	push	{r7}
 80072d8:	b083      	sub	sp, #12
 80072da:	af00      	add	r7, sp, #0
 80072dc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	2200      	movs	r2, #0
 80072e2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80072e6:	bf00      	nop
}
 80072e8:	370c      	adds	r7, #12
 80072ea:	46bd      	mov	sp, r7
 80072ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f0:	4770      	bx	lr

080072f2 <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80072f2:	b480      	push	{r7}
 80072f4:	b083      	sub	sp, #12
 80072f6:	af00      	add	r7, sp, #0
 80072f8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2201      	movs	r2, #1
 80072fe:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2200      	movs	r2, #0
 800730e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 8007312:	2300      	movs	r3, #0
}
 8007314:	4618      	mov	r0, r3
 8007316:	370c      	adds	r7, #12
 8007318:	46bd      	mov	sp, r7
 800731a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800731e:	4770      	bx	lr

08007320 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8007320:	b580      	push	{r7, lr}
 8007322:	b082      	sub	sp, #8
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2200      	movs	r2, #0
 8007334:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2200      	movs	r2, #0
 800733c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8007340:	6878      	ldr	r0, [r7, #4]
 8007342:	f001 f8c6 	bl	80084d2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	791b      	ldrb	r3, [r3, #4]
 800734a:	4619      	mov	r1, r3
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f000 ff13 	bl	8008178 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	795b      	ldrb	r3, [r3, #5]
 8007356:	4619      	mov	r1, r3
 8007358:	6878      	ldr	r0, [r7, #4]
 800735a:	f000 ff0d 	bl	8008178 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800735e:	2300      	movs	r3, #0
}
 8007360:	4618      	mov	r0, r3
 8007362:	3708      	adds	r7, #8
 8007364:	46bd      	mov	sp, r7
 8007366:	bd80      	pop	{r7, pc}

08007368 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007368:	b580      	push	{r7, lr}
 800736a:	b086      	sub	sp, #24
 800736c:	af02      	add	r7, sp, #8
 800736e:	6078      	str	r0, [r7, #4]
 8007370:	460b      	mov	r3, r1
 8007372:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007374:	887b      	ldrh	r3, [r7, #2]
 8007376:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800737a:	d901      	bls.n	8007380 <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800737c:	2303      	movs	r3, #3
 800737e:	e01b      	b.n	80073b8 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007386:	887b      	ldrh	r3, [r7, #2]
 8007388:	9300      	str	r3, [sp, #0]
 800738a:	4613      	mov	r3, r2
 800738c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007390:	2100      	movs	r1, #0
 8007392:	6878      	ldr	r0, [r7, #4]
 8007394:	f000 f872 	bl	800747c <USBH_GetDescriptor>
 8007398:	4603      	mov	r3, r0
 800739a:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800739c:	7bfb      	ldrb	r3, [r7, #15]
 800739e:	2b00      	cmp	r3, #0
 80073a0:	d109      	bne.n	80073b6 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 80073a8:	887a      	ldrh	r2, [r7, #2]
 80073aa:	4619      	mov	r1, r3
 80073ac:	6878      	ldr	r0, [r7, #4]
 80073ae:	f000 f929 	bl	8007604 <USBH_ParseDevDesc>
 80073b2:	4603      	mov	r3, r0
 80073b4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80073b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	3710      	adds	r7, #16
 80073bc:	46bd      	mov	sp, r7
 80073be:	bd80      	pop	{r7, pc}

080073c0 <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b086      	sub	sp, #24
 80073c4:	af02      	add	r7, sp, #8
 80073c6:	6078      	str	r0, [r7, #4]
 80073c8:	460b      	mov	r3, r1
 80073ca:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	331c      	adds	r3, #28
 80073d0:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 80073d2:	887b      	ldrh	r3, [r7, #2]
 80073d4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80073d8:	d901      	bls.n	80073de <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80073da:	2303      	movs	r3, #3
 80073dc:	e016      	b.n	800740c <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80073de:	887b      	ldrh	r3, [r7, #2]
 80073e0:	9300      	str	r3, [sp, #0]
 80073e2:	68bb      	ldr	r3, [r7, #8]
 80073e4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80073e8:	2100      	movs	r1, #0
 80073ea:	6878      	ldr	r0, [r7, #4]
 80073ec:	f000 f846 	bl	800747c <USBH_GetDescriptor>
 80073f0:	4603      	mov	r3, r0
 80073f2:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80073f4:	7bfb      	ldrb	r3, [r7, #15]
 80073f6:	2b00      	cmp	r3, #0
 80073f8:	d107      	bne.n	800740a <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80073fa:	887b      	ldrh	r3, [r7, #2]
 80073fc:	461a      	mov	r2, r3
 80073fe:	68b9      	ldr	r1, [r7, #8]
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f000 f9b3 	bl	800776c <USBH_ParseCfgDesc>
 8007406:	4603      	mov	r3, r0
 8007408:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800740a:	7bfb      	ldrb	r3, [r7, #15]
}
 800740c:	4618      	mov	r0, r3
 800740e:	3710      	adds	r7, #16
 8007410:	46bd      	mov	sp, r7
 8007412:	bd80      	pop	{r7, pc}

08007414 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 8007414:	b580      	push	{r7, lr}
 8007416:	b088      	sub	sp, #32
 8007418:	af02      	add	r7, sp, #8
 800741a:	60f8      	str	r0, [r7, #12]
 800741c:	607a      	str	r2, [r7, #4]
 800741e:	461a      	mov	r2, r3
 8007420:	460b      	mov	r3, r1
 8007422:	72fb      	strb	r3, [r7, #11]
 8007424:	4613      	mov	r3, r2
 8007426:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 8007428:	893b      	ldrh	r3, [r7, #8]
 800742a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800742e:	d802      	bhi.n	8007436 <USBH_Get_StringDesc+0x22>
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2b00      	cmp	r3, #0
 8007434:	d101      	bne.n	800743a <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007436:	2303      	movs	r3, #3
 8007438:	e01c      	b.n	8007474 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800743a:	7afb      	ldrb	r3, [r7, #11]
 800743c:	b29b      	uxth	r3, r3
 800743e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007442:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800744a:	893b      	ldrh	r3, [r7, #8]
 800744c:	9300      	str	r3, [sp, #0]
 800744e:	460b      	mov	r3, r1
 8007450:	2100      	movs	r1, #0
 8007452:	68f8      	ldr	r0, [r7, #12]
 8007454:	f000 f812 	bl	800747c <USBH_GetDescriptor>
 8007458:	4603      	mov	r3, r0
 800745a:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800745c:	7dfb      	ldrb	r3, [r7, #23]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d107      	bne.n	8007472 <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007468:	893a      	ldrh	r2, [r7, #8]
 800746a:	6879      	ldr	r1, [r7, #4]
 800746c:	4618      	mov	r0, r3
 800746e:	f000 fb93 	bl	8007b98 <USBH_ParseStringDesc>
  }

  return status;
 8007472:	7dfb      	ldrb	r3, [r7, #23]
}
 8007474:	4618      	mov	r0, r3
 8007476:	3718      	adds	r7, #24
 8007478:	46bd      	mov	sp, r7
 800747a:	bd80      	pop	{r7, pc}

0800747c <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	60f8      	str	r0, [r7, #12]
 8007484:	607b      	str	r3, [r7, #4]
 8007486:	460b      	mov	r3, r1
 8007488:	72fb      	strb	r3, [r7, #11]
 800748a:	4613      	mov	r3, r2
 800748c:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	789b      	ldrb	r3, [r3, #2]
 8007492:	2b01      	cmp	r3, #1
 8007494:	d11c      	bne.n	80074d0 <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007496:	7afb      	ldrb	r3, [r7, #11]
 8007498:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800749c:	b2da      	uxtb	r2, r3
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	2206      	movs	r2, #6
 80074a6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	893a      	ldrh	r2, [r7, #8]
 80074ac:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 80074ae:	893b      	ldrh	r3, [r7, #8]
 80074b0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80074b4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80074b8:	d104      	bne.n	80074c4 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f240 4209 	movw	r2, #1033	; 0x409
 80074c0:	829a      	strh	r2, [r3, #20]
 80074c2:	e002      	b.n	80074ca <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	2200      	movs	r2, #0
 80074c8:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	8b3a      	ldrh	r2, [r7, #24]
 80074ce:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 80074d0:	8b3b      	ldrh	r3, [r7, #24]
 80074d2:	461a      	mov	r2, r3
 80074d4:	6879      	ldr	r1, [r7, #4]
 80074d6:	68f8      	ldr	r0, [r7, #12]
 80074d8:	f000 fbac 	bl	8007c34 <USBH_CtlReq>
 80074dc:	4603      	mov	r3, r0
}
 80074de:	4618      	mov	r0, r3
 80074e0:	3710      	adds	r7, #16
 80074e2:	46bd      	mov	sp, r7
 80074e4:	bd80      	pop	{r7, pc}

080074e6 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80074e6:	b580      	push	{r7, lr}
 80074e8:	b082      	sub	sp, #8
 80074ea:	af00      	add	r7, sp, #0
 80074ec:	6078      	str	r0, [r7, #4]
 80074ee:	460b      	mov	r3, r1
 80074f0:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	789b      	ldrb	r3, [r3, #2]
 80074f6:	2b01      	cmp	r3, #1
 80074f8:	d10f      	bne.n	800751a <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2200      	movs	r2, #0
 80074fe:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2205      	movs	r2, #5
 8007504:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007506:	78fb      	ldrb	r3, [r7, #3]
 8007508:	b29a      	uxth	r2, r3
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	2200      	movs	r2, #0
 8007518:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800751a:	2200      	movs	r2, #0
 800751c:	2100      	movs	r1, #0
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f000 fb88 	bl	8007c34 <USBH_CtlReq>
 8007524:	4603      	mov	r3, r0
}
 8007526:	4618      	mov	r0, r3
 8007528:	3708      	adds	r7, #8
 800752a:	46bd      	mov	sp, r7
 800752c:	bd80      	pop	{r7, pc}

0800752e <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800752e:	b580      	push	{r7, lr}
 8007530:	b082      	sub	sp, #8
 8007532:	af00      	add	r7, sp, #0
 8007534:	6078      	str	r0, [r7, #4]
 8007536:	460b      	mov	r3, r1
 8007538:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	789b      	ldrb	r3, [r3, #2]
 800753e:	2b01      	cmp	r3, #1
 8007540:	d10e      	bne.n	8007560 <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2209      	movs	r2, #9
 800754c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	887a      	ldrh	r2, [r7, #2]
 8007552:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2200      	movs	r2, #0
 8007558:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	2200      	movs	r2, #0
 800755e:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007560:	2200      	movs	r2, #0
 8007562:	2100      	movs	r1, #0
 8007564:	6878      	ldr	r0, [r7, #4]
 8007566:	f000 fb65 	bl	8007c34 <USBH_CtlReq>
 800756a:	4603      	mov	r3, r0
}
 800756c:	4618      	mov	r0, r3
 800756e:	3708      	adds	r7, #8
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}

08007574 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007574:	b580      	push	{r7, lr}
 8007576:	b082      	sub	sp, #8
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
 800757c:	460b      	mov	r3, r1
 800757e:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	789b      	ldrb	r3, [r3, #2]
 8007584:	2b01      	cmp	r3, #1
 8007586:	d10f      	bne.n	80075a8 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	2200      	movs	r2, #0
 800758c:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2203      	movs	r2, #3
 8007592:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007594:	78fb      	ldrb	r3, [r7, #3]
 8007596:	b29a      	uxth	r2, r3
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	2200      	movs	r2, #0
 80075a0:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	2200      	movs	r2, #0
 80075a6:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80075a8:	2200      	movs	r2, #0
 80075aa:	2100      	movs	r1, #0
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f000 fb41 	bl	8007c34 <USBH_CtlReq>
 80075b2:	4603      	mov	r3, r0
}
 80075b4:	4618      	mov	r0, r3
 80075b6:	3708      	adds	r7, #8
 80075b8:	46bd      	mov	sp, r7
 80075ba:	bd80      	pop	{r7, pc}

080075bc <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 80075bc:	b580      	push	{r7, lr}
 80075be:	b082      	sub	sp, #8
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	460b      	mov	r3, r1
 80075c6:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	789b      	ldrb	r3, [r3, #2]
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d10f      	bne.n	80075f0 <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2202      	movs	r2, #2
 80075d4:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	2201      	movs	r2, #1
 80075da:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2200      	movs	r2, #0
 80075e0:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 80075e2:	78fb      	ldrb	r3, [r7, #3]
 80075e4:	b29a      	uxth	r2, r3
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2200      	movs	r2, #0
 80075ee:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80075f0:	2200      	movs	r2, #0
 80075f2:	2100      	movs	r1, #0
 80075f4:	6878      	ldr	r0, [r7, #4]
 80075f6:	f000 fb1d 	bl	8007c34 <USBH_CtlReq>
 80075fa:	4603      	mov	r3, r0
}
 80075fc:	4618      	mov	r0, r3
 80075fe:	3708      	adds	r7, #8
 8007600:	46bd      	mov	sp, r7
 8007602:	bd80      	pop	{r7, pc}

08007604 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007604:	b480      	push	{r7}
 8007606:	b087      	sub	sp, #28
 8007608:	af00      	add	r7, sp, #0
 800760a:	60f8      	str	r0, [r7, #12]
 800760c:	60b9      	str	r1, [r7, #8]
 800760e:	4613      	mov	r3, r2
 8007610:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	f203 3326 	addw	r3, r3, #806	; 0x326
 8007618:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800761a:	2300      	movs	r3, #0
 800761c:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800761e:	68bb      	ldr	r3, [r7, #8]
 8007620:	2b00      	cmp	r3, #0
 8007622:	d101      	bne.n	8007628 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8007624:	2302      	movs	r3, #2
 8007626:	e098      	b.n	800775a <USBH_ParseDevDesc+0x156>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8007628:	68bb      	ldr	r3, [r7, #8]
 800762a:	781a      	ldrb	r2, [r3, #0]
 800762c:	693b      	ldr	r3, [r7, #16]
 800762e:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	785a      	ldrb	r2, [r3, #1]
 8007634:	693b      	ldr	r3, [r7, #16]
 8007636:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8007638:	68bb      	ldr	r3, [r7, #8]
 800763a:	3302      	adds	r3, #2
 800763c:	781b      	ldrb	r3, [r3, #0]
 800763e:	b29a      	uxth	r2, r3
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	3303      	adds	r3, #3
 8007644:	781b      	ldrb	r3, [r3, #0]
 8007646:	b29b      	uxth	r3, r3
 8007648:	021b      	lsls	r3, r3, #8
 800764a:	b29b      	uxth	r3, r3
 800764c:	4313      	orrs	r3, r2
 800764e:	b29a      	uxth	r2, r3
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8007654:	68bb      	ldr	r3, [r7, #8]
 8007656:	791a      	ldrb	r2, [r3, #4]
 8007658:	693b      	ldr	r3, [r7, #16]
 800765a:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	795a      	ldrb	r2, [r3, #5]
 8007660:	693b      	ldr	r3, [r7, #16]
 8007662:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	799a      	ldrb	r2, [r3, #6]
 8007668:	693b      	ldr	r3, [r7, #16]
 800766a:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800766c:	68bb      	ldr	r3, [r7, #8]
 800766e:	79da      	ldrb	r2, [r3, #7]
 8007670:	693b      	ldr	r3, [r7, #16]
 8007672:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800767a:	2b00      	cmp	r3, #0
 800767c:	d004      	beq.n	8007688 <USBH_ParseDevDesc+0x84>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007684:	2b01      	cmp	r3, #1
 8007686:	d11b      	bne.n	80076c0 <USBH_ParseDevDesc+0xbc>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8007688:	693b      	ldr	r3, [r7, #16]
 800768a:	79db      	ldrb	r3, [r3, #7]
 800768c:	2b20      	cmp	r3, #32
 800768e:	dc0f      	bgt.n	80076b0 <USBH_ParseDevDesc+0xac>
 8007690:	2b08      	cmp	r3, #8
 8007692:	db0f      	blt.n	80076b4 <USBH_ParseDevDesc+0xb0>
 8007694:	3b08      	subs	r3, #8
 8007696:	4a34      	ldr	r2, [pc, #208]	; (8007768 <USBH_ParseDevDesc+0x164>)
 8007698:	fa22 f303 	lsr.w	r3, r2, r3
 800769c:	f003 0301 	and.w	r3, r3, #1
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	bf14      	ite	ne
 80076a4:	2301      	movne	r3, #1
 80076a6:	2300      	moveq	r3, #0
 80076a8:	b2db      	uxtb	r3, r3
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d106      	bne.n	80076bc <USBH_ParseDevDesc+0xb8>
 80076ae:	e001      	b.n	80076b4 <USBH_ParseDevDesc+0xb0>
 80076b0:	2b40      	cmp	r3, #64	; 0x40
 80076b2:	d003      	beq.n	80076bc <USBH_ParseDevDesc+0xb8>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 80076b4:	693b      	ldr	r3, [r7, #16]
 80076b6:	2208      	movs	r2, #8
 80076b8:	71da      	strb	r2, [r3, #7]
        break;
 80076ba:	e000      	b.n	80076be <USBH_ParseDevDesc+0xba>
        break;
 80076bc:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 80076be:	e00e      	b.n	80076de <USBH_ParseDevDesc+0xda>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80076c6:	2b02      	cmp	r3, #2
 80076c8:	d107      	bne.n	80076da <USBH_ParseDevDesc+0xd6>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	79db      	ldrb	r3, [r3, #7]
 80076ce:	2b08      	cmp	r3, #8
 80076d0:	d005      	beq.n	80076de <USBH_ParseDevDesc+0xda>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	2208      	movs	r2, #8
 80076d6:	71da      	strb	r2, [r3, #7]
 80076d8:	e001      	b.n	80076de <USBH_ParseDevDesc+0xda>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 80076da:	2303      	movs	r3, #3
 80076dc:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 80076de:	88fb      	ldrh	r3, [r7, #6]
 80076e0:	2b08      	cmp	r3, #8
 80076e2:	d939      	bls.n	8007758 <USBH_ParseDevDesc+0x154>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 80076e4:	68bb      	ldr	r3, [r7, #8]
 80076e6:	3308      	adds	r3, #8
 80076e8:	781b      	ldrb	r3, [r3, #0]
 80076ea:	b29a      	uxth	r2, r3
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	3309      	adds	r3, #9
 80076f0:	781b      	ldrb	r3, [r3, #0]
 80076f2:	b29b      	uxth	r3, r3
 80076f4:	021b      	lsls	r3, r3, #8
 80076f6:	b29b      	uxth	r3, r3
 80076f8:	4313      	orrs	r3, r2
 80076fa:	b29a      	uxth	r2, r3
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8007700:	68bb      	ldr	r3, [r7, #8]
 8007702:	330a      	adds	r3, #10
 8007704:	781b      	ldrb	r3, [r3, #0]
 8007706:	b29a      	uxth	r2, r3
 8007708:	68bb      	ldr	r3, [r7, #8]
 800770a:	330b      	adds	r3, #11
 800770c:	781b      	ldrb	r3, [r3, #0]
 800770e:	b29b      	uxth	r3, r3
 8007710:	021b      	lsls	r3, r3, #8
 8007712:	b29b      	uxth	r3, r3
 8007714:	4313      	orrs	r3, r2
 8007716:	b29a      	uxth	r2, r3
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800771c:	68bb      	ldr	r3, [r7, #8]
 800771e:	330c      	adds	r3, #12
 8007720:	781b      	ldrb	r3, [r3, #0]
 8007722:	b29a      	uxth	r2, r3
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	330d      	adds	r3, #13
 8007728:	781b      	ldrb	r3, [r3, #0]
 800772a:	b29b      	uxth	r3, r3
 800772c:	021b      	lsls	r3, r3, #8
 800772e:	b29b      	uxth	r3, r3
 8007730:	4313      	orrs	r3, r2
 8007732:	b29a      	uxth	r2, r3
 8007734:	693b      	ldr	r3, [r7, #16]
 8007736:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8007738:	68bb      	ldr	r3, [r7, #8]
 800773a:	7b9a      	ldrb	r2, [r3, #14]
 800773c:	693b      	ldr	r3, [r7, #16]
 800773e:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	7bda      	ldrb	r2, [r3, #15]
 8007744:	693b      	ldr	r3, [r7, #16]
 8007746:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8007748:	68bb      	ldr	r3, [r7, #8]
 800774a:	7c1a      	ldrb	r2, [r3, #16]
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8007750:	68bb      	ldr	r3, [r7, #8]
 8007752:	7c5a      	ldrb	r2, [r3, #17]
 8007754:	693b      	ldr	r3, [r7, #16]
 8007756:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8007758:	7dfb      	ldrb	r3, [r7, #23]
}
 800775a:	4618      	mov	r0, r3
 800775c:	371c      	adds	r7, #28
 800775e:	46bd      	mov	sp, r7
 8007760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007764:	4770      	bx	lr
 8007766:	bf00      	nop
 8007768:	01000101 	.word	0x01000101

0800776c <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800776c:	b580      	push	{r7, lr}
 800776e:	b08c      	sub	sp, #48	; 0x30
 8007770:	af00      	add	r7, sp, #0
 8007772:	60f8      	str	r0, [r7, #12]
 8007774:	60b9      	str	r1, [r7, #8]
 8007776:	4613      	mov	r3, r2
 8007778:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007780:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8007782:	2300      	movs	r3, #0
 8007784:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007788:	2300      	movs	r3, #0
 800778a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 800778e:	2300      	movs	r3, #0
 8007790:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  if (buf == NULL)
 8007794:	68bb      	ldr	r3, [r7, #8]
 8007796:	2b00      	cmp	r3, #0
 8007798:	d101      	bne.n	800779e <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800779a:	2302      	movs	r3, #2
 800779c:	e0db      	b.n	8007956 <USBH_ParseCfgDesc+0x1ea>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	781a      	ldrb	r2, [r3, #0]
 80077a6:	6a3b      	ldr	r3, [r7, #32]
 80077a8:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 80077aa:	68bb      	ldr	r3, [r7, #8]
 80077ac:	785a      	ldrb	r2, [r3, #1]
 80077ae:	6a3b      	ldr	r3, [r7, #32]
 80077b0:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 80077b2:	68bb      	ldr	r3, [r7, #8]
 80077b4:	3302      	adds	r3, #2
 80077b6:	781b      	ldrb	r3, [r3, #0]
 80077b8:	b29a      	uxth	r2, r3
 80077ba:	68bb      	ldr	r3, [r7, #8]
 80077bc:	3303      	adds	r3, #3
 80077be:	781b      	ldrb	r3, [r3, #0]
 80077c0:	b29b      	uxth	r3, r3
 80077c2:	021b      	lsls	r3, r3, #8
 80077c4:	b29b      	uxth	r3, r3
 80077c6:	4313      	orrs	r3, r2
 80077c8:	b29b      	uxth	r3, r3
 80077ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80077ce:	bf28      	it	cs
 80077d0:	f44f 7380 	movcs.w	r3, #256	; 0x100
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	6a3b      	ldr	r3, [r7, #32]
 80077d8:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 80077da:	68bb      	ldr	r3, [r7, #8]
 80077dc:	791a      	ldrb	r2, [r3, #4]
 80077de:	6a3b      	ldr	r3, [r7, #32]
 80077e0:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	795a      	ldrb	r2, [r3, #5]
 80077e6:	6a3b      	ldr	r3, [r7, #32]
 80077e8:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	799a      	ldrb	r2, [r3, #6]
 80077ee:	6a3b      	ldr	r3, [r7, #32]
 80077f0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	79da      	ldrb	r2, [r3, #7]
 80077f6:	6a3b      	ldr	r3, [r7, #32]
 80077f8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 80077fa:	68bb      	ldr	r3, [r7, #8]
 80077fc:	7a1a      	ldrb	r2, [r3, #8]
 80077fe:	6a3b      	ldr	r3, [r7, #32]
 8007800:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8007802:	6a3b      	ldr	r3, [r7, #32]
 8007804:	781b      	ldrb	r3, [r3, #0]
 8007806:	2b09      	cmp	r3, #9
 8007808:	d002      	beq.n	8007810 <USBH_ParseCfgDesc+0xa4>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800780a:	6a3b      	ldr	r3, [r7, #32]
 800780c:	2209      	movs	r2, #9
 800780e:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007810:	88fb      	ldrh	r3, [r7, #6]
 8007812:	2b09      	cmp	r3, #9
 8007814:	f240 809d 	bls.w	8007952 <USBH_ParseCfgDesc+0x1e6>
  {
    ptr = USB_LEN_CFG_DESC;
 8007818:	2309      	movs	r3, #9
 800781a:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800781c:	2300      	movs	r3, #0
 800781e:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007820:	e081      	b.n	8007926 <USBH_ParseCfgDesc+0x1ba>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007822:	f107 0316 	add.w	r3, r7, #22
 8007826:	4619      	mov	r1, r3
 8007828:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800782a:	f000 f9e8 	bl	8007bfe <USBH_GetNextDesc>
 800782e:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8007830:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007832:	785b      	ldrb	r3, [r3, #1]
 8007834:	2b04      	cmp	r3, #4
 8007836:	d176      	bne.n	8007926 <USBH_ParseCfgDesc+0x1ba>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8007838:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800783a:	781b      	ldrb	r3, [r3, #0]
 800783c:	2b09      	cmp	r3, #9
 800783e:	d002      	beq.n	8007846 <USBH_ParseCfgDesc+0xda>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8007840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007842:	2209      	movs	r2, #9
 8007844:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8007846:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800784a:	221a      	movs	r2, #26
 800784c:	fb02 f303 	mul.w	r3, r2, r3
 8007850:	3308      	adds	r3, #8
 8007852:	6a3a      	ldr	r2, [r7, #32]
 8007854:	4413      	add	r3, r2
 8007856:	3302      	adds	r3, #2
 8007858:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800785a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800785c:	69f8      	ldr	r0, [r7, #28]
 800785e:	f000 f87e 	bl	800795e <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007862:	2300      	movs	r3, #0
 8007864:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8007868:	2300      	movs	r3, #0
 800786a:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800786c:	e043      	b.n	80078f6 <USBH_ParseCfgDesc+0x18a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800786e:	f107 0316 	add.w	r3, r7, #22
 8007872:	4619      	mov	r1, r3
 8007874:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007876:	f000 f9c2 	bl	8007bfe <USBH_GetNextDesc>
 800787a:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800787c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800787e:	785b      	ldrb	r3, [r3, #1]
 8007880:	2b05      	cmp	r3, #5
 8007882:	d138      	bne.n	80078f6 <USBH_ParseCfgDesc+0x18a>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8007884:	69fb      	ldr	r3, [r7, #28]
 8007886:	795b      	ldrb	r3, [r3, #5]
 8007888:	2b01      	cmp	r3, #1
 800788a:	d113      	bne.n	80078b4 <USBH_ParseCfgDesc+0x148>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800788c:	69fb      	ldr	r3, [r7, #28]
 800788e:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8007890:	2b02      	cmp	r3, #2
 8007892:	d003      	beq.n	800789c <USBH_ParseCfgDesc+0x130>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8007894:	69fb      	ldr	r3, [r7, #28]
 8007896:	799b      	ldrb	r3, [r3, #6]
 8007898:	2b03      	cmp	r3, #3
 800789a:	d10b      	bne.n	80078b4 <USBH_ParseCfgDesc+0x148>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800789c:	69fb      	ldr	r3, [r7, #28]
 800789e:	79db      	ldrb	r3, [r3, #7]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d10b      	bne.n	80078bc <USBH_ParseCfgDesc+0x150>
 80078a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078a6:	781b      	ldrb	r3, [r3, #0]
 80078a8:	2b09      	cmp	r3, #9
 80078aa:	d007      	beq.n	80078bc <USBH_ParseCfgDesc+0x150>
              {
                pdesc->bLength = 0x09U;
 80078ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078ae:	2209      	movs	r2, #9
 80078b0:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80078b2:	e003      	b.n	80078bc <USBH_ParseCfgDesc+0x150>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 80078b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80078b6:	2207      	movs	r2, #7
 80078b8:	701a      	strb	r2, [r3, #0]
 80078ba:	e000      	b.n	80078be <USBH_ParseCfgDesc+0x152>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 80078bc:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 80078be:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80078c2:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80078c6:	3201      	adds	r2, #1
 80078c8:	00d2      	lsls	r2, r2, #3
 80078ca:	211a      	movs	r1, #26
 80078cc:	fb01 f303 	mul.w	r3, r1, r3
 80078d0:	4413      	add	r3, r2
 80078d2:	3308      	adds	r3, #8
 80078d4:	6a3a      	ldr	r2, [r7, #32]
 80078d6:	4413      	add	r3, r2
 80078d8:	3304      	adds	r3, #4
 80078da:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 80078dc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80078de:	69b9      	ldr	r1, [r7, #24]
 80078e0:	68f8      	ldr	r0, [r7, #12]
 80078e2:	f000 f870 	bl	80079c6 <USBH_ParseEPDesc>
 80078e6:	4603      	mov	r3, r0
 80078e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 80078ec:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80078f0:	3301      	adds	r3, #1
 80078f2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80078f6:	69fb      	ldr	r3, [r7, #28]
 80078f8:	791b      	ldrb	r3, [r3, #4]
 80078fa:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 80078fe:	429a      	cmp	r2, r3
 8007900:	d204      	bcs.n	800790c <USBH_ParseCfgDesc+0x1a0>
 8007902:	6a3b      	ldr	r3, [r7, #32]
 8007904:	885a      	ldrh	r2, [r3, #2]
 8007906:	8afb      	ldrh	r3, [r7, #22]
 8007908:	429a      	cmp	r2, r3
 800790a:	d8b0      	bhi.n	800786e <USBH_ParseCfgDesc+0x102>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800790c:	69fb      	ldr	r3, [r7, #28]
 800790e:	791b      	ldrb	r3, [r3, #4]
 8007910:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007914:	429a      	cmp	r2, r3
 8007916:	d201      	bcs.n	800791c <USBH_ParseCfgDesc+0x1b0>
        {
          return USBH_NOT_SUPPORTED;
 8007918:	2303      	movs	r3, #3
 800791a:	e01c      	b.n	8007956 <USBH_ParseCfgDesc+0x1ea>
        }

        if_ix++;
 800791c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007920:	3301      	adds	r3, #1
 8007922:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007926:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800792a:	2b01      	cmp	r3, #1
 800792c:	d805      	bhi.n	800793a <USBH_ParseCfgDesc+0x1ce>
 800792e:	6a3b      	ldr	r3, [r7, #32]
 8007930:	885a      	ldrh	r2, [r3, #2]
 8007932:	8afb      	ldrh	r3, [r7, #22]
 8007934:	429a      	cmp	r2, r3
 8007936:	f63f af74 	bhi.w	8007822 <USBH_ParseCfgDesc+0xb6>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800793a:	6a3b      	ldr	r3, [r7, #32]
 800793c:	791b      	ldrb	r3, [r3, #4]
 800793e:	2b02      	cmp	r3, #2
 8007940:	bf28      	it	cs
 8007942:	2302      	movcs	r3, #2
 8007944:	b2db      	uxtb	r3, r3
 8007946:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800794a:	429a      	cmp	r2, r3
 800794c:	d201      	bcs.n	8007952 <USBH_ParseCfgDesc+0x1e6>
    {
      return USBH_NOT_SUPPORTED;
 800794e:	2303      	movs	r3, #3
 8007950:	e001      	b.n	8007956 <USBH_ParseCfgDesc+0x1ea>
    }
  }

  return status;
 8007952:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007956:	4618      	mov	r0, r3
 8007958:	3730      	adds	r7, #48	; 0x30
 800795a:	46bd      	mov	sp, r7
 800795c:	bd80      	pop	{r7, pc}

0800795e <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800795e:	b480      	push	{r7}
 8007960:	b083      	sub	sp, #12
 8007962:	af00      	add	r7, sp, #0
 8007964:	6078      	str	r0, [r7, #4]
 8007966:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8007968:	683b      	ldr	r3, [r7, #0]
 800796a:	781a      	ldrb	r2, [r3, #0]
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8007970:	683b      	ldr	r3, [r7, #0]
 8007972:	785a      	ldrb	r2, [r3, #1]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	789a      	ldrb	r2, [r3, #2]
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	78da      	ldrb	r2, [r3, #3]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8007988:	683b      	ldr	r3, [r7, #0]
 800798a:	3304      	adds	r3, #4
 800798c:	781b      	ldrb	r3, [r3, #0]
 800798e:	2b02      	cmp	r3, #2
 8007990:	bf28      	it	cs
 8007992:	2302      	movcs	r3, #2
 8007994:	b2da      	uxtb	r2, r3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800799a:	683b      	ldr	r3, [r7, #0]
 800799c:	795a      	ldrb	r2, [r3, #5]
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 80079a2:	683b      	ldr	r3, [r7, #0]
 80079a4:	799a      	ldrb	r2, [r3, #6]
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 80079aa:	683b      	ldr	r3, [r7, #0]
 80079ac:	79da      	ldrb	r2, [r3, #7]
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 80079b2:	683b      	ldr	r3, [r7, #0]
 80079b4:	7a1a      	ldrb	r2, [r3, #8]
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	721a      	strb	r2, [r3, #8]
}
 80079ba:	bf00      	nop
 80079bc:	370c      	adds	r7, #12
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr

080079c6 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 80079c6:	b480      	push	{r7}
 80079c8:	b087      	sub	sp, #28
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	60f8      	str	r0, [r7, #12]
 80079ce:	60b9      	str	r1, [r7, #8]
 80079d0:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 80079d2:	2300      	movs	r3, #0
 80079d4:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	781a      	ldrb	r2, [r3, #0]
 80079da:	68bb      	ldr	r3, [r7, #8]
 80079dc:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	785a      	ldrb	r2, [r3, #1]
 80079e2:	68bb      	ldr	r3, [r7, #8]
 80079e4:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	789a      	ldrb	r2, [r3, #2]
 80079ea:	68bb      	ldr	r3, [r7, #8]
 80079ec:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	78da      	ldrb	r2, [r3, #3]
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	3304      	adds	r3, #4
 80079fa:	781b      	ldrb	r3, [r3, #0]
 80079fc:	b29a      	uxth	r2, r3
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	3305      	adds	r3, #5
 8007a02:	781b      	ldrb	r3, [r3, #0]
 8007a04:	b29b      	uxth	r3, r3
 8007a06:	021b      	lsls	r3, r3, #8
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	4313      	orrs	r3, r2
 8007a0c:	b29a      	uxth	r2, r3
 8007a0e:	68bb      	ldr	r3, [r7, #8]
 8007a10:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	799a      	ldrb	r2, [r3, #6]
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	889b      	ldrh	r3, [r3, #4]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d009      	beq.n	8007a36 <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8007a22:	68bb      	ldr	r3, [r7, #8]
 8007a24:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8007a26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a2a:	d804      	bhi.n	8007a36 <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8007a30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a34:	d901      	bls.n	8007a3a <USBH_ParseEPDesc+0x74>
  {
    status = USBH_NOT_SUPPORTED;
 8007a36:	2303      	movs	r3, #3
 8007a38:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d136      	bne.n	8007ab2 <USBH_ParseEPDesc+0xec>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8007a44:	68bb      	ldr	r3, [r7, #8]
 8007a46:	78db      	ldrb	r3, [r3, #3]
 8007a48:	f003 0303 	and.w	r3, r3, #3
 8007a4c:	2b02      	cmp	r3, #2
 8007a4e:	d108      	bne.n	8007a62 <USBH_ParseEPDesc+0x9c>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 8007a50:	68bb      	ldr	r3, [r7, #8]
 8007a52:	889b      	ldrh	r3, [r3, #4]
 8007a54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007a58:	f240 8097 	bls.w	8007b8a <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8007a5c:	2303      	movs	r3, #3
 8007a5e:	75fb      	strb	r3, [r7, #23]
 8007a60:	e093      	b.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8007a62:	68bb      	ldr	r3, [r7, #8]
 8007a64:	78db      	ldrb	r3, [r3, #3]
 8007a66:	f003 0303 	and.w	r3, r3, #3
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d107      	bne.n	8007a7e <USBH_ParseEPDesc+0xb8>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	889b      	ldrh	r3, [r3, #4]
 8007a72:	2b40      	cmp	r3, #64	; 0x40
 8007a74:	f240 8089 	bls.w	8007b8a <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8007a78:	2303      	movs	r3, #3
 8007a7a:	75fb      	strb	r3, [r7, #23]
 8007a7c:	e085      	b.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	78db      	ldrb	r3, [r3, #3]
 8007a82:	f003 0303 	and.w	r3, r3, #3
 8007a86:	2b01      	cmp	r3, #1
 8007a88:	d005      	beq.n	8007a96 <USBH_ParseEPDesc+0xd0>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8007a8a:	68bb      	ldr	r3, [r7, #8]
 8007a8c:	78db      	ldrb	r3, [r3, #3]
 8007a8e:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8007a92:	2b03      	cmp	r3, #3
 8007a94:	d10a      	bne.n	8007aac <USBH_ParseEPDesc+0xe6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007a96:	68bb      	ldr	r3, [r7, #8]
 8007a98:	799b      	ldrb	r3, [r3, #6]
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d003      	beq.n	8007aa6 <USBH_ParseEPDesc+0xe0>
 8007a9e:	68bb      	ldr	r3, [r7, #8]
 8007aa0:	799b      	ldrb	r3, [r3, #6]
 8007aa2:	2b10      	cmp	r3, #16
 8007aa4:	d970      	bls.n	8007b88 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8007aa6:	2303      	movs	r3, #3
 8007aa8:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007aaa:	e06d      	b.n	8007b88 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007aac:	2303      	movs	r3, #3
 8007aae:	75fb      	strb	r3, [r7, #23]
 8007ab0:	e06b      	b.n	8007b8a <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007ab8:	2b01      	cmp	r3, #1
 8007aba:	d13c      	bne.n	8007b36 <USBH_ParseEPDesc+0x170>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8007abc:	68bb      	ldr	r3, [r7, #8]
 8007abe:	78db      	ldrb	r3, [r3, #3]
 8007ac0:	f003 0303 	and.w	r3, r3, #3
 8007ac4:	2b02      	cmp	r3, #2
 8007ac6:	d005      	beq.n	8007ad4 <USBH_ParseEPDesc+0x10e>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8007ac8:	68bb      	ldr	r3, [r7, #8]
 8007aca:	78db      	ldrb	r3, [r3, #3]
 8007acc:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d106      	bne.n	8007ae2 <USBH_ParseEPDesc+0x11c>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	889b      	ldrh	r3, [r3, #4]
 8007ad8:	2b40      	cmp	r3, #64	; 0x40
 8007ada:	d956      	bls.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8007adc:	2303      	movs	r3, #3
 8007ade:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 8007ae0:	e053      	b.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8007ae2:	68bb      	ldr	r3, [r7, #8]
 8007ae4:	78db      	ldrb	r3, [r3, #3]
 8007ae6:	f003 0303 	and.w	r3, r3, #3
 8007aea:	2b01      	cmp	r3, #1
 8007aec:	d10e      	bne.n	8007b0c <USBH_ParseEPDesc+0x146>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	799b      	ldrb	r3, [r3, #6]
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d007      	beq.n	8007b06 <USBH_ParseEPDesc+0x140>
          (ep_descriptor->bInterval > 0x10U) ||
 8007af6:	68bb      	ldr	r3, [r7, #8]
 8007af8:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 8007afa:	2b10      	cmp	r3, #16
 8007afc:	d803      	bhi.n	8007b06 <USBH_ParseEPDesc+0x140>
          (ep_descriptor->wMaxPacketSize > 64U))
 8007afe:	68bb      	ldr	r3, [r7, #8]
 8007b00:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 8007b02:	2b40      	cmp	r3, #64	; 0x40
 8007b04:	d941      	bls.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8007b06:	2303      	movs	r3, #3
 8007b08:	75fb      	strb	r3, [r7, #23]
 8007b0a:	e03e      	b.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007b0c:	68bb      	ldr	r3, [r7, #8]
 8007b0e:	78db      	ldrb	r3, [r3, #3]
 8007b10:	f003 0303 	and.w	r3, r3, #3
 8007b14:	2b03      	cmp	r3, #3
 8007b16:	d10b      	bne.n	8007b30 <USBH_ParseEPDesc+0x16a>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 8007b18:	68bb      	ldr	r3, [r7, #8]
 8007b1a:	799b      	ldrb	r3, [r3, #6]
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d004      	beq.n	8007b2a <USBH_ParseEPDesc+0x164>
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	889b      	ldrh	r3, [r3, #4]
 8007b24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007b28:	d32f      	bcc.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8007b2a:	2303      	movs	r3, #3
 8007b2c:	75fb      	strb	r3, [r7, #23]
 8007b2e:	e02c      	b.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007b30:	2303      	movs	r3, #3
 8007b32:	75fb      	strb	r3, [r7, #23]
 8007b34:	e029      	b.n	8007b8a <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007b3c:	2b02      	cmp	r3, #2
 8007b3e:	d120      	bne.n	8007b82 <USBH_ParseEPDesc+0x1bc>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 8007b40:	68bb      	ldr	r3, [r7, #8]
 8007b42:	78db      	ldrb	r3, [r3, #3]
 8007b44:	f003 0303 	and.w	r3, r3, #3
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d106      	bne.n	8007b5a <USBH_ParseEPDesc+0x194>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	889b      	ldrh	r3, [r3, #4]
 8007b50:	2b08      	cmp	r3, #8
 8007b52:	d01a      	beq.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8007b54:	2303      	movs	r3, #3
 8007b56:	75fb      	strb	r3, [r7, #23]
 8007b58:	e017      	b.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	78db      	ldrb	r3, [r3, #3]
 8007b5e:	f003 0303 	and.w	r3, r3, #3
 8007b62:	2b03      	cmp	r3, #3
 8007b64:	d10a      	bne.n	8007b7c <USBH_ParseEPDesc+0x1b6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	799b      	ldrb	r3, [r3, #6]
 8007b6a:	2b00      	cmp	r3, #0
 8007b6c:	d003      	beq.n	8007b76 <USBH_ParseEPDesc+0x1b0>
 8007b6e:	68bb      	ldr	r3, [r7, #8]
 8007b70:	889b      	ldrh	r3, [r3, #4]
 8007b72:	2b08      	cmp	r3, #8
 8007b74:	d909      	bls.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8007b76:	2303      	movs	r3, #3
 8007b78:	75fb      	strb	r3, [r7, #23]
 8007b7a:	e006      	b.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8007b7c:	2303      	movs	r3, #3
 8007b7e:	75fb      	strb	r3, [r7, #23]
 8007b80:	e003      	b.n	8007b8a <USBH_ParseEPDesc+0x1c4>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8007b82:	2303      	movs	r3, #3
 8007b84:	75fb      	strb	r3, [r7, #23]
 8007b86:	e000      	b.n	8007b8a <USBH_ParseEPDesc+0x1c4>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8007b88:	bf00      	nop
  }

  return status;
 8007b8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	371c      	adds	r7, #28
 8007b90:	46bd      	mov	sp, r7
 8007b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b96:	4770      	bx	lr

08007b98 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8007b98:	b480      	push	{r7}
 8007b9a:	b087      	sub	sp, #28
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	60f8      	str	r0, [r7, #12]
 8007ba0:	60b9      	str	r1, [r7, #8]
 8007ba2:	4613      	mov	r3, r2
 8007ba4:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	3301      	adds	r3, #1
 8007baa:	781b      	ldrb	r3, [r3, #0]
 8007bac:	2b03      	cmp	r3, #3
 8007bae:	d120      	bne.n	8007bf2 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	781b      	ldrb	r3, [r3, #0]
 8007bb4:	1e9a      	subs	r2, r3, #2
 8007bb6:	88fb      	ldrh	r3, [r7, #6]
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	bf28      	it	cs
 8007bbc:	4613      	movcs	r3, r2
 8007bbe:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	3302      	adds	r3, #2
 8007bc4:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	82fb      	strh	r3, [r7, #22]
 8007bca:	e00b      	b.n	8007be4 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8007bcc:	8afb      	ldrh	r3, [r7, #22]
 8007bce:	68fa      	ldr	r2, [r7, #12]
 8007bd0:	4413      	add	r3, r2
 8007bd2:	781a      	ldrb	r2, [r3, #0]
 8007bd4:	68bb      	ldr	r3, [r7, #8]
 8007bd6:	701a      	strb	r2, [r3, #0]
      pdest++;
 8007bd8:	68bb      	ldr	r3, [r7, #8]
 8007bda:	3301      	adds	r3, #1
 8007bdc:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8007bde:	8afb      	ldrh	r3, [r7, #22]
 8007be0:	3302      	adds	r3, #2
 8007be2:	82fb      	strh	r3, [r7, #22]
 8007be4:	8afa      	ldrh	r2, [r7, #22]
 8007be6:	8abb      	ldrh	r3, [r7, #20]
 8007be8:	429a      	cmp	r2, r3
 8007bea:	d3ef      	bcc.n	8007bcc <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8007bec:	68bb      	ldr	r3, [r7, #8]
 8007bee:	2200      	movs	r2, #0
 8007bf0:	701a      	strb	r2, [r3, #0]
  }
}
 8007bf2:	bf00      	nop
 8007bf4:	371c      	adds	r7, #28
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfc:	4770      	bx	lr

08007bfe <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8007bfe:	b480      	push	{r7}
 8007c00:	b085      	sub	sp, #20
 8007c02:	af00      	add	r7, sp, #0
 8007c04:	6078      	str	r0, [r7, #4]
 8007c06:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8007c08:	683b      	ldr	r3, [r7, #0]
 8007c0a:	881a      	ldrh	r2, [r3, #0]
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	781b      	ldrb	r3, [r3, #0]
 8007c10:	b29b      	uxth	r3, r3
 8007c12:	4413      	add	r3, r2
 8007c14:	b29a      	uxth	r2, r3
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	781b      	ldrb	r3, [r3, #0]
 8007c1e:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	4413      	add	r3, r2
 8007c24:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8007c26:	68fb      	ldr	r3, [r7, #12]
}
 8007c28:	4618      	mov	r0, r3
 8007c2a:	3714      	adds	r7, #20
 8007c2c:	46bd      	mov	sp, r7
 8007c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c32:	4770      	bx	lr

08007c34 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8007c34:	b580      	push	{r7, lr}
 8007c36:	b086      	sub	sp, #24
 8007c38:	af00      	add	r7, sp, #0
 8007c3a:	60f8      	str	r0, [r7, #12]
 8007c3c:	60b9      	str	r1, [r7, #8]
 8007c3e:	4613      	mov	r3, r2
 8007c40:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8007c42:	2301      	movs	r3, #1
 8007c44:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	789b      	ldrb	r3, [r3, #2]
 8007c4a:	2b01      	cmp	r3, #1
 8007c4c:	d002      	beq.n	8007c54 <USBH_CtlReq+0x20>
 8007c4e:	2b02      	cmp	r3, #2
 8007c50:	d00f      	beq.n	8007c72 <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8007c52:	e027      	b.n	8007ca4 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	68ba      	ldr	r2, [r7, #8]
 8007c58:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	88fa      	ldrh	r2, [r7, #6]
 8007c5e:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	2201      	movs	r2, #1
 8007c64:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2202      	movs	r2, #2
 8007c6a:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	75fb      	strb	r3, [r7, #23]
      break;
 8007c70:	e018      	b.n	8007ca4 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f000 f81c 	bl	8007cb0 <USBH_HandleControl>
 8007c78:	4603      	mov	r3, r0
 8007c7a:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8007c7c:	7dfb      	ldrb	r3, [r7, #23]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d002      	beq.n	8007c88 <USBH_CtlReq+0x54>
 8007c82:	7dfb      	ldrb	r3, [r7, #23]
 8007c84:	2b03      	cmp	r3, #3
 8007c86:	d106      	bne.n	8007c96 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	2200      	movs	r2, #0
 8007c92:	761a      	strb	r2, [r3, #24]
      break;
 8007c94:	e005      	b.n	8007ca2 <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8007c96:	7dfb      	ldrb	r3, [r7, #23]
 8007c98:	2b02      	cmp	r3, #2
 8007c9a:	d102      	bne.n	8007ca2 <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	2201      	movs	r2, #1
 8007ca0:	709a      	strb	r2, [r3, #2]
      break;
 8007ca2:	bf00      	nop
  }
  return status;
 8007ca4:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ca6:	4618      	mov	r0, r3
 8007ca8:	3718      	adds	r7, #24
 8007caa:	46bd      	mov	sp, r7
 8007cac:	bd80      	pop	{r7, pc}
	...

08007cb0 <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8007cb0:	b580      	push	{r7, lr}
 8007cb2:	b086      	sub	sp, #24
 8007cb4:	af02      	add	r7, sp, #8
 8007cb6:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8007cbc:	2300      	movs	r3, #0
 8007cbe:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	7e1b      	ldrb	r3, [r3, #24]
 8007cc4:	3b01      	subs	r3, #1
 8007cc6:	2b0a      	cmp	r3, #10
 8007cc8:	f200 8156 	bhi.w	8007f78 <USBH_HandleControl+0x2c8>
 8007ccc:	a201      	add	r2, pc, #4	; (adr r2, 8007cd4 <USBH_HandleControl+0x24>)
 8007cce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cd2:	bf00      	nop
 8007cd4:	08007d01 	.word	0x08007d01
 8007cd8:	08007d1b 	.word	0x08007d1b
 8007cdc:	08007d85 	.word	0x08007d85
 8007ce0:	08007dab 	.word	0x08007dab
 8007ce4:	08007de3 	.word	0x08007de3
 8007ce8:	08007e0d 	.word	0x08007e0d
 8007cec:	08007e5f 	.word	0x08007e5f
 8007cf0:	08007e81 	.word	0x08007e81
 8007cf4:	08007ebd 	.word	0x08007ebd
 8007cf8:	08007ee3 	.word	0x08007ee3
 8007cfc:	08007f21 	.word	0x08007f21
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f103 0110 	add.w	r1, r3, #16
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	795b      	ldrb	r3, [r3, #5]
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	6878      	ldr	r0, [r7, #4]
 8007d0e:	f000 f943 	bl	8007f98 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2202      	movs	r2, #2
 8007d16:	761a      	strb	r2, [r3, #24]
      break;
 8007d18:	e139      	b.n	8007f8e <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	795b      	ldrb	r3, [r3, #5]
 8007d1e:	4619      	mov	r1, r3
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f000 fcc5 	bl	80086b0 <USBH_LL_GetURBState>
 8007d26:	4603      	mov	r3, r0
 8007d28:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8007d2a:	7bbb      	ldrb	r3, [r7, #14]
 8007d2c:	2b01      	cmp	r3, #1
 8007d2e:	d11e      	bne.n	8007d6e <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	7c1b      	ldrb	r3, [r3, #16]
 8007d34:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007d38:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	8adb      	ldrh	r3, [r3, #22]
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d00a      	beq.n	8007d58 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8007d42:	7b7b      	ldrb	r3, [r7, #13]
 8007d44:	2b80      	cmp	r3, #128	; 0x80
 8007d46:	d103      	bne.n	8007d50 <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	2203      	movs	r2, #3
 8007d4c:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007d4e:	e115      	b.n	8007f7c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2205      	movs	r2, #5
 8007d54:	761a      	strb	r2, [r3, #24]
      break;
 8007d56:	e111      	b.n	8007f7c <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8007d58:	7b7b      	ldrb	r3, [r7, #13]
 8007d5a:	2b80      	cmp	r3, #128	; 0x80
 8007d5c:	d103      	bne.n	8007d66 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2209      	movs	r2, #9
 8007d62:	761a      	strb	r2, [r3, #24]
      break;
 8007d64:	e10a      	b.n	8007f7c <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	2207      	movs	r2, #7
 8007d6a:	761a      	strb	r2, [r3, #24]
      break;
 8007d6c:	e106      	b.n	8007f7c <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8007d6e:	7bbb      	ldrb	r3, [r7, #14]
 8007d70:	2b04      	cmp	r3, #4
 8007d72:	d003      	beq.n	8007d7c <USBH_HandleControl+0xcc>
 8007d74:	7bbb      	ldrb	r3, [r7, #14]
 8007d76:	2b02      	cmp	r3, #2
 8007d78:	f040 8100 	bne.w	8007f7c <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	220b      	movs	r2, #11
 8007d80:	761a      	strb	r2, [r3, #24]
      break;
 8007d82:	e0fb      	b.n	8007f7c <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007d8a:	b29a      	uxth	r2, r3
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6899      	ldr	r1, [r3, #8]
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	899a      	ldrh	r2, [r3, #12]
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	791b      	ldrb	r3, [r3, #4]
 8007d9c:	6878      	ldr	r0, [r7, #4]
 8007d9e:	f000 f93a 	bl	8008016 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	2204      	movs	r2, #4
 8007da6:	761a      	strb	r2, [r3, #24]
      break;
 8007da8:	e0f1      	b.n	8007f8e <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	791b      	ldrb	r3, [r3, #4]
 8007dae:	4619      	mov	r1, r3
 8007db0:	6878      	ldr	r0, [r7, #4]
 8007db2:	f000 fc7d 	bl	80086b0 <USBH_LL_GetURBState>
 8007db6:	4603      	mov	r3, r0
 8007db8:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8007dba:	7bbb      	ldrb	r3, [r7, #14]
 8007dbc:	2b01      	cmp	r3, #1
 8007dbe:	d102      	bne.n	8007dc6 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2209      	movs	r2, #9
 8007dc4:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8007dc6:	7bbb      	ldrb	r3, [r7, #14]
 8007dc8:	2b05      	cmp	r3, #5
 8007dca:	d102      	bne.n	8007dd2 <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8007dcc:	2303      	movs	r3, #3
 8007dce:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007dd0:	e0d6      	b.n	8007f80 <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8007dd2:	7bbb      	ldrb	r3, [r7, #14]
 8007dd4:	2b04      	cmp	r3, #4
 8007dd6:	f040 80d3 	bne.w	8007f80 <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	220b      	movs	r2, #11
 8007dde:	761a      	strb	r2, [r3, #24]
      break;
 8007de0:	e0ce      	b.n	8007f80 <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	6899      	ldr	r1, [r3, #8]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	899a      	ldrh	r2, [r3, #12]
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	795b      	ldrb	r3, [r3, #5]
 8007dee:	2001      	movs	r0, #1
 8007df0:	9000      	str	r0, [sp, #0]
 8007df2:	6878      	ldr	r0, [r7, #4]
 8007df4:	f000 f8ea 	bl	8007fcc <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007dfe:	b29a      	uxth	r2, r3
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2206      	movs	r2, #6
 8007e08:	761a      	strb	r2, [r3, #24]
      break;
 8007e0a:	e0c0      	b.n	8007f8e <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	795b      	ldrb	r3, [r3, #5]
 8007e10:	4619      	mov	r1, r3
 8007e12:	6878      	ldr	r0, [r7, #4]
 8007e14:	f000 fc4c 	bl	80086b0 <USBH_LL_GetURBState>
 8007e18:	4603      	mov	r3, r0
 8007e1a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007e1c:	7bbb      	ldrb	r3, [r7, #14]
 8007e1e:	2b01      	cmp	r3, #1
 8007e20:	d103      	bne.n	8007e2a <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2207      	movs	r2, #7
 8007e26:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007e28:	e0ac      	b.n	8007f84 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8007e2a:	7bbb      	ldrb	r3, [r7, #14]
 8007e2c:	2b05      	cmp	r3, #5
 8007e2e:	d105      	bne.n	8007e3c <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	220c      	movs	r2, #12
 8007e34:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8007e36:	2303      	movs	r3, #3
 8007e38:	73fb      	strb	r3, [r7, #15]
      break;
 8007e3a:	e0a3      	b.n	8007f84 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007e3c:	7bbb      	ldrb	r3, [r7, #14]
 8007e3e:	2b02      	cmp	r3, #2
 8007e40:	d103      	bne.n	8007e4a <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2205      	movs	r2, #5
 8007e46:	761a      	strb	r2, [r3, #24]
      break;
 8007e48:	e09c      	b.n	8007f84 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8007e4a:	7bbb      	ldrb	r3, [r7, #14]
 8007e4c:	2b04      	cmp	r3, #4
 8007e4e:	f040 8099 	bne.w	8007f84 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	220b      	movs	r2, #11
 8007e56:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8007e58:	2302      	movs	r3, #2
 8007e5a:	73fb      	strb	r3, [r7, #15]
      break;
 8007e5c:	e092      	b.n	8007f84 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	791b      	ldrb	r3, [r3, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	2100      	movs	r1, #0
 8007e66:	6878      	ldr	r0, [r7, #4]
 8007e68:	f000 f8d5 	bl	8008016 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007e72:	b29a      	uxth	r2, r3
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2208      	movs	r2, #8
 8007e7c:	761a      	strb	r2, [r3, #24]

      break;
 8007e7e:	e086      	b.n	8007f8e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	791b      	ldrb	r3, [r3, #4]
 8007e84:	4619      	mov	r1, r3
 8007e86:	6878      	ldr	r0, [r7, #4]
 8007e88:	f000 fc12 	bl	80086b0 <USBH_LL_GetURBState>
 8007e8c:	4603      	mov	r3, r0
 8007e8e:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8007e90:	7bbb      	ldrb	r3, [r7, #14]
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d105      	bne.n	8007ea2 <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	220d      	movs	r2, #13
 8007e9a:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007ea0:	e072      	b.n	8007f88 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8007ea2:	7bbb      	ldrb	r3, [r7, #14]
 8007ea4:	2b04      	cmp	r3, #4
 8007ea6:	d103      	bne.n	8007eb0 <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	220b      	movs	r2, #11
 8007eac:	761a      	strb	r2, [r3, #24]
      break;
 8007eae:	e06b      	b.n	8007f88 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8007eb0:	7bbb      	ldrb	r3, [r7, #14]
 8007eb2:	2b05      	cmp	r3, #5
 8007eb4:	d168      	bne.n	8007f88 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8007eb6:	2303      	movs	r3, #3
 8007eb8:	73fb      	strb	r3, [r7, #15]
      break;
 8007eba:	e065      	b.n	8007f88 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	795b      	ldrb	r3, [r3, #5]
 8007ec0:	2201      	movs	r2, #1
 8007ec2:	9200      	str	r2, [sp, #0]
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	2100      	movs	r1, #0
 8007ec8:	6878      	ldr	r0, [r7, #4]
 8007eca:	f000 f87f 	bl	8007fcc <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007ed4:	b29a      	uxth	r2, r3
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	220a      	movs	r2, #10
 8007ede:	761a      	strb	r2, [r3, #24]
      break;
 8007ee0:	e055      	b.n	8007f8e <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	795b      	ldrb	r3, [r3, #5]
 8007ee6:	4619      	mov	r1, r3
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f000 fbe1 	bl	80086b0 <USBH_LL_GetURBState>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8007ef2:	7bbb      	ldrb	r3, [r7, #14]
 8007ef4:	2b01      	cmp	r3, #1
 8007ef6:	d105      	bne.n	8007f04 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8007ef8:	2300      	movs	r3, #0
 8007efa:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	220d      	movs	r2, #13
 8007f00:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8007f02:	e043      	b.n	8007f8c <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8007f04:	7bbb      	ldrb	r3, [r7, #14]
 8007f06:	2b02      	cmp	r3, #2
 8007f08:	d103      	bne.n	8007f12 <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2209      	movs	r2, #9
 8007f0e:	761a      	strb	r2, [r3, #24]
      break;
 8007f10:	e03c      	b.n	8007f8c <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8007f12:	7bbb      	ldrb	r3, [r7, #14]
 8007f14:	2b04      	cmp	r3, #4
 8007f16:	d139      	bne.n	8007f8c <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	220b      	movs	r2, #11
 8007f1c:	761a      	strb	r2, [r3, #24]
      break;
 8007f1e:	e035      	b.n	8007f8c <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	7e5b      	ldrb	r3, [r3, #25]
 8007f24:	3301      	adds	r3, #1
 8007f26:	b2da      	uxtb	r2, r3
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	765a      	strb	r2, [r3, #25]
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	7e5b      	ldrb	r3, [r3, #25]
 8007f30:	2b02      	cmp	r3, #2
 8007f32:	d806      	bhi.n	8007f42 <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	2201      	movs	r2, #1
 8007f38:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	2201      	movs	r2, #1
 8007f3e:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 8007f40:	e025      	b.n	8007f8e <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007f48:	2106      	movs	r1, #6
 8007f4a:	6878      	ldr	r0, [r7, #4]
 8007f4c:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	2200      	movs	r2, #0
 8007f52:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	795b      	ldrb	r3, [r3, #5]
 8007f58:	4619      	mov	r1, r3
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f000 f90c 	bl	8008178 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	791b      	ldrb	r3, [r3, #4]
 8007f64:	4619      	mov	r1, r3
 8007f66:	6878      	ldr	r0, [r7, #4]
 8007f68:	f000 f906 	bl	8008178 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 8007f72:	2302      	movs	r3, #2
 8007f74:	73fb      	strb	r3, [r7, #15]
      break;
 8007f76:	e00a      	b.n	8007f8e <USBH_HandleControl+0x2de>

    default:
      break;
 8007f78:	bf00      	nop
 8007f7a:	e008      	b.n	8007f8e <USBH_HandleControl+0x2de>
      break;
 8007f7c:	bf00      	nop
 8007f7e:	e006      	b.n	8007f8e <USBH_HandleControl+0x2de>
      break;
 8007f80:	bf00      	nop
 8007f82:	e004      	b.n	8007f8e <USBH_HandleControl+0x2de>
      break;
 8007f84:	bf00      	nop
 8007f86:	e002      	b.n	8007f8e <USBH_HandleControl+0x2de>
      break;
 8007f88:	bf00      	nop
 8007f8a:	e000      	b.n	8007f8e <USBH_HandleControl+0x2de>
      break;
 8007f8c:	bf00      	nop
  }

  return status;
 8007f8e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f90:	4618      	mov	r0, r3
 8007f92:	3710      	adds	r7, #16
 8007f94:	46bd      	mov	sp, r7
 8007f96:	bd80      	pop	{r7, pc}

08007f98 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	b088      	sub	sp, #32
 8007f9c:	af04      	add	r7, sp, #16
 8007f9e:	60f8      	str	r0, [r7, #12]
 8007fa0:	60b9      	str	r1, [r7, #8]
 8007fa2:	4613      	mov	r3, r2
 8007fa4:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007fa6:	79f9      	ldrb	r1, [r7, #7]
 8007fa8:	2300      	movs	r3, #0
 8007faa:	9303      	str	r3, [sp, #12]
 8007fac:	2308      	movs	r3, #8
 8007fae:	9302      	str	r3, [sp, #8]
 8007fb0:	68bb      	ldr	r3, [r7, #8]
 8007fb2:	9301      	str	r3, [sp, #4]
 8007fb4:	2300      	movs	r3, #0
 8007fb6:	9300      	str	r3, [sp, #0]
 8007fb8:	2300      	movs	r3, #0
 8007fba:	2200      	movs	r2, #0
 8007fbc:	68f8      	ldr	r0, [r7, #12]
 8007fbe:	f000 fb46 	bl	800864e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	3710      	adds	r7, #16
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	bd80      	pop	{r7, pc}

08007fcc <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8007fcc:	b580      	push	{r7, lr}
 8007fce:	b088      	sub	sp, #32
 8007fd0:	af04      	add	r7, sp, #16
 8007fd2:	60f8      	str	r0, [r7, #12]
 8007fd4:	60b9      	str	r1, [r7, #8]
 8007fd6:	4611      	mov	r1, r2
 8007fd8:	461a      	mov	r2, r3
 8007fda:	460b      	mov	r3, r1
 8007fdc:	80fb      	strh	r3, [r7, #6]
 8007fde:	4613      	mov	r3, r2
 8007fe0:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d001      	beq.n	8007ff0 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 8007fec:	2300      	movs	r3, #0
 8007fee:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007ff0:	7979      	ldrb	r1, [r7, #5]
 8007ff2:	7e3b      	ldrb	r3, [r7, #24]
 8007ff4:	9303      	str	r3, [sp, #12]
 8007ff6:	88fb      	ldrh	r3, [r7, #6]
 8007ff8:	9302      	str	r3, [sp, #8]
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	9301      	str	r3, [sp, #4]
 8007ffe:	2301      	movs	r3, #1
 8008000:	9300      	str	r3, [sp, #0]
 8008002:	2300      	movs	r3, #0
 8008004:	2200      	movs	r2, #0
 8008006:	68f8      	ldr	r0, [r7, #12]
 8008008:	f000 fb21 	bl	800864e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800800c:	2300      	movs	r3, #0
}
 800800e:	4618      	mov	r0, r3
 8008010:	3710      	adds	r7, #16
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}

08008016 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 8008016:	b580      	push	{r7, lr}
 8008018:	b088      	sub	sp, #32
 800801a:	af04      	add	r7, sp, #16
 800801c:	60f8      	str	r0, [r7, #12]
 800801e:	60b9      	str	r1, [r7, #8]
 8008020:	4611      	mov	r1, r2
 8008022:	461a      	mov	r2, r3
 8008024:	460b      	mov	r3, r1
 8008026:	80fb      	strh	r3, [r7, #6]
 8008028:	4613      	mov	r3, r2
 800802a:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800802c:	7979      	ldrb	r1, [r7, #5]
 800802e:	2300      	movs	r3, #0
 8008030:	9303      	str	r3, [sp, #12]
 8008032:	88fb      	ldrh	r3, [r7, #6]
 8008034:	9302      	str	r3, [sp, #8]
 8008036:	68bb      	ldr	r3, [r7, #8]
 8008038:	9301      	str	r3, [sp, #4]
 800803a:	2301      	movs	r3, #1
 800803c:	9300      	str	r3, [sp, #0]
 800803e:	2300      	movs	r3, #0
 8008040:	2201      	movs	r2, #1
 8008042:	68f8      	ldr	r0, [r7, #12]
 8008044:	f000 fb03 	bl	800864e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008048:	2300      	movs	r3, #0

}
 800804a:	4618      	mov	r0, r3
 800804c:	3710      	adds	r7, #16
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}

08008052 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 8008052:	b580      	push	{r7, lr}
 8008054:	b088      	sub	sp, #32
 8008056:	af04      	add	r7, sp, #16
 8008058:	60f8      	str	r0, [r7, #12]
 800805a:	60b9      	str	r1, [r7, #8]
 800805c:	4611      	mov	r1, r2
 800805e:	461a      	mov	r2, r3
 8008060:	460b      	mov	r3, r1
 8008062:	80fb      	strh	r3, [r7, #6]
 8008064:	4613      	mov	r3, r2
 8008066:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800806e:	2b00      	cmp	r3, #0
 8008070:	d001      	beq.n	8008076 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 8008072:	2300      	movs	r3, #0
 8008074:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008076:	7979      	ldrb	r1, [r7, #5]
 8008078:	7e3b      	ldrb	r3, [r7, #24]
 800807a:	9303      	str	r3, [sp, #12]
 800807c:	88fb      	ldrh	r3, [r7, #6]
 800807e:	9302      	str	r3, [sp, #8]
 8008080:	68bb      	ldr	r3, [r7, #8]
 8008082:	9301      	str	r3, [sp, #4]
 8008084:	2301      	movs	r3, #1
 8008086:	9300      	str	r3, [sp, #0]
 8008088:	2302      	movs	r3, #2
 800808a:	2200      	movs	r2, #0
 800808c:	68f8      	ldr	r0, [r7, #12]
 800808e:	f000 fade 	bl	800864e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 8008092:	2300      	movs	r3, #0
}
 8008094:	4618      	mov	r0, r3
 8008096:	3710      	adds	r7, #16
 8008098:	46bd      	mov	sp, r7
 800809a:	bd80      	pop	{r7, pc}

0800809c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	b088      	sub	sp, #32
 80080a0:	af04      	add	r7, sp, #16
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	4611      	mov	r1, r2
 80080a8:	461a      	mov	r2, r3
 80080aa:	460b      	mov	r3, r1
 80080ac:	80fb      	strh	r3, [r7, #6]
 80080ae:	4613      	mov	r3, r2
 80080b0:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80080b2:	7979      	ldrb	r1, [r7, #5]
 80080b4:	2300      	movs	r3, #0
 80080b6:	9303      	str	r3, [sp, #12]
 80080b8:	88fb      	ldrh	r3, [r7, #6]
 80080ba:	9302      	str	r3, [sp, #8]
 80080bc:	68bb      	ldr	r3, [r7, #8]
 80080be:	9301      	str	r3, [sp, #4]
 80080c0:	2301      	movs	r3, #1
 80080c2:	9300      	str	r3, [sp, #0]
 80080c4:	2302      	movs	r3, #2
 80080c6:	2201      	movs	r2, #1
 80080c8:	68f8      	ldr	r0, [r7, #12]
 80080ca:	f000 fac0 	bl	800864e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80080ce:	2300      	movs	r3, #0
}
 80080d0:	4618      	mov	r0, r3
 80080d2:	3710      	adds	r7, #16
 80080d4:	46bd      	mov	sp, r7
 80080d6:	bd80      	pop	{r7, pc}

080080d8 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b086      	sub	sp, #24
 80080dc:	af04      	add	r7, sp, #16
 80080de:	6078      	str	r0, [r7, #4]
 80080e0:	4608      	mov	r0, r1
 80080e2:	4611      	mov	r1, r2
 80080e4:	461a      	mov	r2, r3
 80080e6:	4603      	mov	r3, r0
 80080e8:	70fb      	strb	r3, [r7, #3]
 80080ea:	460b      	mov	r3, r1
 80080ec:	70bb      	strb	r3, [r7, #2]
 80080ee:	4613      	mov	r3, r2
 80080f0:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80080f2:	7878      	ldrb	r0, [r7, #1]
 80080f4:	78ba      	ldrb	r2, [r7, #2]
 80080f6:	78f9      	ldrb	r1, [r7, #3]
 80080f8:	8b3b      	ldrh	r3, [r7, #24]
 80080fa:	9302      	str	r3, [sp, #8]
 80080fc:	7d3b      	ldrb	r3, [r7, #20]
 80080fe:	9301      	str	r3, [sp, #4]
 8008100:	7c3b      	ldrb	r3, [r7, #16]
 8008102:	9300      	str	r3, [sp, #0]
 8008104:	4603      	mov	r3, r0
 8008106:	6878      	ldr	r0, [r7, #4]
 8008108:	f000 fa53 	bl	80085b2 <USBH_LL_OpenPipe>

  return USBH_OK;
 800810c:	2300      	movs	r3, #0
}
 800810e:	4618      	mov	r0, r3
 8008110:	3708      	adds	r7, #8
 8008112:	46bd      	mov	sp, r7
 8008114:	bd80      	pop	{r7, pc}

08008116 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 8008116:	b580      	push	{r7, lr}
 8008118:	b082      	sub	sp, #8
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
 800811e:	460b      	mov	r3, r1
 8008120:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 8008122:	78fb      	ldrb	r3, [r7, #3]
 8008124:	4619      	mov	r1, r3
 8008126:	6878      	ldr	r0, [r7, #4]
 8008128:	f000 fa72 	bl	8008610 <USBH_LL_ClosePipe>

  return USBH_OK;
 800812c:	2300      	movs	r3, #0
}
 800812e:	4618      	mov	r0, r3
 8008130:	3708      	adds	r7, #8
 8008132:	46bd      	mov	sp, r7
 8008134:	bd80      	pop	{r7, pc}

08008136 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008136:	b580      	push	{r7, lr}
 8008138:	b084      	sub	sp, #16
 800813a:	af00      	add	r7, sp, #0
 800813c:	6078      	str	r0, [r7, #4]
 800813e:	460b      	mov	r3, r1
 8008140:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 8008142:	6878      	ldr	r0, [r7, #4]
 8008144:	f000 f836 	bl	80081b4 <USBH_GetFreePipe>
 8008148:	4603      	mov	r3, r0
 800814a:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800814c:	89fb      	ldrh	r3, [r7, #14]
 800814e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8008152:	4293      	cmp	r3, r2
 8008154:	d00a      	beq.n	800816c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008156:	78fa      	ldrb	r2, [r7, #3]
 8008158:	89fb      	ldrh	r3, [r7, #14]
 800815a:	f003 030f 	and.w	r3, r3, #15
 800815e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008162:	6879      	ldr	r1, [r7, #4]
 8008164:	33e0      	adds	r3, #224	; 0xe0
 8008166:	009b      	lsls	r3, r3, #2
 8008168:	440b      	add	r3, r1
 800816a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800816c:	89fb      	ldrh	r3, [r7, #14]
 800816e:	b2db      	uxtb	r3, r3
}
 8008170:	4618      	mov	r0, r3
 8008172:	3710      	adds	r7, #16
 8008174:	46bd      	mov	sp, r7
 8008176:	bd80      	pop	{r7, pc}

08008178 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008178:	b480      	push	{r7}
 800817a:	b083      	sub	sp, #12
 800817c:	af00      	add	r7, sp, #0
 800817e:	6078      	str	r0, [r7, #4]
 8008180:	460b      	mov	r3, r1
 8008182:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008184:	78fb      	ldrb	r3, [r7, #3]
 8008186:	2b0f      	cmp	r3, #15
 8008188:	d80d      	bhi.n	80081a6 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800818a:	78fb      	ldrb	r3, [r7, #3]
 800818c:	687a      	ldr	r2, [r7, #4]
 800818e:	33e0      	adds	r3, #224	; 0xe0
 8008190:	009b      	lsls	r3, r3, #2
 8008192:	4413      	add	r3, r2
 8008194:	685a      	ldr	r2, [r3, #4]
 8008196:	78fb      	ldrb	r3, [r7, #3]
 8008198:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800819c:	6879      	ldr	r1, [r7, #4]
 800819e:	33e0      	adds	r3, #224	; 0xe0
 80081a0:	009b      	lsls	r3, r3, #2
 80081a2:	440b      	add	r3, r1
 80081a4:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 80081a6:	2300      	movs	r3, #0
}
 80081a8:	4618      	mov	r0, r3
 80081aa:	370c      	adds	r7, #12
 80081ac:	46bd      	mov	sp, r7
 80081ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b2:	4770      	bx	lr

080081b4 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b085      	sub	sp, #20
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 80081bc:	2300      	movs	r3, #0
 80081be:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80081c0:	2300      	movs	r3, #0
 80081c2:	73fb      	strb	r3, [r7, #15]
 80081c4:	e00f      	b.n	80081e6 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80081c6:	7bfb      	ldrb	r3, [r7, #15]
 80081c8:	687a      	ldr	r2, [r7, #4]
 80081ca:	33e0      	adds	r3, #224	; 0xe0
 80081cc:	009b      	lsls	r3, r3, #2
 80081ce:	4413      	add	r3, r2
 80081d0:	685b      	ldr	r3, [r3, #4]
 80081d2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d102      	bne.n	80081e0 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80081da:	7bfb      	ldrb	r3, [r7, #15]
 80081dc:	b29b      	uxth	r3, r3
 80081de:	e007      	b.n	80081f0 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80081e0:	7bfb      	ldrb	r3, [r7, #15]
 80081e2:	3301      	adds	r3, #1
 80081e4:	73fb      	strb	r3, [r7, #15]
 80081e6:	7bfb      	ldrb	r3, [r7, #15]
 80081e8:	2b0f      	cmp	r3, #15
 80081ea:	d9ec      	bls.n	80081c6 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80081ec:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80081f0:	4618      	mov	r0, r3
 80081f2:	3714      	adds	r7, #20
 80081f4:	46bd      	mov	sp, r7
 80081f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fa:	4770      	bx	lr

080081fc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80081fc:	b580      	push	{r7, lr}
 80081fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 8008200:	2201      	movs	r2, #1
 8008202:	490e      	ldr	r1, [pc, #56]	; (800823c <MX_USB_HOST_Init+0x40>)
 8008204:	480e      	ldr	r0, [pc, #56]	; (8008240 <MX_USB_HOST_Init+0x44>)
 8008206:	f7fe fb05 	bl	8006814 <USBH_Init>
 800820a:	4603      	mov	r3, r0
 800820c:	2b00      	cmp	r3, #0
 800820e:	d001      	beq.n	8008214 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 8008210:	f7f8 fba6 	bl	8000960 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 8008214:	490b      	ldr	r1, [pc, #44]	; (8008244 <MX_USB_HOST_Init+0x48>)
 8008216:	480a      	ldr	r0, [pc, #40]	; (8008240 <MX_USB_HOST_Init+0x44>)
 8008218:	f7fe fba9 	bl	800696e <USBH_RegisterClass>
 800821c:	4603      	mov	r3, r0
 800821e:	2b00      	cmp	r3, #0
 8008220:	d001      	beq.n	8008226 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8008222:	f7f8 fb9d 	bl	8000960 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8008226:	4806      	ldr	r0, [pc, #24]	; (8008240 <MX_USB_HOST_Init+0x44>)
 8008228:	f7fe fc2d 	bl	8006a86 <USBH_Start>
 800822c:	4603      	mov	r3, r0
 800822e:	2b00      	cmp	r3, #0
 8008230:	d001      	beq.n	8008236 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8008232:	f7f8 fb95 	bl	8000960 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008236:	bf00      	nop
 8008238:	bd80      	pop	{r7, pc}
 800823a:	bf00      	nop
 800823c:	0800825d 	.word	0x0800825d
 8008240:	200001dc 	.word	0x200001dc
 8008244:	2000000c 	.word	0x2000000c

08008248 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800824c:	4802      	ldr	r0, [pc, #8]	; (8008258 <MX_USB_HOST_Process+0x10>)
 800824e:	f7fe fc2b 	bl	8006aa8 <USBH_Process>
}
 8008252:	bf00      	nop
 8008254:	bd80      	pop	{r7, pc}
 8008256:	bf00      	nop
 8008258:	200001dc 	.word	0x200001dc

0800825c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800825c:	b480      	push	{r7}
 800825e:	b083      	sub	sp, #12
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	460b      	mov	r3, r1
 8008266:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008268:	78fb      	ldrb	r3, [r7, #3]
 800826a:	3b01      	subs	r3, #1
 800826c:	2b04      	cmp	r3, #4
 800826e:	d819      	bhi.n	80082a4 <USBH_UserProcess+0x48>
 8008270:	a201      	add	r2, pc, #4	; (adr r2, 8008278 <USBH_UserProcess+0x1c>)
 8008272:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008276:	bf00      	nop
 8008278:	080082a5 	.word	0x080082a5
 800827c:	08008295 	.word	0x08008295
 8008280:	080082a5 	.word	0x080082a5
 8008284:	0800829d 	.word	0x0800829d
 8008288:	0800828d 	.word	0x0800828d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800828c:	4b09      	ldr	r3, [pc, #36]	; (80082b4 <USBH_UserProcess+0x58>)
 800828e:	2203      	movs	r2, #3
 8008290:	701a      	strb	r2, [r3, #0]
  break;
 8008292:	e008      	b.n	80082a6 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008294:	4b07      	ldr	r3, [pc, #28]	; (80082b4 <USBH_UserProcess+0x58>)
 8008296:	2202      	movs	r2, #2
 8008298:	701a      	strb	r2, [r3, #0]
  break;
 800829a:	e004      	b.n	80082a6 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800829c:	4b05      	ldr	r3, [pc, #20]	; (80082b4 <USBH_UserProcess+0x58>)
 800829e:	2201      	movs	r2, #1
 80082a0:	701a      	strb	r2, [r3, #0]
  break;
 80082a2:	e000      	b.n	80082a6 <USBH_UserProcess+0x4a>

  default:
  break;
 80082a4:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 80082a6:	bf00      	nop
 80082a8:	370c      	adds	r7, #12
 80082aa:	46bd      	mov	sp, r7
 80082ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b0:	4770      	bx	lr
 80082b2:	bf00      	nop
 80082b4:	200005b4 	.word	0x200005b4

080082b8 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b08a      	sub	sp, #40	; 0x28
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80082c0:	f107 0314 	add.w	r3, r7, #20
 80082c4:	2200      	movs	r2, #0
 80082c6:	601a      	str	r2, [r3, #0]
 80082c8:	605a      	str	r2, [r3, #4]
 80082ca:	609a      	str	r2, [r3, #8]
 80082cc:	60da      	str	r2, [r3, #12]
 80082ce:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80082d8:	d147      	bne.n	800836a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80082da:	2300      	movs	r3, #0
 80082dc:	613b      	str	r3, [r7, #16]
 80082de:	4b25      	ldr	r3, [pc, #148]	; (8008374 <HAL_HCD_MspInit+0xbc>)
 80082e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082e2:	4a24      	ldr	r2, [pc, #144]	; (8008374 <HAL_HCD_MspInit+0xbc>)
 80082e4:	f043 0301 	orr.w	r3, r3, #1
 80082e8:	6313      	str	r3, [r2, #48]	; 0x30
 80082ea:	4b22      	ldr	r3, [pc, #136]	; (8008374 <HAL_HCD_MspInit+0xbc>)
 80082ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082ee:	f003 0301 	and.w	r3, r3, #1
 80082f2:	613b      	str	r3, [r7, #16]
 80082f4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80082f6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80082fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80082fc:	2300      	movs	r3, #0
 80082fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008300:	2300      	movs	r3, #0
 8008302:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8008304:	f107 0314 	add.w	r3, r7, #20
 8008308:	4619      	mov	r1, r3
 800830a:	481b      	ldr	r0, [pc, #108]	; (8008378 <HAL_HCD_MspInit+0xc0>)
 800830c:	f7f8 ff02 	bl	8001114 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 8008310:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8008314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008316:	2302      	movs	r3, #2
 8008318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800831a:	2300      	movs	r3, #0
 800831c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800831e:	2303      	movs	r3, #3
 8008320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008322:	230a      	movs	r3, #10
 8008324:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008326:	f107 0314 	add.w	r3, r7, #20
 800832a:	4619      	mov	r1, r3
 800832c:	4812      	ldr	r0, [pc, #72]	; (8008378 <HAL_HCD_MspInit+0xc0>)
 800832e:	f7f8 fef1 	bl	8001114 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008332:	4b10      	ldr	r3, [pc, #64]	; (8008374 <HAL_HCD_MspInit+0xbc>)
 8008334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008336:	4a0f      	ldr	r2, [pc, #60]	; (8008374 <HAL_HCD_MspInit+0xbc>)
 8008338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800833c:	6353      	str	r3, [r2, #52]	; 0x34
 800833e:	2300      	movs	r3, #0
 8008340:	60fb      	str	r3, [r7, #12]
 8008342:	4b0c      	ldr	r3, [pc, #48]	; (8008374 <HAL_HCD_MspInit+0xbc>)
 8008344:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008346:	4a0b      	ldr	r2, [pc, #44]	; (8008374 <HAL_HCD_MspInit+0xbc>)
 8008348:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800834c:	6453      	str	r3, [r2, #68]	; 0x44
 800834e:	4b09      	ldr	r3, [pc, #36]	; (8008374 <HAL_HCD_MspInit+0xbc>)
 8008350:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008352:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008356:	60fb      	str	r3, [r7, #12]
 8008358:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800835a:	2200      	movs	r2, #0
 800835c:	2100      	movs	r1, #0
 800835e:	2043      	movs	r0, #67	; 0x43
 8008360:	f7f8 fea1 	bl	80010a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008364:	2043      	movs	r0, #67	; 0x43
 8008366:	f7f8 feba 	bl	80010de <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800836a:	bf00      	nop
 800836c:	3728      	adds	r7, #40	; 0x28
 800836e:	46bd      	mov	sp, r7
 8008370:	bd80      	pop	{r7, pc}
 8008372:	bf00      	nop
 8008374:	40023800 	.word	0x40023800
 8008378:	40020000 	.word	0x40020000

0800837c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b082      	sub	sp, #8
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800838a:	4618      	mov	r0, r3
 800838c:	f7fe ff6b 	bl	8007266 <USBH_LL_IncTimer>
}
 8008390:	bf00      	nop
 8008392:	3708      	adds	r7, #8
 8008394:	46bd      	mov	sp, r7
 8008396:	bd80      	pop	{r7, pc}

08008398 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008398:	b580      	push	{r7, lr}
 800839a:	b082      	sub	sp, #8
 800839c:	af00      	add	r7, sp, #0
 800839e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 80083a6:	4618      	mov	r0, r3
 80083a8:	f7fe ffa3 	bl	80072f2 <USBH_LL_Connect>
}
 80083ac:	bf00      	nop
 80083ae:	3708      	adds	r7, #8
 80083b0:	46bd      	mov	sp, r7
 80083b2:	bd80      	pop	{r7, pc}

080083b4 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 80083b4:	b580      	push	{r7, lr}
 80083b6:	b082      	sub	sp, #8
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 80083c2:	4618      	mov	r0, r3
 80083c4:	f7fe ffac 	bl	8007320 <USBH_LL_Disconnect>
}
 80083c8:	bf00      	nop
 80083ca:	3708      	adds	r7, #8
 80083cc:	46bd      	mov	sp, r7
 80083ce:	bd80      	pop	{r7, pc}

080083d0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b083      	sub	sp, #12
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]
 80083d8:	460b      	mov	r3, r1
 80083da:	70fb      	strb	r3, [r7, #3]
 80083dc:	4613      	mov	r3, r2
 80083de:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80083e0:	bf00      	nop
 80083e2:	370c      	adds	r7, #12
 80083e4:	46bd      	mov	sp, r7
 80083e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ea:	4770      	bx	lr

080083ec <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80083ec:	b580      	push	{r7, lr}
 80083ee:	b082      	sub	sp, #8
 80083f0:	af00      	add	r7, sp, #0
 80083f2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 80083fa:	4618      	mov	r0, r3
 80083fc:	f7fe ff5d 	bl	80072ba <USBH_LL_PortEnabled>
}
 8008400:	bf00      	nop
 8008402:	3708      	adds	r7, #8
 8008404:	46bd      	mov	sp, r7
 8008406:	bd80      	pop	{r7, pc}

08008408 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 8008408:	b580      	push	{r7, lr}
 800840a:	b082      	sub	sp, #8
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 8008416:	4618      	mov	r0, r3
 8008418:	f7fe ff5d 	bl	80072d6 <USBH_LL_PortDisabled>
}
 800841c:	bf00      	nop
 800841e:	3708      	adds	r7, #8
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}

08008424 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8008424:	b580      	push	{r7, lr}
 8008426:	b082      	sub	sp, #8
 8008428:	af00      	add	r7, sp, #0
 800842a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008432:	2b01      	cmp	r3, #1
 8008434:	d12a      	bne.n	800848c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008436:	4a18      	ldr	r2, [pc, #96]	; (8008498 <USBH_LL_Init+0x74>)
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8c2 33dc 	str.w	r3, [r2, #988]	; 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	4a15      	ldr	r2, [pc, #84]	; (8008498 <USBH_LL_Init+0x74>)
 8008442:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008446:	4b14      	ldr	r3, [pc, #80]	; (8008498 <USBH_LL_Init+0x74>)
 8008448:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800844c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800844e:	4b12      	ldr	r3, [pc, #72]	; (8008498 <USBH_LL_Init+0x74>)
 8008450:	2208      	movs	r2, #8
 8008452:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008454:	4b10      	ldr	r3, [pc, #64]	; (8008498 <USBH_LL_Init+0x74>)
 8008456:	2201      	movs	r2, #1
 8008458:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800845a:	4b0f      	ldr	r3, [pc, #60]	; (8008498 <USBH_LL_Init+0x74>)
 800845c:	2200      	movs	r2, #0
 800845e:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008460:	4b0d      	ldr	r3, [pc, #52]	; (8008498 <USBH_LL_Init+0x74>)
 8008462:	2202      	movs	r2, #2
 8008464:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008466:	4b0c      	ldr	r3, [pc, #48]	; (8008498 <USBH_LL_Init+0x74>)
 8008468:	2200      	movs	r2, #0
 800846a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800846c:	480a      	ldr	r0, [pc, #40]	; (8008498 <USBH_LL_Init+0x74>)
 800846e:	f7f9 f808 	bl	8001482 <HAL_HCD_Init>
 8008472:	4603      	mov	r3, r0
 8008474:	2b00      	cmp	r3, #0
 8008476:	d001      	beq.n	800847c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008478:	f7f8 fa72 	bl	8000960 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800847c:	4806      	ldr	r0, [pc, #24]	; (8008498 <USBH_LL_Init+0x74>)
 800847e:	f7f9 fc69 	bl	8001d54 <HAL_HCD_GetCurrentFrame>
 8008482:	4603      	mov	r3, r0
 8008484:	4619      	mov	r1, r3
 8008486:	6878      	ldr	r0, [r7, #4]
 8008488:	f7fe fede 	bl	8007248 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800848c:	2300      	movs	r3, #0
}
 800848e:	4618      	mov	r0, r3
 8008490:	3708      	adds	r7, #8
 8008492:	46bd      	mov	sp, r7
 8008494:	bd80      	pop	{r7, pc}
 8008496:	bf00      	nop
 8008498:	200005b8 	.word	0x200005b8

0800849c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800849c:	b580      	push	{r7, lr}
 800849e:	b084      	sub	sp, #16
 80084a0:	af00      	add	r7, sp, #0
 80084a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084a4:	2300      	movs	r3, #0
 80084a6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80084a8:	2300      	movs	r3, #0
 80084aa:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80084b2:	4618      	mov	r0, r3
 80084b4:	f7f9 fbd6 	bl	8001c64 <HAL_HCD_Start>
 80084b8:	4603      	mov	r3, r0
 80084ba:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80084bc:	7bfb      	ldrb	r3, [r7, #15]
 80084be:	4618      	mov	r0, r3
 80084c0:	f000 f95e 	bl	8008780 <USBH_Get_USB_Status>
 80084c4:	4603      	mov	r3, r0
 80084c6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084c8:	7bbb      	ldrb	r3, [r7, #14]
}
 80084ca:	4618      	mov	r0, r3
 80084cc:	3710      	adds	r7, #16
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}

080084d2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80084d2:	b580      	push	{r7, lr}
 80084d4:	b084      	sub	sp, #16
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80084da:	2300      	movs	r3, #0
 80084dc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80084de:	2300      	movs	r3, #0
 80084e0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80084e8:	4618      	mov	r0, r3
 80084ea:	f7f9 fbde 	bl	8001caa <HAL_HCD_Stop>
 80084ee:	4603      	mov	r3, r0
 80084f0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80084f2:	7bfb      	ldrb	r3, [r7, #15]
 80084f4:	4618      	mov	r0, r3
 80084f6:	f000 f943 	bl	8008780 <USBH_Get_USB_Status>
 80084fa:	4603      	mov	r3, r0
 80084fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80084fe:	7bbb      	ldrb	r3, [r7, #14]
}
 8008500:	4618      	mov	r0, r3
 8008502:	3710      	adds	r7, #16
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}

08008508 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b084      	sub	sp, #16
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008510:	2301      	movs	r3, #1
 8008512:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800851a:	4618      	mov	r0, r3
 800851c:	f7f9 fc28 	bl	8001d70 <HAL_HCD_GetCurrentSpeed>
 8008520:	4603      	mov	r3, r0
 8008522:	2b02      	cmp	r3, #2
 8008524:	d00c      	beq.n	8008540 <USBH_LL_GetSpeed+0x38>
 8008526:	2b02      	cmp	r3, #2
 8008528:	d80d      	bhi.n	8008546 <USBH_LL_GetSpeed+0x3e>
 800852a:	2b00      	cmp	r3, #0
 800852c:	d002      	beq.n	8008534 <USBH_LL_GetSpeed+0x2c>
 800852e:	2b01      	cmp	r3, #1
 8008530:	d003      	beq.n	800853a <USBH_LL_GetSpeed+0x32>
 8008532:	e008      	b.n	8008546 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008534:	2300      	movs	r3, #0
 8008536:	73fb      	strb	r3, [r7, #15]
    break;
 8008538:	e008      	b.n	800854c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800853a:	2301      	movs	r3, #1
 800853c:	73fb      	strb	r3, [r7, #15]
    break;
 800853e:	e005      	b.n	800854c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008540:	2302      	movs	r3, #2
 8008542:	73fb      	strb	r3, [r7, #15]
    break;
 8008544:	e002      	b.n	800854c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008546:	2301      	movs	r3, #1
 8008548:	73fb      	strb	r3, [r7, #15]
    break;
 800854a:	bf00      	nop
  }
  return  speed;
 800854c:	7bfb      	ldrb	r3, [r7, #15]
}
 800854e:	4618      	mov	r0, r3
 8008550:	3710      	adds	r7, #16
 8008552:	46bd      	mov	sp, r7
 8008554:	bd80      	pop	{r7, pc}

08008556 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008556:	b580      	push	{r7, lr}
 8008558:	b084      	sub	sp, #16
 800855a:	af00      	add	r7, sp, #0
 800855c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800855e:	2300      	movs	r3, #0
 8008560:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008562:	2300      	movs	r3, #0
 8008564:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800856c:	4618      	mov	r0, r3
 800856e:	f7f9 fbb9 	bl	8001ce4 <HAL_HCD_ResetPort>
 8008572:	4603      	mov	r3, r0
 8008574:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008576:	7bfb      	ldrb	r3, [r7, #15]
 8008578:	4618      	mov	r0, r3
 800857a:	f000 f901 	bl	8008780 <USBH_Get_USB_Status>
 800857e:	4603      	mov	r3, r0
 8008580:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008582:	7bbb      	ldrb	r3, [r7, #14]
}
 8008584:	4618      	mov	r0, r3
 8008586:	3710      	adds	r7, #16
 8008588:	46bd      	mov	sp, r7
 800858a:	bd80      	pop	{r7, pc}

0800858c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800858c:	b580      	push	{r7, lr}
 800858e:	b082      	sub	sp, #8
 8008590:	af00      	add	r7, sp, #0
 8008592:	6078      	str	r0, [r7, #4]
 8008594:	460b      	mov	r3, r1
 8008596:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800859e:	78fa      	ldrb	r2, [r7, #3]
 80085a0:	4611      	mov	r1, r2
 80085a2:	4618      	mov	r0, r3
 80085a4:	f7f9 fbc1 	bl	8001d2a <HAL_HCD_HC_GetXferCount>
 80085a8:	4603      	mov	r3, r0
}
 80085aa:	4618      	mov	r0, r3
 80085ac:	3708      	adds	r7, #8
 80085ae:	46bd      	mov	sp, r7
 80085b0:	bd80      	pop	{r7, pc}

080085b2 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80085b2:	b590      	push	{r4, r7, lr}
 80085b4:	b089      	sub	sp, #36	; 0x24
 80085b6:	af04      	add	r7, sp, #16
 80085b8:	6078      	str	r0, [r7, #4]
 80085ba:	4608      	mov	r0, r1
 80085bc:	4611      	mov	r1, r2
 80085be:	461a      	mov	r2, r3
 80085c0:	4603      	mov	r3, r0
 80085c2:	70fb      	strb	r3, [r7, #3]
 80085c4:	460b      	mov	r3, r1
 80085c6:	70bb      	strb	r3, [r7, #2]
 80085c8:	4613      	mov	r3, r2
 80085ca:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80085cc:	2300      	movs	r3, #0
 80085ce:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80085d0:	2300      	movs	r3, #0
 80085d2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 80085da:	787c      	ldrb	r4, [r7, #1]
 80085dc:	78ba      	ldrb	r2, [r7, #2]
 80085de:	78f9      	ldrb	r1, [r7, #3]
 80085e0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80085e2:	9302      	str	r3, [sp, #8]
 80085e4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80085e8:	9301      	str	r3, [sp, #4]
 80085ea:	f897 3020 	ldrb.w	r3, [r7, #32]
 80085ee:	9300      	str	r3, [sp, #0]
 80085f0:	4623      	mov	r3, r4
 80085f2:	f7f8 ffad 	bl	8001550 <HAL_HCD_HC_Init>
 80085f6:	4603      	mov	r3, r0
 80085f8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 80085fa:	7bfb      	ldrb	r3, [r7, #15]
 80085fc:	4618      	mov	r0, r3
 80085fe:	f000 f8bf 	bl	8008780 <USBH_Get_USB_Status>
 8008602:	4603      	mov	r3, r0
 8008604:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008606:	7bbb      	ldrb	r3, [r7, #14]
}
 8008608:	4618      	mov	r0, r3
 800860a:	3714      	adds	r7, #20
 800860c:	46bd      	mov	sp, r7
 800860e:	bd90      	pop	{r4, r7, pc}

08008610 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008610:	b580      	push	{r7, lr}
 8008612:	b084      	sub	sp, #16
 8008614:	af00      	add	r7, sp, #0
 8008616:	6078      	str	r0, [r7, #4]
 8008618:	460b      	mov	r3, r1
 800861a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800861c:	2300      	movs	r3, #0
 800861e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008620:	2300      	movs	r3, #0
 8008622:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800862a:	78fa      	ldrb	r2, [r7, #3]
 800862c:	4611      	mov	r1, r2
 800862e:	4618      	mov	r0, r3
 8008630:	f7f9 f846 	bl	80016c0 <HAL_HCD_HC_Halt>
 8008634:	4603      	mov	r3, r0
 8008636:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008638:	7bfb      	ldrb	r3, [r7, #15]
 800863a:	4618      	mov	r0, r3
 800863c:	f000 f8a0 	bl	8008780 <USBH_Get_USB_Status>
 8008640:	4603      	mov	r3, r0
 8008642:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008644:	7bbb      	ldrb	r3, [r7, #14]
}
 8008646:	4618      	mov	r0, r3
 8008648:	3710      	adds	r7, #16
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}

0800864e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800864e:	b590      	push	{r4, r7, lr}
 8008650:	b089      	sub	sp, #36	; 0x24
 8008652:	af04      	add	r7, sp, #16
 8008654:	6078      	str	r0, [r7, #4]
 8008656:	4608      	mov	r0, r1
 8008658:	4611      	mov	r1, r2
 800865a:	461a      	mov	r2, r3
 800865c:	4603      	mov	r3, r0
 800865e:	70fb      	strb	r3, [r7, #3]
 8008660:	460b      	mov	r3, r1
 8008662:	70bb      	strb	r3, [r7, #2]
 8008664:	4613      	mov	r3, r2
 8008666:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008668:	2300      	movs	r3, #0
 800866a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800866c:	2300      	movs	r3, #0
 800866e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008676:	787c      	ldrb	r4, [r7, #1]
 8008678:	78ba      	ldrb	r2, [r7, #2]
 800867a:	78f9      	ldrb	r1, [r7, #3]
 800867c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008680:	9303      	str	r3, [sp, #12]
 8008682:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008684:	9302      	str	r3, [sp, #8]
 8008686:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008688:	9301      	str	r3, [sp, #4]
 800868a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800868e:	9300      	str	r3, [sp, #0]
 8008690:	4623      	mov	r3, r4
 8008692:	f7f9 f839 	bl	8001708 <HAL_HCD_HC_SubmitRequest>
 8008696:	4603      	mov	r3, r0
 8008698:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800869a:	7bfb      	ldrb	r3, [r7, #15]
 800869c:	4618      	mov	r0, r3
 800869e:	f000 f86f 	bl	8008780 <USBH_Get_USB_Status>
 80086a2:	4603      	mov	r3, r0
 80086a4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80086a6:	7bbb      	ldrb	r3, [r7, #14]
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3714      	adds	r7, #20
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bd90      	pop	{r4, r7, pc}

080086b0 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b082      	sub	sp, #8
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	460b      	mov	r3, r1
 80086ba:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80086c2:	78fa      	ldrb	r2, [r7, #3]
 80086c4:	4611      	mov	r1, r2
 80086c6:	4618      	mov	r0, r3
 80086c8:	f7f9 fb1a 	bl	8001d00 <HAL_HCD_HC_GetURBState>
 80086cc:	4603      	mov	r3, r0
}
 80086ce:	4618      	mov	r0, r3
 80086d0:	3708      	adds	r7, #8
 80086d2:	46bd      	mov	sp, r7
 80086d4:	bd80      	pop	{r7, pc}

080086d6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 80086d6:	b580      	push	{r7, lr}
 80086d8:	b082      	sub	sp, #8
 80086da:	af00      	add	r7, sp, #0
 80086dc:	6078      	str	r0, [r7, #4]
 80086de:	460b      	mov	r3, r1
 80086e0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d103      	bne.n	80086f4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 80086ec:	78fb      	ldrb	r3, [r7, #3]
 80086ee:	4618      	mov	r0, r3
 80086f0:	f000 f872 	bl	80087d8 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 80086f4:	20c8      	movs	r0, #200	; 0xc8
 80086f6:	f7f8 fbd7 	bl	8000ea8 <HAL_Delay>
  return USBH_OK;
 80086fa:	2300      	movs	r3, #0
}
 80086fc:	4618      	mov	r0, r3
 80086fe:	3708      	adds	r7, #8
 8008700:	46bd      	mov	sp, r7
 8008702:	bd80      	pop	{r7, pc}

08008704 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008704:	b480      	push	{r7}
 8008706:	b085      	sub	sp, #20
 8008708:	af00      	add	r7, sp, #0
 800870a:	6078      	str	r0, [r7, #4]
 800870c:	460b      	mov	r3, r1
 800870e:	70fb      	strb	r3, [r7, #3]
 8008710:	4613      	mov	r3, r2
 8008712:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 800871a:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800871c:	78fa      	ldrb	r2, [r7, #3]
 800871e:	68f9      	ldr	r1, [r7, #12]
 8008720:	4613      	mov	r3, r2
 8008722:	011b      	lsls	r3, r3, #4
 8008724:	1a9b      	subs	r3, r3, r2
 8008726:	009b      	lsls	r3, r3, #2
 8008728:	440b      	add	r3, r1
 800872a:	3317      	adds	r3, #23
 800872c:	781b      	ldrb	r3, [r3, #0]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d00a      	beq.n	8008748 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008732:	78fa      	ldrb	r2, [r7, #3]
 8008734:	68f9      	ldr	r1, [r7, #12]
 8008736:	4613      	mov	r3, r2
 8008738:	011b      	lsls	r3, r3, #4
 800873a:	1a9b      	subs	r3, r3, r2
 800873c:	009b      	lsls	r3, r3, #2
 800873e:	440b      	add	r3, r1
 8008740:	333c      	adds	r3, #60	; 0x3c
 8008742:	78ba      	ldrb	r2, [r7, #2]
 8008744:	701a      	strb	r2, [r3, #0]
 8008746:	e009      	b.n	800875c <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008748:	78fa      	ldrb	r2, [r7, #3]
 800874a:	68f9      	ldr	r1, [r7, #12]
 800874c:	4613      	mov	r3, r2
 800874e:	011b      	lsls	r3, r3, #4
 8008750:	1a9b      	subs	r3, r3, r2
 8008752:	009b      	lsls	r3, r3, #2
 8008754:	440b      	add	r3, r1
 8008756:	333d      	adds	r3, #61	; 0x3d
 8008758:	78ba      	ldrb	r2, [r7, #2]
 800875a:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800875c:	2300      	movs	r3, #0
}
 800875e:	4618      	mov	r0, r3
 8008760:	3714      	adds	r7, #20
 8008762:	46bd      	mov	sp, r7
 8008764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008768:	4770      	bx	lr

0800876a <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800876a:	b580      	push	{r7, lr}
 800876c:	b082      	sub	sp, #8
 800876e:	af00      	add	r7, sp, #0
 8008770:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f7f8 fb98 	bl	8000ea8 <HAL_Delay>
}
 8008778:	bf00      	nop
 800877a:	3708      	adds	r7, #8
 800877c:	46bd      	mov	sp, r7
 800877e:	bd80      	pop	{r7, pc}

08008780 <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008780:	b480      	push	{r7}
 8008782:	b085      	sub	sp, #20
 8008784:	af00      	add	r7, sp, #0
 8008786:	4603      	mov	r3, r0
 8008788:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800878a:	2300      	movs	r3, #0
 800878c:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800878e:	79fb      	ldrb	r3, [r7, #7]
 8008790:	2b03      	cmp	r3, #3
 8008792:	d817      	bhi.n	80087c4 <USBH_Get_USB_Status+0x44>
 8008794:	a201      	add	r2, pc, #4	; (adr r2, 800879c <USBH_Get_USB_Status+0x1c>)
 8008796:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800879a:	bf00      	nop
 800879c:	080087ad 	.word	0x080087ad
 80087a0:	080087b3 	.word	0x080087b3
 80087a4:	080087b9 	.word	0x080087b9
 80087a8:	080087bf 	.word	0x080087bf
  {
    case HAL_OK :
      usb_status = USBH_OK;
 80087ac:	2300      	movs	r3, #0
 80087ae:	73fb      	strb	r3, [r7, #15]
    break;
 80087b0:	e00b      	b.n	80087ca <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 80087b2:	2302      	movs	r3, #2
 80087b4:	73fb      	strb	r3, [r7, #15]
    break;
 80087b6:	e008      	b.n	80087ca <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 80087b8:	2301      	movs	r3, #1
 80087ba:	73fb      	strb	r3, [r7, #15]
    break;
 80087bc:	e005      	b.n	80087ca <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 80087be:	2302      	movs	r3, #2
 80087c0:	73fb      	strb	r3, [r7, #15]
    break;
 80087c2:	e002      	b.n	80087ca <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 80087c4:	2302      	movs	r3, #2
 80087c6:	73fb      	strb	r3, [r7, #15]
    break;
 80087c8:	bf00      	nop
  }
  return usb_status;
 80087ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80087cc:	4618      	mov	r0, r3
 80087ce:	3714      	adds	r7, #20
 80087d0:	46bd      	mov	sp, r7
 80087d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d6:	4770      	bx	lr

080087d8 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 80087d8:	b580      	push	{r7, lr}
 80087da:	b084      	sub	sp, #16
 80087dc:	af00      	add	r7, sp, #0
 80087de:	4603      	mov	r3, r0
 80087e0:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 80087e2:	79fb      	ldrb	r3, [r7, #7]
 80087e4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 80087e6:	79fb      	ldrb	r3, [r7, #7]
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d102      	bne.n	80087f2 <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 80087ec:	2300      	movs	r3, #0
 80087ee:	73fb      	strb	r3, [r7, #15]
 80087f0:	e001      	b.n	80087f6 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 80087f2:	2301      	movs	r3, #1
 80087f4:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 80087f6:	7bfb      	ldrb	r3, [r7, #15]
 80087f8:	461a      	mov	r2, r3
 80087fa:	2101      	movs	r1, #1
 80087fc:	4803      	ldr	r0, [pc, #12]	; (800880c <MX_DriverVbusFS+0x34>)
 80087fe:	f7f8 fe0d 	bl	800141c <HAL_GPIO_WritePin>
}
 8008802:	bf00      	nop
 8008804:	3710      	adds	r7, #16
 8008806:	46bd      	mov	sp, r7
 8008808:	bd80      	pop	{r7, pc}
 800880a:	bf00      	nop
 800880c:	40020800 	.word	0x40020800

08008810 <malloc>:
 8008810:	4b02      	ldr	r3, [pc, #8]	; (800881c <malloc+0xc>)
 8008812:	4601      	mov	r1, r0
 8008814:	6818      	ldr	r0, [r3, #0]
 8008816:	f000 b82b 	b.w	8008870 <_malloc_r>
 800881a:	bf00      	nop
 800881c:	20000078 	.word	0x20000078

08008820 <free>:
 8008820:	4b02      	ldr	r3, [pc, #8]	; (800882c <free+0xc>)
 8008822:	4601      	mov	r1, r0
 8008824:	6818      	ldr	r0, [r3, #0]
 8008826:	f000 b8f3 	b.w	8008a10 <_free_r>
 800882a:	bf00      	nop
 800882c:	20000078 	.word	0x20000078

08008830 <sbrk_aligned>:
 8008830:	b570      	push	{r4, r5, r6, lr}
 8008832:	4e0e      	ldr	r6, [pc, #56]	; (800886c <sbrk_aligned+0x3c>)
 8008834:	460c      	mov	r4, r1
 8008836:	6831      	ldr	r1, [r6, #0]
 8008838:	4605      	mov	r5, r0
 800883a:	b911      	cbnz	r1, 8008842 <sbrk_aligned+0x12>
 800883c:	f000 f8ac 	bl	8008998 <_sbrk_r>
 8008840:	6030      	str	r0, [r6, #0]
 8008842:	4621      	mov	r1, r4
 8008844:	4628      	mov	r0, r5
 8008846:	f000 f8a7 	bl	8008998 <_sbrk_r>
 800884a:	1c43      	adds	r3, r0, #1
 800884c:	d00a      	beq.n	8008864 <sbrk_aligned+0x34>
 800884e:	1cc4      	adds	r4, r0, #3
 8008850:	f024 0403 	bic.w	r4, r4, #3
 8008854:	42a0      	cmp	r0, r4
 8008856:	d007      	beq.n	8008868 <sbrk_aligned+0x38>
 8008858:	1a21      	subs	r1, r4, r0
 800885a:	4628      	mov	r0, r5
 800885c:	f000 f89c 	bl	8008998 <_sbrk_r>
 8008860:	3001      	adds	r0, #1
 8008862:	d101      	bne.n	8008868 <sbrk_aligned+0x38>
 8008864:	f04f 34ff 	mov.w	r4, #4294967295
 8008868:	4620      	mov	r0, r4
 800886a:	bd70      	pop	{r4, r5, r6, pc}
 800886c:	2000099c 	.word	0x2000099c

08008870 <_malloc_r>:
 8008870:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008874:	1ccd      	adds	r5, r1, #3
 8008876:	f025 0503 	bic.w	r5, r5, #3
 800887a:	3508      	adds	r5, #8
 800887c:	2d0c      	cmp	r5, #12
 800887e:	bf38      	it	cc
 8008880:	250c      	movcc	r5, #12
 8008882:	2d00      	cmp	r5, #0
 8008884:	4607      	mov	r7, r0
 8008886:	db01      	blt.n	800888c <_malloc_r+0x1c>
 8008888:	42a9      	cmp	r1, r5
 800888a:	d905      	bls.n	8008898 <_malloc_r+0x28>
 800888c:	230c      	movs	r3, #12
 800888e:	603b      	str	r3, [r7, #0]
 8008890:	2600      	movs	r6, #0
 8008892:	4630      	mov	r0, r6
 8008894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008898:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800896c <_malloc_r+0xfc>
 800889c:	f000 f868 	bl	8008970 <__malloc_lock>
 80088a0:	f8d8 3000 	ldr.w	r3, [r8]
 80088a4:	461c      	mov	r4, r3
 80088a6:	bb5c      	cbnz	r4, 8008900 <_malloc_r+0x90>
 80088a8:	4629      	mov	r1, r5
 80088aa:	4638      	mov	r0, r7
 80088ac:	f7ff ffc0 	bl	8008830 <sbrk_aligned>
 80088b0:	1c43      	adds	r3, r0, #1
 80088b2:	4604      	mov	r4, r0
 80088b4:	d155      	bne.n	8008962 <_malloc_r+0xf2>
 80088b6:	f8d8 4000 	ldr.w	r4, [r8]
 80088ba:	4626      	mov	r6, r4
 80088bc:	2e00      	cmp	r6, #0
 80088be:	d145      	bne.n	800894c <_malloc_r+0xdc>
 80088c0:	2c00      	cmp	r4, #0
 80088c2:	d048      	beq.n	8008956 <_malloc_r+0xe6>
 80088c4:	6823      	ldr	r3, [r4, #0]
 80088c6:	4631      	mov	r1, r6
 80088c8:	4638      	mov	r0, r7
 80088ca:	eb04 0903 	add.w	r9, r4, r3
 80088ce:	f000 f863 	bl	8008998 <_sbrk_r>
 80088d2:	4581      	cmp	r9, r0
 80088d4:	d13f      	bne.n	8008956 <_malloc_r+0xe6>
 80088d6:	6821      	ldr	r1, [r4, #0]
 80088d8:	1a6d      	subs	r5, r5, r1
 80088da:	4629      	mov	r1, r5
 80088dc:	4638      	mov	r0, r7
 80088de:	f7ff ffa7 	bl	8008830 <sbrk_aligned>
 80088e2:	3001      	adds	r0, #1
 80088e4:	d037      	beq.n	8008956 <_malloc_r+0xe6>
 80088e6:	6823      	ldr	r3, [r4, #0]
 80088e8:	442b      	add	r3, r5
 80088ea:	6023      	str	r3, [r4, #0]
 80088ec:	f8d8 3000 	ldr.w	r3, [r8]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d038      	beq.n	8008966 <_malloc_r+0xf6>
 80088f4:	685a      	ldr	r2, [r3, #4]
 80088f6:	42a2      	cmp	r2, r4
 80088f8:	d12b      	bne.n	8008952 <_malloc_r+0xe2>
 80088fa:	2200      	movs	r2, #0
 80088fc:	605a      	str	r2, [r3, #4]
 80088fe:	e00f      	b.n	8008920 <_malloc_r+0xb0>
 8008900:	6822      	ldr	r2, [r4, #0]
 8008902:	1b52      	subs	r2, r2, r5
 8008904:	d41f      	bmi.n	8008946 <_malloc_r+0xd6>
 8008906:	2a0b      	cmp	r2, #11
 8008908:	d917      	bls.n	800893a <_malloc_r+0xca>
 800890a:	1961      	adds	r1, r4, r5
 800890c:	42a3      	cmp	r3, r4
 800890e:	6025      	str	r5, [r4, #0]
 8008910:	bf18      	it	ne
 8008912:	6059      	strne	r1, [r3, #4]
 8008914:	6863      	ldr	r3, [r4, #4]
 8008916:	bf08      	it	eq
 8008918:	f8c8 1000 	streq.w	r1, [r8]
 800891c:	5162      	str	r2, [r4, r5]
 800891e:	604b      	str	r3, [r1, #4]
 8008920:	4638      	mov	r0, r7
 8008922:	f104 060b 	add.w	r6, r4, #11
 8008926:	f000 f829 	bl	800897c <__malloc_unlock>
 800892a:	f026 0607 	bic.w	r6, r6, #7
 800892e:	1d23      	adds	r3, r4, #4
 8008930:	1af2      	subs	r2, r6, r3
 8008932:	d0ae      	beq.n	8008892 <_malloc_r+0x22>
 8008934:	1b9b      	subs	r3, r3, r6
 8008936:	50a3      	str	r3, [r4, r2]
 8008938:	e7ab      	b.n	8008892 <_malloc_r+0x22>
 800893a:	42a3      	cmp	r3, r4
 800893c:	6862      	ldr	r2, [r4, #4]
 800893e:	d1dd      	bne.n	80088fc <_malloc_r+0x8c>
 8008940:	f8c8 2000 	str.w	r2, [r8]
 8008944:	e7ec      	b.n	8008920 <_malloc_r+0xb0>
 8008946:	4623      	mov	r3, r4
 8008948:	6864      	ldr	r4, [r4, #4]
 800894a:	e7ac      	b.n	80088a6 <_malloc_r+0x36>
 800894c:	4634      	mov	r4, r6
 800894e:	6876      	ldr	r6, [r6, #4]
 8008950:	e7b4      	b.n	80088bc <_malloc_r+0x4c>
 8008952:	4613      	mov	r3, r2
 8008954:	e7cc      	b.n	80088f0 <_malloc_r+0x80>
 8008956:	230c      	movs	r3, #12
 8008958:	603b      	str	r3, [r7, #0]
 800895a:	4638      	mov	r0, r7
 800895c:	f000 f80e 	bl	800897c <__malloc_unlock>
 8008960:	e797      	b.n	8008892 <_malloc_r+0x22>
 8008962:	6025      	str	r5, [r4, #0]
 8008964:	e7dc      	b.n	8008920 <_malloc_r+0xb0>
 8008966:	605b      	str	r3, [r3, #4]
 8008968:	deff      	udf	#255	; 0xff
 800896a:	bf00      	nop
 800896c:	20000998 	.word	0x20000998

08008970 <__malloc_lock>:
 8008970:	4801      	ldr	r0, [pc, #4]	; (8008978 <__malloc_lock+0x8>)
 8008972:	f000 b84b 	b.w	8008a0c <__retarget_lock_acquire_recursive>
 8008976:	bf00      	nop
 8008978:	20000adc 	.word	0x20000adc

0800897c <__malloc_unlock>:
 800897c:	4801      	ldr	r0, [pc, #4]	; (8008984 <__malloc_unlock+0x8>)
 800897e:	f000 b846 	b.w	8008a0e <__retarget_lock_release_recursive>
 8008982:	bf00      	nop
 8008984:	20000adc 	.word	0x20000adc

08008988 <memset>:
 8008988:	4402      	add	r2, r0
 800898a:	4603      	mov	r3, r0
 800898c:	4293      	cmp	r3, r2
 800898e:	d100      	bne.n	8008992 <memset+0xa>
 8008990:	4770      	bx	lr
 8008992:	f803 1b01 	strb.w	r1, [r3], #1
 8008996:	e7f9      	b.n	800898c <memset+0x4>

08008998 <_sbrk_r>:
 8008998:	b538      	push	{r3, r4, r5, lr}
 800899a:	4d06      	ldr	r5, [pc, #24]	; (80089b4 <_sbrk_r+0x1c>)
 800899c:	2300      	movs	r3, #0
 800899e:	4604      	mov	r4, r0
 80089a0:	4608      	mov	r0, r1
 80089a2:	602b      	str	r3, [r5, #0]
 80089a4:	f7f8 f99c 	bl	8000ce0 <_sbrk>
 80089a8:	1c43      	adds	r3, r0, #1
 80089aa:	d102      	bne.n	80089b2 <_sbrk_r+0x1a>
 80089ac:	682b      	ldr	r3, [r5, #0]
 80089ae:	b103      	cbz	r3, 80089b2 <_sbrk_r+0x1a>
 80089b0:	6023      	str	r3, [r4, #0]
 80089b2:	bd38      	pop	{r3, r4, r5, pc}
 80089b4:	20000ad8 	.word	0x20000ad8

080089b8 <__errno>:
 80089b8:	4b01      	ldr	r3, [pc, #4]	; (80089c0 <__errno+0x8>)
 80089ba:	6818      	ldr	r0, [r3, #0]
 80089bc:	4770      	bx	lr
 80089be:	bf00      	nop
 80089c0:	20000078 	.word	0x20000078

080089c4 <__libc_init_array>:
 80089c4:	b570      	push	{r4, r5, r6, lr}
 80089c6:	4d0d      	ldr	r5, [pc, #52]	; (80089fc <__libc_init_array+0x38>)
 80089c8:	4c0d      	ldr	r4, [pc, #52]	; (8008a00 <__libc_init_array+0x3c>)
 80089ca:	1b64      	subs	r4, r4, r5
 80089cc:	10a4      	asrs	r4, r4, #2
 80089ce:	2600      	movs	r6, #0
 80089d0:	42a6      	cmp	r6, r4
 80089d2:	d109      	bne.n	80089e8 <__libc_init_array+0x24>
 80089d4:	4d0b      	ldr	r5, [pc, #44]	; (8008a04 <__libc_init_array+0x40>)
 80089d6:	4c0c      	ldr	r4, [pc, #48]	; (8008a08 <__libc_init_array+0x44>)
 80089d8:	f000 f866 	bl	8008aa8 <_init>
 80089dc:	1b64      	subs	r4, r4, r5
 80089de:	10a4      	asrs	r4, r4, #2
 80089e0:	2600      	movs	r6, #0
 80089e2:	42a6      	cmp	r6, r4
 80089e4:	d105      	bne.n	80089f2 <__libc_init_array+0x2e>
 80089e6:	bd70      	pop	{r4, r5, r6, pc}
 80089e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80089ec:	4798      	blx	r3
 80089ee:	3601      	adds	r6, #1
 80089f0:	e7ee      	b.n	80089d0 <__libc_init_array+0xc>
 80089f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80089f6:	4798      	blx	r3
 80089f8:	3601      	adds	r6, #1
 80089fa:	e7f2      	b.n	80089e2 <__libc_init_array+0x1e>
 80089fc:	08008ae4 	.word	0x08008ae4
 8008a00:	08008ae4 	.word	0x08008ae4
 8008a04:	08008ae4 	.word	0x08008ae4
 8008a08:	08008ae8 	.word	0x08008ae8

08008a0c <__retarget_lock_acquire_recursive>:
 8008a0c:	4770      	bx	lr

08008a0e <__retarget_lock_release_recursive>:
 8008a0e:	4770      	bx	lr

08008a10 <_free_r>:
 8008a10:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a12:	2900      	cmp	r1, #0
 8008a14:	d044      	beq.n	8008aa0 <_free_r+0x90>
 8008a16:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a1a:	9001      	str	r0, [sp, #4]
 8008a1c:	2b00      	cmp	r3, #0
 8008a1e:	f1a1 0404 	sub.w	r4, r1, #4
 8008a22:	bfb8      	it	lt
 8008a24:	18e4      	addlt	r4, r4, r3
 8008a26:	f7ff ffa3 	bl	8008970 <__malloc_lock>
 8008a2a:	4a1e      	ldr	r2, [pc, #120]	; (8008aa4 <_free_r+0x94>)
 8008a2c:	9801      	ldr	r0, [sp, #4]
 8008a2e:	6813      	ldr	r3, [r2, #0]
 8008a30:	b933      	cbnz	r3, 8008a40 <_free_r+0x30>
 8008a32:	6063      	str	r3, [r4, #4]
 8008a34:	6014      	str	r4, [r2, #0]
 8008a36:	b003      	add	sp, #12
 8008a38:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a3c:	f7ff bf9e 	b.w	800897c <__malloc_unlock>
 8008a40:	42a3      	cmp	r3, r4
 8008a42:	d908      	bls.n	8008a56 <_free_r+0x46>
 8008a44:	6825      	ldr	r5, [r4, #0]
 8008a46:	1961      	adds	r1, r4, r5
 8008a48:	428b      	cmp	r3, r1
 8008a4a:	bf01      	itttt	eq
 8008a4c:	6819      	ldreq	r1, [r3, #0]
 8008a4e:	685b      	ldreq	r3, [r3, #4]
 8008a50:	1949      	addeq	r1, r1, r5
 8008a52:	6021      	streq	r1, [r4, #0]
 8008a54:	e7ed      	b.n	8008a32 <_free_r+0x22>
 8008a56:	461a      	mov	r2, r3
 8008a58:	685b      	ldr	r3, [r3, #4]
 8008a5a:	b10b      	cbz	r3, 8008a60 <_free_r+0x50>
 8008a5c:	42a3      	cmp	r3, r4
 8008a5e:	d9fa      	bls.n	8008a56 <_free_r+0x46>
 8008a60:	6811      	ldr	r1, [r2, #0]
 8008a62:	1855      	adds	r5, r2, r1
 8008a64:	42a5      	cmp	r5, r4
 8008a66:	d10b      	bne.n	8008a80 <_free_r+0x70>
 8008a68:	6824      	ldr	r4, [r4, #0]
 8008a6a:	4421      	add	r1, r4
 8008a6c:	1854      	adds	r4, r2, r1
 8008a6e:	42a3      	cmp	r3, r4
 8008a70:	6011      	str	r1, [r2, #0]
 8008a72:	d1e0      	bne.n	8008a36 <_free_r+0x26>
 8008a74:	681c      	ldr	r4, [r3, #0]
 8008a76:	685b      	ldr	r3, [r3, #4]
 8008a78:	6053      	str	r3, [r2, #4]
 8008a7a:	440c      	add	r4, r1
 8008a7c:	6014      	str	r4, [r2, #0]
 8008a7e:	e7da      	b.n	8008a36 <_free_r+0x26>
 8008a80:	d902      	bls.n	8008a88 <_free_r+0x78>
 8008a82:	230c      	movs	r3, #12
 8008a84:	6003      	str	r3, [r0, #0]
 8008a86:	e7d6      	b.n	8008a36 <_free_r+0x26>
 8008a88:	6825      	ldr	r5, [r4, #0]
 8008a8a:	1961      	adds	r1, r4, r5
 8008a8c:	428b      	cmp	r3, r1
 8008a8e:	bf04      	itt	eq
 8008a90:	6819      	ldreq	r1, [r3, #0]
 8008a92:	685b      	ldreq	r3, [r3, #4]
 8008a94:	6063      	str	r3, [r4, #4]
 8008a96:	bf04      	itt	eq
 8008a98:	1949      	addeq	r1, r1, r5
 8008a9a:	6021      	streq	r1, [r4, #0]
 8008a9c:	6054      	str	r4, [r2, #4]
 8008a9e:	e7ca      	b.n	8008a36 <_free_r+0x26>
 8008aa0:	b003      	add	sp, #12
 8008aa2:	bd30      	pop	{r4, r5, pc}
 8008aa4:	20000998 	.word	0x20000998

08008aa8 <_init>:
 8008aa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008aaa:	bf00      	nop
 8008aac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aae:	bc08      	pop	{r3}
 8008ab0:	469e      	mov	lr, r3
 8008ab2:	4770      	bx	lr

08008ab4 <_fini>:
 8008ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ab6:	bf00      	nop
 8008ab8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aba:	bc08      	pop	{r3}
 8008abc:	469e      	mov	lr, r3
 8008abe:	4770      	bx	lr
