Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date             : Fri Dec 30 09:28:10 2016
| Host             : pedro-nvme running 64-bit Ubuntu 16.10
| Command          : report_power -file ./results/post_route_power.rpt
| Design           : top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 2.602  |
| Dynamic (W)              | 2.403  |
| Device Static (W)        | 0.200  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 55.0   |
| Junction Temperature (C) | 55.0   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.249 |        6 |       --- |             --- |
| Slice Logic             |     0.006 |    34276 |       --- |             --- |
|   LUT as Logic          |     0.004 |     1638 |     53200 |            3.08 |
|   Register              |     0.001 |    17351 |    106400 |           16.31 |
|   CARRY4                |    <0.001 |      114 |     13300 |            0.86 |
|   LUT as Shift Register |    <0.001 |    12862 |     17400 |           73.92 |
|   Others                |     0.000 |     1404 |       --- |             --- |
| Signals                 |     0.008 |    30964 |       --- |             --- |
| Block RAM               |     0.632 |      128 |       140 |           91.43 |
| MMCM                    |     0.106 |        1 |         4 |           25.00 |
| DSPs                    |     0.000 |      192 |       220 |           87.27 |
| XADC                    |     0.002 |        1 |       --- |             --- |
| PS7                     |     1.400 |        1 |       --- |             --- |
| Static Power            |     0.200 |          |           |                 |
| Total                   |     2.602 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.884 |       0.855 |      0.029 |
| Vccaux    |       1.800 |     0.081 |       0.059 |      0.023 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.001 |       0.000 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.054 |       0.041 |      0.013 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.761 |       0.718 |      0.043 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------+-----------------------------------------------------------+-----------------+
| Clock                | Domain                                                    | Constraint (ns) |
+----------------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0           | system_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| clk_fpga_0           | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| clk_out200_clk_wiz_0 | instance_name/inst/clk_out200_clk_wiz_0                   |             5.0 |
| clkfbout_clk_wiz_0   | instance_name/inst/clkfbout_clk_wiz_0                     |            10.0 |
+----------------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| top                                              |     2.403 |
|   gen_code_label[0].heater_inst                  |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[10].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[11].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[12].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[13].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[14].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[15].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[16].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[17].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[18].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[19].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[1].heater_inst                  |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[20].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[21].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[22].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[23].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[24].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[25].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[26].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[27].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[28].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[29].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[2].heater_inst                  |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[30].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[31].heater_inst                 |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[3].heater_inst                  |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[4].heater_inst                  |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[5].heater_inst                  |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[6].heater_inst                  |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[7].heater_inst                  |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[8].heater_inst                  |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   gen_code_label[9].heater_inst                  |     0.027 |
|     dsp_0                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_1                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_2                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_3                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_4                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     dsp_5                                        |    <0.001 |
|       U0                                         |    <0.001 |
|         i_synth                                  |    <0.001 |
|           i_synth_option.i_synth_model           |    <0.001 |
|             opt_7series.i_uniwrap                |    <0.001 |
|     lfsr_check_inst                              |    <0.001 |
|       lfsr_inst                                  |     0.000 |
|     lfsr_gen_inst                                |    <0.001 |
|       lfsr_inst                                  |    <0.001 |
|     sp_bram_0                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_1                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_2                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     sp_bram_3                                    |     0.005 |
|       U0                                         |     0.005 |
|         inst_blk_mem_gen                         |     0.005 |
|           gnbram.gnativebmg.native_blk_mem_gen   |     0.005 |
|             valid.cstr                           |     0.005 |
|               ramloop[0].ram.r                   |     0.005 |
|                 prim_noinit.ram                  |     0.005 |
|     srl32_0                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_1                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_2                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_3                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_4                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|     srl32_5                                      |     0.001 |
|       U0                                         |     0.001 |
|         i_synth                                  |     0.001 |
|           i_bb_inst                              |     0.001 |
|   instance_name                                  |     0.107 |
|     inst                                         |     0.107 |
|   system_i                                       |     1.418 |
|     axi_gpio_0                                   |     0.001 |
|       U0                                         |     0.001 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         gpio_core_1                              |    <0.001 |
|     axi_gpio_1                                   |     0.003 |
|       U0                                         |     0.003 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         gpio_core_1                              |     0.003 |
|           Dual.INPUT_DOUBLE_REGS5                |     0.001 |
|     processing_system7_0                         |     1.401 |
|       inst                                       |     1.401 |
|     ps7_0_axi_periph                             |     0.008 |
|       s00_couplers                               |     0.007 |
|         auto_pc                                  |     0.007 |
|           inst                                   |     0.007 |
|             gen_axilite.gen_b2s_conv.axilite_b2s |     0.007 |
|               RD.ar_channel_0                    |     0.001 |
|                 ar_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               RD.r_channel_0                     |     0.001 |
|                 rd_data_fifo_0                   |    <0.001 |
|                 transaction_fifo_0               |    <0.001 |
|               SI_REG                             |     0.003 |
|                 ar_pipe                          |    <0.001 |
|                 aw_pipe                          |    <0.001 |
|                 b_pipe                           |    <0.001 |
|                 r_pipe                           |    <0.001 |
|               WR.aw_channel_0                    |    <0.001 |
|                 aw_cmd_fsm_0                     |    <0.001 |
|                 cmd_translator_0                 |    <0.001 |
|                   incr_cmd_0                     |    <0.001 |
|                   wrap_cmd_0                     |    <0.001 |
|               WR.b_channel_0                     |    <0.001 |
|                 bid_fifo_0                       |    <0.001 |
|                 bresp_fifo_0                     |    <0.001 |
|       xbar                                       |     0.001 |
|         inst                                     |     0.001 |
|           gen_sasd.crossbar_sasd_0               |     0.001 |
|             addr_arbiter_inst                    |    <0.001 |
|             gen_decerr.decerr_slave_inst         |    <0.001 |
|             reg_slice_r                          |    <0.001 |
|             splitter_ar                          |    <0.001 |
|             splitter_aw                          |    <0.001 |
|     rst_ps7_0_100M                               |    <0.001 |
|       U0                                         |    <0.001 |
|         EXT_LPF                                  |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT              |    <0.001 |
|         SEQ                                      |    <0.001 |
|           SEQ_COUNTER                            |    <0.001 |
|     xadc_wiz_0                                   |     0.004 |
|       inst                                       |     0.004 |
|         AXI_LITE_IPIF_I                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                     |    <0.001 |
|             I_DECODER                            |    <0.001 |
|         AXI_XADC_CORE_I                          |     0.003 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I     |    <0.001 |
|         SOFT_RESET_I                             |    <0.001 |
+--------------------------------------------------+-----------+


