INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/imem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/plus2adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module plus2adder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sl1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/mux_2x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/dmem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/pc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/imem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/regfile_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sl1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/mux_2x1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2x1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/sign_extend_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/control_unit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Datum/Computer_Architecture_Project/project_1/project_1.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
