<Report type="Counter">
  <Element name="90080001" counts="1">
    <Testname name="XCHIP_BASE::Sample_VCCCont" type="Fail" port="0" />
  </Element>
  <Element name="90100001" counts="3">
    <Testname name="XCHIP_BASE::Sample_Shops" type="Fail" port="0" />
    <Testname name="XSRAM_STARTUP::sram_shops_dpin_LD" type="Fail" port="4" />
    <Testname name="XSRAM_STARTUP::sram_shops_dpin_UD" type="Fail" port="4" />
  </Element>
  <Element name="99020026" counts="2">
    <Testname name="XSRAM_HDC_D3::BFNR_Test" type="Pass" port="1" />
    <Testname name="XSRAM_HDC_D3::BFNR_Test" type="Fail" port="0" />
  </Element>
  <Element name="99150001" counts="2">
    <Testname name="XSRAM_STARTUP::sram_shops_dpin_LD" type="Pass" port="1" />
    <Testname name="XSRAM_STARTUP::sram_shops_dpin_UD" type="Pass" port="1" />
  </Element>
  <Element name="90150001" counts="2">
    <Testname name="XSRAM_STARTUP::sram_shops_dpin_LD" type="Fail" port="5" />
    <Testname name="XSRAM_STARTUP::sram_shops_dpin_UD" type="Fail" port="5" />
  </Element>
  <Element name="90150003" counts="2">
    <Testname name="XSRAM_STARTUP::sram_shops_dpin_LD" type="Fail" port="6" />
    <Testname name="XSRAM_STARTUP::sram_shops_dpin_UD" type="Fail" port="6" />
  </Element>
  <Element name="99130008" counts="2">
    <Testname name="XSRAM_STARTUP::all_other_shops_LD" type="Pass" port="1" />
    <Testname name="XSRAM_STARTUP::all_other_shops_UD" type="Pass" port="1" />
  </Element>
  <Element name="90130008" counts="2">
    <Testname name="XSRAM_STARTUP::all_other_shops_LD" type="Fail" port="4" />
    <Testname name="XSRAM_STARTUP::all_other_shops_UD" type="Fail" port="4" />
  </Element>
  <Element name="90130009" counts="2">
    <Testname name="XSRAM_STARTUP::all_other_shops_LD" type="Fail" port="5" />
    <Testname name="XSRAM_STARTUP::all_other_shops_UD" type="Fail" port="5" />
  </Element>
  <Element name="90130010" counts="2">
    <Testname name="XSRAM_STARTUP::all_other_shops_LD" type="Fail" port="6" />
    <Testname name="XSRAM_STARTUP::all_other_shops_UD" type="Fail" port="6" />
  </Element>
  <Element name="99130003" counts="1">
    <Testname name="XSRAM_STARTUP::ddr_ioboundary_shops_UD" type="Pass" port="1" />
  </Element>
  <Element name="90130002" counts="2">
    <Testname name="XSRAM_STARTUP::ddr_ioboundary_shops_LD" type="Fail" port="4" />
    <Testname name="XSRAM_STARTUP::ddr_ioboundary_shops_UD" type="Fail" port="4" />
  </Element>
  <Element name="90130003" counts="2">
    <Testname name="XSRAM_STARTUP::ddr_ioboundary_shops_LD" type="Fail" port="5" />
    <Testname name="XSRAM_STARTUP::ddr_ioboundary_shops_UD" type="Fail" port="5" />
  </Element>
  <Element name="90130004" counts="2">
    <Testname name="XSRAM_STARTUP::ddr_ioboundary_shops_LD" type="Fail" port="6" />
    <Testname name="XSRAM_STARTUP::ddr_ioboundary_shops_UD" type="Fail" port="6" />
  </Element>
  <Element name="99130038" counts="2">
    <Testname name="XSRAM_STARTUP::LYA_shops_LD" type="Pass" port="1" />
    <Testname name="XSRAM_STARTUP::LYA_shops_UD" type="Pass" port="1" />
  </Element>
  <Element name="90130038" counts="2">
    <Testname name="XSRAM_STARTUP::LYA_shops_LD" type="Fail" port="4" />
    <Testname name="XSRAM_STARTUP::LYA_shops_UD" type="Fail" port="4" />
  </Element>
  <Element name="90130039" counts="2">
    <Testname name="XSRAM_STARTUP::LYA_shops_LD" type="Fail" port="5" />
    <Testname name="XSRAM_STARTUP::LYA_shops_UD" type="Fail" port="5" />
  </Element>
  <Element name="90130040" counts="2">
    <Testname name="XSRAM_STARTUP::LYA_shops_LD" type="Fail" port="6" />
    <Testname name="XSRAM_STARTUP::LYA_shops_UD" type="Fail" port="6" />
  </Element>
  <Element name="99130011" counts="2">
    <Testname name="XSRAM_STARTUP::edm_shops_LD" type="Pass" port="1" />
    <Testname name="XSRAM_STARTUP::edm_shops_UD" type="Pass" port="1" />
  </Element>
  <Element name="90130011" counts="2">
    <Testname name="XSRAM_STARTUP::edm_shops_LD" type="Fail" port="4" />
    <Testname name="XSRAM_STARTUP::edm_shops_UD" type="Fail" port="4" />
  </Element>
  <Element name="90130012" counts="2">
    <Testname name="XSRAM_STARTUP::edm_shops_LD" type="Fail" port="5" />
    <Testname name="XSRAM_STARTUP::edm_shops_UD" type="Fail" port="5" />
  </Element>
  <Element name="90130013" counts="2">
    <Testname name="XSRAM_STARTUP::edm_shops_LD" type="Fail" port="6" />
    <Testname name="XSRAM_STARTUP::edm_shops_UD" type="Fail" port="6" />
  </Element>
  <Element name="99130051" counts="2">
    <Testname name="XSRAM_STARTUP::PLL_outpins_shops_LD" type="Pass" port="1" />
    <Testname name="XSRAM_STARTUP::PLL_outpins_shops_UD" type="Pass" port="1" />
  </Element>
  <Element name="90130051" counts="2">
    <Testname name="XSRAM_STARTUP::PLL_outpins_shops_LD" type="Fail" port="4" />
    <Testname name="XSRAM_STARTUP::PLL_outpins_shops_UD" type="Fail" port="4" />
  </Element>
  <Element name="90130052" counts="2">
    <Testname name="XSRAM_STARTUP::PLL_outpins_shops_LD" type="Fail" port="5" />
    <Testname name="XSRAM_STARTUP::PLL_outpins_shops_UD" type="Fail" port="5" />
  </Element>
  <Element name="90130053" counts="2">
    <Testname name="XSRAM_STARTUP::PLL_outpins_shops_LD" type="Fail" port="6" />
    <Testname name="XSRAM_STARTUP::PLL_outpins_shops_UD" type="Fail" port="6" />
  </Element>
  <Element name="99130054" counts="2">
    <Testname name="XSRAM_STARTUP::PLL_inpins_shops_LD" type="Pass" port="1" />
    <Testname name="XSRAM_STARTUP::PLL_inpins_shops_UD" type="Pass" port="1" />
  </Element>
  <Element name="90130054" counts="2">
    <Testname name="XSRAM_STARTUP::PLL_inpins_shops_LD" type="Fail" port="4" />
    <Testname name="XSRAM_STARTUP::PLL_inpins_shops_UD" type="Fail" port="4" />
  </Element>
  <Element name="90130055" counts="2">
    <Testname name="XSRAM_STARTUP::PLL_inpins_shops_LD" type="Fail" port="5" />
    <Testname name="XSRAM_STARTUP::PLL_inpins_shops_UD" type="Fail" port="5" />
  </Element>
  <Element name="90130056" counts="2">
    <Testname name="XSRAM_STARTUP::PLL_inpins_shops_LD" type="Fail" port="6" />
    <Testname name="XSRAM_STARTUP::PLL_inpins_shops_UD" type="Fail" port="6" />
  </Element>
  <Element name="99150011" counts="2">
    <Testname name="XSRAM_STARTUP::sram_shops_kmpin_LD" type="Pass" port="1" />
    <Testname name="XSRAM_STARTUP::sram_shops_kmpin_UD" type="Pass" port="1" />
  </Element>
  <Element name="90100011" counts="2">
    <Testname name="XSRAM_STARTUP::sram_shops_kmpin_LD" type="Fail" port="4" />
    <Testname name="XSRAM_STARTUP::sram_shops_kmpin_UD" type="Fail" port="4" />
  </Element>
  <Element name="90150011" counts="2">
    <Testname name="XSRAM_STARTUP::sram_shops_kmpin_LD" type="Fail" port="5" />
    <Testname name="XSRAM_STARTUP::sram_shops_kmpin_UD" type="Fail" port="5" />
  </Element>
  <Element name="90150013" counts="2">
    <Testname name="XSRAM_STARTUP::sram_shops_kmpin_LD" type="Fail" port="6" />
    <Testname name="XSRAM_STARTUP::sram_shops_kmpin_UD" type="Fail" port="6" />
  </Element>
  <Element name="90080056" counts="1">
    <Testname name="XSRAM_STARTUP::vccg_cont_test_50mV" type="Fail" port="0" />
  </Element>
  <Element name="99080056" counts="1">
    <Testname name="XSRAM_STARTUP::vccg_cont_test_50mV" type="Pass" port="1" />
  </Element>
  <Element name="90080009" counts="3">
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_100mV" type="Fail" port="0" />
    <Testname name="XSRAM_STARTUP::vcc_cont_test_50mV" type="Fail" port="0" />
    <Testname name="XSRAM_STARTUP::vcc_cont_test_50mV_hot" type="Fail" port="0" />
  </Element>
  <Element name="99080009" counts="3">
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_100mV" type="Pass" port="1" />
    <Testname name="XSRAM_STARTUP::vcc_cont_test_50mV" type="Pass" port="1" />
    <Testname name="XSRAM_STARTUP::vcc_cont_test_50mV_hot" type="Pass" port="1" />
  </Element>
  <Element name="90080020" counts="2">
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_50mV" type="Fail" port="0" />
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_50mV_hot" type="Fail" port="0" />
  </Element>
  <Element name="99080020" counts="2">
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_50mV" type="Pass" port="1" />
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_50mV_hot" type="Pass" port="1" />
  </Element>
  <Element name="90300005" counts="1">
    <Testname name="XSRAM_STARTUP::CRES_n10mA" type="Fail" port="0" />
  </Element>
  <Element name="99300001" counts="1">
    <Testname name="XSRAM_STARTUP::CRES_n10mA" type="Pass" port="1" />
  </Element>
  <Element name="90300001" counts="1">
    <Testname name="XSRAM_STARTUP::CRES_n10mA" type="Fail" port="2" />
  </Element>
  <Element name="90300002" counts="1">
    <Testname name="XSRAM_STARTUP::CRES_n10mA" type="Fail" port="3" />
  </Element>
  <Element name="90300004" counts="1">
    <Testname name="XSRAM_STARTUP::CRES_n10mA" type="Fail" port="4" />
  </Element>
  <Element name="90080004" counts="1">
    <Testname name="XSRAM_STARTUP::vccgact_cont_test_50mV" type="Fail" port="0" />
  </Element>
  <Element name="99080004" counts="1">
    <Testname name="XSRAM_STARTUP::vccgact_cont_test_50mV" type="Pass" port="1" />
  </Element>
  <Element name="90910004" counts="1">
    <Testname name="XSRAM_STARTUP::vccgact_cont_test_50mV" type="Fail" port="-2" />
  </Element>
  <Element name="90910056" counts="1">
    <Testname name="XSRAM_STARTUP::vccg_cont_test_50mV" type="Fail" port="-2" />
  </Element>
  <Element name="90080027" counts="1">
    <Testname name="XSRAM_STARTUP::vccg_sicc_600mV_test" type="Fail" port="0" />
  </Element>
  <Element name="99080027" counts="1">
    <Testname name="XSRAM_STARTUP::vccg_sicc_600mV_test" type="Pass" port="1" />
  </Element>
  <Element name="90920027" counts="1">
    <Testname name="XSRAM_STARTUP::vccg_sicc_600mV_test" type="Fail" port="-2" />
  </Element>
  <Element name="90080028" counts="1">
    <Testname name="XSRAM_STARTUP::vccg_sicc_nom_test" type="Fail" port="0" />
  </Element>
  <Element name="99080028" counts="1">
    <Testname name="XSRAM_STARTUP::vccg_sicc_nom_test" type="Pass" port="1" />
  </Element>
  <Element name="90920028" counts="1">
    <Testname name="XSRAM_STARTUP::vccg_sicc_nom_test" type="Fail" port="-2" />
  </Element>
  <Element name="99130047" counts="1">
    <Testname name="XSRAM_STARTUP::vccg_sicc_1p1V_test" type="Pass" port="1" />
  </Element>
  <Element name="90130047" counts="2">
    <Testname name="XSRAM_STARTUP::vccg_sicc_1p1V_test" type="Fail" port="0" />
    <Testname name="XSRAM_STARTUP::vccg_sicc_1p1V_test" type="Fail" port="-2" />
  </Element>
  <Element name="90350001" counts="1">
    <Testname name="XSRAM_STARTUP::TAP_test" type="Fail" port="0" />
  </Element>
  <Element name="99350001" counts="1">
    <Testname name="XSRAM_STARTUP::TAP_test" type="Pass" port="1" />
  </Element>
  <Element name="90970009" counts="2">
    <Testname name="XSRAM_STARTUP::vcc_cont_test_50mV" type="Fail" port="-2" />
    <Testname name="XSRAM_STARTUP::vcc_cont_test_50mV_hot" type="Fail" port="-2" />
  </Element>
  <Element name="99080010" counts="2">
    <Testname name="XSRAM_STARTUP::vcc_cont_test_200mV" type="Pass" port="1" />
    <Testname name="XSRAM_STARTUP::vcc_cont_test_200mV_hot" type="Pass" port="1" />
  </Element>
  <Element name="90080010" counts="2">
    <Testname name="XSRAM_STARTUP::vcc_cont_test_200mV" type="Fail" port="0" />
    <Testname name="XSRAM_STARTUP::vcc_cont_test_200mV_hot" type="Fail" port="0" />
  </Element>
  <Element name="90970010" counts="2">
    <Testname name="XSRAM_STARTUP::vcc_cont_test_200mV" type="Fail" port="-2" />
    <Testname name="XSRAM_STARTUP::vcc_cont_test_200mV_hot" type="Fail" port="-2" />
  </Element>
  <Element name="90970020" counts="2">
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_50mV" type="Fail" port="-2" />
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_50mV_hot" type="Fail" port="-2" />
  </Element>
  <Element name="90970021" counts="2">
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_200mV" type="Fail" port="-2" />
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_200mV_hot" type="Fail" port="-2" />
  </Element>
  <Element name="90080021" counts="2">
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_200mV" type="Fail" port="0" />
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_200mV_hot" type="Fail" port="0" />
  </Element>
  <Element name="99080021" counts="2">
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_200mV" type="Pass" port="1" />
    <Testname name="XSRAM_STARTUP::vcc2_cont_test_200mV_hot" type="Pass" port="1" />
  </Element>
  <Element name="90920024" counts="1">
    <Testname name="XSRAM_STARTUP::vcc_sicc_sleep_600mV_test" type="Fail" port="-2" />
  </Element>
  <Element name="90080024" counts="1">
    <Testname name="XSRAM_STARTUP::vcc_sicc_sleep_600mV_test" type="Fail" port="0" />
  </Element>
  <Element name="99080024" counts="1">
    <Testname name="XSRAM_STARTUP::vcc_sicc_sleep_600mV_test" type="Pass" port="1" />
  </Element>
  <Element name="90920026" counts="1">
    <Testname name="XSRAM_STARTUP::vcc_sicc_sleep_800mV_test" type="Fail" port="-2" />
  </Element>
  <Element name="90080026" counts="1">
    <Testname name="XSRAM_STARTUP::vcc_sicc_sleep_800mV_test" type="Fail" port="0" />
  </Element>
  <Element name="99080026" counts="1">
    <Testname name="XSRAM_STARTUP::vcc_sicc_sleep_800mV_test" type="Pass" port="1" />
  </Element>
  <Element name="90180001" counts="1">
    <Testname name="XSRAM_STARTUP::sicc_vcc_sleep_nom_test" type="Fail" port="0" />
  </Element>
  <Element name="99180001" counts="1">
    <Testname name="XSRAM_STARTUP::sicc_vcc_sleep_nom_test" type="Pass" port="1" />
  </Element>
  <Element name="90920025" counts="1">
    <Testname name="XSRAM_STARTUP::sicc_vcc_sleep_nom_test" type="Fail" port="-2" />
  </Element>
  <Element name="90920029" counts="1">
    <Testname name="XSRAM_STARTUP::vcc2_sicc_sleep_600mV_test" type="Fail" port="-2" />
  </Element>
  <Element name="90080029" counts="1">
    <Testname name="XSRAM_STARTUP::vcc2_sicc_sleep_600mV_test" type="Fail" port="0" />
  </Element>
  <Element name="99080029" counts="1">
    <Testname name="XSRAM_STARTUP::vcc2_sicc_sleep_600mV_test" type="Pass" port="1" />
  </Element>
  <Element name="90920031" counts="1">
    <Testname name="XSRAM_STARTUP::vcc2_sicc_sleep_800mV_test" type="Fail" port="-2" />
  </Element>
  <Element name="90080031" counts="1">
    <Testname name="XSRAM_STARTUP::vcc2_sicc_sleep_800mV_test" type="Fail" port="0" />
  </Element>
  <Element name="99080031" counts="1">
    <Testname name="XSRAM_STARTUP::vcc2_sicc_sleep_800mV_test" type="Pass" port="1" />
  </Element>
  <Element name="90920030" counts="1">
    <Testname name="XSRAM_STARTUP::sicc_vcc2_sleep_nom_test" type="Fail" port="-2" />
  </Element>
  <Element name="90180003" counts="1">
    <Testname name="XSRAM_STARTUP::sicc_vcc2_sleep_nom_test" type="Fail" port="0" />
  </Element>
  <Element name="99180003" counts="1">
    <Testname name="XSRAM_STARTUP::sicc_vcc2_sleep_nom_test" type="Pass" port="1" />
  </Element>
  <Element name="90410009" counts="1">
    <Testname name="XSRAM_STARTUP::chain_pbist0_ins_chain" type="Fail" port="0" />
  </Element>
  <Element name="99410009" counts="1">
    <Testname name="XSRAM_STARTUP::chain_pbist0_ins_chain" type="Pass" port="1" />
  </Element>
  <Element name="90410010" counts="1">
    <Testname name="XSRAM_STARTUP::chain_pbist0_obs_chain" type="Fail" port="0" />
  </Element>
  <Element name="99410010" counts="1">
    <Testname name="XSRAM_STARTUP::chain_pbist0_obs_chain" type="Pass" port="1" />
  </Element>
  <Element name="90410011" counts="1">
    <Testname name="XSRAM_STARTUP::chain_stokl_all_ru_test_top" type="Fail" port="0" />
  </Element>
  <Element name="99410011" counts="1">
    <Testname name="XSRAM_STARTUP::chain_stokl_all_ru_test_top" type="Pass" port="1" />
  </Element>
  <Element name="90410012" counts="1">
    <Testname name="XSRAM_STARTUP::chain_stokl_lower_ru_test_top" type="Fail" port="0" />
  </Element>
  <Element name="99410012" counts="1">
    <Testname name="XSRAM_STARTUP::chain_stokl_lower_ru_test_top" type="Pass" port="1" />
  </Element>
  <Element name="90410013" counts="1">
    <Testname name="XSRAM_STARTUP::chain_stokl_upper_ru_test_top" type="Fail" port="0" />
  </Element>
  <Element name="99410013" counts="1">
    <Testname name="XSRAM_STARTUP::chain_stokl_upper_ru_test_top" type="Pass" port="1" />
  </Element>
  <Element name="90200001" counts="1">
    <Testname name="XSRAM_STARTUP::pbist_0_clkm00_default_test" type="Fail" port="0" />
  </Element>
  <Element name="99200001" counts="1">
    <Testname name="XSRAM_STARTUP::pbist_0_clkm00_default_test" type="Pass" port="1" />
  </Element>
  <Element name="90200003" counts="1">
    <Testname name="XSRAM_STARTUP::pbist_0_clkm01_scanfx8x4_diagnostic_test" type="Fail" port="0" />
  </Element>
  <Element name="99200003" counts="1">
    <Testname name="XSRAM_STARTUP::pbist_0_clkm01_scanfx8x4_diagnostic_test" type="Pass" port="1" />
  </Element>
  <Element name="90950001" counts="1">
    <Testname name="XSRAM_STARTUP::ilih_test" type="Fail" port="-2" />
  </Element>
  <Element name="90090001" counts="1">
    <Testname name="XSRAM_STARTUP::ilih_test" type="Fail" port="0" />
  </Element>
  <Element name="99090001" counts="1">
    <Testname name="XSRAM_STARTUP::ilih_test" type="Pass" port="1" />
  </Element>
  <Element name="90950002" counts="1">
    <Testname name="XSRAM_STARTUP::ilil_test" type="Fail" port="-2" />
  </Element>
  <Element name="90090002" counts="1">
    <Testname name="XSRAM_STARTUP::ilil_test" type="Fail" port="0" />
  </Element>
  <Element name="99090002" counts="1">
    <Testname name="XSRAM_STARTUP::ilil_test" type="Pass" port="1" />
  </Element>
</Report>