$date
	Sun Feb 15 10:55:27 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module regfile_tb $end
$var wire 32 ! rd2 [31:0] $end
$var wire 32 " rd1 [31:0] $end
$var reg 1 # clk $end
$var reg 5 $ rd [4:0] $end
$var reg 5 % rs1 [4:0] $end
$var reg 5 & rs2 [4:0] $end
$var reg 32 ' wd [31:0] $end
$var reg 1 ( we $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 5 ) rd [4:0] $end
$var wire 5 * rs1 [4:0] $end
$var wire 5 + rs2 [4:0] $end
$var wire 32 , wd [31:0] $end
$var wire 1 ( we $end
$var wire 32 - rd2 [31:0] $end
$var wire 32 . rd1 [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
0(
b0 '
b0 &
b0 %
b0 $
0#
b0 "
b0 !
$end
#5
1#
#10
0#
1(
b1000011 '
b1000011 ,
b1 $
b1 )
#15
1#
#20
0#
b1000101 '
b1000101 ,
b11 $
b11 )
#25
1#
#30
b1000011 "
b1000011 .
0#
b1 %
b1 *
0(
#35
1#
#40
b1000101 !
b1000101 -
0#
b11 &
b11 +
#45
1#
#50
0#
#55
1#
#60
0#
