{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1422127941747 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1422127941748 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 24 14:32:21 2015 " "Processing started: Sat Jan 24 14:32:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1422127941748 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1422127941748 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cache_design -c cache_design " "Command: quartus_map --read_settings_files=on --write_settings_files=off cache_design -c cache_design" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1422127941748 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1422127943456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-rtl " "Found design unit 1: memory-rtl" {  } { { "vhdl/memory.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/memory.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422127945248 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "vhdl/memory.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/memory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422127945248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422127945248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memory_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/memory_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_tb-behaviour " "Found design unit 1: memory_tb-behaviour" {  } { { "vhdl/memory_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/memory_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422127945254 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_tb " "Found entity 1: memory_tb" {  } { { "vhdl/memory_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/memory_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422127945254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422127945254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-arch " "Found design unit 1: cache-arch" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422127945259 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422127945259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422127945259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl/cache_tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422127945262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_sram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_sram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_SRAM-arch " "Found design unit 1: cache_SRAM-arch" {  } { { "vhdl/cache_SRAM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_SRAM.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422127945266 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_SRAM " "Found entity 1: cache_SRAM" {  } { { "vhdl/cache_SRAM.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_SRAM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422127945266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422127945266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_sram_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl/cache_sram_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache_SRAM_tb-behavior " "Found design unit 1: cache_SRAM_tb-behavior" {  } { { "vhdl/cache_SRAM_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_SRAM_tb.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422127945269 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache_SRAM_tb " "Found entity 1: cache_SRAM_tb" {  } { { "vhdl/cache_SRAM_tb.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache_SRAM_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1422127945269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422127945269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/memory_hierarchy.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl/memory_hierarchy.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422127945272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl/cache_fsm.vhd 0 0 " "Found 0 design units, including 0 entities, in source file vhdl/cache_fsm.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1422127945275 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cache " "Elaborating entity \"cache\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1422127945407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_SRAM cache_SRAM:tag_SRAM " "Elaborating entity \"cache_SRAM\" for hierarchy \"cache_SRAM:tag_SRAM\"" {  } { { "vhdl/cache.vhd" "tag_SRAM" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422127945555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache_SRAM cache_SRAM:word_zero_SRAM " "Elaborating entity \"cache_SRAM\" for hierarchy \"cache_SRAM:word_zero_SRAM\"" {  } { { "vhdl/cache.vhd" "word_zero_SRAM" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1422127945584 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[0\] GND " "Pin \"s_readdata\[0\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[1\] GND " "Pin \"s_readdata\[1\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[2\] GND " "Pin \"s_readdata\[2\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[3\] GND " "Pin \"s_readdata\[3\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[4\] GND " "Pin \"s_readdata\[4\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[5\] GND " "Pin \"s_readdata\[5\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[6\] GND " "Pin \"s_readdata\[6\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[7\] GND " "Pin \"s_readdata\[7\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[8\] GND " "Pin \"s_readdata\[8\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[9\] GND " "Pin \"s_readdata\[9\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[10\] GND " "Pin \"s_readdata\[10\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[11\] GND " "Pin \"s_readdata\[11\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[12\] GND " "Pin \"s_readdata\[12\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[13\] GND " "Pin \"s_readdata\[13\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[14\] GND " "Pin \"s_readdata\[14\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[15\] GND " "Pin \"s_readdata\[15\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[16\] GND " "Pin \"s_readdata\[16\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[17\] GND " "Pin \"s_readdata\[17\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[18\] GND " "Pin \"s_readdata\[18\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[19\] GND " "Pin \"s_readdata\[19\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[20\] GND " "Pin \"s_readdata\[20\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[21\] GND " "Pin \"s_readdata\[21\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[22\] GND " "Pin \"s_readdata\[22\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[23\] GND " "Pin \"s_readdata\[23\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[24\] GND " "Pin \"s_readdata\[24\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[25\] GND " "Pin \"s_readdata\[25\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[26\] GND " "Pin \"s_readdata\[26\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[27\] GND " "Pin \"s_readdata\[27\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[28\] GND " "Pin \"s_readdata\[28\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[29\] GND " "Pin \"s_readdata\[29\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[30\] GND " "Pin \"s_readdata\[30\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s_readdata\[31\] GND " "Pin \"s_readdata\[31\]\" is stuck at GND" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|s_readdata[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "m_read VCC " "Pin \"m_read\" is stuck at VCC" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1422127949385 "|cache|m_read"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1422127949385 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1422127949663 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1422127950233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1422127952297 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127952297 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[0\] " "No output dependent on input pin \"m_readdata\[0\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[1\] " "No output dependent on input pin \"m_readdata\[1\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[2\] " "No output dependent on input pin \"m_readdata\[2\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[3\] " "No output dependent on input pin \"m_readdata\[3\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[4\] " "No output dependent on input pin \"m_readdata\[4\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[5\] " "No output dependent on input pin \"m_readdata\[5\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[6\] " "No output dependent on input pin \"m_readdata\[6\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[7\] " "No output dependent on input pin \"m_readdata\[7\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[8\] " "No output dependent on input pin \"m_readdata\[8\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[9\] " "No output dependent on input pin \"m_readdata\[9\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[10\] " "No output dependent on input pin \"m_readdata\[10\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[11\] " "No output dependent on input pin \"m_readdata\[11\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[12\] " "No output dependent on input pin \"m_readdata\[12\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[13\] " "No output dependent on input pin \"m_readdata\[13\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[14\] " "No output dependent on input pin \"m_readdata\[14\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[15\] " "No output dependent on input pin \"m_readdata\[15\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[16\] " "No output dependent on input pin \"m_readdata\[16\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[17\] " "No output dependent on input pin \"m_readdata\[17\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[18\] " "No output dependent on input pin \"m_readdata\[18\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[19\] " "No output dependent on input pin \"m_readdata\[19\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[20\] " "No output dependent on input pin \"m_readdata\[20\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[21\] " "No output dependent on input pin \"m_readdata\[21\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[22\] " "No output dependent on input pin \"m_readdata\[22\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[23\] " "No output dependent on input pin \"m_readdata\[23\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[24\] " "No output dependent on input pin \"m_readdata\[24\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[25\] " "No output dependent on input pin \"m_readdata\[25\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[26\] " "No output dependent on input pin \"m_readdata\[26\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[27\] " "No output dependent on input pin \"m_readdata\[27\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[28\] " "No output dependent on input pin \"m_readdata\[28\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[29\] " "No output dependent on input pin \"m_readdata\[29\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[30\] " "No output dependent on input pin \"m_readdata\[30\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "m_readdata\[31\] " "No output dependent on input pin \"m_readdata\[31\]\"" {  } { { "vhdl/cache.vhd" "" { Text "C:/Users/lorenlugosch/Comp_arch_lab/assignment_1/vhdl/cache.vhd" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1422127953735 "|cache|m_readdata[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1422127953735 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "278 " "Implemented 278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1422127953740 ""} { "Info" "ICUT_CUT_TM_OPINS" "99 " "Implemented 99 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1422127953740 ""} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Implemented 78 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1422127953740 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1422127953740 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "571 " "Peak virtual memory: 571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1422127953773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 24 14:32:33 2015 " "Processing ended: Sat Jan 24 14:32:33 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1422127953773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1422127953773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1422127953773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1422127953773 ""}
