# CMAKE generated file: DO NOT EDIT!
# Generated by "Unix Makefiles" Generator, CMake Version 3.5

# compile C with /home/roboy/Downloads/gcc-linaro-arm-linux-gnueabihf-4.7-2012.12-20121214_linux/bin/arm-linux-gnueabihf-gcc
# compile CXX with /home/roboy/Downloads/gcc-linaro-arm-linux-gnueabihf-4.7-2012.12-20121214_linux/bin/arm-linux-gnueabihf-g++
C_FLAGS =  -g -Wall -Wextra -pedantic -std=c99 -pthread -O3 -DNDEBUG  

C_DEFINES = -DCONFIG_INCLUDE_MASND -DCONFIG_INCLUDE_PDO -DCONFIG_INCLUDE_SDO_ASND -DCONFIG_KERNELSTACK_DIRECTLINK -DCONFIG_USE_PCAP -DNMT_MAX_NODE_ID=0 -D_GNU_SOURCE -D_POSIX_C_SOURCE=200112L -Dsoc_cv_av

C_INCLUDES = -I/home/roboy/Downloads/openPowerLink/stack/include -I/home/roboy/Downloads/openPowerLink/contrib -I/home/roboy/Downloads/openPowerLink/apps/common/src -I/home/roboy/workspace/myoFPGA/myoFPGA_CN/ncurses_arm/include -I/home/roboy/workspace/myoFPGA/myoFPGA_CN/usr/include -I/home/roboy/workspace/myoFPGA/myoFPGA_CN/include -I/home/roboy/altera/16.1/embedded/ip/altera/hps/altera_hps/hwlib/soc_cv_av -I/home/roboy/altera/16.1/embedded/ip/altera/hps/altera_hps/hwlib/include -I/home/roboy/altera/16.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av -I/home/roboy/workspace/myoFPGA/myoFPGA_CN/../powerlink/output -I/home/roboy/Downloads/openPowerLink/stack/proj/linux/liboplkmndrv-pcap 

CXX_FLAGS =  -std=c++11 -O0 -g -O3 -DNDEBUG  

CXX_DEFINES = -DCONFIG_INCLUDE_MASND -DCONFIG_INCLUDE_PDO -DCONFIG_INCLUDE_SDO_ASND -DCONFIG_KERNELSTACK_DIRECTLINK -DCONFIG_USE_PCAP -DNMT_MAX_NODE_ID=0 -D_GNU_SOURCE -D_POSIX_C_SOURCE=200112L -Dsoc_cv_av

CXX_INCLUDES = -I/home/roboy/Downloads/openPowerLink/stack/include -I/home/roboy/Downloads/openPowerLink/contrib -I/home/roboy/Downloads/openPowerLink/apps/common/src -I/home/roboy/workspace/myoFPGA/myoFPGA_CN/ncurses_arm/include -I/home/roboy/workspace/myoFPGA/myoFPGA_CN/usr/include -I/home/roboy/workspace/myoFPGA/myoFPGA_CN/include -I/home/roboy/altera/16.1/embedded/ip/altera/hps/altera_hps/hwlib/soc_cv_av -I/home/roboy/altera/16.1/embedded/ip/altera/hps/altera_hps/hwlib/include -I/home/roboy/altera/16.1/embedded/ip/altera/hps/altera_hps/hwlib/include/soc_cv_av -I/home/roboy/workspace/myoFPGA/myoFPGA_CN/../powerlink/output -I/home/roboy/Downloads/openPowerLink/stack/proj/linux/liboplkmndrv-pcap 

