{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 12 11:38:59 2006 " "Info: Processing started: Tue Dec 12 11:38:59 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t51_elektor -c ex25 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off t51_elektor -c ex25" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/bootrom.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/bootrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bootrom-SYN " "Info: Found design unit 1: bootrom-SYN" {  } { { "../rtl/FPGA/bootrom.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/bootrom.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 bootrom " "Info: Found entity 1: bootrom" {  } { { "../rtl/FPGA/bootrom.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/bootrom.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/rom_cyclone14k.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/rom_cyclone14k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_cyclone-SYN " "Info: Found design unit 1: rom_cyclone-SYN" {  } { { "../rtl/FPGA/rom_cyclone14k.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/rom_cyclone14k.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 rom_cyclone " "Info: Found entity 1: rom_cyclone" {  } { { "../rtl/FPGA/rom_cyclone14k.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/rom_cyclone14k.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 PS2Keyboard " "Info: Found entity 1: PS2Keyboard" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-e.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PS2Keyboard-rtl " "Info: Found design unit 1: PS2Keyboard-rtl" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitVGA/src/vidmem.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/unitVGA/src/vidmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vidmem-SYN " "Info: Found design unit 1: vidmem-SYN" {  } { { "../rtl/unitVGA/src/vidmem.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/vidmem.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 vidmem " "Info: Found entity 1: vidmem" {  } { { "../rtl/unitVGA/src/vidmem.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/vidmem.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitVGA/src/CGRAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/unitVGA/src/CGRAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cgram-SYN " "Info: Found design unit 1: cgram-SYN" {  } { { "../rtl/unitVGA/src/CGRAM.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/CGRAM.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 CGRAM " "Info: Found entity 1: CGRAM" {  } { { "../rtl/unitVGA/src/CGRAM.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/CGRAM.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitVGA/src/Grafikkarte-e.vhd 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/unitVGA/src/Grafikkarte-e.vhd" { { "Info" "ISGN_ENTITY_NAME" "1 Graphiccard " "Info: Found entity 1: Graphiccard" {  } { { "../rtl/unitVGA/src/Grafikkarte-e.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-e.vhd" 23 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/unitVGA/src/Grafikkarte-a.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file ../rtl/unitVGA/src/Grafikkarte-a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Graphiccard-rtl " "Info: Found design unit 1: Graphiccard-rtl" {  } { { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_defines.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ../rtl/Ethernet/OC/eth_defines.v" {  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_clockgen.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_clockgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_clockgen " "Info: Found entity 1: eth_clockgen" {  } { { "../rtl/Ethernet/OC/eth_clockgen.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_clockgen.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_crc.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_crc.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_crc " "Info: Found entity 1: eth_crc" {  } { { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 82 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_fifo.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_fifo " "Info: Found entity 1: eth_fifo" {  } { { "../rtl/Ethernet/OC/eth_fifo.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_fifo.v" 65 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_maccontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_maccontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_maccontrol " "Info: Found entity 1: eth_maccontrol" {  } { { "../rtl/Ethernet/OC/eth_maccontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_maccontrol.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_macstatus.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_macstatus.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_macstatus " "Info: Found entity 1: eth_macstatus" {  } { { "../rtl/Ethernet/OC/eth_macstatus.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_macstatus.v" 118 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_miim.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_miim.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_miim " "Info: Found entity 1: eth_miim" {  } { { "../rtl/Ethernet/OC/eth_miim.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_miim.v" 89 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_outputcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_outputcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_outputcontrol " "Info: Found entity 1: eth_outputcontrol" {  } { { "../rtl/Ethernet/OC/eth_outputcontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_outputcontrol.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_random.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_random.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_random " "Info: Found entity 1: eth_random" {  } { { "../rtl/Ethernet/OC/eth_random.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_random.v" 85 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_receivecontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_receivecontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_receivecontrol " "Info: Found entity 1: eth_receivecontrol" {  } { { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_receivecontrol.v" 83 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_register.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_register " "Info: Found entity 1: eth_register" {  } { { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 80 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_registers.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_registers " "Info: Found entity 1: eth_registers" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 172 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_rxaddrcheck.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_rxaddrcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxaddrcheck " "Info: Found entity 1: eth_rxaddrcheck" {  } { { "../rtl/Ethernet/OC/eth_rxaddrcheck.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxaddrcheck.v" 74 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_rxcounters.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_rxcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxcounters " "Info: Found entity 1: eth_rxcounters" {  } { { "../rtl/Ethernet/OC/eth_rxcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxcounters.v" 89 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_rxethmac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_rxethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxethmac " "Info: Found entity 1: eth_rxethmac" {  } { { "../rtl/Ethernet/OC/eth_rxethmac.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxethmac.v" 114 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_rxstatem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_rxstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_rxstatem " "Info: Found entity 1: eth_rxstatem" {  } { { "../rtl/Ethernet/OC/eth_rxstatem.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxstatem.v" 92 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_shiftreg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_shiftreg " "Info: Found entity 1: eth_shiftreg" {  } { { "../rtl/Ethernet/OC/eth_shiftreg.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_shiftreg.v" 81 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_transmitcontrol.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_transmitcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_transmitcontrol " "Info: Found entity 1: eth_transmitcontrol" {  } { { "../rtl/Ethernet/OC/eth_transmitcontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_transmitcontrol.v" 89 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_txcounters.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_txcounters.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txcounters " "Info: Found entity 1: eth_txcounters" {  } { { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_txethmac.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_txethmac.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txethmac " "Info: Found entity 1: eth_txethmac" {  } { { "../rtl/Ethernet/OC/eth_txethmac.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txethmac.v" 100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_txstatem.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_txstatem.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_txstatem " "Info: Found entity 1: eth_txstatem" {  } { { "../rtl/Ethernet/OC/eth_txstatem.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txstatem.v" 93 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_wishbone.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_wishbone.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_wishbone " "Info: Found entity 1: eth_wishbone" {  } { { "../rtl/Ethernet/OC/eth_wishbone.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_wishbone.v" 257 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/OC/eth_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../rtl/Ethernet/OC/eth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 eth_top " "Info: Found entity 1: eth_top" {  } { { "../rtl/Ethernet/OC/eth_top.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_top.v" 244 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/altpll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "../rtl/FPGA/altpll0.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/altpll0.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "../rtl/FPGA/altpll0.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/altpll0.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/InputSync.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/InputSync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InputSync-rtl " "Info: Found design unit 1: InputSync-rtl" {  } { { "../rtl/FPGA/InputSync.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/InputSync.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 InputSync " "Info: Found entity 1: InputSync" {  } { { "../rtl/FPGA/InputSync.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/InputSync.vhd" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/eth_spram_256x32.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/Ethernet/eth_spram_256x32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eth_spram_256x32-SYN " "Info: Found design unit 1: eth_spram_256x32-SYN" {  } { { "../rtl/Ethernet/eth_spram_256x32.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/eth_spram_256x32.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 eth_spram_256x32 " "Info: Found entity 1: eth_spram_256x32" {  } { { "../rtl/Ethernet/eth_spram_256x32.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/eth_spram_256x32.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/Ethernet_RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/Ethernet/Ethernet_RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ethernet_ram-SYN " "Info: Found design unit 1: ethernet_ram-SYN" {  } { { "../rtl/Ethernet/Ethernet_RAM.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_RAM.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Ethernet_RAM " "Info: Found entity 1: Ethernet_RAM" {  } { { "../rtl/Ethernet/Ethernet_RAM.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_RAM.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_Pack.vhd 2 0 " "Info: Found 2 design units, including 0 entities, in source file ../rtl/T51_Pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Pack " "Info: Found design unit 1: T51_Pack" {  } { { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Pack.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 T51_Pack-body " "Info: Found design unit 2: T51_Pack-body" {  } { { "../rtl/T51_Pack.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Pack.vhd" 406 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_UART.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_UART.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_UART-rtl " "Info: Found design unit 1: T51_UART-rtl" {  } { { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_UART.vhd" 81 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_UART " "Info: Found entity 1: T51_UART" {  } { { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_UART.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_ALU-rtl " "Info: Found design unit 1: T51_ALU-rtl" {  } { { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 84 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_ALU " "Info: Found entity 1: T51_ALU" {  } { { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_Glue.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_Glue.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Glue-rtl " "Info: Found design unit 1: T51_Glue-rtl" {  } { { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd" 131 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_Glue " "Info: Found entity 1: T51_Glue" {  } { { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_MD.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_MD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_MD-rtl " "Info: Found design unit 1: T51_MD-rtl" {  } { { "../rtl/T51_MD.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_MD.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_MD " "Info: Found entity 1: T51_MD" {  } { { "../rtl/T51_MD.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_MD.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_Port.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_Port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_Port-rtl " "Info: Found design unit 1: T51_Port-rtl" {  } { { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_Port " "Info: Found entity 1: T51_Port" {  } { { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 55 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_RAM-rtl " "Info: Found design unit 1: T51_RAM-rtl" {  } { { "../rtl/T51_RAM.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_RAM.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_RAM " "Info: Found entity 1: T51_RAM" {  } { { "../rtl/T51_RAM.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_RAM.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_TC01.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_TC01.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_TC01-rtl " "Info: Found design unit 1: T51_TC01-rtl" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC01.vhd" 84 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_TC01 " "Info: Found entity 1: T51_TC01" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC01.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51_TC2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51_TC2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_TC2-rtl " "Info: Found design unit 1: T51_TC2-rtl" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC2.vhd" 82 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_TC2 " "Info: Found entity 1: T51_TC2" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC2.vhd" 53 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/iram_cyclone.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/iram_cyclone.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 iram_cyclone-SYN " "Info: Found design unit 1: iram_cyclone-SYN" {  } { { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/iram_cyclone.vhd" 56 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 iram_cyclone " "Info: Found entity 1: iram_cyclone" {  } { { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/iram_cyclone.vhd" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/T51_RAM_altera.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/T51_RAM_altera.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51_RAM_Altera-rtl " "Info: Found design unit 1: T51_RAM_Altera-rtl" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51_RAM_Altera " "Info: Found entity 1: T51_RAM_Altera" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/T51.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/T51.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T51-rtl " "Info: Found design unit 1: T51-rtl" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 91 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T51 " "Info: Found entity 1: T51" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 57 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/sevenseg_if.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/sevenseg_if.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg_if-RTL " "Info: Found design unit 1: sevenseg_if-RTL" {  } { { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/sevenseg_if.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg_if " "Info: Found entity 1: sevenseg_if" {  } { { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/sevenseg_if.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/Ethernet/Ethernet_verilog.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/Ethernet/Ethernet_verilog.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ethernet-rtl " "Info: Found design unit 1: Ethernet-rtl" {  } { { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 Ethernet " "Info: Found entity 1: Ethernet" {  } { { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/T8052_flash.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/T8052_flash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T8052-rtl " "Info: Found design unit 1: T8052-rtl" {  } { { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 124 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T8052 " "Info: Found entity 1: T8052" {  } { { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../rtl/FPGA/T8052_Toplevel_Flash.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../rtl/FPGA/T8052_Toplevel_Flash.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T8052_Toplevel-RTL " "Info: Found design unit 1: T8052_Toplevel-RTL" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 96 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 T8052_Toplevel " "Info: Found entity 1: T8052_Toplevel" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 19 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "T8052_Toplevel " "Info: Elaborating entity \"T8052_Toplevel\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "XRAM_CYC_s T8052_Toplevel_Flash.vhd(149) " "Warning (10036): Verilog HDL or VHDL warning at T8052_Toplevel_Flash.vhd(149): object \"XRAM_CYC_s\" assigned a value but never read" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 149 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll0 altpll0:\\use_dll:dll " "Info: Elaborating entity \"altpll0\" for hierarchy \"altpll0:\\use_dll:dll\"" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "\\use_dll:dll" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 168 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/altpll.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/altpll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Info: Found entity 1: altpll" {  } { { "altpll.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altpll.tdf" 365 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll0:\\use_dll:dll\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll0:\\use_dll:dll\|altpll:altpll_component\"" {  } { { "../rtl/FPGA/altpll0.vhd" "altpll_component" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/altpll0.vhd" 133 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll0:\\use_dll:dll\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll0:\\use_dll:dll\|altpll:altpll_component\"" {  } { { "../rtl/FPGA/altpll0.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/altpll0.vhd" 133 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T8052 T8052:u0 " "Info: Elaborating entity \"T8052\" for hierarchy \"T8052:u0\"" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "u0" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 183 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "RAM_Cycle T8052_flash.vhd(291) " "Warning (10036): Verilog HDL or VHDL warning at T8052_flash.vhd(291): object \"RAM_Cycle\" assigned a value but never read" {  } { { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 291 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bootrom T8052:u0\|bootrom:\\int:boot_rom " "Info: Elaborating entity \"bootrom\" for hierarchy \"T8052:u0\|bootrom:\\int:boot_rom\"" {  } { { "../rtl/FPGA/T8052_flash.vhd" "\\int:boot_rom" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 423 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/altsyncram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/altsyncram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram " "Info: Found entity 1: altsyncram" {  } { { "altsyncram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 426 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\"" {  } { { "../rtl/FPGA/bootrom.vhd" "altsyncram_component" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/bootrom.vhd" 80 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\"" {  } { { "../rtl/FPGA/bootrom.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/bootrom.vhd" 80 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ph71.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ph71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ph71 " "Info: Found entity 1: altsyncram_ph71" {  } { { "db/altsyncram_ph71.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_ph71.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ph71 T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated " "Info: Elaborating entity \"altsyncram_ph71\" for hierarchy \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6bl2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_6bl2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6bl2 " "Info: Found entity 1: altsyncram_6bl2" {  } { { "db/altsyncram_6bl2.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_6bl2.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6bl2 T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|altsyncram_6bl2:altsyncram1 " "Info: Elaborating entity \"altsyncram_6bl2\" for hierarchy \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|altsyncram_6bl2:altsyncram1\"" {  } { { "db/altsyncram_ph71.tdf" "altsyncram1" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_ph71.tdf" 34 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WCDB_CDB_LESS_INI_CONTENT" "5120 4845 " "Warning: Memory depth value (5120) in design file differs from memory depth value (4845) in Memory Initialization File -- setting initial value for remaining addresses to 0" {  } { { "db/altsyncram_6bl2.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_6bl2.tdf" 60 2 0 } }  } 0 0 "Memory depth value (%1!d!) in design file differs from memory depth value (%2!d!) in Memory Initialization File -- setting initial value for remaining addresses to 0" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_fga.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_fga.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_fga " "Info: Found entity 1: decode_fga" {  } { { "db/decode_fga.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/decode_fga.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_fga T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|altsyncram_6bl2:altsyncram1\|decode_fga:decode4 " "Info: Elaborating entity \"decode_fga\" for hierarchy \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|altsyncram_6bl2:altsyncram1\|decode_fga:decode4\"" {  } { { "db/altsyncram_6bl2.tdf" "decode4" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_6bl2.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_fga T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|altsyncram_6bl2:altsyncram1\|decode_fga:decode_a " "Info: Elaborating entity \"decode_fga\" for hierarchy \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|altsyncram_6bl2:altsyncram1\|decode_fga:decode_a\"" {  } { { "db/altsyncram_6bl2.tdf" "decode_a" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_6bl2.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vab.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_vab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vab " "Info: Found entity 1: mux_vab" {  } { { "db/mux_vab.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/mux_vab.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vab T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|altsyncram_6bl2:altsyncram1\|mux_vab:mux6 " "Info: Elaborating entity \"mux_vab\" for hierarchy \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|altsyncram_6bl2:altsyncram1\|mux_vab:mux6\"" {  } { { "db/altsyncram_6bl2.tdf" "mux6" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_6bl2.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd 3 1 " "Info: Found 3 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_mod_ram_rom_pack " "Info: Found design unit 1: sld_mod_ram_rom_pack" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sld_mod_ram_rom-rtl " "Info: Found design unit 2: sld_mod_ram_rom-rtl" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 72 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_mod_ram_rom " "Info: Found entity 1: sld_mod_ram_rom" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ph71.tdf" "mgl_prim2" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_ph71.tdf" 35 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_ph71.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_ph71.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_rom_sr-INFO_REG " "Info: Found design unit 1: sld_rom_sr-INFO_REG" {  } { { "../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_rom_sr " "Info: Found entity 1: sld_rom_sr" {  } { { "../../../quartus60/libraries/megafunctions/sld_rom_sr.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_rom_sr.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 635 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Elaborated megafunction instantiation \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\", which is child of megafunction instantiation \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_mod_ram_rom.vhd" 635 -1 0 } } { "db/altsyncram_ph71.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_ph71.tdf" 35 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Info: Instantiated megafunction \"T8052:u0\|bootrom:\\int:boot_rom\|altsyncram:altsyncram_component\|altsyncram_ph71:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000 " "Info: Parameter \"CVALUE\" = \"00000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Info: Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1112493908 " "Info: Parameter \"NODE_NAME\" = \"1112493908\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 5120 " "Info: Parameter \"NUMWORDS\" = \"5120\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 8 " "Info: Parameter \"WIDTH_WORD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 13 " "Info: Parameter \"WIDTHAD\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "db/altsyncram_ph71.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_ph71.tdf" 35 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51 T8052:u0\|T51:core51 " "Info: Elaborating entity \"T51\" for hierarchy \"T8052:u0\|T51:core51\"" {  } { { "../rtl/FPGA/T8052_flash.vhd" "core51" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 447 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "Do_ACC_Wr T51.vhd(201) " "Warning (10036): Verilog HDL or VHDL warning at T51.vhd(201): object \"Do_ACC_Wr\" assigned a value but never read" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_ALU T8052:u0\|T51:core51\|T51_ALU:alu " "Info: Elaborating entity \"T51_ALU\" for hierarchy \"T8052:u0\|T51:core51\|T51_ALU:alu\"" {  } { { "../rtl/T51.vhd" "alu" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 1147 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_MD T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md " "Info: Elaborating entity \"T51_MD\" for hierarchy \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\"" {  } { { "../rtl/T51_ALU.vhd" "md" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 503 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_RAM_Altera T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram " "Info: Elaborating entity \"T51_RAM_Altera\" for hierarchy \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\"" {  } { { "../rtl/T51.vhd" "\\Altera_MODEL:ram" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 1210 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "iram_cyclone T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM " "Info: Elaborating entity \"iram_cyclone\" for hierarchy \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "IRAM" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 149 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/alt3pram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/alt3pram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt3pram " "Info: Found entity 1: alt3pram" {  } { { "alt3pram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt3pram.tdf" 97 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt3pram T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component " "Info: Elaborating entity \"alt3pram\" for hierarchy \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\"" {  } { { "../rtl/FPGA/iram_cyclone.vhd" "alt3pram_component" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/iram_cyclone.vhd" 104 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component " "Info: Elaborated megafunction instantiation \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\"" {  } { { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/iram_cyclone.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/altdpram.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/altdpram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altdpram " "Info: Found entity 1: altdpram" {  } { { "altdpram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altdpram.tdf" 165 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 " "Info: Elaborating entity \"altdpram\" for hierarchy \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\"" {  } { { "alt3pram.tdf" "altdpram_component1" { Text "c:/altera/quartus60/libraries/megafunctions/alt3pram.tdf" 184 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1 T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component " "Info: Elaborated megafunction instantiation \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\", which is child of megafunction instantiation \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\"" {  } { { "alt3pram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/alt3pram.tdf" 184 2 0 } } { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/iram_cyclone.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component " "Info: Instantiated megafunction \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Info: Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Info: Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt3pram " "Info: Parameter \"lpm_type\" = \"alt3pram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a OFF " "Info: Parameter \"outdata_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b OFF " "Info: Parameter \"outdata_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_a OFF " "Info: Parameter \"rdaddress_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_b OFF " "Info: Parameter \"rdaddress_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_a INCLOCK " "Info: Parameter \"rdaddress_reg_a\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_b INCLOCK " "Info: Parameter \"rdaddress_reg_b\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_a OFF " "Info: Parameter \"rdcontrol_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b OFF " "Info: Parameter \"rdcontrol_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_a INCLOCK " "Info: Parameter \"rdcontrol_reg_a\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b INCLOCK " "Info: Parameter \"rdcontrol_reg_b\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Info: Parameter \"width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 8 " "Info: Parameter \"widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr OFF " "Info: Parameter \"write_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_reg INCLOCK " "Info: Parameter \"write_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/iram_cyclone.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\"" {  } { { "altdpram.tdf" "ram_block" { Text "c:/altera/quartus60/libraries/megafunctions/altdpram.tdf" 183 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component " "Info: Elaborated megafunction instantiation \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\", which is child of megafunction instantiation \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\"" {  } { { "altdpram.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/altdpram.tdf" 183 4 0 } } { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/iram_cyclone.vhd" 104 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component " "Info: Instantiated megafunction \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Info: Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Info: Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type alt3pram " "Info: Parameter \"lpm_type\" = \"alt3pram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a OFF " "Info: Parameter \"outdata_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b OFF " "Info: Parameter \"outdata_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Info: Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_a OFF " "Info: Parameter \"rdaddress_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr_b OFF " "Info: Parameter \"rdaddress_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_a INCLOCK " "Info: Parameter \"rdaddress_reg_a\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg_b INCLOCK " "Info: Parameter \"rdaddress_reg_b\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_a OFF " "Info: Parameter \"rdcontrol_aclr_a\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b OFF " "Info: Parameter \"rdcontrol_aclr_b\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_a INCLOCK " "Info: Parameter \"rdcontrol_reg_a\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b INCLOCK " "Info: Parameter \"rdcontrol_reg_b\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Info: Parameter \"width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 8 " "Info: Parameter \"widthad\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr OFF " "Info: Parameter \"write_aclr\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_reg INCLOCK " "Info: Parameter \"write_reg\" = \"INCLOCK\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } { { "../rtl/FPGA/iram_cyclone.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/iram_cyclone.vhd" 104 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_49p1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_49p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_49p1 " "Info: Found entity 1: altsyncram_49p1" {  } { { "db/altsyncram_49p1.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_49p1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_49p1 T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated " "Info: Elaborating entity \"altsyncram_49p1\" for hierarchy \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|iram_cyclone:IRAM\|alt3pram:alt3pram_component\|altdpram:altdpram_component1\|altsyncram:ram_block\|altsyncram_49p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_Glue T8052:u0\|T51_Glue:glue51 " "Info: Elaborating entity \"T51_Glue\" for hierarchy \"T8052:u0\|T51_Glue:glue51\"" {  } { { "../rtl/FPGA/T8052_flash.vhd" "glue51" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 478 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_Port T8052:u0\|T51_Port:tp0 " "Info: Elaborating entity \"T51_Port\" for hierarchy \"T8052:u0\|T51_Port:tp0\"" {  } { { "../rtl/FPGA/T8052_flash.vhd" "tp0" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 554 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_TC01 T8052:u0\|T51_TC01:tc01 " "Info: Elaborating entity \"T51_TC01\" for hierarchy \"T8052:u0\|T51_TC01:tc01\"" {  } { { "../rtl/FPGA/T8052_flash.vhd" "tc01" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 618 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_TC2 T8052:u0\|T51_TC2:tc2 " "Info: Elaborating entity \"T51_TC2\" for hierarchy \"T8052:u0\|T51_TC2:tc2\"" {  } { { "../rtl/FPGA/T8052_flash.vhd" "tc2" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 648 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T51_UART T8052:u0\|T51_UART:uart " "Info: Elaborating entity \"T51_UART\" for hierarchy \"T8052:u0\|T51_UART:uart\"" {  } { { "../rtl/FPGA/T8052_flash.vhd" "uart" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 677 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg_if T8052:u0\|sevenseg_if:\\use_7seg:SevSeg " "Info: Elaborating entity \"sevenseg_if\" for hierarchy \"T8052:u0\|sevenseg_if:\\use_7seg:SevSeg\"" {  } { { "../rtl/FPGA/T8052_flash.vhd" "\\use_7seg:SevSeg" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 705 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "mux:ones sevenseg_if.vhd(128) " "Warning (10542): VHDL Variable Declaration warning at sevenseg_if.vhd(128): used initial value expression for variable \"mux:ones\" because variable was never assigned a value" {  } { { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/sevenseg_if.vhd" 128 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0}
{ "Warning" "WVRFX_VRFC_INDEX_SIGNAL_NOT_WIDE_ENOUGH" "sevenseg_if.vhd(180) " "Warning (10027): Verilog HDL or VHDL warning at sevenseg_if.vhd(180): index signal is not wide enough to address all bits of range" {  } { { "../rtl/FPGA/sevenseg_if.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/sevenseg_if.vhd" 180 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at %1!s!: index signal is not wide enough to address all bits of range" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2Keyboard T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd " "Info: Elaborating entity \"PS2Keyboard\" for hierarchy \"T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\"" {  } { { "../rtl/FPGA/T8052_flash.vhd" "\\PS2:PS2Kbd" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 731 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputSync T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|InputSync:IS1 " "Info: Elaborating entity \"InputSync\" for hierarchy \"T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|InputSync:IS1\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "IS1" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 70 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ethernet T8052:u0\|Ethernet:\\Eth:enet " "Info: Elaborating entity \"Ethernet\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\"" {  } { { "../rtl/FPGA/T8052_flash.vhd" "\\Eth:enet" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 794 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_top T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1 " "Info: Elaborating entity \"eth_top\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\"" {  } { { "../rtl/Ethernet/Ethernet_verilog.vhd" "eth1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 162 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_miim T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_miim:miim1 " "Info: Elaborating entity \"eth_miim\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_miim:miim1\"" {  } { { "../rtl/Ethernet/OC/eth_top.v" "miim1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_top.v" 398 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_clockgen T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_miim:miim1\|eth_clockgen:clkgen " "Info: Elaborating entity \"eth_clockgen\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_miim:miim1\|eth_clockgen:clkgen\"" {  } { { "../rtl/Ethernet/OC/eth_miim.v" "clkgen" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_miim.v" 437 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_shiftreg T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_miim:miim1\|eth_shiftreg:shftrg " "Info: Elaborating entity \"eth_shiftreg\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_miim:miim1\|eth_shiftreg:shftrg\"" {  } { { "../rtl/Ethernet/OC/eth_miim.v" "shftrg" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_miim.v" 443 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "eth_shiftreg.v(124) " "Warning (10208): Verilog HDL Case Statement warning: implemented Verilog HDL full_case synthesis attribute at eth_shiftreg.v(124) -- differences between design synthesis and simulation may occur" {  } { { "../rtl/Ethernet/OC/eth_shiftreg.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_shiftreg.v" 124 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning: implemented Verilog HDL full_case synthesis attribute at %1!s! -- differences between design synthesis and simulation may occur" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_outputcontrol T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_miim:miim1\|eth_outputcontrol:outctrl " "Info: Elaborating entity \"eth_outputcontrol\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_miim:miim1\|eth_outputcontrol:outctrl\"" {  } { { "../rtl/Ethernet/OC/eth_miim.v" "outctrl" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_miim.v" 449 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_registers T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1 " "Info: Elaborating entity \"eth_registers\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\"" {  } { { "../rtl/Ethernet/OC/eth_top.v" "ethreg1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_top.v" 576 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "ResetTxCIrq_sync1 eth_registers.v(287) " "Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(287): object \"ResetTxCIrq_sync1\" assigned a value but never read" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "RXCTRL_Sel eth_registers.v(318) " "Warning (10036): Verilog HDL or VHDL warning at eth_registers.v(318): object \"RXCTRL_Sel\" assigned a value but never read" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 318 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:MODER_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:MODER_0\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "MODER_0" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 420 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:MODER_1 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:MODER_1\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "MODER_1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 429 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:MODER_2 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:MODER_2\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "MODER_2" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 438 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:INT_MASK_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:INT_MASK_0\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "INT_MASK_0" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 450 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:IPGT_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:IPGT_0\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "IPGT_0" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 462 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:IPGR1_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:IPGR1_0\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "IPGR1_0" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 474 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:PACKETLEN_1 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:PACKETLEN_1\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "PACKETLEN_1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 507 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:PACKETLEN_2 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:PACKETLEN_2\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "PACKETLEN_2" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 516 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:COLLCONF_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:COLLCONF_0\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "COLLCONF_0" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 536 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:COLLCONF_2 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:COLLCONF_2\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "COLLCONF_2" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 545 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:CTRLMODER_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:CTRLMODER_0\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "CTRLMODER_0" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 570 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:MIIMODER_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:MIIMODER_0\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "MIIMODER_0" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 582 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:MIIADDRESS_0 " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:MIIADDRESS_0\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "MIIADDRESS_0" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 633 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_register T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:MIIRX_DATA " "Info: Elaborating entity \"eth_register\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_registers:ethreg1\|eth_register:MIIRX_DATA\"" {  } { { "../rtl/Ethernet/OC/eth_registers.v" "MIIRX_DATA" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_registers.v" 676 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_maccontrol T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1 " "Info: Elaborating entity \"eth_maccontrol\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\"" {  } { { "../rtl/Ethernet/OC/eth_top.v" "maccontrol1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_top.v" 628 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_receivecontrol T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1 " "Info: Elaborating entity \"eth_receivecontrol\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_receivecontrol:receivecontrol1\"" {  } { { "../rtl/Ethernet/OC/eth_maccontrol.v" "receivecontrol1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_maccontrol.v" 260 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_transmitcontrol T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1 " "Info: Elaborating entity \"eth_transmitcontrol\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_maccontrol:maccontrol1\|eth_transmitcontrol:transmitcontrol1\"" {  } { { "../rtl/Ethernet/OC/eth_maccontrol.v" "transmitcontrol1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_maccontrol.v" 270 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txethmac T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1 " "Info: Elaborating entity \"eth_txethmac\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\"" {  } { { "../rtl/Ethernet/OC/eth_top.v" "txethmac1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_top.v" 673 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txcounters T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1 " "Info: Elaborating entity \"eth_txcounters\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txcounters:txcounters1\"" {  } { { "../rtl/Ethernet/OC/eth_txethmac.v" "txcounters1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txethmac.v" 450 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "ExcessiveDeferCnt eth_txcounters.v(134) " "Warning (10036): Verilog HDL or VHDL warning at eth_txcounters.v(134): object \"ExcessiveDeferCnt\" assigned a value but never read" {  } { { "../rtl/Ethernet/OC/eth_txcounters.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txcounters.v" 134 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_txstatem T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1 " "Info: Elaborating entity \"eth_txstatem\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_txstatem:txstatem1\"" {  } { { "../rtl/Ethernet/OC/eth_txethmac.v" "txstatem1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txethmac.v" 465 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_crc T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_crc:txcrc " "Info: Elaborating entity \"eth_crc\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_crc:txcrc\"" {  } { { "../rtl/Ethernet/OC/eth_txethmac.v" "txcrc" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txethmac.v" 485 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_random T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_random:random1 " "Info: Elaborating entity \"eth_random\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_txethmac:txethmac1\|eth_random:random1\"" {  } { { "../rtl/Ethernet/OC/eth_txethmac.v" "random1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txethmac.v" 490 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxethmac T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1 " "Info: Elaborating entity \"eth_rxethmac\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\"" {  } { { "../rtl/Ethernet/OC/eth_top.v" "rxethmac1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_top.v" 705 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxstatem T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxstatem:rxstatem1 " "Info: Elaborating entity \"eth_rxstatem\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxstatem:rxstatem1\"" {  } { { "../rtl/Ethernet/OC/eth_rxethmac.v" "rxstatem1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxethmac.v" 204 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxcounters T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1 " "Info: Elaborating entity \"eth_rxcounters\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxcounters:rxcounters1\"" {  } { { "../rtl/Ethernet/OC/eth_rxethmac.v" "rxcounters1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxethmac.v" 218 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_rxaddrcheck T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxaddrcheck:rxaddrcheck1 " "Info: Elaborating entity \"eth_rxaddrcheck\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_rxethmac:rxethmac1\|eth_rxaddrcheck:rxaddrcheck1\"" {  } { { "../rtl/Ethernet/OC/eth_rxethmac.v" "rxaddrcheck1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxethmac.v" 232 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_wishbone T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone " "Info: Elaborating entity \"eth_wishbone\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\"" {  } { { "../rtl/Ethernet/OC/eth_top.v" "wishbone" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_top.v" 942 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "ram_ce eth_wishbone.v(534) " "Warning (10036): Verilog HDL or VHDL warning at eth_wishbone.v(534): object \"ram_ce\" assigned a value but never read" {  } { { "../rtl/Ethernet/OC/eth_wishbone.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_wishbone.v" 534 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "ram_oe eth_wishbone.v(536) " "Warning (10036): Verilog HDL or VHDL warning at eth_wishbone.v(536): object \"ram_oe\" assigned a value but never read" {  } { { "../rtl/Ethernet/OC/eth_wishbone.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_wishbone.v" 536 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "debug eth_wishbone.v(549) " "Warning (10036): Verilog HDL or VHDL warning at eth_wishbone.v(549): object \"debug\" assigned a value but never read" {  } { { "../rtl/Ethernet/OC/eth_wishbone.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_wishbone.v" 549 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_spram_256x32 T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram " "Info: Elaborating entity \"eth_spram_256x32\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\"" {  } { { "../rtl/Ethernet/OC/eth_wishbone.v" "bd_ram" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_wishbone.v" 586 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\|altsyncram:altsyncram_component\"" {  } { { "../rtl/Ethernet/eth_spram_256x32.vhd" "altsyncram_component" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/eth_spram_256x32.vhd" 90 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\|altsyncram:altsyncram_component\"" {  } { { "../rtl/Ethernet/eth_spram_256x32.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/eth_spram_256x32.vhd" 90 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_11f1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_11f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_11f1 " "Info: Found entity 1: altsyncram_11f1" {  } { { "db/altsyncram_11f1.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_11f1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_11f1 T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\|altsyncram:altsyncram_component\|altsyncram_11f1:auto_generated " "Info: Elaborating entity \"altsyncram_11f1\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_spram_256x32:bd_ram\|altsyncram:altsyncram_component\|altsyncram_11f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_fifo T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_fifo:tx_fifo " "Info: Elaborating entity \"eth_fifo\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_fifo:tx_fifo\"" {  } { { "../rtl/Ethernet/OC/eth_wishbone.v" "tx_fifo" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_wishbone.v" 1229 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eth_macstatus T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1 " "Info: Elaborating entity \"eth_macstatus\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_macstatus:macstatus1\"" {  } { { "../rtl/Ethernet/OC/eth_top.v" "macstatus1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_top.v" 968 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ethernet_RAM T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM " "Info: Elaborating entity \"Ethernet_RAM\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\"" {  } { { "../rtl/Ethernet/Ethernet_verilog.vhd" "Eth_RAM" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 260 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\|altsyncram:altsyncram_component\"" {  } { { "../rtl/Ethernet/Ethernet_RAM.vhd" "altsyncram_component" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_RAM.vhd" 118 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\|altsyncram:altsyncram_component\"" {  } { { "../rtl/Ethernet/Ethernet_RAM.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_RAM.vhd" 118 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5dh2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5dh2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5dh2 " "Info: Found entity 1: altsyncram_5dh2" {  } { { "db/altsyncram_5dh2.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_5dh2.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5dh2 T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\|altsyncram:altsyncram_component\|altsyncram_5dh2:auto_generated " "Info: Elaborating entity \"altsyncram_5dh2\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\|altsyncram:altsyncram_component\|altsyncram_5dh2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_iga.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_iga.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_iga " "Info: Found entity 1: decode_iga" {  } { { "db/decode_iga.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/decode_iga.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_iga T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\|altsyncram:altsyncram_component\|altsyncram_5dh2:auto_generated\|decode_iga:decode2 " "Info: Elaborating entity \"decode_iga\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\|altsyncram:altsyncram_component\|altsyncram_5dh2:auto_generated\|decode_iga:decode2\"" {  } { { "db/altsyncram_5dh2.tdf" "decode2" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_5dh2.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_fcb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_fcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_fcb " "Info: Found entity 1: mux_fcb" {  } { { "db/mux_fcb.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/mux_fcb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_fcb T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\|altsyncram:altsyncram_component\|altsyncram_5dh2:auto_generated\|mux_fcb:mux4 " "Info: Elaborating entity \"mux_fcb\" for hierarchy \"T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\|altsyncram:altsyncram_component\|altsyncram_5dh2:auto_generated\|mux_fcb:mux4\"" {  } { { "db/altsyncram_5dh2.tdf" "mux4" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_5dh2.tdf" 62 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputSync InputSync:ISRxd " "Info: Elaborating entity \"InputSync\" for hierarchy \"InputSync:ISRxd\"" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "ISRxd" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 352 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Graphiccard Graphiccard:\\use_cg:GC " "Info: Elaborating entity \"Graphiccard\" for hierarchy \"Graphiccard:\\use_cg:GC\"" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "\\use_cg:GC" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 425 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "reset Grafikkarte-a.vhd(42) " "Warning (10036): Verilog HDL or VHDL warning at Grafikkarte-a.vhd(42): object \"reset\" assigned a value but never read" {  } { { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "enVRAMRd Grafikkarte-a.vhd(70) " "Warning (10036): Verilog HDL or VHDL warning at Grafikkarte-a.vhd(70): object \"enVRAMRd\" assigned a value but never read" {  } { { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 70 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VRFC_OBJECT_ASSIGNED_NOT_READ" "debug Grafikkarte-a.vhd(89) " "Warning (10036): Verilog HDL or VHDL warning at Grafikkarte-a.vhd(89): object \"debug\" assigned a value but never read" {  } { { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 89 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "CSVRAMB:max Grafikkarte-a.vhd(316) " "Warning (10542): VHDL Variable Declaration warning at Grafikkarte-a.vhd(316): used initial value expression for variable \"CSVRAMB:max\" because variable was never assigned a value" {  } { { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 316 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "MUXB:max Grafikkarte-a.vhd(335) " "Warning (10542): VHDL Variable Declaration warning at Grafikkarte-a.vhd(335): used initial value expression for variable \"MUXB:max\" because variable was never assigned a value" {  } { { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 335 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vidmem Graphiccard:\\use_cg:GC\|vidmem:RAM " "Info: Elaborating entity \"vidmem\" for hierarchy \"Graphiccard:\\use_cg:GC\|vidmem:RAM\"" {  } { { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "RAM" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 291 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component\"" {  } { { "../rtl/unitVGA/src/vidmem.vhd" "altsyncram_component" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/vidmem.vhd" 116 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component\"" {  } { { "../rtl/unitVGA/src/vidmem.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/vidmem.vhd" 116 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vfg2.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vfg2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vfg2 " "Info: Found entity 1: altsyncram_vfg2" {  } { { "db/altsyncram_vfg2.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_vfg2.tdf" 40 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vfg2 Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component\|altsyncram_vfg2:auto_generated " "Info: Elaborating entity \"altsyncram_vfg2\" for hierarchy \"Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component\|altsyncram_vfg2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_kga.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_kga.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_kga " "Info: Found entity 1: decode_kga" {  } { { "db/decode_kga.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/decode_kga.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_kga Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component\|altsyncram_vfg2:auto_generated\|decode_kga:decode2 " "Info: Elaborating entity \"decode_kga\" for hierarchy \"Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component\|altsyncram_vfg2:auto_generated\|decode_kga:decode2\"" {  } { { "db/altsyncram_vfg2.tdf" "decode2" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_vfg2.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_kga Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component\|altsyncram_vfg2:auto_generated\|decode_kga:decode_a " "Info: Elaborating entity \"decode_kga\" for hierarchy \"Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component\|altsyncram_vfg2:auto_generated\|decode_kga:decode_a\"" {  } { { "db/altsyncram_vfg2.tdf" "decode_a" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_vfg2.tdf" 59 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jcb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_jcb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jcb " "Info: Found entity 1: mux_jcb" {  } { { "db/mux_jcb.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/mux_jcb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jcb Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component\|altsyncram_vfg2:auto_generated\|mux_jcb:mux4 " "Info: Elaborating entity \"mux_jcb\" for hierarchy \"Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component\|altsyncram_vfg2:auto_generated\|mux_jcb:mux4\"" {  } { { "db/altsyncram_vfg2.tdf" "mux4" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_vfg2.tdf" 61 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CGRAM Graphiccard:\\use_cg:GC\|CGRAM:CG " "Info: Elaborating entity \"CGRAM\" for hierarchy \"Graphiccard:\\use_cg:GC\|CGRAM:CG\"" {  } { { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "CG" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 431 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Graphiccard:\\use_cg:GC\|CGRAM:CG\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Graphiccard:\\use_cg:GC\|CGRAM:CG\|altsyncram:altsyncram_component\"" {  } { { "../rtl/unitVGA/src/CGRAM.vhd" "altsyncram_component" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/CGRAM.vhd" 114 -1 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "Graphiccard:\\use_cg:GC\|CGRAM:CG\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"Graphiccard:\\use_cg:GC\|CGRAM:CG\|altsyncram:altsyncram_component\"" {  } { { "../rtl/unitVGA/src/CGRAM.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/CGRAM.vhd" 114 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2472.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2472.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2472 " "Info: Found entity 1: altsyncram_2472" {  } { { "db/altsyncram_2472.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_2472.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2472 Graphiccard:\\use_cg:GC\|CGRAM:CG\|altsyncram:altsyncram_component\|altsyncram_2472:auto_generated " "Info: Elaborating entity \"altsyncram_2472\" for hierarchy \"Graphiccard:\\use_cg:GC\|CGRAM:CG\|altsyncram:altsyncram_component\|altsyncram_2472:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/quartus60/libraries/megafunctions/altsyncram.tdf" 905 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "ByteCnt txcounters1 10 16 " "Warning: Port \"ByteCnt\" on the entity instantiation of \"txcounters1\" is connected to a signal of width 10. The formal width of the signal in the module is 16.  Extra bits will be left dangling without any fanout logic." {  } { { "../rtl/Ethernet/OC/eth_txethmac.v" "txcounters1" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txethmac.v" 450 -1 0 } }  } 0 0 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  Extra bits will be left dangling without any fanout logic." 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/sld_hub.vhd 6 2 " "Info: Found 6 design units, including 2 entities, in source file ../../../quartus60/libraries/megafunctions/sld_hub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HUB_PACK " "Info: Found design unit 1: HUB_PACK" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 JTAG_PACK " "Info: Found design unit 2: JTAG_PACK" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 63 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 sld_hub-rtl " "Info: Found design unit 3: sld_hub-rtl" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 167 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 sld_jtag_state_machine-rtl " "Info: Found design unit 4: sld_jtag_state_machine-rtl" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1133 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_hub " "Info: Found entity 1: sld_hub" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 99 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 sld_jtag_state_machine " "Info: Found entity 2: sld_jtag_state_machine" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1118 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 564 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/lpm_shiftreg.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/lpm_shiftreg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_shiftreg " "Info: Found entity 1: lpm_shiftreg" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_shiftreg.tdf" 37 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_shiftreg:jtag_ir_register\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 595 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/lpm_decode.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/lpm_decode.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode " "Info: Found entity 1: lpm_decode" {  } { { "lpm_decode.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_decode.tdf" 62 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|lpm_decode:instruction_decoder\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 684 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_ogi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_ogi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_ogi " "Info: Found entity 1: decode_ogi" {  } { { "db/decode_ogi.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/decode_ogi.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/sld_dffex.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/sld_dffex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sld_dffex-DFFEX " "Info: Found design unit 1: sld_dffex-DFFEX" {  } { { "../../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 sld_dffex " "Info: Found entity 1: sld_dffex" {  } { { "../../../quartus60/libraries/megafunctions/sld_dffex.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_dffex.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:RESET sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:RESET\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 763 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:IRSR sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:IRSR\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 842 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_dffex:\\GEN_IRF:1:IRF\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 910 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG sld_hub:sld_hub_inst " "Info: Elaborated megafunction instantiation \"sld_hub:sld_hub_inst\|sld_rom_sr:HUB_INFO_REG\", which is child of megafunction instantiation \"sld_hub:sld_hub_inst\"" {  } { { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 1018 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sld_hub:sld_hub_inst " "Info: Instantiated megafunction \"sld_hub:sld_hub_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_VERSION 1 " "Info: Parameter \"SLD_HUB_IP_VERSION\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_HUB_IP_MINOR_VERSION 3 " "Info: Parameter \"SLD_HUB_IP_MINOR_VERSION\" = \"3\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_COMMON_IP_VERSION 0 " "Info: Parameter \"SLD_COMMON_IP_VERSION\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODES 1 " "Info: Parameter \"N_NODES\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_SEL_BITS 1 " "Info: Parameter \"N_SEL_BITS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "N_NODE_IR_BITS 5 " "Info: Parameter \"N_NODE_IR_BITS\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_INFO 00001000000110000110111000000000 " "Info: Parameter \"NODE_INFO\" = \"00001000000110000110111000000000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "COMPILATION_MODE 0 " "Info: Parameter \"COMPILATION_MODE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEVICE_FAMILY Cyclone " "Info: Parameter \"DEVICE_FAMILY\" = \"Cyclone\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0}
{ "Info" "ICDB_SGATE_CDB_INFO_USING_PWRUP_DC" "T8052:u0\|T51_TC2:tc2\|E_r\[0\] High " "Info: Power-up level of register \"T8052:u0\|T51_TC2:tc2\|E_r\[0\]\" is not specified -- using power-up level of High to minimize register" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC2.vhd" 172 -1 0 } }  } 0 0 "Power-up level of register \"%1!s!\" is not specified -- using power-up level of %2!s! to minimize register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "T8052:u0\|T51_TC2:tc2\|E_r\[0\] data_in VCC " "Warning: Reduced register \"T8052:u0\|T51_TC2:tc2\|E_r\[0\]\" with stuck data_in port to stuck value VCC" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC2.vhd" 172 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Tmp3\[8\] data_in GND " "Warning: Reduced register \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|Tmp3\[8\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/T51_MD.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_MD.vhd" 92 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "T8052:u0\|T51_TC2:tc2\|Capture data_in GND " "Warning: Reduced register \"T8052:u0\|T51_TC2:tc2\|Capture\" with stuck data_in port to stuck value GND" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC2.vhd" 90 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|Rst_r_n T8052:u0\|T51_TC01:tc01\|I1_r\[0\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|Rst_r_n\" merged to single register \"T8052:u0\|T51_TC01:tc01\|I1_r\[0\]\"" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 169 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|I1_r\[0\] T8052:u0\|T51_TC01:tc01\|I0_r\[0\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|I1_r\[0\]\" merged to single register \"T8052:u0\|T51_TC01:tc01\|I0_r\[0\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|I0_r\[0\] T8052:u0\|T51_TC01:tc01\|T1_r\[0\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|I0_r\[0\]\" merged to single register \"T8052:u0\|T51_TC01:tc01\|T1_r\[0\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|T1_r\[0\] T8052:u0\|T51_TC01:tc01\|T0_r\[0\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|T1_r\[0\]\" merged to single register \"T8052:u0\|T51_TC01:tc01\|T0_r\[0\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|T0_r\[0\] T8052:u0\|T51_TC2:tc2\|T_r\[0\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|T0_r\[0\]\" merged to single register \"T8052:u0\|T51_TC2:tc2\|T_r\[0\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\|altsyncram:altsyncram_component\|altsyncram_5dh2:auto_generated\|address_reg_b\[0\] Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component\|altsyncram_vfg2:auto_generated\|address_reg_b\[2\] " "Info: Duplicate register \"T8052:u0\|Ethernet:\\Eth:enet\|Ethernet_RAM:Eth_RAM\|altsyncram:altsyncram_component\|altsyncram_5dh2:auto_generated\|address_reg_b\[0\]\" merged to single register \"Graphiccard:\\use_cg:GC\|vidmem:RAM\|altsyncram:altsyncram_component\|altsyncram_vfg2:auto_generated\|address_reg_b\[2\]\"" {  } { { "db/altsyncram_5dh2.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_5dh2.tdf" 57 15 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[0\] T8052:u0\|IO_Addr_r\[0\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[0\]\" merged to single register \"T8052:u0\|IO_Addr_r\[0\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[1\] T8052:u0\|IO_Addr_r\[1\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[1\]\" merged to single register \"T8052:u0\|IO_Addr_r\[1\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[2\] T8052:u0\|IO_Addr_r\[2\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[2\]\" merged to single register \"T8052:u0\|IO_Addr_r\[2\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[3\] T8052:u0\|IO_Addr_r\[3\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[3\]\" merged to single register \"T8052:u0\|IO_Addr_r\[3\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[4\] T8052:u0\|IO_Addr_r\[4\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[4\]\" merged to single register \"T8052:u0\|IO_Addr_r\[4\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[5\] T8052:u0\|IO_Addr_r\[5\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[5\]\" merged to single register \"T8052:u0\|IO_Addr_r\[5\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[6\] T8052:u0\|IO_Addr_r\[6\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_RAM_Altera:\\Altera_MODEL:ram\|Int_AddrA_r_i\[6\]\" merged to single register \"T8052:u0\|IO_Addr_r\[6\]\"" {  } { { "../rtl/FPGA/T51_RAM_altera.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T51_RAM_altera.vhd" 127 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|Ethernet:\\Eth:enet\|mux_sel_r\[1\] T8052:u0\|Ethernet:\\Eth:enet\|mux_sel_r\[0\] " "Info: Duplicate register \"T8052:u0\|Ethernet:\\Eth:enet\|mux_sel_r\[1\]\" merged to single register \"T8052:u0\|Ethernet:\\Eth:enet\|mux_sel_r\[0\]\"" {  } { { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 249 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|T0_r\[1\] T8052:u0\|T51_TC2:tc2\|T_r\[1\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|T0_r\[1\]\" merged to single register \"T8052:u0\|T51_TC2:tc2\|T_r\[1\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|T1_r\[1\] T8052:u0\|T51_TC2:tc2\|T_r\[1\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|T1_r\[1\]\" merged to single register \"T8052:u0\|T51_TC2:tc2\|T_r\[1\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|I0_r\[1\] T8052:u0\|T51_TC2:tc2\|T_r\[1\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|I0_r\[1\]\" merged to single register \"T8052:u0\|T51_TC2:tc2\|T_r\[1\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|I1_r\[1\] T8052:u0\|T51_TC2:tc2\|T_r\[1\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|I1_r\[1\]\" merged to single register \"T8052:u0\|T51_TC2:tc2\|T_r\[1\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51:core51\|T51_ALU:alu\|Do_B_Op\[1\] T8052:u0\|T51:core51\|T51_ALU:alu\|MOV_Op\[1\] " "Info: Duplicate register \"T8052:u0\|T51:core51\|T51_ALU:alu\|Do_B_Op\[1\]\" merged to single register \"T8052:u0\|T51:core51\|T51_ALU:alu\|MOV_Op\[1\]\"" {  } { { "../rtl/T51_ALU.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_ALU.vhd" 176 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "T8052:u0\|T51:core51\|Int_Trig_r\[6\] data_in GND " "Warning: Reduced register \"T8052:u0\|T51:core51\|Int_Trig_r\[6\]\" with stuck data_in port to stuck value GND" {  } { { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 926 -1 0 } }  } 0 0 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_UART:uart\|Baud_Cnt\[0\] T8052:u0\|sevenseg_if:\\use_7seg:SevSeg\|Counter\[0\] " "Info: Duplicate register \"T8052:u0\|T51_UART:uart\|Baud_Cnt\[0\]\" merged to single register \"T8052:u0\|sevenseg_if:\\use_7seg:SevSeg\|Counter\[0\]\"" {  } { { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_UART.vhd" 142 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC01:tc01\|Prescaler\[0\] T8052:u0\|sevenseg_if:\\use_7seg:SevSeg\|Counter\[0\] " "Info: Duplicate register \"T8052:u0\|T51_TC01:tc01\|Prescaler\[0\]\" merged to single register \"T8052:u0\|sevenseg_if:\\use_7seg:SevSeg\|Counter\[0\]\"" {  } { { "../rtl/T51_TC01.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC01.vhd" 218 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_TC2:tc2\|Prescaler\[0\] T8052:u0\|sevenseg_if:\\use_7seg:SevSeg\|Counter\[0\] " "Info: Duplicate register \"T8052:u0\|T51_TC2:tc2\|Prescaler\[0\]\" merged to single register \"T8052:u0\|sevenseg_if:\\use_7seg:SevSeg\|Counter\[0\]\"" {  } { { "../rtl/T51_TC2.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_TC2.vhd" 172 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "T8052:u0\|T51_UART:uart\|Prescaler\[0\] T8052:u0\|sevenseg_if:\\use_7seg:SevSeg\|Counter\[0\] " "Info: Duplicate register \"T8052:u0\|T51_UART:uart\|Prescaler\[0\]\" merged to single register \"T8052:u0\|sevenseg_if:\\use_7seg:SevSeg\|Counter\[0\]\"" {  } { { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_UART.vhd" 362 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state 5 " "Info: State machine \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state\" contains 5 states" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 42 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state " "Info: Selected Auto state machine encoding method for state machine \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 42 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state " "Info: Encoding result for state machine \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.stop " "Info: Encoded state bit \"T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.stop\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.data " "Info: Encoded state bit \"T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.data\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.start " "Info: Encoded state bit \"T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.start\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.delay " "Info: Encoded state bit \"T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.delay\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.idle " "Info: Encoded state bit \"T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.idle\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.idle 00000 " "Info: State \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.idle\" uses code string \"00000\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.delay 00011 " "Info: State \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.delay\" uses code string \"00011\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.start 00101 " "Info: State \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.start\" uses code string \"00101\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.data 01001 " "Info: State \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.data\" uses code string \"01001\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.stop 10001 " "Info: State \"\|T8052_Toplevel\|T8052:u0\|PS2Keyboard:\\PS2:PS2Kbd\|state.stop\" uses code string \"10001\"" {  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 136 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0}  } { { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 42 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_fifo:tx_fifo\|fifo~5 16 32 " "Info: Inferred altsyncram megafunction (NUMWORDS_A=16, WIDTH_A=32) from the following design logic: \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_fifo:tx_fifo\|fifo~5\"" {  } { { "../rtl/Ethernet/OC/eth_fifo.v" "fifo~5" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_fifo.v" 91 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_fifo:rx_fifo\|fifo~5 16 32 " "Info: Inferred altsyncram megafunction (NUMWORDS_A=16, WIDTH_A=32) from the following design logic: \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_fifo:rx_fifo\|fifo~5\"" {  } { { "../rtl/Ethernet/OC/eth_fifo.v" "fifo~5" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_fifo.v" 91 -1 0 } }  } 0 0 "Inferred altsyncram megafunction (NUMWORDS_A=%2!d!, WIDTH_A=%3!d!) from the following design logic: \"%1!s!\"" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_fifo:tx_fifo\|altsyncram:fifo_rtl_0 " "Info: Elaborated megafunction instantiation \"T8052:u0\|Ethernet:\\Eth:enet\|eth_top:eth1\|eth_wishbone:wishbone\|eth_fifo:tx_fifo\|altsyncram:fifo_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hhi1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_hhi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hhi1 " "Info: Found entity 1: altsyncram_hhi1" {  } { { "db/altsyncram_hhi1.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/altsyncram_hhi1.tdf" 36 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../quartus60/libraries/megafunctions/lpm_mult.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../quartus60/libraries/megafunctions/lpm_mult.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mult " "Info: Found entity 1: lpm_mult" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/quartus60/libraries/megafunctions/lpm_mult.tdf" 281 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"T8052:u0\|T51:core51\|T51_ALU:alu\|T51_MD:md\|lpm_mult:Mult0\"" {  } { { "../rtl/T51_MD.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_MD.vhd" 77 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_qk01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_qk01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_qk01 " "Info: Found entity 1: mult_qk01" {  } { { "db/mult_qk01.tdf" "" { Text "C:/altera/FPGA_course/ex25/syn/db/mult_qk01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Found %2!d! design units, including %3!d! entities, in source file %1!s!" 0 0}
{ "Info" "IOPT_MLS_IGNORED_SUMMARY" "140 " "Info: Ignored 140 buffer(s)" { { "Info" "IOPT_MLS_IGNORED_SOFT" "140 " "Info: Ignored 140 SOFT buffer(s)" {  } {  } 0 0 "Ignored %1!d! SOFT buffer(s)" 0 0}  } {  } 0 0 "Ignored %1!d! buffer(s)" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM1_ADR\[15\] GND " "Warning: Pin \"SRAM1_ADR\[15\]\" stuck at GND" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 79 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM1_ADR\[16\] GND " "Warning: Pin \"SRAM1_ADR\[16\]\" stuck at GND" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 79 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM1_ADR\[17\] GND " "Warning: Pin \"SRAM1_ADR\[17\]\" stuck at GND" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 79 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "SRAM2_nBE\[1\] VCC " "Warning: Pin \"SRAM2_nBE\[1\]\" stuck at VCC" {  } { { "../rtl/FPGA/T8052_Toplevel_Flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_Toplevel_Flash.vhd" 89 -1 0 } }  } 0 0 "Pin \"%1!s!\" stuck at %2!s!" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_UART.vhd" 281 -1 0 } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 196 -1 0 } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 196 -1 0 } } { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 109 -1 0 } } { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 767 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 984 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 673 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 673 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 673 -1 0 } } { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 767 -1 0 } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 544 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 811 -1 0 } } { "../rtl/T51.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51.vhd" 811 -1 0 } } { "../rtl/FPGA/T8052_flash.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/T8052_flash.vhd" 299 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/FPGA/InputSync.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/InputSync.vhd" 28 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Port.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Port.vhd" 98 -1 0 } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd" 167 -1 0 } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd" 167 -1 0 } } { "../../../quartus60/libraries/megafunctions/sld_hub.vhd" "" { Text "C:/altera/quartus60/libraries/megafunctions/sld_hub.vhd" 135 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_txethmac.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txethmac.v" 161 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_txstatem.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_txstatem.v" 142 -1 0 } } { "../rtl/Ethernet/OC/eth_wishbone.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_wishbone.v" 528 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/Ethernet/Ethernet_verilog.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/Ethernet_verilog.vhd" 308 -1 0 } } { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_UART.vhd" 92 -1 0 } } { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 45 -1 0 } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd" 167 -1 0 } } { "../rtl/FPGA/InputSync.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/FPGA/InputSync.vhd" 28 -1 0 } } { "../rtl/T51_Glue.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_Glue.vhd" 167 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 544 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 544 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 544 -1 0 } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 544 -1 0 } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 544 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 544 -1 0 } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 544 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/unitVGA/src/Grafikkarte-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitVGA/src/Grafikkarte-a.vhd" 544 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/Ethernet/OC/eth_register.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_register.v" 99 -1 0 } } { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 50 -1 0 } } { "../rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/unitPs2Keyboard/src/PS2Keyboard-a.vhd" 50 -1 0 } } { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_receivecontrol.v" 132 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_wishbone.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_wishbone.v" 424 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_wishbone.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_wishbone.v" 1004 -1 0 } } { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_UART.vhd" 164 -1 0 } } { "../rtl/T51_UART.vhd" "" { Text "C:/altera/FPGA_course/ex25/rtl/T51_UART.vhd" 164 -1 0 } } { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_receivecontrol.v" 131 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_wishbone.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_wishbone.v" 2049 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_macstatus.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_macstatus.v" 293 -1 0 } } { "../rtl/Ethernet/OC/eth_receivecontrol.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_receivecontrol.v" 123 -1 0 } } { "../rtl/Ethernet/OC/eth_rxstatem.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_rxstatem.v" 112 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } } { "../rtl/Ethernet/OC/eth_crc.v" "" { Text "C:/altera/FPGA_course/ex25/rtl/Ethernet/OC/eth_crc.v" 137 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "6836 " "Info: Implemented 6836 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "27 " "Info: Implemented 27 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "87 " "Info: Implemented 87 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_BIDIRS" "29 " "Info: Implemented 29 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "6375 " "Info: Implemented 6375 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0} { "Info" "ISCL_SCL_TM_RAMS" "316 " "Info: Implemented 316 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0} { "Info" "ISCL_SCL_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 12 11:45:23 2006 " "Info: Processing ended: Tue Dec 12 11:45:23 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:06:24 " "Info: Elapsed time: 00:06:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
