ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"stm32f1xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	2
  21              		.global	HAL_MspInit
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB64:
  27              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /**
   2:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   3:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   4:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   5:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   6:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   7:Src/stm32f1xx_hal_msp.c ****   *
   8:Src/stm32f1xx_hal_msp.c ****   * COPYRIGHT(c) 2017 STMicroelectronics
   9:Src/stm32f1xx_hal_msp.c ****   *
  10:Src/stm32f1xx_hal_msp.c ****   * Redistribution and use in source and binary forms, with or without modification,
  11:Src/stm32f1xx_hal_msp.c ****   * are permitted provided that the following conditions are met:
  12:Src/stm32f1xx_hal_msp.c ****   *   1. Redistributions of source code must retain the above copyright notice,
  13:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer.
  14:Src/stm32f1xx_hal_msp.c ****   *   2. Redistributions in binary form must reproduce the above copyright notice,
  15:Src/stm32f1xx_hal_msp.c ****   *      this list of conditions and the following disclaimer in the documentation
  16:Src/stm32f1xx_hal_msp.c ****   *      and/or other materials provided with the distribution.
  17:Src/stm32f1xx_hal_msp.c ****   *   3. Neither the name of STMicroelectronics nor the names of its contributors
  18:Src/stm32f1xx_hal_msp.c ****   *      may be used to endorse or promote products derived from this software
  19:Src/stm32f1xx_hal_msp.c ****   *      without specific prior written permission.
  20:Src/stm32f1xx_hal_msp.c ****   *
  21:Src/stm32f1xx_hal_msp.c ****   * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:Src/stm32f1xx_hal_msp.c ****   * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:Src/stm32f1xx_hal_msp.c ****   * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  24:Src/stm32f1xx_hal_msp.c ****   * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  25:Src/stm32f1xx_hal_msp.c ****   * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  26:Src/stm32f1xx_hal_msp.c ****   * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  27:Src/stm32f1xx_hal_msp.c ****   * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  28:Src/stm32f1xx_hal_msp.c ****   * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  29:Src/stm32f1xx_hal_msp.c ****   * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  30:Src/stm32f1xx_hal_msp.c ****   * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  31:Src/stm32f1xx_hal_msp.c ****   *
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 2


  32:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  33:Src/stm32f1xx_hal_msp.c ****   */
  34:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  35:Src/stm32f1xx_hal_msp.c **** #include "stm32f1xx_hal.h"
  36:Src/stm32f1xx_hal_msp.c **** 
  37:Src/stm32f1xx_hal_msp.c **** extern void Error_Handler(void);
  38:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  39:Src/stm32f1xx_hal_msp.c **** 
  40:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  41:Src/stm32f1xx_hal_msp.c **** 
  42:Src/stm32f1xx_hal_msp.c **** /**
  43:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  44:Src/stm32f1xx_hal_msp.c ****   */
  45:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  46:Src/stm32f1xx_hal_msp.c **** {
  28              		.loc 1 46 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 1, uses_anonymous_args = 0
  32 0000 80B5     		push	{r7, lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  35              		.cfi_offset 7, -8
  36              		.cfi_offset 14, -4
  37 0002 82B0     		sub	sp, sp, #8
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 16
  40 0004 00AF     		add	r7, sp, #0
  41              	.LCFI2:
  42              		.cfi_def_cfa_register 7
  43              	.LBB2:
  47:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  48:Src/stm32f1xx_hal_msp.c **** 
  49:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  50:Src/stm32f1xx_hal_msp.c **** 
  51:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  44              		.loc 1 51 0
  45 0006 224A     		ldr	r2, .L2
  46 0008 214B     		ldr	r3, .L2
  47 000a 9B69     		ldr	r3, [r3, #24]
  48 000c 43F00103 		orr	r3, r3, #1
  49 0010 9361     		str	r3, [r2, #24]
  50 0012 1F4B     		ldr	r3, .L2
  51 0014 9B69     		ldr	r3, [r3, #24]
  52 0016 03F00103 		and	r3, r3, #1
  53 001a 7B60     		str	r3, [r7, #4]
  54 001c 7B68     		ldr	r3, [r7, #4]
  55              	.LBE2:
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
  56              		.loc 1 53 0
  57 001e 0320     		movs	r0, #3
  58 0020 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  54:Src/stm32f1xx_hal_msp.c **** 
  55:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  56:Src/stm32f1xx_hal_msp.c ****   /* MemoryManagement_IRQn interrupt configuration */
  57:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 3


  59              		.loc 1 57 0
  60 0024 0022     		movs	r2, #0
  61 0026 0021     		movs	r1, #0
  62 0028 6FF00B00 		mvn	r0, #11
  63 002c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  58:Src/stm32f1xx_hal_msp.c ****   /* BusFault_IRQn interrupt configuration */
  59:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
  64              		.loc 1 59 0
  65 0030 0022     		movs	r2, #0
  66 0032 0021     		movs	r1, #0
  67 0034 6FF00A00 		mvn	r0, #10
  68 0038 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  60:Src/stm32f1xx_hal_msp.c ****   /* UsageFault_IRQn interrupt configuration */
  61:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
  69              		.loc 1 61 0
  70 003c 0022     		movs	r2, #0
  71 003e 0021     		movs	r1, #0
  72 0040 6FF00900 		mvn	r0, #9
  73 0044 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  62:Src/stm32f1xx_hal_msp.c ****   /* SVCall_IRQn interrupt configuration */
  63:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
  74              		.loc 1 63 0
  75 0048 0022     		movs	r2, #0
  76 004a 0021     		movs	r1, #0
  77 004c 6FF00400 		mvn	r0, #4
  78 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  64:Src/stm32f1xx_hal_msp.c ****   /* DebugMonitor_IRQn interrupt configuration */
  65:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
  79              		.loc 1 65 0
  80 0054 0022     		movs	r2, #0
  81 0056 0021     		movs	r1, #0
  82 0058 6FF00300 		mvn	r0, #3
  83 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
  66:Src/stm32f1xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  67:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
  84              		.loc 1 67 0
  85 0060 0022     		movs	r2, #0
  86 0062 0021     		movs	r1, #0
  87 0064 6FF00100 		mvn	r0, #1
  88 0068 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  68:Src/stm32f1xx_hal_msp.c ****   /* SysTick_IRQn interrupt configuration */
  69:Src/stm32f1xx_hal_msp.c ****   HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
  89              		.loc 1 69 0
  90 006c 0022     		movs	r2, #0
  91 006e 0021     		movs	r1, #0
  92 0070 4FF0FF30 		mov	r0, #-1
  93 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  70:Src/stm32f1xx_hal_msp.c **** 
  71:Src/stm32f1xx_hal_msp.c ****     /**NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  72:Src/stm32f1xx_hal_msp.c ****     */
  73:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  94              		.loc 1 73 0
  95 0078 064A     		ldr	r2, .L2+4
  96 007a 064B     		ldr	r3, .L2+4
  97 007c 5B68     		ldr	r3, [r3, #4]
  98 007e 23F0E063 		bic	r3, r3, #117440512
  99 0082 43F00073 		orr	r3, r3, #33554432
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 4


 100 0086 5360     		str	r3, [r2, #4]
  74:Src/stm32f1xx_hal_msp.c **** 
  75:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Src/stm32f1xx_hal_msp.c **** 
  77:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Src/stm32f1xx_hal_msp.c **** }
 101              		.loc 1 78 0
 102 0088 00BF     		nop
 103 008a 0837     		adds	r7, r7, #8
 104              	.LCFI3:
 105              		.cfi_def_cfa_offset 8
 106 008c BD46     		mov	sp, r7
 107              	.LCFI4:
 108              		.cfi_def_cfa_register 13
 109              		@ sp needed
 110 008e 80BD     		pop	{r7, pc}
 111              	.L3:
 112              		.align	2
 113              	.L2:
 114 0090 00100240 		.word	1073876992
 115 0094 00000140 		.word	1073807360
 116              		.cfi_endproc
 117              	.LFE64:
 119              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 120              		.align	2
 121              		.global	HAL_I2C_MspInit
 122              		.thumb
 123              		.thumb_func
 125              	HAL_I2C_MspInit:
 126              	.LFB65:
  79:Src/stm32f1xx_hal_msp.c **** 
  80:Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
  81:Src/stm32f1xx_hal_msp.c **** {
 127              		.loc 1 81 0
 128              		.cfi_startproc
 129              		@ args = 0, pretend = 0, frame = 32
 130              		@ frame_needed = 1, uses_anonymous_args = 0
 131 0000 80B5     		push	{r7, lr}
 132              	.LCFI5:
 133              		.cfi_def_cfa_offset 8
 134              		.cfi_offset 7, -8
 135              		.cfi_offset 14, -4
 136 0002 88B0     		sub	sp, sp, #32
 137              	.LCFI6:
 138              		.cfi_def_cfa_offset 40
 139 0004 00AF     		add	r7, sp, #0
 140              	.LCFI7:
 141              		.cfi_def_cfa_register 7
 142 0006 7860     		str	r0, [r7, #4]
  82:Src/stm32f1xx_hal_msp.c **** 
  83:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
  84:Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 143              		.loc 1 84 0
 144 0008 7B68     		ldr	r3, [r7, #4]
 145 000a 1B68     		ldr	r3, [r3]
 146 000c 0F4A     		ldr	r2, .L7
 147 000e 9342     		cmp	r3, r2
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 5


 148 0010 17D1     		bne	.L6
  85:Src/stm32f1xx_hal_msp.c ****   {
  86:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
  87:Src/stm32f1xx_hal_msp.c **** 
  88:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
  89:Src/stm32f1xx_hal_msp.c ****   
  90:Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration    
  91:Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
  92:Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA 
  93:Src/stm32f1xx_hal_msp.c ****     */
  94:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 149              		.loc 1 94 0
 150 0012 C023     		movs	r3, #192
 151 0014 3B61     		str	r3, [r7, #16]
  95:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 152              		.loc 1 95 0
 153 0016 1223     		movs	r3, #18
 154 0018 7B61     		str	r3, [r7, #20]
  96:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 155              		.loc 1 96 0
 156 001a 0323     		movs	r3, #3
 157 001c FB61     		str	r3, [r7, #28]
  97:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 158              		.loc 1 97 0
 159 001e 07F11003 		add	r3, r7, #16
 160 0022 1946     		mov	r1, r3
 161 0024 0A48     		ldr	r0, .L7+4
 162 0026 FFF7FEFF 		bl	HAL_GPIO_Init
 163              	.LBB3:
  98:Src/stm32f1xx_hal_msp.c **** 
  99:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 100:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 164              		.loc 1 100 0
 165 002a 0A4A     		ldr	r2, .L7+8
 166 002c 094B     		ldr	r3, .L7+8
 167 002e DB69     		ldr	r3, [r3, #28]
 168 0030 43F40013 		orr	r3, r3, #2097152
 169 0034 D361     		str	r3, [r2, #28]
 170 0036 074B     		ldr	r3, .L7+8
 171 0038 DB69     		ldr	r3, [r3, #28]
 172 003a 03F40013 		and	r3, r3, #2097152
 173 003e FB60     		str	r3, [r7, #12]
 174 0040 FB68     		ldr	r3, [r7, #12]
 175              	.L6:
 176              	.LBE3:
 101:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 102:Src/stm32f1xx_hal_msp.c **** 
 103:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 104:Src/stm32f1xx_hal_msp.c ****   }
 105:Src/stm32f1xx_hal_msp.c **** 
 106:Src/stm32f1xx_hal_msp.c **** }
 177              		.loc 1 106 0
 178 0042 00BF     		nop
 179 0044 2037     		adds	r7, r7, #32
 180              	.LCFI8:
 181              		.cfi_def_cfa_offset 8
 182 0046 BD46     		mov	sp, r7
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 6


 183              	.LCFI9:
 184              		.cfi_def_cfa_register 13
 185              		@ sp needed
 186 0048 80BD     		pop	{r7, pc}
 187              	.L8:
 188 004a 00BF     		.align	2
 189              	.L7:
 190 004c 00540040 		.word	1073763328
 191 0050 000C0140 		.word	1073810432
 192 0054 00100240 		.word	1073876992
 193              		.cfi_endproc
 194              	.LFE65:
 196              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 197              		.align	2
 198              		.global	HAL_I2C_MspDeInit
 199              		.thumb
 200              		.thumb_func
 202              	HAL_I2C_MspDeInit:
 203              	.LFB66:
 107:Src/stm32f1xx_hal_msp.c **** 
 108:Src/stm32f1xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 109:Src/stm32f1xx_hal_msp.c **** {
 204              		.loc 1 109 0
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 8
 207              		@ frame_needed = 1, uses_anonymous_args = 0
 208 0000 80B5     		push	{r7, lr}
 209              	.LCFI10:
 210              		.cfi_def_cfa_offset 8
 211              		.cfi_offset 7, -8
 212              		.cfi_offset 14, -4
 213 0002 82B0     		sub	sp, sp, #8
 214              	.LCFI11:
 215              		.cfi_def_cfa_offset 16
 216 0004 00AF     		add	r7, sp, #0
 217              	.LCFI12:
 218              		.cfi_def_cfa_register 7
 219 0006 7860     		str	r0, [r7, #4]
 110:Src/stm32f1xx_hal_msp.c **** 
 111:Src/stm32f1xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 220              		.loc 1 111 0
 221 0008 7B68     		ldr	r3, [r7, #4]
 222 000a 1B68     		ldr	r3, [r3]
 223 000c 084A     		ldr	r2, .L12
 224 000e 9342     		cmp	r3, r2
 225 0010 09D1     		bne	.L11
 112:Src/stm32f1xx_hal_msp.c ****   {
 113:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
 114:Src/stm32f1xx_hal_msp.c **** 
 115:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 116:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 117:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 226              		.loc 1 117 0
 227 0012 084A     		ldr	r2, .L12+4
 228 0014 074B     		ldr	r3, .L12+4
 229 0016 DB69     		ldr	r3, [r3, #28]
 230 0018 23F40013 		bic	r3, r3, #2097152
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 7


 231 001c D361     		str	r3, [r2, #28]
 118:Src/stm32f1xx_hal_msp.c ****   
 119:Src/stm32f1xx_hal_msp.c ****     /**I2C1 GPIO Configuration    
 120:Src/stm32f1xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 121:Src/stm32f1xx_hal_msp.c ****     PB7     ------> I2C1_SDA 
 122:Src/stm32f1xx_hal_msp.c ****     */
 123:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 232              		.loc 1 123 0
 233 001e C021     		movs	r1, #192
 234 0020 0548     		ldr	r0, .L12+8
 235 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 236              	.L11:
 124:Src/stm32f1xx_hal_msp.c **** 
 125:Src/stm32f1xx_hal_msp.c ****   }
 126:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 127:Src/stm32f1xx_hal_msp.c **** 
 128:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 129:Src/stm32f1xx_hal_msp.c **** 
 130:Src/stm32f1xx_hal_msp.c **** }
 237              		.loc 1 130 0
 238 0026 00BF     		nop
 239 0028 0837     		adds	r7, r7, #8
 240              	.LCFI13:
 241              		.cfi_def_cfa_offset 8
 242 002a BD46     		mov	sp, r7
 243              	.LCFI14:
 244              		.cfi_def_cfa_register 13
 245              		@ sp needed
 246 002c 80BD     		pop	{r7, pc}
 247              	.L13:
 248 002e 00BF     		.align	2
 249              	.L12:
 250 0030 00540040 		.word	1073763328
 251 0034 00100240 		.word	1073876992
 252 0038 000C0140 		.word	1073810432
 253              		.cfi_endproc
 254              	.LFE66:
 256              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 257              		.align	2
 258              		.global	HAL_TIM_PWM_MspInit
 259              		.thumb
 260              		.thumb_func
 262              	HAL_TIM_PWM_MspInit:
 263              	.LFB67:
 131:Src/stm32f1xx_hal_msp.c **** 
 132:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 133:Src/stm32f1xx_hal_msp.c **** {
 264              		.loc 1 133 0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 16
 267              		@ frame_needed = 1, uses_anonymous_args = 0
 268              		@ link register save eliminated.
 269 0000 80B4     		push	{r7}
 270              	.LCFI15:
 271              		.cfi_def_cfa_offset 4
 272              		.cfi_offset 7, -4
 273 0002 85B0     		sub	sp, sp, #20
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 8


 274              	.LCFI16:
 275              		.cfi_def_cfa_offset 24
 276 0004 00AF     		add	r7, sp, #0
 277              	.LCFI17:
 278              		.cfi_def_cfa_register 7
 279 0006 7860     		str	r0, [r7, #4]
 134:Src/stm32f1xx_hal_msp.c **** 
 135:Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 280              		.loc 1 135 0
 281 0008 7B68     		ldr	r3, [r7, #4]
 282 000a 1B68     		ldr	r3, [r3]
 283 000c B3F1804F 		cmp	r3, #1073741824
 284 0010 0BD1     		bne	.L16
 285              	.LBB4:
 136:Src/stm32f1xx_hal_msp.c ****   {
 137:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 138:Src/stm32f1xx_hal_msp.c **** 
 139:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 140:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 141:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 286              		.loc 1 141 0
 287 0012 084A     		ldr	r2, .L17
 288 0014 074B     		ldr	r3, .L17
 289 0016 DB69     		ldr	r3, [r3, #28]
 290 0018 43F00103 		orr	r3, r3, #1
 291 001c D361     		str	r3, [r2, #28]
 292 001e 054B     		ldr	r3, .L17
 293 0020 DB69     		ldr	r3, [r3, #28]
 294 0022 03F00103 		and	r3, r3, #1
 295 0026 FB60     		str	r3, [r7, #12]
 296 0028 FB68     		ldr	r3, [r7, #12]
 297              	.L16:
 298              	.LBE4:
 142:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 143:Src/stm32f1xx_hal_msp.c **** 
 144:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 145:Src/stm32f1xx_hal_msp.c ****   }
 146:Src/stm32f1xx_hal_msp.c **** 
 147:Src/stm32f1xx_hal_msp.c **** }
 299              		.loc 1 147 0
 300 002a 00BF     		nop
 301 002c 1437     		adds	r7, r7, #20
 302              	.LCFI18:
 303              		.cfi_def_cfa_offset 4
 304 002e BD46     		mov	sp, r7
 305              	.LCFI19:
 306              		.cfi_def_cfa_register 13
 307              		@ sp needed
 308 0030 80BC     		pop	{r7}
 309              	.LCFI20:
 310              		.cfi_restore 7
 311              		.cfi_def_cfa_offset 0
 312 0032 7047     		bx	lr
 313              	.L18:
 314              		.align	2
 315              	.L17:
 316 0034 00100240 		.word	1073876992
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 9


 317              		.cfi_endproc
 318              	.LFE67:
 320              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 321              		.align	2
 322              		.global	HAL_TIM_Base_MspInit
 323              		.thumb
 324              		.thumb_func
 326              	HAL_TIM_Base_MspInit:
 327              	.LFB68:
 148:Src/stm32f1xx_hal_msp.c **** 
 149:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 150:Src/stm32f1xx_hal_msp.c **** {
 328              		.loc 1 150 0
 329              		.cfi_startproc
 330              		@ args = 0, pretend = 0, frame = 16
 331              		@ frame_needed = 1, uses_anonymous_args = 0
 332 0000 80B5     		push	{r7, lr}
 333              	.LCFI21:
 334              		.cfi_def_cfa_offset 8
 335              		.cfi_offset 7, -8
 336              		.cfi_offset 14, -4
 337 0002 84B0     		sub	sp, sp, #16
 338              	.LCFI22:
 339              		.cfi_def_cfa_offset 24
 340 0004 00AF     		add	r7, sp, #0
 341              	.LCFI23:
 342              		.cfi_def_cfa_register 7
 343 0006 7860     		str	r0, [r7, #4]
 151:Src/stm32f1xx_hal_msp.c **** 
 152:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 344              		.loc 1 152 0
 345 0008 7B68     		ldr	r3, [r7, #4]
 346 000a 1B68     		ldr	r3, [r3]
 347 000c 0D4A     		ldr	r2, .L22
 348 000e 9342     		cmp	r3, r2
 349 0010 13D1     		bne	.L21
 350              	.LBB5:
 153:Src/stm32f1xx_hal_msp.c ****   {
 154:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 155:Src/stm32f1xx_hal_msp.c **** 
 156:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 157:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 158:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 351              		.loc 1 158 0
 352 0012 0D4A     		ldr	r2, .L22+4
 353 0014 0C4B     		ldr	r3, .L22+4
 354 0016 DB69     		ldr	r3, [r3, #28]
 355 0018 43F00203 		orr	r3, r3, #2
 356 001c D361     		str	r3, [r2, #28]
 357 001e 0A4B     		ldr	r3, .L22+4
 358 0020 DB69     		ldr	r3, [r3, #28]
 359 0022 03F00203 		and	r3, r3, #2
 360 0026 FB60     		str	r3, [r7, #12]
 361 0028 FB68     		ldr	r3, [r7, #12]
 362              	.LBE5:
 159:Src/stm32f1xx_hal_msp.c ****     /* Peripheral interrupt init */
 160:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 10


 363              		.loc 1 160 0
 364 002a 0022     		movs	r2, #0
 365 002c 0021     		movs	r1, #0
 366 002e 1D20     		movs	r0, #29
 367 0030 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 161:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM3_IRQn);
 368              		.loc 1 161 0
 369 0034 1D20     		movs	r0, #29
 370 0036 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 371              	.L21:
 162:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 163:Src/stm32f1xx_hal_msp.c **** 
 164:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 165:Src/stm32f1xx_hal_msp.c ****   }
 166:Src/stm32f1xx_hal_msp.c **** 
 167:Src/stm32f1xx_hal_msp.c **** }
 372              		.loc 1 167 0
 373 003a 00BF     		nop
 374 003c 1037     		adds	r7, r7, #16
 375              	.LCFI24:
 376              		.cfi_def_cfa_offset 8
 377 003e BD46     		mov	sp, r7
 378              	.LCFI25:
 379              		.cfi_def_cfa_register 13
 380              		@ sp needed
 381 0040 80BD     		pop	{r7, pc}
 382              	.L23:
 383 0042 00BF     		.align	2
 384              	.L22:
 385 0044 00040040 		.word	1073742848
 386 0048 00100240 		.word	1073876992
 387              		.cfi_endproc
 388              	.LFE68:
 390              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 391              		.align	2
 392              		.global	HAL_TIM_MspPostInit
 393              		.thumb
 394              		.thumb_func
 396              	HAL_TIM_MspPostInit:
 397              	.LFB69:
 168:Src/stm32f1xx_hal_msp.c **** 
 169:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 170:Src/stm32f1xx_hal_msp.c **** {
 398              		.loc 1 170 0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 24
 401              		@ frame_needed = 1, uses_anonymous_args = 0
 402 0000 80B5     		push	{r7, lr}
 403              	.LCFI26:
 404              		.cfi_def_cfa_offset 8
 405              		.cfi_offset 7, -8
 406              		.cfi_offset 14, -4
 407 0002 86B0     		sub	sp, sp, #24
 408              	.LCFI27:
 409              		.cfi_def_cfa_offset 32
 410 0004 00AF     		add	r7, sp, #0
 411              	.LCFI28:
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 11


 412              		.cfi_def_cfa_register 7
 413 0006 7860     		str	r0, [r7, #4]
 171:Src/stm32f1xx_hal_msp.c **** 
 172:Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct;
 173:Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM2)
 414              		.loc 1 173 0
 415 0008 7B68     		ldr	r3, [r7, #4]
 416 000a 1B68     		ldr	r3, [r3]
 417 000c B3F1804F 		cmp	r3, #1073741824
 418 0010 0BD1     		bne	.L26
 174:Src/stm32f1xx_hal_msp.c ****   {
 175:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 176:Src/stm32f1xx_hal_msp.c **** 
 177:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 178:Src/stm32f1xx_hal_msp.c ****   
 179:Src/stm32f1xx_hal_msp.c ****     /**TIM2 GPIO Configuration    
 180:Src/stm32f1xx_hal_msp.c ****     PA0-WKUP     ------> TIM2_CH1 
 181:Src/stm32f1xx_hal_msp.c ****     */
 182:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 419              		.loc 1 182 0
 420 0012 0123     		movs	r3, #1
 421 0014 BB60     		str	r3, [r7, #8]
 183:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 422              		.loc 1 183 0
 423 0016 0223     		movs	r3, #2
 424 0018 FB60     		str	r3, [r7, #12]
 184:Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 425              		.loc 1 184 0
 426 001a 0223     		movs	r3, #2
 427 001c 7B61     		str	r3, [r7, #20]
 185:Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 428              		.loc 1 185 0
 429 001e 07F10803 		add	r3, r7, #8
 430 0022 1946     		mov	r1, r3
 431 0024 0348     		ldr	r0, .L27
 432 0026 FFF7FEFF 		bl	HAL_GPIO_Init
 433              	.L26:
 186:Src/stm32f1xx_hal_msp.c **** 
 187:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 188:Src/stm32f1xx_hal_msp.c **** 
 189:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 190:Src/stm32f1xx_hal_msp.c ****   }
 191:Src/stm32f1xx_hal_msp.c **** 
 192:Src/stm32f1xx_hal_msp.c **** }
 434              		.loc 1 192 0
 435 002a 00BF     		nop
 436 002c 1837     		adds	r7, r7, #24
 437              	.LCFI29:
 438              		.cfi_def_cfa_offset 8
 439 002e BD46     		mov	sp, r7
 440              	.LCFI30:
 441              		.cfi_def_cfa_register 13
 442              		@ sp needed
 443 0030 80BD     		pop	{r7, pc}
 444              	.L28:
 445 0032 00BF     		.align	2
 446              	.L27:
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 12


 447 0034 00080140 		.word	1073809408
 448              		.cfi_endproc
 449              	.LFE69:
 451              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 452              		.align	2
 453              		.global	HAL_TIM_PWM_MspDeInit
 454              		.thumb
 455              		.thumb_func
 457              	HAL_TIM_PWM_MspDeInit:
 458              	.LFB70:
 193:Src/stm32f1xx_hal_msp.c **** 
 194:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 195:Src/stm32f1xx_hal_msp.c **** {
 459              		.loc 1 195 0
 460              		.cfi_startproc
 461              		@ args = 0, pretend = 0, frame = 8
 462              		@ frame_needed = 1, uses_anonymous_args = 0
 463              		@ link register save eliminated.
 464 0000 80B4     		push	{r7}
 465              	.LCFI31:
 466              		.cfi_def_cfa_offset 4
 467              		.cfi_offset 7, -4
 468 0002 83B0     		sub	sp, sp, #12
 469              	.LCFI32:
 470              		.cfi_def_cfa_offset 16
 471 0004 00AF     		add	r7, sp, #0
 472              	.LCFI33:
 473              		.cfi_def_cfa_register 7
 474 0006 7860     		str	r0, [r7, #4]
 196:Src/stm32f1xx_hal_msp.c **** 
 197:Src/stm32f1xx_hal_msp.c ****   if(htim_pwm->Instance==TIM2)
 475              		.loc 1 197 0
 476 0008 7B68     		ldr	r3, [r7, #4]
 477 000a 1B68     		ldr	r3, [r3]
 478 000c B3F1804F 		cmp	r3, #1073741824
 479 0010 05D1     		bne	.L31
 198:Src/stm32f1xx_hal_msp.c ****   {
 199:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 200:Src/stm32f1xx_hal_msp.c **** 
 201:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 202:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 203:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 480              		.loc 1 203 0
 481 0012 054A     		ldr	r2, .L32
 482 0014 044B     		ldr	r3, .L32
 483 0016 DB69     		ldr	r3, [r3, #28]
 484 0018 23F00103 		bic	r3, r3, #1
 485 001c D361     		str	r3, [r2, #28]
 486              	.L31:
 204:Src/stm32f1xx_hal_msp.c ****   }
 205:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 206:Src/stm32f1xx_hal_msp.c **** 
 207:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 208:Src/stm32f1xx_hal_msp.c **** 
 209:Src/stm32f1xx_hal_msp.c **** }
 487              		.loc 1 209 0
 488 001e 00BF     		nop
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 13


 489 0020 0C37     		adds	r7, r7, #12
 490              	.LCFI34:
 491              		.cfi_def_cfa_offset 4
 492 0022 BD46     		mov	sp, r7
 493              	.LCFI35:
 494              		.cfi_def_cfa_register 13
 495              		@ sp needed
 496 0024 80BC     		pop	{r7}
 497              	.LCFI36:
 498              		.cfi_restore 7
 499              		.cfi_def_cfa_offset 0
 500 0026 7047     		bx	lr
 501              	.L33:
 502              		.align	2
 503              	.L32:
 504 0028 00100240 		.word	1073876992
 505              		.cfi_endproc
 506              	.LFE70:
 508              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 509              		.align	2
 510              		.global	HAL_TIM_Base_MspDeInit
 511              		.thumb
 512              		.thumb_func
 514              	HAL_TIM_Base_MspDeInit:
 515              	.LFB71:
 210:Src/stm32f1xx_hal_msp.c **** 
 211:Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 212:Src/stm32f1xx_hal_msp.c **** {
 516              		.loc 1 212 0
 517              		.cfi_startproc
 518              		@ args = 0, pretend = 0, frame = 8
 519              		@ frame_needed = 1, uses_anonymous_args = 0
 520 0000 80B5     		push	{r7, lr}
 521              	.LCFI37:
 522              		.cfi_def_cfa_offset 8
 523              		.cfi_offset 7, -8
 524              		.cfi_offset 14, -4
 525 0002 82B0     		sub	sp, sp, #8
 526              	.LCFI38:
 527              		.cfi_def_cfa_offset 16
 528 0004 00AF     		add	r7, sp, #0
 529              	.LCFI39:
 530              		.cfi_def_cfa_register 7
 531 0006 7860     		str	r0, [r7, #4]
 213:Src/stm32f1xx_hal_msp.c **** 
 214:Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM3)
 532              		.loc 1 214 0
 533 0008 7B68     		ldr	r3, [r7, #4]
 534 000a 1B68     		ldr	r3, [r3]
 535 000c 074A     		ldr	r2, .L37
 536 000e 9342     		cmp	r3, r2
 537 0010 08D1     		bne	.L36
 215:Src/stm32f1xx_hal_msp.c ****   {
 216:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 217:Src/stm32f1xx_hal_msp.c **** 
 218:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 219:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 14


 220:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 538              		.loc 1 220 0
 539 0012 074A     		ldr	r2, .L37+4
 540 0014 064B     		ldr	r3, .L37+4
 541 0016 DB69     		ldr	r3, [r3, #28]
 542 0018 23F00203 		bic	r3, r3, #2
 543 001c D361     		str	r3, [r2, #28]
 221:Src/stm32f1xx_hal_msp.c **** 
 222:Src/stm32f1xx_hal_msp.c ****     /* Peripheral interrupt DeInit*/
 223:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM3_IRQn);
 544              		.loc 1 223 0
 545 001e 1D20     		movs	r0, #29
 546 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 547              	.L36:
 224:Src/stm32f1xx_hal_msp.c **** 
 225:Src/stm32f1xx_hal_msp.c ****   }
 226:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 227:Src/stm32f1xx_hal_msp.c **** 
 228:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 229:Src/stm32f1xx_hal_msp.c **** 
 230:Src/stm32f1xx_hal_msp.c **** }
 548              		.loc 1 230 0
 549 0024 00BF     		nop
 550 0026 0837     		adds	r7, r7, #8
 551              	.LCFI40:
 552              		.cfi_def_cfa_offset 8
 553 0028 BD46     		mov	sp, r7
 554              	.LCFI41:
 555              		.cfi_def_cfa_register 13
 556              		@ sp needed
 557 002a 80BD     		pop	{r7, pc}
 558              	.L38:
 559              		.align	2
 560              	.L37:
 561 002c 00040040 		.word	1073742848
 562 0030 00100240 		.word	1073876992
 563              		.cfi_endproc
 564              	.LFE71:
 566              		.text
 567              	.Letext0:
 568              		.file 2 "/usr/local/gcc_arm/gcc-arm-none-eabi-5_4-2016q2/arm-none-eabi/include/machine/_default_ty
 569              		.file 3 "/usr/local/gcc_arm/gcc-arm-none-eabi-5_4-2016q2/arm-none-eabi/include/sys/_stdint.h"
 570              		.file 4 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 571              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 572              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 573              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 574              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_i2c.h"
 575              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 576              		.file 10 "Drivers/CMSIS/Include/core_cm3.h"
ARM GAS  /var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:20     .text.HAL_MspInit:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:114    .text.HAL_MspInit:0000000000000090 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:120    .text.HAL_I2C_MspInit:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:125    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:190    .text.HAL_I2C_MspInit:000000000000004c $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:197    .text.HAL_I2C_MspDeInit:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:202    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:250    .text.HAL_I2C_MspDeInit:0000000000000030 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:257    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:262    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:316    .text.HAL_TIM_PWM_MspInit:0000000000000034 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:321    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:326    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:385    .text.HAL_TIM_Base_MspInit:0000000000000044 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:391    .text.HAL_TIM_MspPostInit:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:396    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:447    .text.HAL_TIM_MspPostInit:0000000000000034 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:452    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:457    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:504    .text.HAL_TIM_PWM_MspDeInit:0000000000000028 $d
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:509    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:514    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/kh/x4vltyy52lbg7p4pcyglc5080000gp/T//ccq3gERF.s:561    .text.HAL_TIM_Base_MspDeInit:000000000000002c $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
