$date
	Sat Sep 14 09:23:31 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module ab $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#20
1!
1"
1#
#40
0"
0#
#60
1"
1#
#80
0"
0#
#100
0!
1$
1"
1#
#120
0$
0#
#140
1!
1#
#160
0#
#180
1#
#200
0#
#220
1#
#240
0#
#260
1#
#280
0#
#300
1#
