# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../RISC_CPU.srcs/sources_1/imports/new/ALU.v" \
"../../../../RISC_CPU.srcs/sources_1/imports/new/Accumulator_Register.v" \
"../../../../RISC_CPU.srcs/sources_1/imports/new/Controller.v" \
"../../../../RISC_CPU.srcs/sources_1/imports/new/Instruction_Register.v" \
"../../../../RISC_CPU.srcs/sources_1/imports/new/Program_Counter.v" \
"../../../../RISC_CPU.srcs/sources_1/imports/new/RISC_CPU.v" \
"../../../../RISC_CPU.srcs/sources_1/imports/new/addr_mux.v" \
"../../../../RISC_CPU.srcs/sources_1/imports/new/dataMemory.v" \
"../../../../RISC_CPU.srcs/sources_1/imports/new/instructionMemory.v" \
"../../../../RISC_CPU.srcs/sim_1/imports/new/RISC_CPU_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
