0.6
2018.1
Apr  4 2018
19:30:32
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_48_96_serial/Simon_48_96_serial.sim/sim_1/impl/timing/xsim/Testing_IP_TB_time_impl.v,1529942453,verilog,,,,CNT;CNT24;IS_SHIFT_REG;KEY_SHIFTREG;Simon_48_96_bit_serial;Testing_IP;end_encrypt_shift_reg;glbl;lfsr,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/Xilinx_contest/Simon/Simon_48_96_serial/Simon_48_96_serial.srcs/sim_1/imports/new/Testing_IP_TB.vhd,1529776823,vhdl,,,,testing_ip_tb,,,,,,,,
