{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654145843386 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654145843387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 01:57:23 2022 " "Processing started: Thu Jun 02 01:57:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654145843387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145843387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145843387 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654145843762 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654145843762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uc1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file uc1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 uc1 " "Found entity 1: uc1" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom1 " "Found entity 1: rom1" {  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "reg8.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux8_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8_4 " "Found entity 1: mux8_4" {  } { { "mux8_4.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux8_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/pll1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom2 " "Found entity 1: rom2" {  } { { "rom2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850951 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "register_bank.v(22) " "Verilog HDL information at register_bank.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1654145850953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.v 1 1 " "Found 1 design units, including 1 entities, in source file reg16.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg16 " "Found entity 1: reg16" {  } { { "reg16.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/reg16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_reg " "Found entity 1: constant_reg" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testbench.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/testbench.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_block.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_block " "Found entity 1: carry_block" {  } { { "carry_block.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/carry_block.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145850962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145850962 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uc1 " "Elaborating entity \"uc1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654145851014 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk carry_block inst8 " "Port \"clk\" of type carry_block and instance \"inst8\" is missing source signal" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 368 1064 1208 480 "inst8" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1654145851015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst3 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst3\"" {  } { { "uc1.bdf" "inst3" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 496 616 760 576 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "LPM_MUX_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux2:inst3\|lpm_mux:LPM_MUX_component\"" {  } { { "mux2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux2:inst3\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux2:inst3\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851046 ""}  } { { "mux2.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/mux2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654145851046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145851085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom1 rom1:inst " "Elaborating entity \"rom1\" for hierarchy \"rom1:inst\"" {  } { { "uc1.bdf" "inst" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 248 0 216 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom1:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "altsyncram_component" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851130 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom1:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom1:inst\|altsyncram:altsyncram_component\"" {  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom1:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom1:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file prog1.hex " "Parameter \"init_file\" = \"prog1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851131 ""}  } { { "rom1.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/rom1.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1654145851131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1591 " "Found entity 1: altsyncram_1591" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654145851175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1591 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated " "Elaborating entity \"altsyncram_1591\" for hierarchy \"rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg8 reg8:PCreg " "Elaborating entity \"reg8\" for hierarchy \"reg8:PCreg\"" {  } { { "uc1.bdf" "PCreg" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 96 128 280 208 "PCreg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:inst4 " "Elaborating entity \"fetch\" for hierarchy \"fetch:inst4\"" {  } { { "uc1.bdf" "inst4" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 368 568 96 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 fetch.v(13) " "Verilog HDL assignment warning at fetch.v(13): truncated value with size 32 to match size of target (8)" {  } { { "fetch.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/fetch.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654145851194 "|uc1|fetch:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank register_bank:inst2 " "Elaborating entity \"register_bank\" for hierarchy \"register_bank:inst2\"" {  } { { "uc1.bdf" "inst2" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 464 -48 168 608 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst5 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst5\"" {  } { { "uc1.bdf" "inst5" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 496 896 1064 608 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851198 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cy_out alu.v(8) " "Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable \"cy_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "z alu.v(8) " "Verilog HDL Always Construct warning at alu.v(8): inferring latch(es) for variable \"z\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[0\] alu.v(8) " "Inferred latch for \"z\[0\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[1\] alu.v(8) " "Inferred latch for \"z\[1\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[2\] alu.v(8) " "Inferred latch for \"z\[2\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[3\] alu.v(8) " "Inferred latch for \"z\[3\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[4\] alu.v(8) " "Inferred latch for \"z\[4\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[5\] alu.v(8) " "Inferred latch for \"z\[5\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[6\] alu.v(8) " "Inferred latch for \"z\[6\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[7\] alu.v(8) " "Inferred latch for \"z\[7\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[8\] alu.v(8) " "Inferred latch for \"z\[8\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[9\] alu.v(8) " "Inferred latch for \"z\[9\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[10\] alu.v(8) " "Inferred latch for \"z\[10\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[11\] alu.v(8) " "Inferred latch for \"z\[11\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[12\] alu.v(8) " "Inferred latch for \"z\[12\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[13\] alu.v(8) " "Inferred latch for \"z\[13\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[14\] alu.v(8) " "Inferred latch for \"z\[14\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "z\[15\] alu.v(8) " "Inferred latch for \"z\[15\]\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cy_out alu.v(8) " "Inferred latch for \"cy_out\" at alu.v(8)" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851199 "|uc1|ALU:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst1 " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst1\"" {  } { { "uc1.bdf" "inst1" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { -16 856 1064 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851200 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Rj decoder.v(20) " "Verilog HDL Always Construct warning at decoder.v(20): variable \"Rj\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(76) " "Verilog HDL Always Construct warning at decoder.v(76): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(77) " "Verilog HDL Always Construct warning at decoder.v(77): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(78) " "Verilog HDL Always Construct warning at decoder.v(78): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(79) " "Verilog HDL Always Construct warning at decoder.v(79): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(88) " "Verilog HDL Always Construct warning at decoder.v(88): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(89) " "Verilog HDL Always Construct warning at decoder.v(89): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(90) " "Verilog HDL Always Construct warning at decoder.v(90): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(91) " "Verilog HDL Always Construct warning at decoder.v(91): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(96) " "Verilog HDL Always Construct warning at decoder.v(96): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(97) " "Verilog HDL Always Construct warning at decoder.v(97): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(98) " "Verilog HDL Always Construct warning at decoder.v(98): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Ri decoder.v(99) " "Verilog HDL Always Construct warning at decoder.v(99): variable \"Ri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851201 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(31) " "Verilog HDL Case Statement warning at decoder.v(31): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 31 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(41) " "Verilog HDL Case Statement warning at decoder.v(41): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 41 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(51) " "Verilog HDL Case Statement warning at decoder.v(51): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 51 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "decoder.v(61) " "Verilog HDL Case Statement warning at decoder.v(61): case item expression covers a value already covered by a previous case item" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 61 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decoder.v(22) " "Verilog HDL Case Statement warning at decoder.v(22): incomplete case statement has no default case item" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC decoder.v(17) " "Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SH decoder.v(17) " "Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable \"SH\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "KMux decoder.v(17) " "Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable \"KMux\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MR decoder.v(17) " "Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable \"MR\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MW decoder.v(17) " "Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable \"MW\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_B decoder.v(17) " "Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable \"Sel_B\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_C decoder.v(17) " "Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable \"Sel_C\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Type decoder.v(17) " "Verilog HDL Always Construct warning at decoder.v(17): inferring latch(es) for variable \"Type\", which holds its previous value in one or more paths through the always construct" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[0\] decoder.v(17) " "Inferred latch for \"Type\[0\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[1\] decoder.v(17) " "Inferred latch for \"Type\[1\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[2\] decoder.v(17) " "Inferred latch for \"Type\[2\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[3\] decoder.v(17) " "Inferred latch for \"Type\[3\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[4\] decoder.v(17) " "Inferred latch for \"Type\[4\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[5\] decoder.v(17) " "Inferred latch for \"Type\[5\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Type\[6\] decoder.v(17) " "Inferred latch for \"Type\[6\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[0\] decoder.v(17) " "Inferred latch for \"Sel_C\[0\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[1\] decoder.v(17) " "Inferred latch for \"Sel_C\[1\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[2\] decoder.v(17) " "Inferred latch for \"Sel_C\[2\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[3\] decoder.v(17) " "Inferred latch for \"Sel_C\[3\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[4\] decoder.v(17) " "Inferred latch for \"Sel_C\[4\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_C\[5\] decoder.v(17) " "Inferred latch for \"Sel_C\[5\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[0\] decoder.v(17) " "Inferred latch for \"Sel_B\[0\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[1\] decoder.v(17) " "Inferred latch for \"Sel_B\[1\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[2\] decoder.v(17) " "Inferred latch for \"Sel_B\[2\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[3\] decoder.v(17) " "Inferred latch for \"Sel_B\[3\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[4\] decoder.v(17) " "Inferred latch for \"Sel_B\[4\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_B\[5\] decoder.v(17) " "Inferred latch for \"Sel_B\[5\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MW decoder.v(17) " "Inferred latch for \"MW\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MR decoder.v(17) " "Inferred latch for \"MR\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KMux decoder.v(17) " "Inferred latch for \"KMux\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[0\] decoder.v(17) " "Inferred latch for \"SH\[0\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SH\[1\] decoder.v(17) " "Inferred latch for \"SH\[1\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] decoder.v(17) " "Inferred latch for \"ALUC\[0\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] decoder.v(17) " "Inferred latch for \"ALUC\[1\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851202 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] decoder.v(17) " "Inferred latch for \"ALUC\[2\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851203 "|uc1|decoder:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[3\] decoder.v(17) " "Inferred latch for \"ALUC\[3\]\" at decoder.v(17)" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851203 "|uc1|decoder:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_reg constant_reg:inst6 " "Elaborating entity \"constant_reg\" for hierarchy \"constant_reg:inst6\"" {  } { { "uc1.bdf" "inst6" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 216 832 1024 296 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851203 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k_in constant_reg.v(7) " "Verilog HDL Always Construct warning at constant_reg.v(7): variable \"k_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k_out constant_reg.v(7) " "Verilog HDL Always Construct warning at constant_reg.v(7): variable \"k_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k_out constant_reg.v(9) " "Verilog HDL Always Construct warning at constant_reg.v(9): variable \"k_out\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "k_in constant_reg.v(9) " "Verilog HDL Always Construct warning at constant_reg.v(9): variable \"k_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "k_out constant_reg.v(5) " "Verilog HDL Always Construct warning at constant_reg.v(5): inferring latch(es) for variable \"k_out\", which holds its previous value in one or more paths through the always construct" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[0\] constant_reg.v(9) " "Inferred latch for \"k_out\[0\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[1\] constant_reg.v(9) " "Inferred latch for \"k_out\[1\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[2\] constant_reg.v(9) " "Inferred latch for \"k_out\[2\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[3\] constant_reg.v(9) " "Inferred latch for \"k_out\[3\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[4\] constant_reg.v(9) " "Inferred latch for \"k_out\[4\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[5\] constant_reg.v(9) " "Inferred latch for \"k_out\[5\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[6\] constant_reg.v(9) " "Inferred latch for \"k_out\[6\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[7\] constant_reg.v(9) " "Inferred latch for \"k_out\[7\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[8\] constant_reg.v(9) " "Inferred latch for \"k_out\[8\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[9\] constant_reg.v(9) " "Inferred latch for \"k_out\[9\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[10\] constant_reg.v(9) " "Inferred latch for \"k_out\[10\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[11\] constant_reg.v(9) " "Inferred latch for \"k_out\[11\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[12\] constant_reg.v(9) " "Inferred latch for \"k_out\[12\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[13\] constant_reg.v(9) " "Inferred latch for \"k_out\[13\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[14\] constant_reg.v(9) " "Inferred latch for \"k_out\[14\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "k_out\[15\] constant_reg.v(9) " "Inferred latch for \"k_out\[15\]\" at constant_reg.v(9)" {  } { { "constant_reg.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/constant_reg.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145851204 "|uc1|constant_reg:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter shifter:inst7 " "Elaborating entity \"shifter\" for hierarchy \"shifter:inst7\"" {  } { { "uc1.bdf" "inst7" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 392 744 976 472 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_block carry_block:inst8 " "Elaborating entity \"carry_block\" for hierarchy \"carry_block:inst8\"" {  } { { "uc1.bdf" "inst8" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 368 1064 1208 480 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145851206 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[0\] " "LATCH primitive \"ALU:inst5\|z\[0\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[1\] " "LATCH primitive \"ALU:inst5\|z\[1\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[2\] " "LATCH primitive \"ALU:inst5\|z\[2\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[3\] " "LATCH primitive \"ALU:inst5\|z\[3\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[4\] " "LATCH primitive \"ALU:inst5\|z\[4\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[5\] " "LATCH primitive \"ALU:inst5\|z\[5\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[6\] " "LATCH primitive \"ALU:inst5\|z\[6\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851464 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[7\] " "LATCH primitive \"ALU:inst5\|z\[7\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[8\] " "LATCH primitive \"ALU:inst5\|z\[8\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[9\] " "LATCH primitive \"ALU:inst5\|z\[9\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[10\] " "LATCH primitive \"ALU:inst5\|z\[10\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[11\] " "LATCH primitive \"ALU:inst5\|z\[11\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[12\] " "LATCH primitive \"ALU:inst5\|z\[12\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[13\] " "LATCH primitive \"ALU:inst5\|z\[13\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[14\] " "LATCH primitive \"ALU:inst5\|z\[14\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[15\] " "LATCH primitive \"ALU:inst5\|z\[15\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851465 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[15\] " "LATCH primitive \"ALU:inst5\|z\[15\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[14\] " "LATCH primitive \"ALU:inst5\|z\[14\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[13\] " "LATCH primitive \"ALU:inst5\|z\[13\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[12\] " "LATCH primitive \"ALU:inst5\|z\[12\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[11\] " "LATCH primitive \"ALU:inst5\|z\[11\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[10\] " "LATCH primitive \"ALU:inst5\|z\[10\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[9\] " "LATCH primitive \"ALU:inst5\|z\[9\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[8\] " "LATCH primitive \"ALU:inst5\|z\[8\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[7\] " "LATCH primitive \"ALU:inst5\|z\[7\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[6\] " "LATCH primitive \"ALU:inst5\|z\[6\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[5\] " "LATCH primitive \"ALU:inst5\|z\[5\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[4\] " "LATCH primitive \"ALU:inst5\|z\[4\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[3\] " "LATCH primitive \"ALU:inst5\|z\[3\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[2\] " "LATCH primitive \"ALU:inst5\|z\[2\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[1\] " "LATCH primitive \"ALU:inst5\|z\[1\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ALU:inst5\|z\[0\] " "LATCH primitive \"ALU:inst5\|z\[0\]\" is permanently enabled" {  } { { "alu.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/alu.v" 8 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1654145851593 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decoder:inst1\|Sel_B\[1\] decoder:inst1\|Sel_B\[5\] " "Duplicate LATCH primitive \"decoder:inst1\|Sel_B\[1\]\" merged with LATCH primitive \"decoder:inst1\|Sel_B\[5\]\"" {  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1654145851944 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1654145851944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[0\] " "Latch decoder:inst1\|ALUC\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654145851944 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654145851944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|ALUC\[2\] " "Latch decoder:inst1\|ALUC\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654145851944 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654145851944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_B\[5\] " "Latch decoder:inst1\|Sel_B\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654145851944 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654145851944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[5\] " "Latch decoder:inst1\|Sel_C\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654145851944 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654145851944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[4\] " "Latch decoder:inst1\|Sel_C\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[9\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[9\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654145851944 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654145851944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[3\] " "Latch decoder:inst1\|Sel_C\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[8\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[8\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654145851944 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654145851944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[2\] " "Latch decoder:inst1\|Sel_C\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654145851944 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654145851944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[1\] " "Latch decoder:inst1\|Sel_C\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654145851944 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654145851944 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decoder:inst1\|Sel_C\[0\] " "Latch decoder:inst1\|Sel_C\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "Ports D and ENA on the latch are fed by the same signal rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1654145851944 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1654145851944 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "aluc\[3\] GND " "Pin \"aluc\[3\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 8 1144 1320 24 "aluc\[3..0\]" "" } { 0 1064 1144 17 "aluc\[3..0\]" "" } { 544 808 896 561 "aluc\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654145852037 "|uc1|aluc[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "aluc\[1\] GND " "Pin \"aluc\[1\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 8 1144 1320 24 "aluc\[3..0\]" "" } { 0 1064 1144 17 "aluc\[3..0\]" "" } { 544 808 896 561 "aluc\[3..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654145852037 "|uc1|aluc[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_B\[4\] GND " "Pin \"Sel_B\[4\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 104 1144 1320 120 "Sel_B\[5..0\]" "" } { 496 -136 -48 513 "Sel_B\[5..0\]" "" } { 96 1064 1144 113 "Sel_B\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654145852037 "|uc1|Sel_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_B\[3\] GND " "Pin \"Sel_B\[3\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 104 1144 1320 120 "Sel_B\[5..0\]" "" } { 496 -136 -48 513 "Sel_B\[5..0\]" "" } { 96 1064 1144 113 "Sel_B\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654145852037 "|uc1|Sel_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_B\[2\] GND " "Pin \"Sel_B\[2\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 104 1144 1320 120 "Sel_B\[5..0\]" "" } { 496 -136 -48 513 "Sel_B\[5..0\]" "" } { 96 1064 1144 113 "Sel_B\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654145852037 "|uc1|Sel_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Sel_B\[0\] GND " "Pin \"Sel_B\[0\]\" is stuck at GND" {  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 104 1144 1320 120 "Sel_B\[5..0\]" "" } { 496 -136 -48 513 "Sel_B\[5..0\]" "" } { 96 1064 1144 113 "Sel_B\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1654145852037 "|uc1|Sel_B[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1654145852037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654145852137 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/output_files/uc1.map.smsg " "Generated suppressed messages file C:/Users/Matias/Source/repos/EV22/EV22_Quartus/output_files/uc1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145852844 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654145853014 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654145853014 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1186 " "Implemented 1186 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654145853108 ""} { "Info" "ICUT_CUT_TM_OPINS" "125 " "Implemented 125 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654145853108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1043 " "Implemented 1043 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654145853108 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1654145853108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654145853108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654145853134 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 01:57:33 2022 " "Processing ended: Thu Jun 02 01:57:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654145853134 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654145853134 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654145853134 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654145853134 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1654145854424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654145854424 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 01:57:34 2022 " "Processing started: Thu Jun 02 01:57:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654145854424 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1654145854424 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off uc1 -c uc1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1654145854424 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1654145854523 ""}
{ "Info" "0" "" "Project  = uc1" {  } {  } 0 0 "Project  = uc1" 0 0 "Fitter" 0 0 1654145854523 ""}
{ "Info" "0" "" "Revision = uc1" {  } {  } 0 0 "Revision = uc1" 0 0 "Fitter" 0 0 1654145854524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1654145854595 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1654145854596 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "uc1 EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"uc1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1654145854608 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654145854663 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1654145854663 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1654145854786 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1654145854791 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654145854912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654145854912 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1654145854912 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1654145854912 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654145854915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654145854915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654145854915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1710 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654145854915 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1712 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1654145854915 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1654145854915 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1654145854917 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1654145854955 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "127 127 " "No exact pin location assignment(s) for 127 pins of 127 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1654145855319 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1654145855567 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1654145855568 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1654145855568 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~0  from: datab  to: combout " "Cell: inst1\|WideOr1~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145855575 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~2  from: datad  to: combout " "Cell: inst1\|WideOr1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145855575 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1654145855575 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1654145855579 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1654145855580 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1654145855581 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a8 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 211 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 849 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a9 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 233 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a11 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a11" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 277 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 852 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a12 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 299 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 853 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a13 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 321 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a15 " "Destination node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 365 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 856 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654145855696 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 24 16 192 40 "clk" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654145855696 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "Automatically promoted node rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[15\]~0 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[15\]~0" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 891 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[14\]~1 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[14\]~1" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 892 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[13\]~2 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[13\]~2" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 893 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[12\]~3 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[12\]~3" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[11\]~4 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[11\]~4" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[10\]~5 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[10\]~5" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 896 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[9\]~6 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[9\]~6" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 897 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[8\]~7 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[8\]~7" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 898 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[7\]~8 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[7\]~8" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 899 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[6\]~9 " "Destination node mux2:inst3\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\|result_node\[6\]~9" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/mux_tsc.tdf" 30 13 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 900 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855696 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1654145855696 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654145855696 ""}  } { { "db/altsyncram_1591.tdf" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/db/altsyncram_1591.tdf" 343 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 855 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654145855696 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decoder:inst1\|WideOr1~2  " "Automatically promoted node decoder:inst1\|WideOr1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654145855697 ""}  } { { "decoder.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/decoder.v" 22 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1313 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654145855697 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nRST~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node nRST~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1654145855697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_bank:inst2\|Data_A\[15\] " "Destination node register_bank:inst2\|Data_A\[15\]" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_bank:inst2\|Data_A\[14\] " "Destination node register_bank:inst2\|Data_A\[14\]" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 759 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_bank:inst2\|Data_A\[13\] " "Destination node register_bank:inst2\|Data_A\[13\]" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 760 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_bank:inst2\|Data_A\[12\] " "Destination node register_bank:inst2\|Data_A\[12\]" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 761 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_bank:inst2\|Data_A\[11\] " "Destination node register_bank:inst2\|Data_A\[11\]" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_bank:inst2\|Data_A\[10\] " "Destination node register_bank:inst2\|Data_A\[10\]" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 763 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_bank:inst2\|Data_A\[9\] " "Destination node register_bank:inst2\|Data_A\[9\]" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_bank:inst2\|Data_A\[8\] " "Destination node register_bank:inst2\|Data_A\[8\]" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 765 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_bank:inst2\|Data_A\[7\] " "Destination node register_bank:inst2\|Data_A\[7\]" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "register_bank:inst2\|Data_A\[6\] " "Destination node register_bank:inst2\|Data_A\[6\]" {  } { { "register_bank.v" "" { Text "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/register_bank.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1654145855697 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1654145855697 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1654145855697 ""}  } { { "uc1.bdf" "" { Schematic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/uc1.bdf" { { 0 16 192 16 "nRST" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 0 { 0 ""} 0 1699 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1654145855697 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1654145855939 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654145855941 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1654145855941 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654145855943 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1654145855947 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1654145855950 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1654145855950 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1654145855952 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1654145856010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1654145856012 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1654145856012 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "125 unused 2.5V 0 125 0 " "Number of I/O pins in group: 125 (unused VREF, 2.5V VCCIO, 0 input, 125 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1654145856016 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1654145856016 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1654145856016 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 9 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654145856016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654145856016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 25 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654145856016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654145856016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654145856016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654145856016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654145856016 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 24 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1654145856016 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1654145856016 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1654145856016 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654145856119 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1654145856124 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1654145856701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654145856897 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1654145856917 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1654145863207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654145863207 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1654145863542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "14 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 14% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1654145864881 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1654145864881 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1654145869233 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1654145869233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654145869237 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.17 " "Total time spent on timing analysis during the Fitter is 1.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1654145869349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654145869363 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654145869569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1654145869569 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1654145869747 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1654145870220 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matias/Source/repos/EV22/EV22_Quartus/output_files/uc1.fit.smsg " "Generated suppressed messages file C:/Users/Matias/Source/repos/EV22/EV22_Quartus/output_files/uc1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1654145870657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6525 " "Peak virtual memory: 6525 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654145870961 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 01:57:50 2022 " "Processing ended: Thu Jun 02 01:57:50 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654145870961 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654145870961 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654145870961 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1654145870961 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1654145872007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654145872008 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 01:57:51 2022 " "Processing started: Thu Jun 02 01:57:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654145872008 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1654145872008 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off uc1 -c uc1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1654145872008 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1654145872293 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1654145872754 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1654145872778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4686 " "Peak virtual memory: 4686 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654145872918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 01:57:52 2022 " "Processing ended: Thu Jun 02 01:57:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654145872918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654145872918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654145872918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1654145872918 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1654145873551 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1654145874076 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654145874076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 02 01:57:53 2022 " "Processing started: Thu Jun 02 01:57:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654145874076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1654145874076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta uc1 -c uc1 " "Command: quartus_sta uc1 -c uc1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1654145874076 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1654145874180 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1654145874338 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1654145874339 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145874395 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145874395 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "25 " "The Timing Analyzer is analyzing 25 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1654145874570 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "uc1.sdc " "Synopsys Design Constraints File file not found: 'uc1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1654145874607 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145874607 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654145874609 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654145874609 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " "create_clock -period 1.000 -name rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1654145874609 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654145874609 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~0  from: dataa  to: combout " "Cell: inst1\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145874613 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~2  from: datac  to: combout " "Cell: inst1\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145874613 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654145874613 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1654145874615 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654145874615 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1654145874616 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1654145874625 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654145874738 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654145874738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.039 " "Worst-case setup slack is -6.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.039           -2936.130 clk  " "   -6.039           -2936.130 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.234             -36.675 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "   -3.234             -36.675 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.823             -20.573 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -2.823             -20.573 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145874740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.360 " "Worst-case hold slack is -0.360" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.360              -0.776 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -0.360              -0.776 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk  " "    0.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.507               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145874749 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654145874756 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654145874759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -618.132 clk  " "   -3.000            -618.132 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "    0.359               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.445               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145874765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145874765 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654145874867 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1654145874887 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1654145875227 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~0  from: dataa  to: combout " "Cell: inst1\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145875280 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~2  from: datac  to: combout " "Cell: inst1\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145875280 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654145875280 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654145875280 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654145875296 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654145875296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.379 " "Worst-case setup slack is -5.379" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.379           -2602.119 clk  " "   -5.379           -2602.119 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.796             -31.367 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "   -2.796             -31.367 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.513             -18.549 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -2.513             -18.549 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145875299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.297 " "Worst-case hold slack is -0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297              -0.597 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -0.297              -0.597 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 clk  " "    0.339               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.485               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.485               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145875312 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654145875319 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654145875324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -618.132 clk  " "   -3.000            -618.132 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "    0.429               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875330 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.471               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.471               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875330 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145875330 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1654145875428 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~0  from: dataa  to: combout " "Cell: inst1\|WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145875496 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst1\|WideOr1~2  from: datac  to: combout " "Cell: inst1\|WideOr1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1654145875496 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1654145875496 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1654145875497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1654145875503 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1654145875503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.398 " "Worst-case setup slack is -3.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.398           -1621.896 clk  " "   -3.398           -1621.896 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.473             -12.942 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "   -1.473             -12.942 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.392              -9.768 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -1.392              -9.768 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145875509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.231 " "Worst-case hold slack is -0.231" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.231              -0.587 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "   -0.231              -0.587 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk  " "    0.193               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.228               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.228               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145875520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654145875528 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1654145875539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -641.085 clk  " "   -3.000            -641.085 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.243               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\]  " "    0.243               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[10\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\]  " "    0.343               0.000 rom1:inst\|altsyncram:altsyncram_component\|altsyncram_1591:auto_generated\|q_a\[14\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1654145875547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1654145875547 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654145876040 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1654145876043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654145876139 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 02 01:57:56 2022 " "Processing ended: Thu Jun 02 01:57:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654145876139 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654145876139 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654145876139 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654145876139 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 106 s " "Quartus Prime Full Compilation was successful. 0 errors, 106 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1654145876862 ""}
