;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	JMZ 0, 900
	SUB @121, 100
	SUB #12, @200
	MOV -1, <-20
	MOV -1, <-20
	SUB @-127, 10
	MOV -1, <-20
	MOV -1, <-20
	SUB #0, @2
	ADD 210, 10
	ADD 210, 10
	SUB @121, 106
	SLT #270, <1
	SLT 121, 1
	SPL 0, <402
	SUB -7, <-20
	JMP -7, @-20
	JMN 0, <402
	SUB 12, @10
	SUB @121, 106
	DJN -1, @-20
	JMP -7, @-20
	SUB @121, 106
	SUB -207, <-120
	SLT #270, <1
	JMP -3, @-20
	CMP @121, 106
	DJN -1, @-20
	CMP -207, <-120
	SPL 0, <402
	SUB @-127, 100
	SUB 20, @12
	SUB @127, 106
	SUB @127, 106
	SUB 20, @12
	MOV -7, <-20
	CMP 300, 90
	CMP 300, 90
	MOV -1, <-20
	MOV -1, <-20
	SPL 0, <402
	ADD 270, 60
	DJN -1, @-20
	CMP -207, <-120
