$date
	Mon Feb  3 22:36:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Testbench $end
$var wire 1 ! y $end
$var reg 1 " d0 $end
$var reg 1 # d1 $end
$var reg 1 $ d2 $end
$var reg 1 % d3 $end
$var reg 2 & sel [1:0] $end
$scope module uut $end
$var wire 1 " d0 $end
$var wire 1 # d1 $end
$var wire 1 $ d2 $end
$var wire 1 % d3 $end
$var wire 2 ' sel [1:0] $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
1%
0$
1#
0"
0!
$end
#10
1!
b1 &
b1 '
#20
0!
b10 &
b10 '
#30
1!
b11 &
b11 '
#40
