# Combinational Circuits 

This folder contains the schematics and simulated circuits developed during the **VLSI Design Course** using **Xilinx Vivado**. The folder `COMBI_CIRCUITS` includes foundational concepts of HDL coding and their corresponding circuits.

## Overview
The project demonstrates various circuits simulated under **Xilinx Vivado** to build an understanding of combinantional circuitss.

## Schematics
Below are some of the schematics developed during this project:

### 4 Bit Ripple Carry Adder
![RPA_4BIT](./SCHEMATICS/RPA_4BIT.png)

### Full Adder Using Case Statements
![FA_CASE](./SCHEMATICS/FA_CASE.png)

### Full Adder Using If-Else Statements
![FA_IF](./SCHEMATICS/FA_IF.png)

### Full Adder Using Gates
![FA_GATE](./SCHEMATICS/FA_GATE.png)

### 2x1 MUX Using Dataflow Modelling
![MUX_2x1_DATAFLOW](./SCHEMATICS/MUX_2x1_DATAFLOW.png)

### 2x1 MUX Using Gates
![MUX_2x1_GATE](./SCHEMATICS/MUX_2x1_GATE.png)

### 4x1 MUX Using Gates
![MUX_4x1_GATE](./SCHEMATICS/MUX_4x1_GATE.png)

### 1x4 DEMUX Using Dataflow Modeling
![DEMUX_1x4_DF](./SCHEMATICS/DEMUX_1x4_DF.png)

### 2 to 4 Decoder
![Decoder_2to4](./SCHEMATICS/Decoder_2to4.png)

### 3 to 8 Decoder
![Decoder_3to8](./SCHEMATICS/Decoder_3to8.png)

### Function Decoder
![Func_decoder](./SCHEMATICS/Func_decoder.png)

### Grey to Binary Decoder
![GtoB](./SCHEMATICS/GtoB.png)

### 1 Bit Comparator
![comp_1bit](./SCHEMATICS/comp_1bit.png)

### Module Test (Thermometer)
![Module_test_thermometer](./SCHEMATICS/Module_test_thermometer.png)




## Tools Used
- **Xilinx Vivado**
- HDL Coding (Verilog)

## How to Use
1. Clone the repository:
   ```bash
   git clone https://github.com/roguehunter7/VLSI-DESIGN-COURSE.git
   ```
2. Navigate to the `COMBI_CIRCUITS` folder:
   ```bash
   cd VLSI-DESIGN-COURSE/COMBI_CIRCUITS
   ```
3. Open the schematics using Xilinx Vivado or view the `.png` files in the `SCHEMATICS` folder.


