INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_2/project_2.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_2/project_2.srcs/sources_1/new/cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/190110716/project_2/project_2.srcs/sources_1/new/mem_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_wrap
