#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue May 14 15:24:21 2019
# Process ID: 4816
# Current directory: D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.runs/synth_1
# Command line: vivado.exe -log Red_screen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Red_screen.tcl
# Log file: D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.runs/synth_1/Red_screen.vds
# Journal file: D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Red_screen.tcl -notrace
Command: synth_design -top Red_screen -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15140 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 393.238 ; gain = 99.688
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Red_screen' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Red_screen.vhd:19]
INFO: [Synth 8-3491] module 'clk_wiz_pixel' declared at 'D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.runs/synth_1/.Xil/Vivado-4816-DELL-TVA/realtime/clk_wiz_pixel_stub.vhdl:5' bound to instance 'Clocking_wizard' of component 'clk_wiz_pixel' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Red_screen.vhd:50]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_pixel' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.runs/synth_1/.Xil/Vivado-4816-DELL-TVA/realtime/clk_wiz_pixel_stub.vhdl:13]
INFO: [Synth 8-3491] module 'Pixel_Pulser_V' declared at 'D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_V.vhd:6' bound to instance 'Pulser_V' of component 'Pixel_Pulser_V' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Red_screen.vhd:58]
INFO: [Synth 8-638] synthesizing module 'Pixel_Pulser_V' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_V.vhd:27]
	Parameter VisibleArea bound to: 480 - type: integer 
	Parameter F_Porch bound to: 10 - type: integer 
	Parameter B_Porch bound to: 33 - type: integer 
	Parameter Sync bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'Pixel_Pulser_H' declared at 'D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_H.vhd:5' bound to instance 'Pixel_puls_H' of component 'Pixel_Pulser_H' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_V.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Pixel_Pulser_H' [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_H.vhd:21]
	Parameter VisibleArea bound to: 640 - type: integer 
	Parameter F_Porch bound to: 16 - type: integer 
	Parameter B_Porch bound to: 48 - type: integer 
	Parameter Sync bound to: 96 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Pixel_Pulser_H' (1#1) [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_H.vhd:21]
WARNING: [Synth 8-549] port width mismatch for port 'HCounter': port width = 10, actual width = 32 [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_V.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Pixel_Pulser_V' (2#1) [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Pixel_Pulser_V.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Red_screen' (3#1) [D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/new/Red_screen.vhd:19]
WARNING: [Synth 8-3917] design Red_screen has port VGA_B[3] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_B[2] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_B[1] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_B[0] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_G[3] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_G[2] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_G[1] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_G[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.551 ; gain = 156.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.551 ; gain = 156.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 449.551 ; gain = 156.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/ip/clk_wiz_pixel_1/clk_wiz_pixel/clk_wiz_pixel_in_context.xdc] for cell 'Clocking_wizard'
Finished Parsing XDC File [d:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/ip/clk_wiz_pixel_1/clk_wiz_pixel/clk_wiz_pixel_in_context.xdc] for cell 'Clocking_wizard'
Parsing XDC File [D:/tijsv/Documents/UAsem2/DigitaleElektronica/digilent-xdc-master/Nexys-4-DDR-Master_redScreen.xdc]
Finished Parsing XDC File [D:/tijsv/Documents/UAsem2/DigitaleElektronica/digilent-xdc-master/Nexys-4-DDR-Master_redScreen.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tijsv/Documents/UAsem2/DigitaleElektronica/digilent-xdc-master/Nexys-4-DDR-Master_redScreen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Red_screen_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Red_screen_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.664 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.664 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 781.664 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 781.664 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 781.664 ; gain = 488.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 781.664 ; gain = 488.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/ip/clk_wiz_pixel_1/clk_wiz_pixel/clk_wiz_pixel_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK100MHZ. (constraint file  d:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.srcs/sources_1/ip/clk_wiz_pixel_1/clk_wiz_pixel/clk_wiz_pixel_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for Clocking_wizard. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 781.664 ; gain = 488.113
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Counter_V" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 781.664 ; gain = 488.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Red_screen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     31 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
Module Pixel_Pulser_H 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Pixel_Pulser_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Pulser_V/Counter_V" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design Red_screen has port VGA_B[3] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_B[2] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_B[1] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_B[0] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_G[3] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_G[2] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_G[1] driven by constant 0
WARNING: [Synth 8-3917] design Red_screen has port VGA_G[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 781.664 ; gain = 488.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'Clocking_wizard/clk_pixel' to pin 'Clocking_wizard/bbstub_clk_pixel/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 786.719 ; gain = 493.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 816.227 ; gain = 522.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 819.965 ; gain = 526.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 819.965 ; gain = 526.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 819.965 ; gain = 526.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 819.965 ; gain = 526.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 819.965 ; gain = 526.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 819.965 ; gain = 526.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 819.965 ; gain = 526.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_pixel |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |clk_wiz_pixel_bbox_0 |     1|
|2     |CARRY4               |    40|
|3     |LUT1                 |     1|
|4     |LUT2                 |    75|
|5     |LUT3                 |    47|
|6     |LUT4                 |    63|
|7     |LUT5                 |    60|
|8     |LUT6                 |    51|
|9     |FDRE                 |    20|
|10    |OBUF                 |    14|
+------+---------------------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   372|
|2     |  Pulser_V       |Pixel_Pulser_V |   292|
|3     |    Pixel_puls_H |Pixel_Pulser_H |   265|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 819.965 ; gain = 526.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 819.965 ; gain = 194.301
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 819.965 ; gain = 526.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 819.965 ; gain = 537.883
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.965 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/tijsv/Documents/UAsem2/DigitaleElektronica/Sessie9/Opdracht_VGA/Opdracht_VGA.runs/synth_1/Red_screen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Red_screen_utilization_synth.rpt -pb Red_screen_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 14 15:24:48 2019...
