`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 1
 
 
 

`line 5 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
 

`line 7 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
module rv_timer_reg_top (
  input logic clk_i,
  input logic rst_ni,

`line 11 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   
  input  tlul_pkg::tlul_h2d_t tl_i,
  output tlul_pkg::tlul_d2h_t tl_o,
   
  output rv_timer_reg_pkg::rv_timer_reg2hw_t reg2hw,  
  input  rv_timer_reg_pkg::rv_timer_hw2reg_t hw2reg,  

`line 18 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   
  input devmode_i  
);

`line 22 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  import rv_timer_reg_pkg::* ;

`line 24 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  localparam int AW = 9;
  localparam int DW = 32;
  localparam int DBW = DW/8;                     

`line 28 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

`line 37 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  logic          addrmiss, wr_err;

`line 39 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  logic [DW-1:0] reg_rdata_next;

`line 41 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  tlul_pkg::tlul_h2d_t tl_reg_h2d;
  tlul_pkg::tlul_d2h_t tl_reg_d2h;

`line 44 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign tl_reg_h2d = tl_i;
  assign tl_o       = tl_reg_d2h;

`line 47 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  tlul_adapter_reg #(
    .RegAw(AW),
    .RegDw(DW)
  ) u_reg_if (
    .clk_i,
    .rst_ni,

`line 54 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
    .tl_i (tl_reg_h2d),
    .tl_o (tl_reg_d2h),

`line 57 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
    .we_o    (reg_we),
    .re_o    (reg_re),
    .addr_o  (reg_addr),
    .wdata_o (reg_wdata),
    .be_o    (reg_be),
    .rdata_i (reg_rdata),
    .error_i (reg_error)
  );

`line 66 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign reg_rdata = reg_rdata_next ;
  assign reg_error = (devmode_i & addrmiss) | wr_err ;

`line 69 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   
   
   
  logic ctrl_qs;
  logic ctrl_wd;
  logic ctrl_we;
  logic [11:0] cfg0_prescale_qs;
  logic [11:0] cfg0_prescale_wd;
  logic cfg0_prescale_we;
  logic [7:0] cfg0_step_qs;
  logic [7:0] cfg0_step_wd;
  logic cfg0_step_we;
  logic [31:0] timer_v_lower0_qs;
  logic [31:0] timer_v_lower0_wd;
  logic timer_v_lower0_we;
  logic [31:0] timer_v_upper0_qs;
  logic [31:0] timer_v_upper0_wd;
  logic timer_v_upper0_we;
  logic [31:0] compare_lower0_0_qs;
  logic [31:0] compare_lower0_0_wd;
  logic compare_lower0_0_we;
  logic [31:0] compare_upper0_0_qs;
  logic [31:0] compare_upper0_0_wd;
  logic compare_upper0_0_we;
  logic intr_enable0_qs;
  logic intr_enable0_wd;
  logic intr_enable0_we;
  logic intr_state0_qs;
  logic intr_state0_wd;
  logic intr_state0_we;
  logic intr_test0_wd;
  logic intr_test0_we;

`line 102 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   

`line 104 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   
   

`line 107 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_ctrl (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

`line 115 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .we     (ctrl_we),
    .wd     (ctrl_wd),

`line 119 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .de     (1'b0),
    .d      ('0  ),

`line 123 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qe     (),
    .q      (reg2hw.ctrl[0].q ),

`line 127 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qs     (ctrl_qs)
  );


`line 132 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   

`line 134 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   
  prim_subreg #(
    .DW      (12),
    .SWACCESS("RW"),
    .RESVAL  (12'h0)
  ) u_cfg0_prescale (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

`line 143 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .we     (cfg0_prescale_we),
    .wd     (cfg0_prescale_wd),

`line 147 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .de     (1'b0),
    .d      ('0  ),

`line 151 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qe     (),
    .q      (reg2hw.cfg0.prescale.q ),

`line 155 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qs     (cfg0_prescale_qs)
  );


`line 160 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   
  prim_subreg #(
    .DW      (8),
    .SWACCESS("RW"),
    .RESVAL  (8'h1)
  ) u_cfg0_step (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

`line 169 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .we     (cfg0_step_we),
    .wd     (cfg0_step_wd),

`line 173 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .de     (1'b0),
    .d      ('0  ),

`line 177 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qe     (),
    .q      (reg2hw.cfg0.step.q ),

`line 181 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qs     (cfg0_step_qs)
  );


`line 186 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   

`line 188 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_timer_v_lower0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

`line 196 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .we     (timer_v_lower0_we),
    .wd     (timer_v_lower0_wd),

`line 200 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .de     (hw2reg.timer_v_lower0.de),
    .d      (hw2reg.timer_v_lower0.d ),

`line 204 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qe     (),
    .q      (reg2hw.timer_v_lower0.q ),

`line 208 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qs     (timer_v_lower0_qs)
  );


`line 213 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   

`line 215 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'h0)
  ) u_timer_v_upper0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

`line 223 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .we     (timer_v_upper0_we),
    .wd     (timer_v_upper0_wd),

`line 227 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .de     (hw2reg.timer_v_upper0.de),
    .d      (hw2reg.timer_v_upper0.d ),

`line 231 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qe     (),
    .q      (reg2hw.timer_v_upper0.q ),

`line 235 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qs     (timer_v_upper0_qs)
  );


`line 240 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   

`line 242 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'hffffffff)
  ) u_compare_lower0_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

`line 250 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .we     (compare_lower0_0_we),
    .wd     (compare_lower0_0_wd),

`line 254 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .de     (1'b0),
    .d      ('0  ),

`line 258 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qe     (reg2hw.compare_lower0_0.qe),
    .q      (reg2hw.compare_lower0_0.q ),

`line 262 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qs     (compare_lower0_0_qs)
  );


`line 267 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   

`line 269 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  prim_subreg #(
    .DW      (32),
    .SWACCESS("RW"),
    .RESVAL  (32'hffffffff)
  ) u_compare_upper0_0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

`line 277 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .we     (compare_upper0_0_we),
    .wd     (compare_upper0_0_wd),

`line 281 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .de     (1'b0),
    .d      ('0  ),

`line 285 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qe     (reg2hw.compare_upper0_0.qe),
    .q      (reg2hw.compare_upper0_0.q ),

`line 289 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qs     (compare_upper0_0_qs)
  );



`line 295 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   
   

`line 298 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("RW"),
    .RESVAL  (1'h0)
  ) u_intr_enable0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

`line 306 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .we     (intr_enable0_we),
    .wd     (intr_enable0_wd),

`line 310 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .de     (1'b0),
    .d      ('0  ),

`line 314 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qe     (),
    .q      (reg2hw.intr_enable0[0].q ),

`line 318 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qs     (intr_enable0_qs)
  );



`line 324 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   
   

`line 327 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  prim_subreg #(
    .DW      (1),
    .SWACCESS("W1C"),
    .RESVAL  (1'h0)
  ) u_intr_state0 (
    .clk_i   (clk_i    ),
    .rst_ni  (rst_ni  ),

`line 335 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .we     (intr_state0_we),
    .wd     (intr_state0_wd),

`line 339 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .de     (hw2reg.intr_state0[0].de),
    .d      (hw2reg.intr_state0[0].d ),

`line 343 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qe     (),
    .q      (reg2hw.intr_state0[0].q ),

`line 347 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
     
    .qs     (intr_state0_qs)
  );



`line 353 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   
   

`line 356 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  prim_subreg_ext #(
    .DW    (1)
  ) u_intr_test0 (
    .re     (1'b0),
    .we     (intr_test0_we),
    .wd     (intr_test0_wd),
    .d      ('0),
    .qre    (),
    .qe     (reg2hw.intr_test0[0].qe),
    .q      (reg2hw.intr_test0[0].q ),
    .qs     ()
  );




`line 372 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  logic [8:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[0] = (reg_addr == RV_TIMER_CTRL_OFFSET);
    addr_hit[1] = (reg_addr == RV_TIMER_CFG0_OFFSET);
    addr_hit[2] = (reg_addr == RV_TIMER_TIMER_V_LOWER0_OFFSET);
    addr_hit[3] = (reg_addr == RV_TIMER_TIMER_V_UPPER0_OFFSET);
    addr_hit[4] = (reg_addr == RV_TIMER_COMPARE_LOWER0_0_OFFSET);
    addr_hit[5] = (reg_addr == RV_TIMER_COMPARE_UPPER0_0_OFFSET);
    addr_hit[6] = (reg_addr == RV_TIMER_INTR_ENABLE0_OFFSET);
    addr_hit[7] = (reg_addr == RV_TIMER_INTR_STATE0_OFFSET);
    addr_hit[8] = (reg_addr == RV_TIMER_INTR_TEST0_OFFSET);
  end

`line 386 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

`line 388 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   
  always_comb begin
    wr_err = 1'b0;
    if (addr_hit[0] && reg_we && (RV_TIMER_PERMIT[0] != (RV_TIMER_PERMIT[0] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[1] && reg_we && (RV_TIMER_PERMIT[1] != (RV_TIMER_PERMIT[1] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[2] && reg_we && (RV_TIMER_PERMIT[2] != (RV_TIMER_PERMIT[2] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[3] && reg_we && (RV_TIMER_PERMIT[3] != (RV_TIMER_PERMIT[3] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[4] && reg_we && (RV_TIMER_PERMIT[4] != (RV_TIMER_PERMIT[4] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[5] && reg_we && (RV_TIMER_PERMIT[5] != (RV_TIMER_PERMIT[5] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[6] && reg_we && (RV_TIMER_PERMIT[6] != (RV_TIMER_PERMIT[6] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[7] && reg_we && (RV_TIMER_PERMIT[7] != (RV_TIMER_PERMIT[7] & reg_be))) wr_err = 1'b1 ;
    if (addr_hit[8] && reg_we && (RV_TIMER_PERMIT[8] != (RV_TIMER_PERMIT[8] & reg_be))) wr_err = 1'b1 ;
  end

`line 402 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign ctrl_we = addr_hit[0] & reg_we & ~wr_err;
  assign ctrl_wd = reg_wdata[0];

`line 405 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign cfg0_prescale_we = addr_hit[1] & reg_we & ~wr_err;
  assign cfg0_prescale_wd = reg_wdata[11:0];

`line 408 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign cfg0_step_we = addr_hit[1] & reg_we & ~wr_err;
  assign cfg0_step_wd = reg_wdata[23:16];

`line 411 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign timer_v_lower0_we = addr_hit[2] & reg_we & ~wr_err;
  assign timer_v_lower0_wd = reg_wdata[31:0];

`line 414 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign timer_v_upper0_we = addr_hit[3] & reg_we & ~wr_err;
  assign timer_v_upper0_wd = reg_wdata[31:0];

`line 417 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign compare_lower0_0_we = addr_hit[4] & reg_we & ~wr_err;
  assign compare_lower0_0_wd = reg_wdata[31:0];

`line 420 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign compare_upper0_0_we = addr_hit[5] & reg_we & ~wr_err;
  assign compare_upper0_0_wd = reg_wdata[31:0];

`line 423 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign intr_enable0_we = addr_hit[6] & reg_we & ~wr_err;
  assign intr_enable0_wd = reg_wdata[0];

`line 426 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign intr_state0_we = addr_hit[7] & reg_we & ~wr_err;
  assign intr_state0_wd = reg_wdata[0];

`line 429 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
  assign intr_test0_we = addr_hit[8] & reg_we & ~wr_err;
  assign intr_test0_wd = reg_wdata[0];

`line 432 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
   
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[0] = ctrl_qs;
      end

`line 440 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
      addr_hit[1]: begin
        reg_rdata_next[11:0] = cfg0_prescale_qs;
        reg_rdata_next[23:16] = cfg0_step_qs;
      end

`line 445 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
      addr_hit[2]: begin
        reg_rdata_next[31:0] = timer_v_lower0_qs;
      end

`line 449 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
      addr_hit[3]: begin
        reg_rdata_next[31:0] = timer_v_upper0_qs;
      end

`line 453 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
      addr_hit[4]: begin
        reg_rdata_next[31:0] = compare_lower0_0_qs;
      end

`line 457 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
      addr_hit[5]: begin
        reg_rdata_next[31:0] = compare_upper0_0_qs;
      end

`line 461 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
      addr_hit[6]: begin
        reg_rdata_next[0] = intr_enable0_qs;
      end

`line 465 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
      addr_hit[7]: begin
        reg_rdata_next[0] = intr_state0_qs;
      end

`line 469 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
      addr_hit[8]: begin
        reg_rdata_next[0] = '0;
      end

`line 473 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end


`line 480 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 0
endmodule

`line 482 "../src/merl_azadi-II_azadi_rv_timer_1.0/rtl/rv_timer_reg_top.sv" 2
