Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 21 14:50:49 2024
| Host         : DESKTOP-J65OIEO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopModule_timing_summary_routed.rpt -pb TopModule_timing_summary_routed.pb -rpx TopModule_timing_summary_routed.rpx -warn_on_violation
| Design       : TopModule
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  14          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   36          inf        0.000                      0                   36        4.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     4.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     CU/reg_value_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     CU/reg_value_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     CU/reg_value_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     CU/reg_value_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     CU/reg_value_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y80     CU/reg_value_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     CU/reg_value_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     CU/reg_value_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y81     CU/reg_value_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     CU/reg_value_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     CU/reg_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     CU/reg_value_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     CU/reg_value_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CU/reg_value_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CU/reg_value_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CU/reg_value_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CU/reg_value_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     CU/reg_value_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     CU/reg_value_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     CU/reg_value_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y81     CU/reg_value_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     CU/reg_value_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     CU/reg_value_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CU/reg_value_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CU/reg_value_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CU/reg_value_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y80     CU/reg_value_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     CU/reg_value_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y81     CU/reg_value_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selector[2]
                            (input port)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.364ns  (logic 5.798ns (43.386%)  route 7.566ns (56.614%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  selector[2] (IN)
                         net (fo=0)                   0.000     0.000    selector[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  selector_IBUF[2]_inst/O
                         net (fo=2, routed)           4.018     5.485    CU/selector_IBUF[2]
    SLICE_X0Y81          MUXF7 (Prop_muxf7_S_O)       0.276     5.761 r  CU/led_out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.962     6.723    CU/led_out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.327     7.050 r  CU/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.585     9.635    led_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.728    13.364 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.364    led_out[0]
    H17                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector[2]
                            (input port)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.277ns  (logic 5.594ns (42.136%)  route 7.682ns (57.864%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  selector[2] (IN)
                         net (fo=0)                   0.000     0.000    selector[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  selector_IBUF[2]_inst/O
                         net (fo=2, routed)           4.018     5.485    CU/selector_IBUF[2]
    SLICE_X0Y81          MUXF7 (Prop_muxf7_S_O)       0.276     5.761 r  CU/led_out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.962     6.723    CU/led_out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.299     7.022 r  CU/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.702     9.724    led_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.277 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.277    led_out[2]
    J13                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector[2]
                            (input port)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.861ns  (logic 5.577ns (43.364%)  route 7.284ns (56.636%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  selector[2] (IN)
                         net (fo=0)                   0.000     0.000    selector[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  selector_IBUF[2]_inst/O
                         net (fo=2, routed)           4.018     5.485    CU/selector_IBUF[2]
    SLICE_X0Y81          MUXF7 (Prop_muxf7_S_O)       0.276     5.761 r  CU/led_out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.969     6.730    CU/led_out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.299     7.029 r  CU/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.296     9.325    led_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    12.861 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.861    led_out[1]
    K15                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector[2]
                            (input port)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.623ns  (logic 5.822ns (46.123%)  route 6.801ns (53.877%))
  Logic Levels:           4  (IBUF=1 LUT5=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  selector[2] (IN)
                         net (fo=0)                   0.000     0.000    selector[2]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  selector_IBUF[2]_inst/O
                         net (fo=2, routed)           4.018     5.485    CU/selector_IBUF[2]
    SLICE_X0Y81          MUXF7 (Prop_muxf7_S_O)       0.276     5.761 r  CU/led_out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.969     6.730    CU/led_out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.327     7.057 r  CU/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.813     8.870    led_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.753    12.623 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.623    led_out[3]
    N14                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selector[5]
                            (input port)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.755ns  (logic 1.653ns (60.000%)  route 1.102ns (40.000%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  selector[5] (IN)
                         net (fo=0)                   0.000     0.000    selector[5]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  selector_IBUF[5]_inst/O
                         net (fo=4, routed)           0.708     0.999    CU/selector_IBUF[5]
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.048     1.047 r  CU/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.441    led_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.313     2.755 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.755    led_out[3]
    N14                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector[5]
                            (input port)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.573ns (54.618%)  route 1.307ns (45.382%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  selector[5] (IN)
                         net (fo=0)                   0.000     0.000    selector[5]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  selector_IBUF[5]_inst/O
                         net (fo=4, routed)           0.708     0.999    CU/selector_IBUF[5]
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.045     1.044 r  CU/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.599     1.643    led_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.879 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.879    led_out[1]
    K15                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector[5]
                            (input port)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.034ns  (logic 1.629ns (53.692%)  route 1.405ns (46.308%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  selector[5] (IN)
                         net (fo=0)                   0.000     0.000    selector[5]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 f  selector_IBUF[5]_inst/O
                         net (fo=4, routed)           0.709     1.000    CU/selector_IBUF[5]
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.049     1.049 r  CU/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.696     1.745    led_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.288     3.034 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.034    led_out[0]
    H17                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selector[5]
                            (input port)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.062ns  (logic 1.590ns (51.913%)  route 1.473ns (48.087%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  selector[5] (IN)
                         net (fo=0)                   0.000     0.000    selector[5]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  selector_IBUF[5]_inst/O
                         net (fo=4, routed)           0.709     1.000    CU/selector_IBUF[5]
    SLICE_X0Y82          LUT5 (Prop_lut5_I4_O)        0.045     1.045 r  CU/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.764     1.809    led_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.062 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.062    led_out[2]
    J13                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU/reg_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.200ns  (logic 4.852ns (52.745%)  route 4.347ns (47.255%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.713     5.316    CU/clk
    SLICE_X0Y80          FDRE                                         r  CU/reg_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  CU/reg_value_reg[12]/Q
                         net (fo=1, routed)           0.800     6.572    CU/dati[12]
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     6.696 r  CU/led_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.696    CU/led_out_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     6.913 r  CU/led_out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.962     7.875    CU/led_out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.327     8.202 r  CU/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.585    10.787    led_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.728    14.515 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.515    led_out[0]
    H17                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/reg_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.113ns  (logic 4.649ns (51.013%)  route 4.464ns (48.987%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.713     5.316    CU/clk
    SLICE_X0Y80          FDRE                                         r  CU/reg_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  CU/reg_value_reg[12]/Q
                         net (fo=1, routed)           0.800     6.572    CU/dati[12]
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     6.696 r  CU/led_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.696    CU/led_out_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     6.913 r  CU/led_out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.962     7.875    CU/led_out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.299     8.174 r  CU/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.702    10.876    led_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    14.428 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.428    led_out[2]
    J13                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/reg_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.697ns  (logic 4.631ns (53.253%)  route 4.065ns (46.746%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.713     5.316    CU/clk
    SLICE_X0Y80          FDRE                                         r  CU/reg_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  CU/reg_value_reg[12]/Q
                         net (fo=1, routed)           0.800     6.572    CU/dati[12]
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     6.696 r  CU/led_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.696    CU/led_out_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     6.913 r  CU/led_out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.969     7.882    CU/led_out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.299     8.181 r  CU/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.296    10.477    led_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535    14.012 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.012    led_out[1]
    K15                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/reg_value_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.459ns  (logic 4.877ns (57.649%)  route 3.582ns (42.351%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.713     5.316    CU/clk
    SLICE_X0Y80          FDRE                                         r  CU/reg_value_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y80          FDRE (Prop_fdre_C_Q)         0.456     5.772 r  CU/reg_value_reg[12]/Q
                         net (fo=1, routed)           0.800     6.572    CU/dati[12]
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     6.696 r  CU/led_out_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.000     6.696    CU/led_out_OBUF[3]_inst_i_5_n_0
    SLICE_X0Y81          MUXF7 (Prop_muxf7_I1_O)      0.217     6.913 r  CU/led_out_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.969     7.882    CU/led_out_OBUF[3]_inst_i_2_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I1_O)        0.327     8.209 r  CU/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.813    10.022    led_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.753    13.775 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.775    led_out[3]
    N14                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CU/reg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.424ns  (logic 1.709ns (70.500%)  route 0.715ns (29.500%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.597     1.516    CU/clk
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  CU/reg_value_reg[5]/Q
                         net (fo=1, routed)           0.085     1.730    CU/dati[5]
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.098     1.828 r  CU/led_out_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.828    CU/led_out_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y81          MUXF7 (Prop_muxf7_I1_O)      0.065     1.893 r  CU/led_out_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.236     2.128    CU/led_out_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.105     2.233 r  CU/led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.394     2.628    led_out_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.313     3.941 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.941    led_out[3]
    N14                                                               r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/reg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.635ns (63.991%)  route 0.920ns (36.009%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.597     1.516    CU/clk
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  CU/reg_value_reg[5]/Q
                         net (fo=1, routed)           0.085     1.730    CU/dati[5]
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.098     1.828 r  CU/led_out_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.828    CU/led_out_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y81          MUXF7 (Prop_muxf7_I1_O)      0.065     1.893 r  CU/led_out_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.236     2.128    CU/led_out_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.108     2.236 r  CU/led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.599     2.835    led_out_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     4.072 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.072    led_out[1]
    K15                                                               r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/reg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.685ns (62.612%)  route 1.006ns (37.388%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.597     1.516    CU/clk
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  CU/reg_value_reg[5]/Q
                         net (fo=1, routed)           0.085     1.730    CU/dati[5]
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.098     1.828 r  CU/led_out_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.828    CU/led_out_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y81          MUXF7 (Prop_muxf7_I1_O)      0.065     1.893 r  CU/led_out_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.225     2.117    CU/led_out_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.106     2.223 r  CU/led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.696     2.920    led_out_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.288     4.208 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.208    led_out[0]
    H17                                                               r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CU/reg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.726ns  (logic 1.652ns (60.604%)  route 1.074ns (39.396%))
  Logic Levels:           4  (LUT5=1 LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.597     1.516    CU/clk
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y81          FDRE (Prop_fdre_C_Q)         0.128     1.644 r  CU/reg_value_reg[5]/Q
                         net (fo=1, routed)           0.085     1.730    CU/dati[5]
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.098     1.828 r  CU/led_out_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000     1.828    CU/led_out_OBUF[3]_inst_i_7_n_0
    SLICE_X1Y81          MUXF7 (Prop_muxf7_I1_O)      0.065     1.893 r  CU/led_out_OBUF[3]_inst_i_3/O
                         net (fo=4, routed)           0.225     2.117    CU/led_out_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y82          LUT5 (Prop_lut5_I3_O)        0.108     2.225 r  CU/led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.764     2.989    led_out_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     4.243 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.243    led_out[2]
    J13                                                               r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.612ns (46.831%)  route 1.830ns (53.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  upFirst_IBUF_inst/O
                         net (fo=9, routed)           1.272     2.760    CU/E[0]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     2.884 r  CU/reg_value[15]_i_1/O
                         net (fo=8, routed)           0.558     3.442    CU/reg_value[15]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    CU/clk
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[10]/C

Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.612ns (46.831%)  route 1.830ns (53.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  upFirst_IBUF_inst/O
                         net (fo=9, routed)           1.272     2.760    CU/E[0]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     2.884 r  CU/reg_value[15]_i_1/O
                         net (fo=8, routed)           0.558     3.442    CU/reg_value[15]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    CU/clk
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[13]/C

Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.612ns (46.831%)  route 1.830ns (53.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  upFirst_IBUF_inst/O
                         net (fo=9, routed)           1.272     2.760    CU/E[0]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     2.884 r  CU/reg_value[15]_i_1/O
                         net (fo=8, routed)           0.558     3.442    CU/reg_value[15]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    CU/clk
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[15]/C

Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.612ns (46.831%)  route 1.830ns (53.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  upFirst_IBUF_inst/O
                         net (fo=9, routed)           1.272     2.760    CU/E[0]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     2.884 r  CU/reg_value[15]_i_1/O
                         net (fo=8, routed)           0.558     3.442    CU/reg_value[15]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    CU/clk
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[8]/C

Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.442ns  (logic 1.612ns (46.831%)  route 1.830ns (53.169%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  upFirst_IBUF_inst/O
                         net (fo=9, routed)           1.272     2.760    CU/E[0]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     2.884 r  CU/reg_value[15]_i_1/O
                         net (fo=8, routed)           0.558     3.442    CU/reg_value[15]_i_1_n_0
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    CU/clk
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[9]/C

Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 1.612ns (48.815%)  route 1.690ns (51.185%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  upFirst_IBUF_inst/O
                         net (fo=9, routed)           1.272     2.760    CU/E[0]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     2.884 r  CU/reg_value[15]_i_1/O
                         net (fo=8, routed)           0.418     3.302    CU/reg_value[15]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CU/reg_value_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.594     5.017    CU/clk
    SLICE_X0Y80          FDRE                                         r  CU/reg_value_reg[11]/C

Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 1.612ns (48.815%)  route 1.690ns (51.185%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  upFirst_IBUF_inst/O
                         net (fo=9, routed)           1.272     2.760    CU/E[0]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     2.884 r  CU/reg_value[15]_i_1/O
                         net (fo=8, routed)           0.418     3.302    CU/reg_value[15]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CU/reg_value_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.594     5.017    CU/clk
    SLICE_X0Y80          FDRE                                         r  CU/reg_value_reg[12]/C

Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.302ns  (logic 1.612ns (48.815%)  route 1.690ns (51.185%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 f  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  upFirst_IBUF_inst/O
                         net (fo=9, routed)           1.272     2.760    CU/E[0]
    SLICE_X0Y80          LUT2 (Prop_lut2_I1_O)        0.124     2.884 r  CU/reg_value[15]_i_1/O
                         net (fo=8, routed)           0.418     3.302    CU/reg_value[15]_i_1_n_0
    SLICE_X0Y80          FDRE                                         r  CU/reg_value_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.594     5.017    CU/clk
    SLICE_X0Y80          FDRE                                         r  CU/reg_value_reg[14]/C

Slack:                    inf
  Source:                 v8_in[0]
                            (input port)
  Destination:            CU/reg_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.197ns  (logic 1.478ns (46.224%)  route 1.719ns (53.776%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  v8_in[0] (IN)
                         net (fo=0)                   0.000     0.000    v8_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  v8_in_IBUF[0]_inst/O
                         net (fo=2, routed)           1.719     3.197    CU/D[0]
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.595     5.018    CU/clk
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[0]/C

Slack:                    inf
  Source:                 v8_in[6]
                            (input port)
  Destination:            CU/reg_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.067ns  (logic 1.494ns (48.708%)  route 1.573ns (51.292%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  v8_in[6] (IN)
                         net (fo=0)                   0.000     0.000    v8_in[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  v8_in_IBUF[6]_inst/O
                         net (fo=2, routed)           1.573     3.067    CU/D[6]
    SLICE_X1Y80          FDRE                                         r  CU/reg_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          1.594     5.017    CU/clk
    SLICE_X1Y80          FDRE                                         r  CU/reg_value_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v8_in[5]
                            (input port)
  Destination:            CU/reg_value_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.666ns  (logic 0.265ns (39.825%)  route 0.400ns (60.175%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  v8_in[5] (IN)
                         net (fo=0)                   0.000     0.000    v8_in[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  v8_in_IBUF[5]_inst/O
                         net (fo=2, routed)           0.400     0.666    CU/D[5]
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    CU/clk
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[13]/C

Slack:                    inf
  Source:                 v8_in[4]
                            (input port)
  Destination:            CU/reg_value_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.680ns  (logic 0.260ns (38.251%)  route 0.420ns (61.749%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  v8_in[4] (IN)
                         net (fo=0)                   0.000     0.000    v8_in[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  v8_in_IBUF[4]_inst/O
                         net (fo=2, routed)           0.420     0.680    CU/D[4]
    SLICE_X0Y80          FDRE                                         r  CU/reg_value_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    CU/clk
    SLICE_X0Y80          FDRE                                         r  CU/reg_value_reg[12]/C

Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.256ns (36.652%)  route 0.442ns (63.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  upFirst_IBUF_inst/O
                         net (fo=9, routed)           0.442     0.698    CU/E[0]
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    CU/clk
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[0]/C

Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.256ns (36.652%)  route 0.442ns (63.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  upFirst_IBUF_inst/O
                         net (fo=9, routed)           0.442     0.698    CU/E[0]
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    CU/clk
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[1]/C

Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.256ns (36.652%)  route 0.442ns (63.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  upFirst_IBUF_inst/O
                         net (fo=9, routed)           0.442     0.698    CU/E[0]
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    CU/clk
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[2]/C

Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.256ns (36.652%)  route 0.442ns (63.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  upFirst_IBUF_inst/O
                         net (fo=9, routed)           0.442     0.698    CU/E[0]
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    CU/clk
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[5]/C

Slack:                    inf
  Source:                 upFirst
                            (input port)
  Destination:            CU/reg_value_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.256ns (36.652%)  route 0.442ns (63.348%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  upFirst (IN)
                         net (fo=0)                   0.000     0.000    upFirst
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  upFirst_IBUF_inst/O
                         net (fo=9, routed)           0.442     0.698    CU/E[0]
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    CU/clk
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[7]/C

Slack:                    inf
  Source:                 v8_in[4]
                            (input port)
  Destination:            CU/reg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.260ns (37.169%)  route 0.440ns (62.831%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  v8_in[4] (IN)
                         net (fo=0)                   0.000     0.000    v8_in[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  v8_in_IBUF[4]_inst/O
                         net (fo=2, routed)           0.440     0.700    CU/D[4]
    SLICE_X1Y80          FDRE                                         r  CU/reg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.867     2.032    CU/clk
    SLICE_X1Y80          FDRE                                         r  CU/reg_value_reg[4]/C

Slack:                    inf
  Source:                 v8_in[2]
                            (input port)
  Destination:            CU/reg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.703ns  (logic 0.253ns (36.003%)  route 0.450ns (63.997%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  v8_in[2] (IN)
                         net (fo=0)                   0.000     0.000    v8_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  v8_in_IBUF[2]_inst/O
                         net (fo=2, routed)           0.450     0.703    CU/D[2]
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    CU/clk
    SLICE_X1Y81          FDRE                                         r  CU/reg_value_reg[2]/C

Slack:                    inf
  Source:                 v8_in[2]
                            (input port)
  Destination:            CU/reg_value_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.707ns  (logic 0.253ns (35.799%)  route 0.454ns (64.201%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  v8_in[2] (IN)
                         net (fo=0)                   0.000     0.000    v8_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  v8_in_IBUF[2]_inst/O
                         net (fo=2, routed)           0.454     0.707    CU/D[2]
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=16, routed)          0.868     2.033    CU/clk
    SLICE_X0Y81          FDRE                                         r  CU/reg_value_reg[10]/C





