# Asynchronous-FIFO
This repository contains a clean and modular Asynchronous FIFO (First-In First-Out) design written in SystemVerilog, intended for safe data transfer between two different clock domains.
