--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/cadence/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s
4 -n 3 -fastpaths -xml LF_SFF_MIO.twx LF_SFF_MIO.ncd -o LF_SFF_MIO.twr
LF_SFF_MIO.pcf

Design file:              LF_SFF_MIO.ncd
Physical constraint file: LF_SFF_MIO.pcf
Device,package,speed:     xc3s1000,fg320,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_FCLK_IN = PERIOD TIMEGRP "TNM_FCLK_IN" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_FCLK_IN = PERIOD TIMEGRP "TNM_FCLK_IN" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: i_clkgen/DCM_BUS/CLKIN
  Logical resource: i_clkgen/DCM_BUS/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: FCLK_IN_IBUFG
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: i_clkgen/DCM_BUS/CLKIN
  Logical resource: i_clkgen/DCM_BUS/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: FCLK_IN_IBUFG
--------------------------------------------------------------------------------
Slack: 14.013ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: i_clkgen/DCM_BUS/CLKIN
  Logical resource: i_clkgen/DCM_BUS/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: FCLK_IN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_clkgen_CLK0_BUF = PERIOD TIMEGRP "i_clkgen_CLK0_BUF" 
TS_FCLK_IN HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 80921 paths analyzed, 2463 endpoints analyzed, 4 failing endpoints
 4 timing errors detected. (4 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  25.495ns.
--------------------------------------------------------------------------------

Paths for end point adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (SLICE_X27Y26.F1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.017ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (2.040 - 2.122)
  Source Clock:         adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 576.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 580.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.XQ      Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0
    SLICE_X25Y24.G2      net (fanout=3)        2.224   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST<0>
    SLICE_X25Y24.Y       Tilo                  0.551   N623
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41_SW1
    SLICE_X27Y26.F1      net (fanout=1)        0.889   N625
    SLICE_X27Y26.CLK     Tfck                  0.633   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                      5.017ns (1.904ns logic, 3.113ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.172ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.828ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 0.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y33.XQ      Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE
    SLICE_X25Y24.G4      net (fanout=1)        1.035   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE
    SLICE_X25Y24.Y       Tilo                  0.551   N623
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41_SW1
    SLICE_X27Y26.F1      net (fanout=1)        0.889   N625
    SLICE_X27Y26.CLK     Tfck                  0.633   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (1.904ns logic, 1.924ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (SLICE_X25Y20.F2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 (FF)
  Destination:          adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      5.016ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 576.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 580.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 to adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.XQ      Tcko                  0.720   adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST<0>
                                                       adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0
    SLICE_X25Y24.F1      net (fanout=3)        2.565   adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST<0>
    SLICE_X25Y24.X       Tilo                  0.551   N623
                                                       adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41_SW1
    SLICE_X25Y20.F2      net (fanout=1)        0.547   N623
    SLICE_X25Y20.CLK     Tfck                  0.633   adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT<0>
                                                       adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41
                                                       adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                      5.016ns (1.904ns logic, 3.112ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE (FF)
  Destination:          adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.666ns (Levels of Logic = 2)
  Clock Path Skew:      -0.045ns (0.388 - 0.433)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 0.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE to adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y16.XQ      Tcko                  0.720   adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE
                                                       adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE
    SLICE_X25Y24.F2      net (fanout=1)        1.215   adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_DONE
    SLICE_X25Y24.X       Tilo                  0.551   N623
                                                       adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41_SW1
    SLICE_X25Y20.F2      net (fanout=1)        0.547   N623
    SLICE_X25Y20.CLK     Tfck                  0.633   adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT<0>
                                                       adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41
                                                       adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                      3.666ns (1.904ns logic, 1.762ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (SLICE_X32Y64.F2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 (FF)
  Destination:          adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      4.544ns (Levels of Logic = 2)
  Clock Path Skew:      -0.164ns (1.989 - 2.153)
  Source Clock:         adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 576.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 580.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 to adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y74.XQ      Tcko                  0.720   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST<0>
                                                       adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0
    SLICE_X24Y68.F1      net (fanout=3)        1.310   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST<0>
    SLICE_X24Y68.X       Tilo                  0.608   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>23
                                                       adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>23
    SLICE_X32Y64.F2      net (fanout=1)        1.216   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>23
    SLICE_X32Y64.CLK     Tfck                  0.690   adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT<0>
                                                       adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_mux0000<7>41
                                                       adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/BUS_DATA_OUT_0
    -------------------------------------------------  ---------------------------
    Total                                      4.544ns (2.018ns logic, 2.526ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_clkgen_CLK0_BUF = PERIOD TIMEGRP "i_clkgen_CLK0_BUF" TS_FCLK_IN HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1 (SLICE_X73Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.723ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1 (FF)
  Destination:          adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.780ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.173 - 0.116)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1 to adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y37.XQ      Tcko                  0.576   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_1
    SLICE_X73Y39.BX      net (fanout=1)        0.487   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr<1>
    SLICE_X73Y39.CLK     Tckdi       (-Th)     0.283   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.780ns (0.293ns logic, 0.487ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_0 (SLICE_X73Y39.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.769ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_0 (FF)
  Destination:          adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.826ns (Levels of Logic = 0)
  Clock Path Skew:      0.057ns (0.173 - 0.116)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_0 to adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y37.YQ      Tcko                  0.576   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr_0
    SLICE_X73Y39.BY      net (fanout=1)        0.487   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/cdc_sync_rq1_wptr<0>
    SLICE_X73Y39.CLK     Tckdi       (-Th)     0.237   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/sync_w2r_inst/rq2_wptr_0
    -------------------------------------------------  ---------------------------
    Total                                      0.826ns (0.339ns logic, 0.487ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/rst_pulse_sync/aq_sync_ff_1 (SLICE_X47Y46.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2 (FF)
  Destination:          i_spi_adc/i_spi_core/rst_pulse_sync/aq_sync_ff_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.886ns (Levels of Logic = 0)
  Clock Path Skew:      0.091ns (2.287 - 2.196)
  Source Clock:         i_spi_adc/i_spi_core/SPI_CLK rising at 0.000ns
  Destination Clock:    i_spi_adc/i_spi_core/BUS_CLK rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2 to i_spi_adc/i_spi_core/rst_pulse_sync/aq_sync_ff_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.XQ      Tcko                  0.576   i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2
                                                       i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2
    SLICE_X47Y46.BY      net (fanout=4)        0.547   i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2
    SLICE_X47Y46.CLK     Tckdi       (-Th)     0.237   i_spi_adc/i_spi_core/rst_pulse_sync/aq_sync_ff_2
                                                       i_spi_adc/i_spi_core/rst_pulse_sync/aq_sync_ff_1
    -------------------------------------------------  ---------------------------
    Total                                      0.886ns (0.339ns logic, 0.547ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clkgen_CLK0_BUF = PERIOD TIMEGRP "i_clkgen_CLK0_BUF" TS_FCLK_IN HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.268ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1/CLKA
  Logical resource: i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: i_spi_adc/i_spi_core/BUS_CLK
--------------------------------------------------------------------------------
Slack: 17.268ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1/CLKA
  Logical resource: i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: i_spi_adc/i_spi_core/BUS_CLK
--------------------------------------------------------------------------------
Slack: 17.268ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.732ns (366.032MHz) (Tbp)
  Physical resource: i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1/CLKA
  Logical resource: i_out_fifo/i_sram_fifo/i_buf_fifo/Mram_mem1.A/CLKA
  Location pin: RAMB16_X0Y4.CLKA
  Clock network: i_spi_adc/i_spi_core/BUS_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_clkgen_CLKDV = PERIOD TIMEGRP "i_clkgen_CLKDV" 
TS_FCLK_IN * 4 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 97350 paths analyzed, 391 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  54.396ns.
--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/out_bit_cnt_28 (SLICE_X56Y62.SR), 1405 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_spi_adc/i_spi_core/status_regs_3_2 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.347ns (Levels of Logic = 17)
  Clock Path Skew:      -0.252ns (1.947 - 2.199)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_spi_adc/i_spi_core/status_regs_3_2 to i_spi_adc/i_spi_core/out_bit_cnt_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.YQ      Tcko                  0.720   i_spi_adc/i_spi_core/status_regs_3_3
                                                       i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.F2      net (fanout=3)        1.581   i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/STOP_BIT<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<15>
    SLICE_X50Y52.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<15>
    SLICE_X50Y52.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<16>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<16>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<17>
    SLICE_X50Y53.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<17>
    SLICE_X50Y53.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<18>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<18>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<19>
    SLICE_X50Y54.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<19>
    SLICE_X50Y54.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<20>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<20>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<21>
    SLICE_X50Y55.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<21>
    SLICE_X50Y55.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<22>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<22>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<23>
    SLICE_X50Y56.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<23>
    SLICE_X50Y56.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<24>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<24>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<25>
    SLICE_X50Y57.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<25>
    SLICE_X50Y57.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<26>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<26>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<27>
    SLICE_X50Y58.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<27>
    SLICE_X50Y58.Y       Tciny                 0.923   i_spi_adc/i_spi_core/STOP_BIT<28>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<28>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor<29>
    SLICE_X52Y57.F1      net (fanout=1)        0.933   i_spi_adc/i_spi_core/STOP_BIT<29>
    SLICE_X52Y57.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut<14>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<14>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.XB      Tcinxb                0.440   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.G4      net (fanout=20)       1.390   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X56Y62.SR      net (fanout=17)       2.118   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X56Y62.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<28>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_28
    -------------------------------------------------  ---------------------------
    Total                                     13.347ns (7.325ns logic, 6.022ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_spi_adc/i_spi_core/status_regs_3_2 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.233ns (Levels of Logic = 14)
  Clock Path Skew:      -0.252ns (1.947 - 2.199)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_spi_adc/i_spi_core/status_regs_3_2 to i_spi_adc/i_spi_core/out_bit_cnt_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.YQ      Tcko                  0.720   i_spi_adc/i_spi_core/status_regs_3_3
                                                       i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.F2      net (fanout=3)        1.581   i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/STOP_BIT<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<15>
    SLICE_X50Y52.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<15>
    SLICE_X50Y52.X       Tcinx                 0.904   i_spi_adc/i_spi_core/STOP_BIT<16>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor<16>
    SLICE_X52Y54.F2      net (fanout=1)        1.198   i_spi_adc/i_spi_core/STOP_BIT<16>
    SLICE_X52Y54.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut<8>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<8>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
    SLICE_X52Y55.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
    SLICE_X52Y55.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<10>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
    SLICE_X52Y56.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
    SLICE_X52Y56.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<12>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
    SLICE_X52Y57.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
    SLICE_X52Y57.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<14>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.XB      Tcinxb                0.440   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.G4      net (fanout=20)       1.390   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X56Y62.SR      net (fanout=17)       2.118   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X56Y62.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<28>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_28
    -------------------------------------------------  ---------------------------
    Total                                     13.233ns (6.946ns logic, 6.287ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_spi_adc/i_spi_core/status_regs_3_2 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_28 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.213ns (Levels of Logic = 14)
  Clock Path Skew:      -0.252ns (1.947 - 2.199)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_spi_adc/i_spi_core/status_regs_3_2 to i_spi_adc/i_spi_core/out_bit_cnt_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.YQ      Tcko                  0.720   i_spi_adc/i_spi_core/status_regs_3_3
                                                       i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.F2      net (fanout=3)        1.581   i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/STOP_BIT<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.Y       Tciny                 0.923   i_spi_adc/i_spi_core/STOP_BIT<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor<15>
    SLICE_X52Y53.G3      net (fanout=1)        1.147   i_spi_adc/i_spi_core/STOP_BIT<15>
    SLICE_X52Y53.COUT    Topcyg                1.096   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<7>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut<7>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<7>
    SLICE_X52Y54.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<7>
    SLICE_X52Y54.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<8>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
    SLICE_X52Y55.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
    SLICE_X52Y55.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<10>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
    SLICE_X52Y56.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
    SLICE_X52Y56.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<12>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
    SLICE_X52Y57.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
    SLICE_X52Y57.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<14>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.XB      Tcinxb                0.440   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.G4      net (fanout=20)       1.390   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X56Y62.SR      net (fanout=17)       2.118   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X56Y62.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<28>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_28
    -------------------------------------------------  ---------------------------
    Total                                     13.213ns (6.977ns logic, 6.236ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/out_bit_cnt_29 (SLICE_X56Y62.SR), 1405 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_spi_adc/i_spi_core/status_regs_3_2 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.347ns (Levels of Logic = 17)
  Clock Path Skew:      -0.252ns (1.947 - 2.199)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_spi_adc/i_spi_core/status_regs_3_2 to i_spi_adc/i_spi_core/out_bit_cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.YQ      Tcko                  0.720   i_spi_adc/i_spi_core/status_regs_3_3
                                                       i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.F2      net (fanout=3)        1.581   i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/STOP_BIT<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<15>
    SLICE_X50Y52.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<15>
    SLICE_X50Y52.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<16>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<16>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<17>
    SLICE_X50Y53.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<17>
    SLICE_X50Y53.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<18>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<18>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<19>
    SLICE_X50Y54.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<19>
    SLICE_X50Y54.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<20>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<20>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<21>
    SLICE_X50Y55.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<21>
    SLICE_X50Y55.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<22>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<22>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<23>
    SLICE_X50Y56.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<23>
    SLICE_X50Y56.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<24>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<24>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<25>
    SLICE_X50Y57.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<25>
    SLICE_X50Y57.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<26>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<26>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<27>
    SLICE_X50Y58.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<27>
    SLICE_X50Y58.Y       Tciny                 0.923   i_spi_adc/i_spi_core/STOP_BIT<28>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<28>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor<29>
    SLICE_X52Y57.F1      net (fanout=1)        0.933   i_spi_adc/i_spi_core/STOP_BIT<29>
    SLICE_X52Y57.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut<14>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<14>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.XB      Tcinxb                0.440   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.G4      net (fanout=20)       1.390   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X56Y62.SR      net (fanout=17)       2.118   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X56Y62.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<28>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_29
    -------------------------------------------------  ---------------------------
    Total                                     13.347ns (7.325ns logic, 6.022ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_spi_adc/i_spi_core/status_regs_3_2 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.233ns (Levels of Logic = 14)
  Clock Path Skew:      -0.252ns (1.947 - 2.199)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_spi_adc/i_spi_core/status_regs_3_2 to i_spi_adc/i_spi_core/out_bit_cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.YQ      Tcko                  0.720   i_spi_adc/i_spi_core/status_regs_3_3
                                                       i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.F2      net (fanout=3)        1.581   i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/STOP_BIT<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<15>
    SLICE_X50Y52.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<15>
    SLICE_X50Y52.X       Tcinx                 0.904   i_spi_adc/i_spi_core/STOP_BIT<16>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor<16>
    SLICE_X52Y54.F2      net (fanout=1)        1.198   i_spi_adc/i_spi_core/STOP_BIT<16>
    SLICE_X52Y54.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut<8>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<8>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
    SLICE_X52Y55.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
    SLICE_X52Y55.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<10>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
    SLICE_X52Y56.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
    SLICE_X52Y56.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<12>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
    SLICE_X52Y57.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
    SLICE_X52Y57.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<14>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.XB      Tcinxb                0.440   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.G4      net (fanout=20)       1.390   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X56Y62.SR      net (fanout=17)       2.118   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X56Y62.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<28>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_29
    -------------------------------------------------  ---------------------------
    Total                                     13.233ns (6.946ns logic, 6.287ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_spi_adc/i_spi_core/status_regs_3_2 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_29 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.213ns (Levels of Logic = 14)
  Clock Path Skew:      -0.252ns (1.947 - 2.199)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_spi_adc/i_spi_core/status_regs_3_2 to i_spi_adc/i_spi_core/out_bit_cnt_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.YQ      Tcko                  0.720   i_spi_adc/i_spi_core/status_regs_3_3
                                                       i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.F2      net (fanout=3)        1.581   i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/STOP_BIT<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.Y       Tciny                 0.923   i_spi_adc/i_spi_core/STOP_BIT<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor<15>
    SLICE_X52Y53.G3      net (fanout=1)        1.147   i_spi_adc/i_spi_core/STOP_BIT<15>
    SLICE_X52Y53.COUT    Topcyg                1.096   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<7>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut<7>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<7>
    SLICE_X52Y54.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<7>
    SLICE_X52Y54.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<8>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
    SLICE_X52Y55.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
    SLICE_X52Y55.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<10>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
    SLICE_X52Y56.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
    SLICE_X52Y56.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<12>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
    SLICE_X52Y57.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
    SLICE_X52Y57.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<14>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.XB      Tcinxb                0.440   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.G4      net (fanout=20)       1.390   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X56Y62.SR      net (fanout=17)       2.118   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X56Y62.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<28>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_29
    -------------------------------------------------  ---------------------------
    Total                                     13.213ns (6.977ns logic, 6.236ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/out_bit_cnt_30 (SLICE_X56Y63.SR), 1405 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_spi_adc/i_spi_core/status_regs_3_2 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.347ns (Levels of Logic = 17)
  Clock Path Skew:      -0.252ns (1.947 - 2.199)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_spi_adc/i_spi_core/status_regs_3_2 to i_spi_adc/i_spi_core/out_bit_cnt_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.YQ      Tcko                  0.720   i_spi_adc/i_spi_core/status_regs_3_3
                                                       i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.F2      net (fanout=3)        1.581   i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/STOP_BIT<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<15>
    SLICE_X50Y52.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<15>
    SLICE_X50Y52.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<16>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<16>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<17>
    SLICE_X50Y53.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<17>
    SLICE_X50Y53.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<18>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<18>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<19>
    SLICE_X50Y54.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<19>
    SLICE_X50Y54.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<20>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<20>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<21>
    SLICE_X50Y55.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<21>
    SLICE_X50Y55.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<22>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<22>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<23>
    SLICE_X50Y56.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<23>
    SLICE_X50Y56.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<24>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<24>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<25>
    SLICE_X50Y57.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<25>
    SLICE_X50Y57.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<26>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<26>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<27>
    SLICE_X50Y58.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<27>
    SLICE_X50Y58.Y       Tciny                 0.923   i_spi_adc/i_spi_core/STOP_BIT<28>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<28>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor<29>
    SLICE_X52Y57.F1      net (fanout=1)        0.933   i_spi_adc/i_spi_core/STOP_BIT<29>
    SLICE_X52Y57.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut<14>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<14>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.XB      Tcinxb                0.440   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.G4      net (fanout=20)       1.390   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X56Y63.SR      net (fanout=17)       2.118   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X56Y63.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<30>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_30
    -------------------------------------------------  ---------------------------
    Total                                     13.347ns (7.325ns logic, 6.022ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_spi_adc/i_spi_core/status_regs_3_2 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.233ns (Levels of Logic = 14)
  Clock Path Skew:      -0.252ns (1.947 - 2.199)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_spi_adc/i_spi_core/status_regs_3_2 to i_spi_adc/i_spi_core/out_bit_cnt_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.YQ      Tcko                  0.720   i_spi_adc/i_spi_core/status_regs_3_3
                                                       i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.F2      net (fanout=3)        1.581   i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/STOP_BIT<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<15>
    SLICE_X50Y52.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<15>
    SLICE_X50Y52.X       Tcinx                 0.904   i_spi_adc/i_spi_core/STOP_BIT<16>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor<16>
    SLICE_X52Y54.F2      net (fanout=1)        1.198   i_spi_adc/i_spi_core/STOP_BIT<16>
    SLICE_X52Y54.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut<8>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<8>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
    SLICE_X52Y55.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
    SLICE_X52Y55.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<10>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
    SLICE_X52Y56.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
    SLICE_X52Y56.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<12>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
    SLICE_X52Y57.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
    SLICE_X52Y57.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<14>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.XB      Tcinxb                0.440   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.G4      net (fanout=20)       1.390   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X56Y63.SR      net (fanout=17)       2.118   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X56Y63.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<30>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_30
    -------------------------------------------------  ---------------------------
    Total                                     13.233ns (6.946ns logic, 6.287ns route)
                                                       (52.5% logic, 47.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_spi_adc/i_spi_core/status_regs_3_2 (FF)
  Destination:          i_spi_adc/i_spi_core/out_bit_cnt_30 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.213ns (Levels of Logic = 14)
  Clock Path Skew:      -0.252ns (1.947 - 2.199)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 60.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: i_spi_adc/i_spi_core/status_regs_3_2 to i_spi_adc/i_spi_core/out_bit_cnt_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y53.YQ      Tcko                  0.720   i_spi_adc/i_spi_core/status_regs_3_3
                                                       i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.F2      net (fanout=3)        1.581   i_spi_adc/i_spi_core/status_regs_3_2
    SLICE_X50Y45.COUT    Topcyf                1.084   i_spi_adc/i_spi_core/STOP_BIT<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_lut<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<2>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<3>
    SLICE_X50Y46.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<4>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<5>
    SLICE_X50Y47.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<6>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<7>
    SLICE_X50Y48.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<8>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<9>
    SLICE_X50Y49.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<10>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<11>
    SLICE_X50Y50.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/STOP_BIT<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<12>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<13>
    SLICE_X50Y51.Y       Tciny                 0.923   i_spi_adc/i_spi_core/STOP_BIT<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_cy<14>
                                                       i_spi_adc/i_spi_core/Madd_STOP_BIT_addsub0000_xor<15>
    SLICE_X52Y53.G3      net (fanout=1)        1.147   i_spi_adc/i_spi_core/STOP_BIT<15>
    SLICE_X52Y53.COUT    Topcyg                1.096   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<7>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_lut<7>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<7>
    SLICE_X52Y54.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<7>
    SLICE_X52Y54.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<8>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
    SLICE_X52Y55.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<9>
    SLICE_X52Y55.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<10>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
    SLICE_X52Y56.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<11>
    SLICE_X52Y56.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<12>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
    SLICE_X52Y57.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<13>
    SLICE_X52Y57.COUT    Tbyp                  0.120   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<14>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.CIN     net (fanout=1)        0.000   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<15>
    SLICE_X52Y58.XB      Tcinxb                0.440   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
                                                       i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.G4      net (fanout=20)       1.390   i_spi_adc/i_spi_core/Mcompar_REPEAT_COUNT_cmp_eq0000_cy<16>
    SLICE_X52Y49.Y       Tilo                  0.608   i_spi_adc/i_spi_core/out_bit_cnt_or0000
                                                       i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val321
    SLICE_X56Y63.SR      net (fanout=17)       2.118   i_spi_adc/i_spi_core/Mcount_out_bit_cnt_val
    SLICE_X56Y63.CLK     Tsrck                 1.026   i_spi_adc/i_spi_core/out_bit_cnt<30>
                                                       i_spi_adc/i_spi_core/out_bit_cnt_30
    -------------------------------------------------  ---------------------------
    Total                                     13.213ns (6.977ns logic, 6.236ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_clkgen_CLKDV = PERIOD TIMEGRP "i_clkgen_CLKDV" TS_FCLK_IN * 4 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2 (SLICE_X48Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_1 (FF)
  Destination:          i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_1 to i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y60.YQ      Tcko                  0.576   i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2
                                                       i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_1
    SLICE_X48Y60.BX      net (fanout=1)        0.513   i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_1
    SLICE_X48Y60.CLK     Tckdi       (-Th)     0.283   i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2
                                                       i_spi_adc/i_spi_core/start_pulse_sync/out_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2 (SLICE_X43Y39.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_1 (FF)
  Destination:          i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_1 to i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y39.YQ      Tcko                  0.576   i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2
                                                       i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_1
    SLICE_X43Y39.BX      net (fanout=1)        0.513   i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_1
    SLICE_X43Y39.CLK     Tckdi       (-Th)     0.283   i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2
                                                       i_spi_adc/i_spi_core/done_pulse_sync/aq_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2 (SLICE_X46Y44.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_1 (FF)
  Destination:          i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Destination Clock:    i_spi_adc/i_spi_core/SPI_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_1 to i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y44.YQ      Tcko                  0.576   i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2
                                                       i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_1
    SLICE_X46Y44.BX      net (fanout=1)        0.513   i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_1
    SLICE_X46Y44.CLK     Tckdi       (-Th)     0.283   i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2
                                                       i_spi_adc/i_spi_core/rst_pulse_sync/out_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clkgen_CLKDV = PERIOD TIMEGRP "i_clkgen_CLKDV" TS_FCLK_IN * 4 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 77.268ns (period - (min low pulse limit / (low pulse / period)))
  Period: 80.000ns
  Low pulse: 40.000ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: i_spi_adc/i_spi_core/memout/dpram/CLKA
  Logical resource: i_spi_adc/i_spi_core/memout/dpram.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: i_spi_adc/i_spi_core/SPI_CLK
--------------------------------------------------------------------------------
Slack: 77.268ns (period - (min high pulse limit / (high pulse / period)))
  Period: 80.000ns
  High pulse: 40.000ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: i_spi_adc/i_spi_core/memout/dpram/CLKA
  Logical resource: i_spi_adc/i_spi_core/memout/dpram.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: i_spi_adc/i_spi_core/SPI_CLK
--------------------------------------------------------------------------------
Slack: 77.268ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 2.732ns (366.032MHz) (Tbp)
  Physical resource: i_spi_adc/i_spi_core/memout/dpram/CLKA
  Logical resource: i_spi_adc/i_spi_core/memout/dpram.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: i_spi_adc/i_spi_core/SPI_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_clkgen_CLKFX_40 = PERIOD TIMEGRP "i_clkgen_CLKFX_40" 
TS_FCLK_IN /         0.833333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clkgen_CLKFX_40 = PERIOD TIMEGRP "i_clkgen_CLKFX_40" TS_FCLK_IN /
        0.833333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 24.000ns
  Low pulse: 12.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: i_clkgen/DCM_CMD/CLKIN
  Logical resource: i_clkgen/DCM_CMD/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: i_clkgen/CLKOUT40
--------------------------------------------------------------------------------
Slack: 14.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 24.000ns
  High pulse: 12.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: i_clkgen/DCM_CMD/CLKIN
  Logical resource: i_clkgen/DCM_CMD/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: i_clkgen/CLKOUT40
--------------------------------------------------------------------------------
Slack: 18.013ns (period - min period limit)
  Period: 24.000ns
  Min period limit: 5.987ns (167.029MHz) (Tdcmpc)
  Physical resource: i_clkgen/DCM_CMD/CLKIN
  Logical resource: i_clkgen/DCM_CMD/CLKIN
  Location pin: DCM_X1Y1.CLKIN
  Clock network: i_clkgen/CLKOUT40
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_i_clkgen_CLKDV_5 = PERIOD TIMEGRP "i_clkgen_CLKDV_5" 
TS_i_clkgen_CLKFX_40 *         8 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 73968 paths analyzed, 2280 endpoints analyzed, 598 failing endpoints
 598 timing errors detected. (598 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 538.032ns.
--------------------------------------------------------------------------------

Paths for end point adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull (SLICE_X70Y35.F1), 492 paths
--------------------------------------------------------------------------------
Slack (setup path):     -7.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1 (FF)
  Destination:          adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull (FF)
  Requirement:          4.000ns
  Data Path Delay:      10.952ns (Levels of Logic = 17)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.257ns (2.034 - 2.291)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1 to adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y17.XQ      Tcko                  0.720   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
    SLICE_X68Y14.G2      net (fanout=3)        1.258   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
    SLICE_X68Y14.COUT    Topcyg                1.096   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_lut<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X68Y15.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X68Y15.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<2>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X68Y16.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X68Y16.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<4>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X68Y17.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X68Y17.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<6>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X68Y18.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X68Y18.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<8>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X68Y19.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X68Y19.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<10>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X68Y20.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X68Y20.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<12>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X68Y21.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X68Y21.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<14>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X68Y22.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X68Y22.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<16>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X68Y23.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X68Y23.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<18>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X68Y24.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X68Y24.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<20>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X68Y25.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X68Y25.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<22>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X69Y36.G4      net (fanout=5)        1.344   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X69Y36.X       Tif5x                 0.911   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write2
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5
    SLICE_X70Y36.G2      net (fanout=6)        0.665   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
    SLICE_X70Y36.Y       Tilo                  0.608   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut<0>1
    SLICE_X70Y34.G1      net (fanout=1)        0.867   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut<0>
    SLICE_X70Y34.Y       Tilo                  0.608   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result<2>1
    SLICE_X70Y34.F4      net (fanout=1)        0.015   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result<2>
    SLICE_X70Y34.X       Tilo                  0.608   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Mxor_wgraynext_xor0001_Result1
    SLICE_X70Y35.F1      net (fanout=1)        0.242   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wgraynext<1>
    SLICE_X70Y35.CLK     Tfck                  0.690   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val465
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
    -------------------------------------------------  ---------------------------
    Total                                     10.952ns (6.561ns logic, 4.391ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1 (FF)
  Destination:          adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull (FF)
  Requirement:          4.000ns
  Data Path Delay:      10.927ns (Levels of Logic = 17)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.257ns (2.034 - 2.291)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1 to adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y17.XQ      Tcko                  0.720   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
    SLICE_X68Y14.G2      net (fanout=3)        1.258   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
    SLICE_X68Y14.COUT    Topcyg                1.096   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_lut<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X68Y15.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X68Y15.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<2>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X68Y16.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X68Y16.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<4>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X68Y17.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X68Y17.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<6>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X68Y18.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X68Y18.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<8>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X68Y19.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X68Y19.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<10>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X68Y20.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X68Y20.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<12>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X68Y21.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X68Y21.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<14>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X68Y22.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X68Y22.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<16>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X68Y23.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X68Y23.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<18>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X68Y24.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X68Y24.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<20>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X68Y25.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X68Y25.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<22>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X69Y36.F4      net (fanout=5)        1.319   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X69Y36.X       Tif5x                 0.911   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write1
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5
    SLICE_X70Y36.G2      net (fanout=6)        0.665   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
    SLICE_X70Y36.Y       Tilo                  0.608   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut<0>1
    SLICE_X70Y34.G1      net (fanout=1)        0.867   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut<0>
    SLICE_X70Y34.Y       Tilo                  0.608   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result<2>1
    SLICE_X70Y34.F4      net (fanout=1)        0.015   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result<2>
    SLICE_X70Y34.X       Tilo                  0.608   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Mxor_wgraynext_xor0001_Result1
    SLICE_X70Y35.F1      net (fanout=1)        0.242   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wgraynext<1>
    SLICE_X70Y35.CLK     Tfck                  0.690   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val465
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
    -------------------------------------------------  ---------------------------
    Total                                     10.927ns (6.561ns logic, 4.366ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -7.002ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1 (FF)
  Destination:          adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull (FF)
  Requirement:          4.000ns
  Data Path Delay:      10.745ns (Levels of Logic = 17)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.257ns (2.034 - 2.291)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1 to adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y17.XQ      Tcko                  0.720   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
    SLICE_X68Y14.G2      net (fanout=3)        1.258   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
    SLICE_X68Y14.COUT    Topcyg                0.889   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X68Y15.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X68Y15.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<2>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X68Y16.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X68Y16.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<4>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X68Y17.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X68Y17.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<6>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X68Y18.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X68Y18.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<8>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X68Y19.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X68Y19.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<10>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X68Y20.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X68Y20.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<12>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X68Y21.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X68Y21.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<14>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X68Y22.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X68Y22.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<16>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X68Y23.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X68Y23.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<18>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X68Y24.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X68Y24.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<20>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X68Y25.CIN     net (fanout=1)        0.000   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X68Y25.COUT    Tbyp                  0.120   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<22>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X69Y36.G4      net (fanout=5)        1.344   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X69Y36.X       Tif5x                 0.911   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write2
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5
    SLICE_X70Y36.G2      net (fanout=6)        0.665   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
    SLICE_X70Y36.Y       Tilo                  0.608   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wbin<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut<0>1
    SLICE_X70Y34.G1      net (fanout=1)        0.867   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_lut<0>
    SLICE_X70Y34.Y       Tilo                  0.608   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result<2>1
    SLICE_X70Y34.F4      net (fanout=1)        0.015   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result<2>
    SLICE_X70Y34.X       Tilo                  0.608   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr<1>
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Mxor_wgraynext_xor0001_Result1
    SLICE_X70Y35.F1      net (fanout=1)        0.242   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wgraynext<1>
    SLICE_X70Y35.CLK     Tfck                  0.690   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val465
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
    -------------------------------------------------  ---------------------------
    Total                                     10.745ns (6.354ns logic, 4.391ns route)
                                                       (59.1% logic, 40.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull (SLICE_X15Y51.F4), 494 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull (FF)
  Requirement:          4.000ns
  Data Path Delay:      10.551ns (Levels of Logic = 17)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.052ns (2.192 - 2.244)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.YQ      Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0
    SLICE_X19Y42.F2      net (fanout=3)        1.586   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0
    SLICE_X19Y42.COUT    Topcyf                1.027   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_lut<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X19Y43.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X19Y43.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<2>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X19Y44.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X19Y44.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<4>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X19Y45.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X19Y45.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<6>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X19Y46.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X19Y46.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<8>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X19Y47.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X19Y47.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<10>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X19Y48.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X19Y48.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<12>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X19Y49.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X19Y49.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<14>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X19Y50.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X19Y50.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<16>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X19Y51.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X19Y51.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<18>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X19Y52.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X19Y52.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<20>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X19Y53.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X19Y53.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<22>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X15Y48.G1      net (fanout=5)        1.516   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X15Y48.X       Tif5x                 0.911   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write2
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5
    SLICE_X14Y50.G1      net (fanout=6)        0.913   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
    SLICE_X14Y50.Y       Tilo                  0.608   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr<3>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_cy<1>1
    SLICE_X14Y50.F4      net (fanout=3)        0.028   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_cy<1>
    SLICE_X14Y50.X       Tilo                  0.608   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr<3>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result<3>1
    SLICE_X15Y51.G4      net (fanout=1)        0.027   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result<3>
    SLICE_X15Y51.Y       Tilo                  0.551   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val449
    SLICE_X15Y51.F4      net (fanout=1)        0.015   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val449
    SLICE_X15Y51.CLK     Tfck                  0.633   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val465
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
    -------------------------------------------------  ---------------------------
    Total                                     10.551ns (6.466ns logic, 4.085ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull (FF)
  Requirement:          4.000ns
  Data Path Delay:      10.432ns (Levels of Logic = 17)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.052ns (2.192 - 2.244)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.YQ      Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0
    SLICE_X19Y42.F2      net (fanout=3)        1.586   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0
    SLICE_X19Y42.COUT    Topcyf                0.908   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X19Y43.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X19Y43.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<2>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X19Y44.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X19Y44.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<4>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X19Y45.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X19Y45.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<6>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X19Y46.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X19Y46.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<8>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X19Y47.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X19Y47.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<10>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X19Y48.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X19Y48.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<12>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X19Y49.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X19Y49.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<14>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X19Y50.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X19Y50.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<16>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X19Y51.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X19Y51.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<18>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X19Y52.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X19Y52.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<20>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X19Y53.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X19Y53.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<22>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X15Y48.G1      net (fanout=5)        1.516   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X15Y48.X       Tif5x                 0.911   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write2
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5
    SLICE_X14Y50.G1      net (fanout=6)        0.913   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
    SLICE_X14Y50.Y       Tilo                  0.608   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr<3>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_cy<1>1
    SLICE_X14Y50.F4      net (fanout=3)        0.028   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_cy<1>
    SLICE_X14Y50.X       Tilo                  0.608   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr<3>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result<3>1
    SLICE_X15Y51.G4      net (fanout=1)        0.027   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result<3>
    SLICE_X15Y51.Y       Tilo                  0.551   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val449
    SLICE_X15Y51.F4      net (fanout=1)        0.015   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val449
    SLICE_X15Y51.CLK     Tfck                  0.633   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val465
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
    -------------------------------------------------  ---------------------------
    Total                                     10.432ns (6.347ns logic, 4.085ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull (FF)
  Requirement:          4.000ns
  Data Path Delay:      10.405ns (Levels of Logic = 17)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.052ns (2.192 - 2.244)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.YQ      Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0
    SLICE_X19Y42.F2      net (fanout=3)        1.586   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0
    SLICE_X19Y42.COUT    Topcyf                1.027   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_lut<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X19Y43.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X19Y43.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<2>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X19Y44.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X19Y44.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<4>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X19Y45.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X19Y45.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<6>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X19Y46.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X19Y46.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<8>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X19Y47.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X19Y47.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<10>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X19Y48.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X19Y48.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<12>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X19Y49.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X19Y49.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<14>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X19Y50.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X19Y50.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<16>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X19Y51.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X19Y51.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<18>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X19Y52.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X19Y52.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<20>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X19Y53.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X19Y53.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<22>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X15Y48.F1      net (fanout=5)        1.370   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X15Y48.X       Tif5x                 0.911   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5
    SLICE_X14Y50.G1      net (fanout=6)        0.913   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
    SLICE_X14Y50.Y       Tilo                  0.608   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr<3>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_cy<1>1
    SLICE_X14Y50.F4      net (fanout=3)        0.028   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Maccum_wbin_cy<1>
    SLICE_X14Y50.X       Tilo                  0.608   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wptr<3>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result<3>1
    SLICE_X15Y51.G4      net (fanout=1)        0.027   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/Result<3>
    SLICE_X15Y51.Y       Tilo                  0.551   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val449
    SLICE_X15Y51.F4      net (fanout=1)        0.015   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val449
    SLICE_X15Y51.CLK     Tfck                  0.633   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull_val465
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_syncfifo_i/wptr_full_inst/wfull
    -------------------------------------------------  ---------------------------
    Total                                     10.405ns (6.466ns logic, 3.939ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 (SLICE_X20Y42.CE), 251 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      10.473ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.122ns (2.122 - 2.244)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.YQ      Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0
    SLICE_X19Y42.F2      net (fanout=3)        1.586   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0
    SLICE_X19Y42.COUT    Topcyf                1.027   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_lut<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X19Y43.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X19Y43.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<2>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X19Y44.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X19Y44.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<4>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X19Y45.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X19Y45.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<6>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X19Y46.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X19Y46.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<8>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X19Y47.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X19Y47.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<10>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X19Y48.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X19Y48.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<12>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X19Y49.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X19Y49.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<14>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X19Y50.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X19Y50.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<16>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X19Y51.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X19Y51.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<18>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X19Y52.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X19Y52.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<20>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X19Y53.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X19Y53.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<22>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X15Y48.G1      net (fanout=5)        1.516   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X15Y48.X       Tif5x                 0.911   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write2
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5
    SLICE_X21Y45.F2      net (fanout=6)        1.313   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
    SLICE_X21Y45.X       Tilo                  0.551   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and0000
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and000051
    SLICE_X20Y42.CE      net (fanout=4)        0.839   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and0000
    SLICE_X20Y42.CLK     Tceck                 0.602   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0
    -------------------------------------------------  ---------------------------
    Total                                     10.473ns (5.219ns logic, 5.254ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      10.354ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.122ns (2.122 - 2.244)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.YQ      Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0
    SLICE_X19Y42.F2      net (fanout=3)        1.586   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0
    SLICE_X19Y42.COUT    Topcyf                0.908   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X19Y43.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X19Y43.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<2>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X19Y44.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X19Y44.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<4>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X19Y45.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X19Y45.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<6>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X19Y46.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X19Y46.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<8>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X19Y47.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X19Y47.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<10>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X19Y48.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X19Y48.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<12>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X19Y49.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X19Y49.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<14>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X19Y50.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X19Y50.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<16>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X19Y51.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X19Y51.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<18>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X19Y52.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X19Y52.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<20>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X19Y53.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X19Y53.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<22>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X15Y48.G1      net (fanout=5)        1.516   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X15Y48.X       Tif5x                 0.911   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write2
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5
    SLICE_X21Y45.F2      net (fanout=6)        1.313   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
    SLICE_X21Y45.X       Tilo                  0.551   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and0000
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and000051
    SLICE_X20Y42.CE      net (fanout=4)        0.839   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and0000
    SLICE_X20Y42.CLK     Tceck                 0.602   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0
    -------------------------------------------------  ---------------------------
    Total                                     10.354ns (5.100ns logic, 5.254ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      10.327ns (Levels of Logic = 14)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.122ns (2.122 - 2.244)
  Source Clock:         i_spi_adc/i_spi_core/BUS_CLK rising at 380.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 384.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y44.YQ      Tcko                  0.720   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0
    SLICE_X19Y42.F2      net (fanout=3)        1.586   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/status_regs_3_0
    SLICE_X19Y42.COUT    Topcyf                1.027   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_lut<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X19Y43.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<1>
    SLICE_X19Y43.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<2>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X19Y44.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<3>
    SLICE_X19Y44.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<4>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X19Y45.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<5>
    SLICE_X19Y45.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<6>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X19Y46.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<7>
    SLICE_X19Y46.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<8>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X19Y47.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<9>
    SLICE_X19Y47.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<10>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X19Y48.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<11>
    SLICE_X19Y48.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<12>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X19Y49.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<13>
    SLICE_X19Y49.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<14>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X19Y50.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<15>
    SLICE_X19Y50.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<16>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X19Y51.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<17>
    SLICE_X19Y51.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<18>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X19Y52.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<19>
    SLICE_X19Y52.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<20>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X19Y53.CIN     net (fanout=1)        0.000   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<21>
    SLICE_X19Y53.COUT    Tbyp                  0.128   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<22>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X15Y48.F1      net (fanout=5)        1.370   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/Mcompar_DONE_cy<23>
    SLICE_X15Y48.X       Tif5x                 0.911   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write1
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write_f5
    SLICE_X21Y45.F2      net (fanout=6)        1.313   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/cdc_fifo_write
    SLICE_X21Y45.X       Tilo                  0.551   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and0000
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and000051
    SLICE_X20Y42.CE      net (fanout=4)        0.839   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_and0000
    SLICE_X20Y42.CLK     Tceck                 0.602   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST<0>
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/CONF_ERROR_LOST_0
    -------------------------------------------------  ---------------------------
    Total                                     10.327ns (5.219ns logic, 5.108ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_i_clkgen_CLKDV_5 = PERIOD TIMEGRP "i_clkgen_CLKDV_5" TS_i_clkgen_CLKFX_40 *
        8 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2 (SLICE_X73Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1 (FF)
  Destination:          adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 192.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 192.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1 to adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y32.YQ      Tcko                  0.576   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1
    SLICE_X73Y32.BX      net (fanout=1)        0.513   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1
    SLICE_X73Y32.CLK     Tckdi       (-Th)     0.283   adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2
                                                       adc_gen[2].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2 (SLICE_X24Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1 (FF)
  Destination:          adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 192.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 192.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1 to adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y72.YQ      Tcko                  0.576   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1
    SLICE_X24Y72.BX      net (fanout=1)        0.513   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1
    SLICE_X24Y72.CLK     Tckdi       (-Th)     0.283   adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2
                                                       adc_gen[1].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Paths for end point adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2 (SLICE_X12Y13.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.806ns (requirement - (clock path skew + uncertainty - data path))
  Source:               adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1 (FF)
  Destination:          adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.806ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 192.000ns
  Destination Clock:    adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC rising at 192.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1 to adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.YQ      Tcko                  0.576   adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2
                                                       adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1
    SLICE_X12Y13.BX      net (fanout=1)        0.513   adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_1
    SLICE_X12Y13.CLK     Tckdi       (-Th)     0.283   adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2
                                                       adc_gen[0].i_gpac_adc_rx/i_gpac_adc_rx_core/isync_rst/out_sync_ff_2
    -------------------------------------------------  ---------------------------
    Total                                      0.806ns (0.293ns logic, 0.513ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_clkgen_CLKDV_5 = PERIOD TIMEGRP "i_clkgen_CLKDV_5" TS_i_clkgen_CLKFX_40 *
        8 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 189.268ns (period - (min low pulse limit / (low pulse / period)))
  Period: 192.000ns
  Low pulse: 96.000ns
  Low pulse limit: 1.366ns (Tbpwl)
  Physical resource: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/Mram_dly_mem/CLKA
  Logical resource: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/Mram_dly_mem.A/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC
--------------------------------------------------------------------------------
Slack: 189.268ns (period - (min high pulse limit / (high pulse / period)))
  Period: 192.000ns
  High pulse: 96.000ns
  High pulse limit: 1.366ns (Tbpwh)
  Physical resource: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/Mram_dly_mem/CLKA
  Logical resource: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/Mram_dly_mem.A/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC
--------------------------------------------------------------------------------
Slack: 189.268ns (period - min period limit)
  Period: 192.000ns
  Min period limit: 2.732ns (366.032MHz) (Tbp)
  Physical resource: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/Mram_dly_mem/CLKA
  Logical resource: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/Mram_dly_mem.A/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: adc_gen[3].i_gpac_adc_rx/i_gpac_adc_rx_core/ADC_ENC
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_FCLK_IN
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_FCLK_IN                     |     20.000ns|      6.000ns|     56.045ns|            0|          602|            0|       252239|
| TS_i_clkgen_CLK0_BUF          |     20.000ns|     25.495ns|          N/A|            4|            0|        80921|            0|
| TS_i_clkgen_CLKDV             |     80.000ns|     54.396ns|          N/A|            0|            0|        97350|            0|
| TS_i_clkgen_CLKFX_40          |     24.000ns|     10.000ns|     67.254ns|            0|          598|            0|        73968|
|  TS_i_clkgen_CLKDV_5          |    192.000ns|    538.032ns|          N/A|          598|            0|        73968|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock FCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
FCLK_IN        |   19.926|    2.006|    6.826|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 602  Score: 1792847  (Setup/Max: 1792847, Hold: 0)

Constraints cover 252239 paths, 0 nets, and 10166 connections

Design statistics:
   Minimum period: 538.032ns{1}   (Maximum frequency:   1.859MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jan 23 16:48:28 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 379 MB



