Analysis & Synthesis report for CPU
Fri Jul 24 19:06:35 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Fri Jul 24 19:06:35 2020           ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; CPU                                         ;
; Top-level Entity Name              ; CTRL                                        ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256C8G    ;                    ;
; Top-level entity name                                            ; CTRL               ; CPU                ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Jul 24 19:06:29 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file FIFO_tb.vhd
    Info (12022): Found design unit 1: FIFO_tb-arch File: /home/daniel/RES_SS_2020/project/FIFO_tb.vhd Line: 8
    Info (12023): Found entity 1: FIFO_tb File: /home/daniel/RES_SS_2020/project/FIFO_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file FIFO.vhd
    Info (12022): Found design unit 1: FIFO-behav File: /home/daniel/RES_SS_2020/project/FIFO.vhd Line: 28
    Info (12023): Found entity 1: FIFO File: /home/daniel/RES_SS_2020/project/FIFO.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file REG_tb.vhd
    Info (12022): Found design unit 1: REG_tb-arch File: /home/daniel/RES_SS_2020/project/REG_tb.vhd Line: 8
    Info (12023): Found entity 1: REG_tb File: /home/daniel/RES_SS_2020/project/REG_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file CTRL.vhd
    Info (12022): Found design unit 1: CTRL-behav File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 14
    Info (12023): Found entity 1: CTRL File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ASU.vhd
    Info (12022): Found design unit 1: ASU-behav File: /home/daniel/RES_SS_2020/project/ASU.vhd Line: 30
    Info (12023): Found entity 1: ASU File: /home/daniel/RES_SS_2020/project/ASU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ALU_tb.vhd
    Info (12022): Found design unit 1: ALU_tb-arch File: /home/daniel/RES_SS_2020/project/ALU_tb.vhd Line: 9
    Info (12023): Found entity 1: ALU_tb File: /home/daniel/RES_SS_2020/project/ALU_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ALU.vhd
    Info (12022): Found design unit 1: ALU-behav File: /home/daniel/RES_SS_2020/project/ALU.vhd Line: 21
    Info (12023): Found entity 1: ALU File: /home/daniel/RES_SS_2020/project/ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file REG.vhd
    Info (12022): Found design unit 1: REG-behav File: /home/daniel/RES_SS_2020/project/REG.vhd Line: 26
    Info (12023): Found entity 1: REG File: /home/daniel/RES_SS_2020/project/REG.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file RAM.vhd
    Info (12022): Found design unit 1: ram-SYN File: /home/daniel/RES_SS_2020/project/RAM.vhd Line: 56
    Info (12023): Found entity 1: RAM File: /home/daniel/RES_SS_2020/project/RAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file ROM.vhd
    Info (12022): Found design unit 1: rom-SYN File: /home/daniel/RES_SS_2020/project/ROM.vhd Line: 53
    Info (12023): Found entity 1: ROM File: /home/daniel/RES_SS_2020/project/ROM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file CLK.vhd
    Info (12022): Found design unit 1: clk-SYN File: /home/daniel/RES_SS_2020/project/CLK.vhd Line: 54
    Info (12023): Found entity 1: CLK File: /home/daniel/RES_SS_2020/project/CLK.vhd Line: 43
Info (12127): Elaborating entity "CTRL" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at CTRL.vhd(10): used implicit default value for signal "ouput" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 10
Warning (10541): VHDL Signal Declaration warning at CTRL.vhd(129): used implicit default value for signal "IR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 129
Warning (10540): VHDL Signal Declaration warning at CTRL.vhd(135): used explicit default value for signal "PC_BRANCH" because signal was never assigned a value File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 135
Warning (10540): VHDL Signal Declaration warning at CTRL.vhd(138): used explicit default value for signal "INSTRUCTION_FIFO_FULL" because signal was never assigned a value File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 138
Warning (10540): VHDL Signal Declaration warning at CTRL.vhd(139): used explicit default value for signal "INSTRUCTION_FIFO_EMPTY" because signal was never assigned a value File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 139
Warning (10540): VHDL Signal Declaration warning at CTRL.vhd(142): used explicit default value for signal "RESET_FETCH" because signal was never assigned a value File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 142
Warning (10036): Verilog HDL or VHDL warning at CTRL.vhd(144): object "INSTRUCTION_FIFO_WREN" assigned a value but never read File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 144
Warning (10036): Verilog HDL or VHDL warning at CTRL.vhd(145): object "INSTRUCTION_FIFO_RDEN" assigned a value but never read File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 145
Warning (10540): VHDL Signal Declaration warning at CTRL.vhd(156): used explicit default value for signal "ALU_ENABLE" because signal was never assigned a value File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 156
Warning (10036): Verilog HDL or VHDL warning at CTRL.vhd(159): object "REG_ADDR_1" assigned a value but never read File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 159
Warning (10036): Verilog HDL or VHDL warning at CTRL.vhd(160): object "REG_ADDR_2" assigned a value but never read File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 160
Error (10313): VHDL Case Statement error at CTRL.vhd(205): Case Statement choices must cover all possible values of expression File: /home/daniel/RES_SS_2020/project/CTRL.vhd Line: 205
Error (12153): Can't elaborate top-level user hierarchy
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 12 warnings
    Error: Peak virtual memory: 911 megabytes
    Error: Processing ended: Fri Jul 24 19:06:35 2020
    Error: Elapsed time: 00:00:06
    Error: Total CPU time (on all processors): 00:00:13


