// SPDX-License-Identifier: (GPL-2.0+ or MIT)
/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
/*
 * Copyright (c) 2021 liujuan1@allwinnertech.com
 */

#ifndef _DT_BINDINGS_RESET_SUN55IW3_H_
#define _DT_BINDINGS_RESET_SUN55IW3_H_

#define RST_MBUS		0
#define RST_BUS_GPU		1
#define RST_BUS_CE_SY		2
#define RST_BUS_CE		3
#define RST_BUS_AV1		4
#define RST_BUS_VE		5
#define RST_BUS_DMA		6
#define RST_BUS_MSGBOX		7
#define RST_BUS_SPINLOCK	8
#define RST_BUS_TIMER0		9
#define RST_BUS_DBGSY		10
#define RST_BUS_PWM		11
#define RST_BUS_DRAM_MODULE	12
#define RST_BUS_DRAM		13
#define RST_BUS_SMHC2		14
#define RST_BUS_SMHC1		15
#define RST_BUS_SMHC0		16
#define RST_BUS_UART3		17
#define RST_BUS_UART2		18
#define RST_BUS_UART1		19
#define RST_BUS_UART0		20
#define RST_BUS_TWI4		21
#define RST_BUS_TWI3		22
#define RST_BUS_TWI2		23
#define RST_BUS_TWI1		24
#define RST_BUS_TWI0		25
#define RST_BUS_SPI2		26
#define RST_BUS_SPI1		27
#define RST_BUS_SPI0		28
#define RST_BUS_GMAC0		29
#define RST_BUS_I2SPCM0		30
#define RST_BUS_SPDIF1		31
#define RST_BUS_SPDIF0		32
#define RST_BUS_AUDIO_CODEC	33
#define RST_USB_PHY0_RSTN	34
#define RST_USB_PHY1_RSTN	35
#define RST_USB_PHY2_RSTN	36
#define RST_USB_OTG		37
#define RST_USB_EHCI2		38
#define RST_USB_EHCI1		39
#define RST_USB_EHCI0		40
#define RST_USB_OHCI2		41
#define RST_USB_OHCI1		42
#define RST_USB_OHCI0		43
#define RST_BUS_LVD		44
#define RST_BUS_TVFE_AXI	45
#define RST_BUS_DEMOD		46
#define RST_BUS_TVCAP		47
#define RST_BUS_DISP		48

#endif /* _DT_BINDINGS_RESET_SUN55IW3_H_ */
