#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Jun 21 21:16:22 2017
# Process ID: 3044
# Current directory: E:/vivado project/kb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5636 E:\vivado project\kb\kb.xpr
# Log file: E:/vivado project/kb/vivado.log
# Journal file: E:/vivado project/kb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/vivado project/kb/kb.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2017.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 816.766 ; gain = 85.078
update_compile_order -fileset sources_1
update_module_reference design_1_dis_floor_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Adding cell -- xilinx.com:module_ref:dis_common:1.0 - dis_common_0
Adding cell -- xilinx.com:module_ref:one_HZ_time:1.0 - one_HZ_time_0
Adding cell -- xilinx.com:module_ref:dis_common:1.0 - dis_common_1
Adding cell -- xilinx.com:module_ref:dis_time:1.0 - dis_time_0
Adding cell -- xilinx.com:module_ref:one_three:1.0 - one_three_0
Adding cell -- xilinx.com:module_ref:kb:1.0 - kb_0
Adding cell -- xilinx.com:module_ref:dis_floor:1.0 - dis_floor_0
Adding cell -- xilinx.com:module_ref:controller:1.0 - controller_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /one_HZ_time_0/clkout1M(undef) and /kb_0/s_clk(clk)
Successfully read diagram <design_1> from BD file <E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd'
delete_fileset: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 885.160 ; gain = 17.309
delete_ip_run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:17 . Memory (MB): peak = 885.160 ; gain = 17.309
INFO: [IP_Flow 19-1972] Upgraded design_1_dis_floor_0_0 from dis_floor_v1_0 1.0 to dis_floor_v1_0 1.0
WARNING: [IP_Flow 19-4700] Upgrade has removed port 'clk1m'
WARNING: [IP_Flow 19-4698] Upgrade has added port 'clkout1k'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'design_1_dis_floor_0_0'. These changes may impact your design.
CRITICAL WARNING: [BD 41-1167] The pin 'clk1m' is not found on the upgraded version of the cell '/dis_floor_0'. Its connection to the net 'one_HZ_time_0_clkout1K' has been removed.
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'design_1_dis_floor_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 885.160 ; gain = 64.629
update_module_reference: Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 885.160 ; gain = 64.629
update_module_reference design_1_controller_0_0
CRITICAL WARNING: [IP_Flow 19-4633] [HDL Parser] VHDL port 'run_time' with 'buffer' mode is not supported for IP packaging; temporarily set the port direction to 'out'.
CRITICAL WARNING: [IP_Flow 19-4633] [HDL Parser] VHDL port 'c_floor' with 'buffer' mode is not supported for IP packaging; temporarily set the port direction to 'out'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'ele_rst' as interface 'ele_rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'one_three_clk' as interface 'one_three_clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'one_three_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd'
delete_fileset: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 892.059 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 892.059 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded design_1_controller_0_0 from controller_v1_0 1.0 to controller_v1_0 1.0
Wrote  : <E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 892.059 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 892.059 ; gain = 4.391
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dis_floor_0/clkout1k

Wrote  : <E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_common_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_floor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_HZ_time_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_common_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_time_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_three_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block kb_0 .
Exporting to file E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 21 21:37:21 2017] Launched design_1_dis_floor_0_0_synth_1, design_1_controller_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_dis_floor_0_0_synth_1: E:/vivado project/kb/kb.runs/design_1_dis_floor_0_0_synth_1/runme.log
design_1_controller_0_0_synth_1: E:/vivado project/kb/kb.runs/design_1_controller_0_0_synth_1/runme.log
synth_1: E:/vivado project/kb/kb.runs/synth_1/runme.log
[Wed Jun 21 21:37:21 2017] Launched impl_1...
Run output will be captured here: E:/vivado project/kb/kb.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 959.605 ; gain = 35.355
update_module_reference design_1_controller_0_0
CRITICAL WARNING: [IP_Flow 19-4633] [HDL Parser] VHDL port 'run_time' with 'buffer' mode is not supported for IP packaging; temporarily set the port direction to 'out'.
CRITICAL WARNING: [IP_Flow 19-4633] [HDL Parser] VHDL port 'c_floor' with 'buffer' mode is not supported for IP packaging; temporarily set the port direction to 'out'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'ele_rst' as interface 'ele_rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'one_three_clk' as interface 'one_three_clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'one_three_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd'
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 998.258 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 998.258 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded design_1_controller_0_0 from controller_v1_0 1.0 to controller_v1_0 1.0
Wrote  : <E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 998.258 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 998.258 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dis_floor_0/clkout1k

Wrote  : <E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_common_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_floor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_HZ_time_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_common_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_time_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_three_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block kb_0 .
Exporting to file E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 21 22:16:32 2017] Launched design_1_controller_0_0_synth_1...
Run output will be captured here: E:/vivado project/kb/kb.runs/design_1_controller_0_0_synth_1/runme.log
[Wed Jun 21 22:16:32 2017] Launched synth_1...
Run output will be captured here: E:/vivado project/kb/kb.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1022.148 ; gain = 0.000
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Jun 21 22:19:06 2017] Launched impl_1...
Run output will be captured here: E:/vivado project/kb/kb.runs/impl_1/runme.log
open_bd_design {E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_controller_0_0
CRITICAL WARNING: [IP_Flow 19-4633] [HDL Parser] VHDL port 'run_time' with 'buffer' mode is not supported for IP packaging; temporarily set the port direction to 'out'.
CRITICAL WARNING: [IP_Flow 19-4633] [HDL Parser] VHDL port 'c_floor' with 'buffer' mode is not supported for IP packaging; temporarily set the port direction to 'out'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'ele_rst' as interface 'ele_rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'one_three_clk' as interface 'one_three_clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'one_three_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd'
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1022.148 ; gain = 0.000
delete_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1022.148 ; gain = 0.000
INFO: [IP_Flow 19-1972] Upgraded design_1_controller_0_0 from controller_v1_0 1.0 to controller_v1_0 1.0
Wrote  : <E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1022.148 ; gain = 0.000
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:27 . Memory (MB): peak = 1022.148 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dis_floor_0/clkout1k

Wrote  : <E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_common_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_floor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_HZ_time_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_common_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_time_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_three_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block kb_0 .
Exporting to file E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 21 22:39:28 2017] Launched design_1_controller_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_controller_0_0_synth_1: E:/vivado project/kb/kb.runs/design_1_controller_0_0_synth_1/runme.log
synth_1: E:/vivado project/kb/kb.runs/synth_1/runme.log
[Wed Jun 21 22:39:28 2017] Launched impl_1...
Run output will be captured here: E:/vivado project/kb/kb.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1036.617 ; gain = 14.469
update_module_reference design_1_controller_0_0
CRITICAL WARNING: [IP_Flow 19-4633] [HDL Parser] VHDL port 'run_time' with 'buffer' mode is not supported for IP packaging; temporarily set the port direction to 'out'.
CRITICAL WARNING: [IP_Flow 19-4633] [HDL Parser] VHDL port 'c_floor' with 'buffer' mode is not supported for IP packaging; temporarily set the port direction to 'out'.
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'ele_rst' as interface 'ele_rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'one_three_clk' as interface 'one_three_clk'.
WARNING: [IP_Flow 19-3153] Bus Interface 'one_three_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd'
delete_fileset: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1046.566 ; gain = 0.438
delete_ip_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 1046.566 ; gain = 0.867
INFO: [IP_Flow 19-1972] Upgraded design_1_controller_0_0 from controller_v1_0 1.0 to controller_v1_0 1.0
Wrote  : <E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 1046.566 ; gain = 0.867
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:30 . Memory (MB): peak = 1046.566 ; gain = 0.867
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/dis_floor_0/clkout1k

Wrote  : <E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/design_1.bd> 
Verilog Output written to : E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_common_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_floor_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_HZ_time_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_common_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dis_time_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block controller_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block one_three_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block kb_0 .
Exporting to file E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File E:/vivado project/kb/kb.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Wed Jun 21 22:48:07 2017] Launched design_1_controller_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_controller_0_0_synth_1: E:/vivado project/kb/kb.runs/design_1_controller_0_0_synth_1/runme.log
synth_1: E:/vivado project/kb/kb.runs/synth_1/runme.log
[Wed Jun 21 22:48:07 2017] Launched impl_1...
Run output will be captured here: E:/vivado project/kb/kb.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:36 . Memory (MB): peak = 1098.766 ; gain = 0.000
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2017.1
  **** Build date : Apr 14 2017-19:11:07
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.


