"filename", "language", "Verilog", "System Verilog", "comment", "blank", "total"
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/interface.sv", "System Verilog", 0, 4, 0, -1, 3
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/multicaster.sv", "System Verilog", 0, 18, 1, 2, 21
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe_array.sv", "System Verilog", 0, -38, -21, -9, -68
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/pe_array_configurable.sv", "System Verilog", 0, 70, 21, 30, 121
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/system_verilog/xbus_control.sv", "System Verilog", 0, 3, 0, 1, 4
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/design source/verilog/weight_buffer.v", "Verilog", 77, 0, 21, 18, 116
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/system_verilog/tb_glb_pe_loop.sv", "System Verilog", 0, 4, 0, 0, 4
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/verilog/tb_weight_buffer.v", "Verilog", 0, 0, 0, 1, 1
"/Users/yucheng/Documents/FYP/convolution-accelerator-FYP/simulation source/verilog/weight_buffer_driver.v", "Verilog", 6, 0, 21, 2, 29
"Total", "-", 83, 61, 43, 44, 231