Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/App/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_tb_behav xil_defaultlib.top_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'Address' [D:/Project/RISC_V_Single/RISC_V/RISC_V.srcs/sources_1/new/Top.v:77]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.I_Mem
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.Registers
Compiling module xil_defaultlib.Imm_Gen
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ALUcontrol
Compiling module xil_defaultlib.D_Mem
Compiling module xil_defaultlib.Add
Compiling module xil_defaultlib.Mux5to1
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.top_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_tb_behav
