
*** Running vivado
    with args -log alu4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu4.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source alu4.tcl -notrace
Command: synth_design -top alu4 -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3052 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 719.031 ; gain = 177.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu4' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:26]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'sllN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:18' bound to instance 'sll_comp' of component 'sllN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:110]
INFO: [Synth 8-638] synthesizing module 'sllN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sllN' (1#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'srlN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:18' bound to instance 'srl_comp' of component 'srlN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:114]
INFO: [Synth 8-638] synthesizing module 'srlN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'srlN' (2#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'sraN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:19' bound to instance 'sra_comp' of component 'sraN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:118]
INFO: [Synth 8-638] synthesizing module 'sraN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:26]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sraN' (3#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:26]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:20' bound to instance 'and_comp' of component 'alu_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:122]
INFO: [Synth 8-638] synthesizing module 'alu_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:30]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_and' (4#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:30]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_or' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:18' bound to instance 'or_comp' of component 'alu_or' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:126]
INFO: [Synth 8-638] synthesizing module 'alu_or' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_or' (5#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_xor' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:19' bound to instance 'xor_comp' of component 'alu_xor' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:130]
INFO: [Synth 8-638] synthesizing module 'alu_xor' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_xor' (6#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RippleCarryFullAdder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:17' bound to instance 'addorsub' of component 'RippleCarryFullAdder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'RippleCarryFullAdder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:27]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add0' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (7#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:27]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryFullAdder' (8#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:27]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Multiplier' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:20' bound to instance 'multiply' of component 'Multiplier' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'lastrowcol0' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:109]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'adder_end' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (9#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alu4' (10#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 783.520 ; gain = 241.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 783.520 ; gain = 241.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 783.520 ; gain = 241.883
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]
WARNING: [Vivado 12-584] No ports matched 'out1[4]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[4]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[5]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[5]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[6]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[6]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[7]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[7]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu4_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu4_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 891.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 891.867 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 891.867 ; gain = 350.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 891.867 ; gain = 350.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 891.867 ; gain = 350.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 891.867 ; gain = 350.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 4     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 3     
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu4 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
Module sllN 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module srlN 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module sraN 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module alu_xor 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      4 Bit         XORs := 1     
Module Full_Adder 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module RippleCarryFullAdder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 891.867 ; gain = 350.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 891.867 ; gain = 350.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 891.867 ; gain = 350.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 891.867 ; gain = 350.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 902.902 ; gain = 361.266
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 902.902 ; gain = 361.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 902.902 ; gain = 361.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 902.902 ; gain = 361.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 902.902 ; gain = 361.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 902.902 ; gain = 361.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     2|
|2     |LUT3  |     1|
|3     |LUT4  |     6|
|4     |LUT5  |     7|
|5     |LUT6  |    12|
|6     |MUXF7 |     1|
|7     |IBUF  |    12|
|8     |OBUF  |     4|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    45|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 902.902 ; gain = 361.266
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 902.902 ; gain = 252.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 902.902 ; gain = 361.266
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 918.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 8 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 918.992 ; gain = 617.176
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 918.992 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/synth_1/alu4.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu4_utilization_synth.rpt -pb alu4_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct 15 15:08:04 2020...
