GowinSynthesis start
Running parser ...
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_ctr.v'
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_rgb.sv'
Analyzing Verilog file 'E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\top.sv'
Compiling module 'top'("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\top.sv":1)
Compiling module 'pwm_rgb(CLK_FRE=27000000)'("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_rgb.sv":1)
WARN  (EX3791) : Expression size 19 truncated to fit in target size 18("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_rgb.sv":11)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_rgb.sv":31)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_rgb.sv":39)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_rgb.sv":47)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_rgb.sv":55)
WARN  (EX3791) : Expression size 11 truncated to fit in target size 10("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_rgb.sv":63)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_rgb.sv":71)
Compiling module 'pwm_ctr(CLK_FRE=27000000)'("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_ctr.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 21("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_ctr.v":11)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 21("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_ctr.v":12)
WARN  (EX3791) : Expression size 22 truncated to fit in target size 21("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\pwm_ctr.v":20)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 21 for port 'pwm_rate'("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\top.sv":31)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 21 for port 'pwm_rate'("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\top.sv":40)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 21 for port 'pwm_rate'("E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\src\top.sv":49)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\impl\gwsynthesis\top.vg" completed
[100%] Generate report file "E:\FPGA_work\Gowin\TangNano_1k\led_pwm_rgb\impl\gwsynthesis\top_syn.rpt.html" completed
GowinSynthesis finish
